21:59:47 INFO  : Registering command handlers for SDK TCF services
21:59:48 INFO  : Launching XSCT server: xsct -n -interactive /home/hj/sequncer_v2/sequncer_v2.sdk/temp_xsdb_launch_script.tcl
21:59:49 INFO  : XSCT server has started successfully.
21:59:49 INFO  : Successfully done setting XSCT server connection channel  
21:59:49 INFO  : Successfully done setting SDK workspace  
21:59:49 INFO  : Processing command line option -hwspec /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf.
22:13:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
22:13:22 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_0/download.bit"
22:13:52 INFO  : CPU Number not found for processor microblaze_I, defaulting to 0 
22:13:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
22:13:52 INFO  : 'fpga -state' command is executed.
22:13:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:52 INFO  : CPU Number not found for processor microblaze_I, defaulting to 0 
22:13:52 INFO  : Bscan info not found for microblaze  microblaze_I, defaulting to 2 
22:13:52 INFO  : CPU Number not found for processor microblaze_I, defaulting to 0 
22:13:52 INFO  : Bscan info not found for microblaze  microblaze_I, defaulting to 2 
22:13:52 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352A82BDAA' is selected.
22:13:52 INFO  : 'jtag frequency' command is executed.
22:13:55 ERROR : no targets found with "name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA"". available targets:
  1* xc7s50
22:13:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA"} -index 0
----------------End of Script----------------

22:14:19 WARN  : Given IPC port value is invalid. Using default port 2350
22:14:19 WARN  : Given XMD timeout value is invalid. Using default value of 50000
22:14:21 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
22:14:55 INFO  : CPU Number not found for processor microblaze_I, defaulting to 0 
22:14:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
22:14:55 INFO  : 'fpga -state' command is executed.
22:14:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:55 INFO  : CPU Number not found for processor microblaze_I, defaulting to 0 
22:14:55 INFO  : Bscan info not found for microblaze  microblaze_I, defaulting to 2 
22:14:55 INFO  : CPU Number not found for processor microblaze_I, defaulting to 0 
22:14:55 INFO  : Bscan info not found for microblaze  microblaze_I, defaulting to 2 
22:14:55 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352A82BDAA' is selected.
22:14:55 INFO  : 'jtag frequency' command is executed.
22:14:58 ERROR : no targets found with "name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA"". available targets:
  1* xc7s50
22:14:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA"} -index 0
----------------End of Script----------------

22:16:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
22:16:19 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_0/download.bit"
22:16:29 INFO  : CPU Number not found for processor microblaze_I, defaulting to 0 
22:16:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
22:16:29 INFO  : 'fpga -state' command is executed.
22:16:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:29 INFO  : CPU Number not found for processor microblaze_I, defaulting to 0 
22:16:29 INFO  : Bscan info not found for microblaze  microblaze_I, defaulting to 2 
22:16:29 INFO  : CPU Number not found for processor microblaze_I, defaulting to 0 
22:16:29 INFO  : Bscan info not found for microblaze  microblaze_I, defaulting to 2 
22:16:29 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352A82BDAA' is selected.
22:16:29 INFO  : 'jtag frequency' command is executed.
22:16:32 ERROR : no targets found with "name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA"". available targets:
  1* xc7s50
22:16:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA"} -index 0
----------------End of Script----------------

22:16:49 ERROR : (XSDB Server)Hangup

12:42:50 INFO  : Registering command handlers for SDK TCF services
12:42:51 INFO  : Launching XSCT server: xsct -n -interactive /home/hj/sequncer_v2/sequncer_v2.sdk/temp_xsdb_launch_script.tcl
12:42:52 INFO  : XSCT server has started successfully.
12:42:52 INFO  : Successfully done setting XSCT server connection channel  
12:42:52 INFO  : Successfully done setting SDK workspace  
12:42:52 INFO  : Processing command line option -hwspec /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf.
12:45:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
12:45:16 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/download.bit"
13:04:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
13:04:16 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/download.bit"
13:05:02 INFO  : CPU Number not found for processor microblaze_I, defaulting to 0 
13:05:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
13:05:02 INFO  : 'fpga -state' command is executed.
13:05:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:02 INFO  : CPU Number not found for processor microblaze_I, defaulting to 0 
13:05:02 INFO  : Bscan info not found for microblaze  microblaze_I, defaulting to 2 
13:05:02 INFO  : CPU Number not found for processor microblaze_I, defaulting to 0 
13:05:02 INFO  : Bscan info not found for microblaze  microblaze_I, defaulting to 2 
13:05:02 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352A82BDAA' is selected.
13:05:02 INFO  : 'jtag frequency' command is executed.
13:05:05 ERROR : no targets found with "name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA"". available targets:
  1* xc7s50
13:05:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA"} -index 0
----------------End of Script----------------

13:36:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
13:36:39 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/download.bit"
13:37:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
13:37:04 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/download.bit"
13:57:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595307459000,  Project:1595302950000
13:57:58 INFO  : Project top_hw_platform_1's source hardware specification located at /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:58:00 INFO  : Copied contents of /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf into /top_hw_platform_1/system.hdf.
13:58:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:58:01 INFO  : 
13:58:02 INFO  : Updating hardware inferred compiler options for vanila_test.
13:58:02 INFO  : Clearing existing target manager status.
13:58:02 WARN  : Given IPC port value is invalid. Using default port 2350
13:58:02 WARN  : Given XMD timeout value is invalid. Using default value of 50000
13:58:04 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:58:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:58:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:58:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
13:58:23 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/download.bit"
14:03:37 ERROR : (XSDB Server)Hangup

14:52:04 INFO  : Registering command handlers for SDK TCF services
14:52:05 INFO  : Launching XSCT server: xsct -n -interactive /home/hj/sequncer_v2/sequncer_v2.sdk/temp_xsdb_launch_script.tcl
14:52:06 INFO  : XSCT server has started successfully.
14:52:06 INFO  : Successfully done setting XSCT server connection channel  
14:52:06 INFO  : Successfully done setting SDK workspace  
14:52:06 INFO  : Processing command line option -hwspec /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf.
14:52:06 INFO  : Checking for hwspec changes in the project top_hw_platform_1.
14:52:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595310716000,  Project:1595307459000
14:52:07 INFO  : The hardware specification for project 'top_hw_platform_1' is different from /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf.
14:52:07 INFO  : Copied contents of /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf into /top_hw_platform_1/system.hdf.
14:52:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:52:08 INFO  : 
14:52:10 INFO  : Updating hardware inferred compiler options for vanila_test.
14:52:10 INFO  : Clearing existing target manager status.
14:52:10 WARN  : Given IPC port value is invalid. Using default port 2350
14:52:10 WARN  : Given XMD timeout value is invalid. Using default value of 50000
14:52:12 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
14:52:12 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:52:12 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:52:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
14:52:50 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/download.bit"
14:53:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
14:53:27 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/download.bit"
14:55:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595310929000,  Project:1595310716000
14:55:54 INFO  : Project top_hw_platform_1's source hardware specification located at /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:55:55 INFO  : Copied contents of /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf into /top_hw_platform_1/system.hdf.
14:55:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:55:56 INFO  : 
14:55:57 INFO  : Updating hardware inferred compiler options for vanila_test.
14:55:57 INFO  : Clearing existing target manager status.
14:55:57 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:55:57 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:56:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
14:56:17 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/download.bit"
15:02:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595311133000,  Project:1595310929000
15:02:51 INFO  : Project top_hw_platform_1's source hardware specification located at /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:02:52 INFO  : Copied contents of /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf into /top_hw_platform_1/system.hdf.
15:02:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:02:53 INFO  : 
15:02:54 INFO  : Updating hardware inferred compiler options for vanila_test.
15:02:54 INFO  : Clearing existing target manager status.
15:02:54 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:02:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:03:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
15:03:08 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/download.bit"
15:13:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595311635000,  Project:1595311133000
15:13:44 INFO  : Project top_hw_platform_1's source hardware specification located at /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:13:47 INFO  : Copied contents of /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf into /top_hw_platform_1/system.hdf.
15:13:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:13:48 INFO  : 
15:13:48 INFO  : Updating hardware inferred compiler options for vanila_test.
15:13:48 INFO  : Clearing existing target manager status.
15:13:48 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:13:48 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:14:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
15:14:35 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/download.bit"
15:18:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595312267000,  Project:1595311635000
15:18:01 INFO  : Project top_hw_platform_1's source hardware specification located at /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:18:34 INFO  : Copied contents of /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf into /top_hw_platform_1/system.hdf.
15:18:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:18:35 INFO  : 
15:18:36 INFO  : Updating hardware inferred compiler options for vanila_test.
15:18:36 INFO  : Clearing existing target manager status.
15:18:36 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:18:36 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:19:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
15:19:07 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/download.bit"
15:19:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
15:19:54 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/download.bit"
15:20:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
15:20:56 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/download.bit"
15:23:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
15:23:10 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/download.bit"
15:24:00 INFO  : CPU Number not found for processor microblaze_I, defaulting to 0 
15:24:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
15:24:00 INFO  : 'fpga -state' command is executed.
15:24:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:00 INFO  : CPU Number not found for processor microblaze_I, defaulting to 0 
15:24:00 INFO  : Bscan info not found for microblaze  microblaze_I, defaulting to 2 
15:24:00 INFO  : CPU Number not found for processor microblaze_I, defaulting to 0 
15:24:00 INFO  : Bscan info not found for microblaze  microblaze_I, defaulting to 2 
15:24:00 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352A82BDAA' is selected.
15:24:00 INFO  : 'jtag frequency' command is executed.
15:24:03 ERROR : no targets found with "name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA"". available targets:
  1* xc7s50
15:24:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA"} -index 0
----------------End of Script----------------

15:24:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
15:24:45 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/download.bit"
15:24:52 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:28:08 INFO  : Registering command handlers for SDK TCF services
15:28:08 INFO  : Launching XSCT server: xsct -n -interactive /home/hj/sequncer_v2/sequncer_v2.sdk/temp_xsdb_launch_script.tcl
15:28:09 INFO  : XSCT server has started successfully.
15:28:09 INFO  : Successfully done setting XSCT server connection channel  
15:28:09 INFO  : Successfully done setting SDK workspace  
15:28:09 INFO  : Processing command line option -hwspec /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf.
15:28:09 INFO  : Checking for hwspec changes in the project top_hw_platform_1.
15:28:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595312869000,  Project:1595312267000
15:28:30 INFO  : Project top_hw_platform_1's source hardware specification located at /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:28:31 INFO  : Copied contents of /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf into /top_hw_platform_1/system.hdf.
15:28:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:28:32 INFO  : 
15:28:33 INFO  : Updating hardware inferred compiler options for vanila_test.
15:28:33 INFO  : Clearing existing target manager status.
15:28:33 WARN  : Given IPC port value is invalid. Using default port 2350
15:28:33 WARN  : Given XMD timeout value is invalid. Using default value of 50000
15:28:35 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
15:28:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:28:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:28:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
15:28:53 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/download.bit"
15:29:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
15:29:35 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/download.bit"
15:32:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595313124000,  Project:1595312869000
15:32:31 INFO  : Project top_hw_platform_1's source hardware specification located at /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:32:34 INFO  : Copied contents of /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf into /top_hw_platform_1/system.hdf.
15:32:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:32:35 INFO  : 
15:32:36 INFO  : Updating hardware inferred compiler options for vanila_test.
15:32:36 INFO  : Clearing existing target manager status.
15:32:36 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:32:36 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:33:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
15:33:09 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/download.bit"
15:42:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595313753000,  Project:1595313124000
15:42:56 INFO  : Project top_hw_platform_1's source hardware specification located at /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:42:59 INFO  : Copied contents of /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf into /top_hw_platform_1/system.hdf.
15:42:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:43:00 INFO  : 
15:43:01 INFO  : Updating hardware inferred compiler options for vanila_test.
15:43:01 INFO  : Clearing existing target manager status.
15:43:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:43:01 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:54:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595314463000,  Project:1595313753000
15:54:52 INFO  : Project top_hw_platform_1's source hardware specification located at /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:54:56 INFO  : Copied contents of /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf into /top_hw_platform_1/system.hdf.
15:54:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:54:57 INFO  : 
15:54:58 INFO  : Updating hardware inferred compiler options for vanila_test.
15:54:58 INFO  : Clearing existing target manager status.
15:54:58 INFO  : Closing and re-opening the MSS file of ther project vanila_tester_bsp
15:54:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:54:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:55:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
15:55:47 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/download.bit"
15:56:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
15:56:51 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/download.bit"
16:25:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595316187000,  Project:1595314463000
16:25:38 INFO  : Project top_hw_platform_1's source hardware specification located at /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:25:39 INFO  : Copied contents of /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf into /top_hw_platform_1/system.hdf.
16:25:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:25:39 INFO  : 
16:25:40 INFO  : Updating hardware inferred compiler options for vanila_test.
16:25:40 INFO  : Clearing existing target manager status.
16:25:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:25:41 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:26:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
16:26:04 INFO  : FPGA configured successfully with bitstream "/home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/download.bit"
16:32:19 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
20:26:40 INFO  : Registering command handlers for SDK TCF services
20:26:41 INFO  : Launching XSCT server: xsct -n -interactive /home/hj/sequncer_v2/sequncer_v2.sdk/temp_xsdb_launch_script.tcl
20:26:42 INFO  : XSCT server has started successfully.
20:26:42 INFO  : Successfully done setting XSCT server connection channel  
20:26:42 INFO  : Successfully done setting SDK workspace  
20:26:42 INFO  : Processing command line option -hwspec /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf.
20:26:42 INFO  : Checking for hwspec changes in the project top_hw_platform_1.
20:26:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595330738000,  Project:1595316187000
20:26:43 INFO  : The hardware specification for project 'top_hw_platform_1' is different from /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf.
20:26:43 INFO  : Copied contents of /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf into /top_hw_platform_1/system.hdf.
20:26:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:26:44 INFO  : 
20:26:45 INFO  : Updating hardware inferred compiler options for vanila_test.
20:26:45 INFO  : Clearing existing target manager status.
20:26:45 WARN  : Given IPC port value is invalid. Using default port 2350
20:26:45 WARN  : Given XMD timeout value is invalid. Using default value of 50000
20:26:48 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
20:26:48 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:26:48 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:37:01 INFO  : CPU Number not found for processor microblaze_I, defaulting to 0 
20:37:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA" && level==0} -index 0' command is executed.
20:37:01 INFO  : 'fpga -state' command is executed.
20:37:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:01 INFO  : CPU Number not found for processor microblaze_I, defaulting to 0 
20:37:01 INFO  : Bscan info not found for microblaze  microblaze_I, defaulting to 2 
20:37:01 INFO  : CPU Number not found for processor microblaze_I, defaulting to 0 
20:37:01 INFO  : Bscan info not found for microblaze  microblaze_I, defaulting to 2 
20:37:01 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352A82BDAA' is selected.
20:37:01 INFO  : 'jtag frequency' command is executed.
20:37:04 ERROR : no targets found with "name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA"". available targets:
  1* xc7s50
20:37:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352A82BDAA"} -index 0
----------------End of Script----------------

00:10:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1595344153000,  Project:1595330738000
00:10:15 INFO  : Project top_hw_platform_1's source hardware specification located at /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:10:19 INFO  : Copied contents of /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf into /top_hw_platform_1/system.hdf.
00:10:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:10:20 INFO  : 
00:10:21 INFO  : Updating hardware inferred compiler options for vanila_test.
00:10:21 INFO  : Clearing existing target manager status.
00:10:21 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:10:21 WARN  : Linker script will not be updated automatically. Users need to update it manually.
02:06:25 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
02:07:49 INFO  : Registering command handlers for SDK TCF services
02:07:50 INFO  : Launching XSCT server: xsct -n -interactive /home/hj/sequncer_v2/sequncer_v2.sdk/temp_xsdb_launch_script.tcl
02:07:51 INFO  : XSCT server has started successfully.
02:07:51 INFO  : Successfully done setting XSCT server connection channel  
02:07:51 INFO  : Successfully done setting SDK workspace  
02:07:51 INFO  : Processing command line option -hwspec /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf.
02:07:51 INFO  : Checking for hwspec changes in the project top_hw_platform_1.
03:31:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:31:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:31:42 INFO  : Invoking Bootgen: bootgen -arch fpga -image /home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/cache/bootimage.bif -w -o /home/hj/sequncer_v2/sequncer_v2.sdk/top_hw_platform_1/cache/BOOT.bin  -interface spi
03:31:42 INFO  : Bootgen command execution is done.
14:56:11 INFO  : Registering command handlers for SDK TCF services
14:56:12 INFO  : Launching XSCT server: xsct -n -interactive /home/hj/sequncer_v2/sequncer_v2.sdk/temp_xsdb_launch_script.tcl
14:56:15 INFO  : XSCT server has started successfully.
14:56:16 INFO  : Successfully done setting XSCT server connection channel  
14:56:16 INFO  : Successfully done setting SDK workspace  
14:56:16 INFO  : Processing command line option -hwspec /home/hj/sequncer_v2/sequncer_v2.sdk/top.hdf.
14:56:16 INFO  : Checking for hwspec changes in the project top_hw_platform_1.
