Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Dec  9 02:52:27 2015
| Host         : leto.lab.ece.cmu.local running 64-bit Red Hat Enterprise Linux Server release 7.2 (Maipo)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_timing_summary_routed.rpt -rpx system_timing_summary_routed.rpx
| Design       : system
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.083        0.000                      0                56094        0.070        0.000                      0                56094        1.100        0.000                       0                 27496  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
brd_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 25.000}       50.000          20.000          
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
brd_clk_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0       18.083        0.000                      0                56094        0.070        0.000                      0                56094       24.232        0.000                       0                 27492  
  clkfbout_clk_wiz_0                                                                                                                                                   48.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  brd_clk_p
  To Clock:  brd_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         brd_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { brd_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  merlin/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  merlin/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  merlin/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  merlin/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  merlin/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  merlin/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.083ns  (required time - arrival time)
  Source:                 u_amber/u_dispatch/o_iaddress_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.540ns  (logic 1.809ns (5.736%)  route 29.731ns (94.264%))
  Logic Levels:           25  (CARRY4=2 LUT2=4 LUT3=1 LUT4=2 LUT5=6 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.974ns = ( 50.974 - 50.000 ) 
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.591    -1.894    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.043    -1.851 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.629    -1.222    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.129 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       1.761     0.632    u_amber/u_dispatch/sys_clk_BUFG
    SLICE_X77Y41         FDCE                                         r  u_amber/u_dispatch/o_iaddress_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y41         FDCE (Prop_fdce_C_Q)         0.223     0.855 r  u_amber/u_dispatch/o_iaddress_reg[14]/Q
                         net (fo=12, routed)          4.079     4.934    u_amber/u_fetch/u_cache/rams[1].u_tag/i_addr[4]
    SLICE_X121Y117       LUT6 (Prop_lut6_I2_O)        0.043     4.977 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_30/O
                         net (fo=1, routed)           0.000     4.977    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_30_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.236 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.236    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_14_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.346 f  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_8/CO[2]
                         net (fo=1, routed)           2.767     8.113    u_amber/u_fetch/u_cache/rams[1].u_tag/data_hit_way21_out
    SLICE_X79Y23         LUT5 (Prop_lut5_I0_O)        0.129     8.242 f  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_3/O
                         net (fo=131, routed)         0.508     8.750    u_amber/u_fetch/u_cache/rams[1].u_tag/sel0[0]
    SLICE_X77Y18         LUT6 (Prop_lut6_I0_O)        0.043     8.793 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_2/O
                         net (fo=2, routed)           0.370     9.163    u_amber/u_fetch/u_cache/rams[1].u_tag/p_24_in
    SLICE_X78Y18         LUT4 (Prop_lut4_I0_O)        0.043     9.206 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_1/O
                         net (fo=54, routed)          0.814    10.020    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]
    SLICE_X59Y19         LUT2 (Prop_lut2_I0_O)        0.043    10.063 f  u_amber/u_fetch/u_cache/rams[1].u_tag/busy_reading_r_i_2/O
                         net (fo=6, routed)           0.363    10.425    u_amber/u_fetch_n_173
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.043    10.468 f  u_amber/wbuf_wdata_r_reg_0_1_126_127_i_3/O
                         net (fo=7, routed)           0.316    10.784    u_amber/u_wishbone/u_a25_wishbone_buf_p2/wait_rdata_valid_r_reg_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I1_O)        0.043    10.827 r  u_amber/u_wishbone/u_a25_wishbone_buf_p2/mem[0][20]_i_9/O
                         net (fo=30, routed)          0.675    11.502    u_amber/u_fetch/u_cache/rams[0].u_tag/icache_wb_ready
    SLICE_X74Y23         LUT4 (Prop_lut4_I0_O)        0.043    11.545 r  u_amber/u_fetch/u_cache/rams[0].u_tag/mem[0][20]_i_2__2/O
                         net (fo=1599, routed)        0.826    12.372    u_amber/u_fetch/u_cache/tag_wdata[20]
    SLICE_X68Y36         LUT2 (Prop_lut2_I0_O)        0.043    12.415 r  u_amber/u_fetch/u_cache/address_r[25]_i_9/O
                         net (fo=130, routed)         0.824    13.239    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[1]_0
    SLICE_X75Y20         LUT6 (Prop_lut6_I4_O)        0.043    13.282 f  u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_5/O
                         net (fo=1, routed)           0.184    13.466    u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_5_n_0
    SLICE_X75Y21         LUT5 (Prop_lut5_I1_O)        0.043    13.509 f  u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_2/O
                         net (fo=25, routed)          0.716    14.226    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_req_r_reg
    SLICE_X76Y34         LUT3 (Prop_lut3_I2_O)        0.043    14.269 r  u_amber/u_fetch/u_cache/rams[1].u_tag/status_bits_flags_valid_i_4/O
                         net (fo=136, routed)         2.090    16.359    u_amber/u_decode/core_stall
    SLICE_X108Y60        LUT5 (Prop_lut5_I2_O)        0.043    16.402 r  u_amber/u_decode/r13_svc[tag][5]_i_5/O
                         net (fo=8, routed)           0.679    17.081    u_amber/u_dispatch/u_register_bank/o_rm_valid6100_out
    SLICE_X120Y68        LUT5 (Prop_lut5_I2_O)        0.043    17.124 f  u_amber/u_dispatch/u_register_bank/mult_station[15][rs_valid]_i_69/O
                         net (fo=4, routed)           0.786    17.910    u_amber/u_dispatch/u_register_bank/mult_station[15][rs_valid]_i_69_n_0
    SLICE_X106Y60        LUT5 (Prop_lut5_I2_O)        0.043    17.953 f  u_amber/u_dispatch/u_register_bank/mult_station[15][rn_valid]_i_21/O
                         net (fo=1, routed)           0.000    17.953    u_amber/u_dispatch/u_register_bank/mult_station[15][rn_valid]_i_21_n_0
    SLICE_X106Y60        MUXF7 (Prop_muxf7_I1_O)      0.103    18.056 f  u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_17/O
                         net (fo=1, routed)           0.000    18.056    u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_17_n_0
    SLICE_X106Y60        MUXF8 (Prop_muxf8_I1_O)      0.043    18.099 f  u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_6/O
                         net (fo=5, routed)           1.545    19.644    u_amber/u_dispatch/u_register_bank/reg_bank_rn_valid
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.125    19.769 f  u_amber/u_dispatch/u_register_bank/o_multiply_function_mult_i_37/O
                         net (fo=1, routed)           0.691    20.460    u_amber/u_dispatch/u_register_bank/i_rn_valid0
    SLICE_X65Y48         LUT6 (Prop_lut6_I0_O)        0.043    20.503 f  u_amber/u_dispatch/u_register_bank/o_multiply_function_mult_i_19/O
                         net (fo=1, routed)           1.329    21.832    u_amber/u_dispatch/u_reservation/o_use_rs_reg_15
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.043    21.875 r  u_amber/u_dispatch/u_reservation/o_multiply_function_mult_i_6/O
                         net (fo=440, routed)         2.483    24.358    u_amber/u_dispatch/u_reservation/o_multiply_function_mult_i_6_n_0
    SLICE_X69Y50         LUT6 (Prop_lut6_I3_O)        0.043    24.401 r  u_amber/u_dispatch/u_reservation/mult_station[15][multiply_function]_i_3/O
                         net (fo=16, routed)          0.650    25.050    u_amber/u_dispatch/u_reservation/mult_station[15][multiply_function]_i_3_n_0
    SLICE_X72Y38         LUT6 (Prop_lut6_I0_O)        0.043    25.093 r  u_amber/u_dispatch/u_reservation/mult_station[10][rs][31]_i_3/O
                         net (fo=127, routed)         3.331    28.424    u_amber/u_dispatch/u_reservation/mult_occupied_reg[10]_0
    SLICE_X22Y73         LUT2 (Prop_lut2_I0_O)        0.043    28.467 r  u_amber/u_dispatch/u_reservation/mult_station[10][rs][31]_i_1/O
                         net (fo=99, routed)          3.705    32.172    u_amber/u_dispatch/u_reservation/mult_station[10][rs][31]_i_1_n_0
    SLICE_X62Y23         FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000    50.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.402    48.654    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.036    48.690 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.543    49.232    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.315 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       1.659    50.974    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X62Y23         FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][18]/C
                         clock pessimism             -0.352    50.622    
                         clock uncertainty           -0.189    50.433    
    SLICE_X62Y23         FDCE (Setup_fdce_C_CE)      -0.178    50.255    u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][18]
  -------------------------------------------------------------------
                         required time                         50.255    
                         arrival time                         -32.172    
  -------------------------------------------------------------------
                         slack                                 18.083    

Slack (MET) :             18.083ns  (required time - arrival time)
  Source:                 u_amber/u_dispatch/o_iaddress_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.540ns  (logic 1.809ns (5.736%)  route 29.731ns (94.264%))
  Logic Levels:           25  (CARRY4=2 LUT2=4 LUT3=1 LUT4=2 LUT5=6 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.974ns = ( 50.974 - 50.000 ) 
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.591    -1.894    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.043    -1.851 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.629    -1.222    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.129 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       1.761     0.632    u_amber/u_dispatch/sys_clk_BUFG
    SLICE_X77Y41         FDCE                                         r  u_amber/u_dispatch/o_iaddress_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y41         FDCE (Prop_fdce_C_Q)         0.223     0.855 r  u_amber/u_dispatch/o_iaddress_reg[14]/Q
                         net (fo=12, routed)          4.079     4.934    u_amber/u_fetch/u_cache/rams[1].u_tag/i_addr[4]
    SLICE_X121Y117       LUT6 (Prop_lut6_I2_O)        0.043     4.977 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_30/O
                         net (fo=1, routed)           0.000     4.977    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_30_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.236 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.236    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_14_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.346 f  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_8/CO[2]
                         net (fo=1, routed)           2.767     8.113    u_amber/u_fetch/u_cache/rams[1].u_tag/data_hit_way21_out
    SLICE_X79Y23         LUT5 (Prop_lut5_I0_O)        0.129     8.242 f  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_3/O
                         net (fo=131, routed)         0.508     8.750    u_amber/u_fetch/u_cache/rams[1].u_tag/sel0[0]
    SLICE_X77Y18         LUT6 (Prop_lut6_I0_O)        0.043     8.793 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_2/O
                         net (fo=2, routed)           0.370     9.163    u_amber/u_fetch/u_cache/rams[1].u_tag/p_24_in
    SLICE_X78Y18         LUT4 (Prop_lut4_I0_O)        0.043     9.206 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_1/O
                         net (fo=54, routed)          0.814    10.020    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]
    SLICE_X59Y19         LUT2 (Prop_lut2_I0_O)        0.043    10.063 f  u_amber/u_fetch/u_cache/rams[1].u_tag/busy_reading_r_i_2/O
                         net (fo=6, routed)           0.363    10.425    u_amber/u_fetch_n_173
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.043    10.468 f  u_amber/wbuf_wdata_r_reg_0_1_126_127_i_3/O
                         net (fo=7, routed)           0.316    10.784    u_amber/u_wishbone/u_a25_wishbone_buf_p2/wait_rdata_valid_r_reg_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I1_O)        0.043    10.827 r  u_amber/u_wishbone/u_a25_wishbone_buf_p2/mem[0][20]_i_9/O
                         net (fo=30, routed)          0.675    11.502    u_amber/u_fetch/u_cache/rams[0].u_tag/icache_wb_ready
    SLICE_X74Y23         LUT4 (Prop_lut4_I0_O)        0.043    11.545 r  u_amber/u_fetch/u_cache/rams[0].u_tag/mem[0][20]_i_2__2/O
                         net (fo=1599, routed)        0.826    12.372    u_amber/u_fetch/u_cache/tag_wdata[20]
    SLICE_X68Y36         LUT2 (Prop_lut2_I0_O)        0.043    12.415 r  u_amber/u_fetch/u_cache/address_r[25]_i_9/O
                         net (fo=130, routed)         0.824    13.239    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[1]_0
    SLICE_X75Y20         LUT6 (Prop_lut6_I4_O)        0.043    13.282 f  u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_5/O
                         net (fo=1, routed)           0.184    13.466    u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_5_n_0
    SLICE_X75Y21         LUT5 (Prop_lut5_I1_O)        0.043    13.509 f  u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_2/O
                         net (fo=25, routed)          0.716    14.226    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_req_r_reg
    SLICE_X76Y34         LUT3 (Prop_lut3_I2_O)        0.043    14.269 r  u_amber/u_fetch/u_cache/rams[1].u_tag/status_bits_flags_valid_i_4/O
                         net (fo=136, routed)         2.090    16.359    u_amber/u_decode/core_stall
    SLICE_X108Y60        LUT5 (Prop_lut5_I2_O)        0.043    16.402 r  u_amber/u_decode/r13_svc[tag][5]_i_5/O
                         net (fo=8, routed)           0.679    17.081    u_amber/u_dispatch/u_register_bank/o_rm_valid6100_out
    SLICE_X120Y68        LUT5 (Prop_lut5_I2_O)        0.043    17.124 f  u_amber/u_dispatch/u_register_bank/mult_station[15][rs_valid]_i_69/O
                         net (fo=4, routed)           0.786    17.910    u_amber/u_dispatch/u_register_bank/mult_station[15][rs_valid]_i_69_n_0
    SLICE_X106Y60        LUT5 (Prop_lut5_I2_O)        0.043    17.953 f  u_amber/u_dispatch/u_register_bank/mult_station[15][rn_valid]_i_21/O
                         net (fo=1, routed)           0.000    17.953    u_amber/u_dispatch/u_register_bank/mult_station[15][rn_valid]_i_21_n_0
    SLICE_X106Y60        MUXF7 (Prop_muxf7_I1_O)      0.103    18.056 f  u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_17/O
                         net (fo=1, routed)           0.000    18.056    u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_17_n_0
    SLICE_X106Y60        MUXF8 (Prop_muxf8_I1_O)      0.043    18.099 f  u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_6/O
                         net (fo=5, routed)           1.545    19.644    u_amber/u_dispatch/u_register_bank/reg_bank_rn_valid
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.125    19.769 f  u_amber/u_dispatch/u_register_bank/o_multiply_function_mult_i_37/O
                         net (fo=1, routed)           0.691    20.460    u_amber/u_dispatch/u_register_bank/i_rn_valid0
    SLICE_X65Y48         LUT6 (Prop_lut6_I0_O)        0.043    20.503 f  u_amber/u_dispatch/u_register_bank/o_multiply_function_mult_i_19/O
                         net (fo=1, routed)           1.329    21.832    u_amber/u_dispatch/u_reservation/o_use_rs_reg_15
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.043    21.875 r  u_amber/u_dispatch/u_reservation/o_multiply_function_mult_i_6/O
                         net (fo=440, routed)         2.483    24.358    u_amber/u_dispatch/u_reservation/o_multiply_function_mult_i_6_n_0
    SLICE_X69Y50         LUT6 (Prop_lut6_I3_O)        0.043    24.401 r  u_amber/u_dispatch/u_reservation/mult_station[15][multiply_function]_i_3/O
                         net (fo=16, routed)          0.650    25.050    u_amber/u_dispatch/u_reservation/mult_station[15][multiply_function]_i_3_n_0
    SLICE_X72Y38         LUT6 (Prop_lut6_I0_O)        0.043    25.093 r  u_amber/u_dispatch/u_reservation/mult_station[10][rs][31]_i_3/O
                         net (fo=127, routed)         3.331    28.424    u_amber/u_dispatch/u_reservation/mult_occupied_reg[10]_0
    SLICE_X22Y73         LUT2 (Prop_lut2_I0_O)        0.043    28.467 r  u_amber/u_dispatch/u_reservation/mult_station[10][rs][31]_i_1/O
                         net (fo=99, routed)          3.705    32.172    u_amber/u_dispatch/u_reservation/mult_station[10][rs][31]_i_1_n_0
    SLICE_X62Y23         FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000    50.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.402    48.654    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.036    48.690 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.543    49.232    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.315 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       1.659    50.974    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X62Y23         FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][4]/C
                         clock pessimism             -0.352    50.622    
                         clock uncertainty           -0.189    50.433    
    SLICE_X62Y23         FDCE (Setup_fdce_C_CE)      -0.178    50.255    u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][4]
  -------------------------------------------------------------------
                         required time                         50.255    
                         arrival time                         -32.172    
  -------------------------------------------------------------------
                         slack                                 18.083    

Slack (MET) :             18.440ns  (required time - arrival time)
  Source:                 u_amber/u_dispatch/o_iaddress_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.186ns  (logic 1.809ns (5.801%)  route 29.377ns (94.199%))
  Logic Levels:           25  (CARRY4=2 LUT2=4 LUT3=1 LUT4=2 LUT5=6 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.976ns = ( 50.976 - 50.000 ) 
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.591    -1.894    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.043    -1.851 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.629    -1.222    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.129 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       1.761     0.632    u_amber/u_dispatch/sys_clk_BUFG
    SLICE_X77Y41         FDCE                                         r  u_amber/u_dispatch/o_iaddress_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y41         FDCE (Prop_fdce_C_Q)         0.223     0.855 r  u_amber/u_dispatch/o_iaddress_reg[14]/Q
                         net (fo=12, routed)          4.079     4.934    u_amber/u_fetch/u_cache/rams[1].u_tag/i_addr[4]
    SLICE_X121Y117       LUT6 (Prop_lut6_I2_O)        0.043     4.977 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_30/O
                         net (fo=1, routed)           0.000     4.977    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_30_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.236 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.236    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_14_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.346 f  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_8/CO[2]
                         net (fo=1, routed)           2.767     8.113    u_amber/u_fetch/u_cache/rams[1].u_tag/data_hit_way21_out
    SLICE_X79Y23         LUT5 (Prop_lut5_I0_O)        0.129     8.242 f  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_3/O
                         net (fo=131, routed)         0.508     8.750    u_amber/u_fetch/u_cache/rams[1].u_tag/sel0[0]
    SLICE_X77Y18         LUT6 (Prop_lut6_I0_O)        0.043     8.793 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_2/O
                         net (fo=2, routed)           0.370     9.163    u_amber/u_fetch/u_cache/rams[1].u_tag/p_24_in
    SLICE_X78Y18         LUT4 (Prop_lut4_I0_O)        0.043     9.206 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_1/O
                         net (fo=54, routed)          0.814    10.020    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]
    SLICE_X59Y19         LUT2 (Prop_lut2_I0_O)        0.043    10.063 f  u_amber/u_fetch/u_cache/rams[1].u_tag/busy_reading_r_i_2/O
                         net (fo=6, routed)           0.363    10.425    u_amber/u_fetch_n_173
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.043    10.468 f  u_amber/wbuf_wdata_r_reg_0_1_126_127_i_3/O
                         net (fo=7, routed)           0.316    10.784    u_amber/u_wishbone/u_a25_wishbone_buf_p2/wait_rdata_valid_r_reg_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I1_O)        0.043    10.827 r  u_amber/u_wishbone/u_a25_wishbone_buf_p2/mem[0][20]_i_9/O
                         net (fo=30, routed)          0.675    11.502    u_amber/u_fetch/u_cache/rams[0].u_tag/icache_wb_ready
    SLICE_X74Y23         LUT4 (Prop_lut4_I0_O)        0.043    11.545 r  u_amber/u_fetch/u_cache/rams[0].u_tag/mem[0][20]_i_2__2/O
                         net (fo=1599, routed)        0.826    12.372    u_amber/u_fetch/u_cache/tag_wdata[20]
    SLICE_X68Y36         LUT2 (Prop_lut2_I0_O)        0.043    12.415 r  u_amber/u_fetch/u_cache/address_r[25]_i_9/O
                         net (fo=130, routed)         0.824    13.239    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[1]_0
    SLICE_X75Y20         LUT6 (Prop_lut6_I4_O)        0.043    13.282 f  u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_5/O
                         net (fo=1, routed)           0.184    13.466    u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_5_n_0
    SLICE_X75Y21         LUT5 (Prop_lut5_I1_O)        0.043    13.509 f  u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_2/O
                         net (fo=25, routed)          0.716    14.226    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_req_r_reg
    SLICE_X76Y34         LUT3 (Prop_lut3_I2_O)        0.043    14.269 r  u_amber/u_fetch/u_cache/rams[1].u_tag/status_bits_flags_valid_i_4/O
                         net (fo=136, routed)         2.090    16.359    u_amber/u_decode/core_stall
    SLICE_X108Y60        LUT5 (Prop_lut5_I2_O)        0.043    16.402 r  u_amber/u_decode/r13_svc[tag][5]_i_5/O
                         net (fo=8, routed)           0.679    17.081    u_amber/u_dispatch/u_register_bank/o_rm_valid6100_out
    SLICE_X120Y68        LUT5 (Prop_lut5_I2_O)        0.043    17.124 f  u_amber/u_dispatch/u_register_bank/mult_station[15][rs_valid]_i_69/O
                         net (fo=4, routed)           0.786    17.910    u_amber/u_dispatch/u_register_bank/mult_station[15][rs_valid]_i_69_n_0
    SLICE_X106Y60        LUT5 (Prop_lut5_I2_O)        0.043    17.953 f  u_amber/u_dispatch/u_register_bank/mult_station[15][rn_valid]_i_21/O
                         net (fo=1, routed)           0.000    17.953    u_amber/u_dispatch/u_register_bank/mult_station[15][rn_valid]_i_21_n_0
    SLICE_X106Y60        MUXF7 (Prop_muxf7_I1_O)      0.103    18.056 f  u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_17/O
                         net (fo=1, routed)           0.000    18.056    u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_17_n_0
    SLICE_X106Y60        MUXF8 (Prop_muxf8_I1_O)      0.043    18.099 f  u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_6/O
                         net (fo=5, routed)           1.545    19.644    u_amber/u_dispatch/u_register_bank/reg_bank_rn_valid
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.125    19.769 f  u_amber/u_dispatch/u_register_bank/o_multiply_function_mult_i_37/O
                         net (fo=1, routed)           0.691    20.460    u_amber/u_dispatch/u_register_bank/i_rn_valid0
    SLICE_X65Y48         LUT6 (Prop_lut6_I0_O)        0.043    20.503 f  u_amber/u_dispatch/u_register_bank/o_multiply_function_mult_i_19/O
                         net (fo=1, routed)           1.329    21.832    u_amber/u_dispatch/u_reservation/o_use_rs_reg_15
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.043    21.875 r  u_amber/u_dispatch/u_reservation/o_multiply_function_mult_i_6/O
                         net (fo=440, routed)         2.483    24.358    u_amber/u_dispatch/u_reservation/o_multiply_function_mult_i_6_n_0
    SLICE_X69Y50         LUT6 (Prop_lut6_I3_O)        0.043    24.401 r  u_amber/u_dispatch/u_reservation/mult_station[15][multiply_function]_i_3/O
                         net (fo=16, routed)          0.650    25.050    u_amber/u_dispatch/u_reservation/mult_station[15][multiply_function]_i_3_n_0
    SLICE_X72Y38         LUT6 (Prop_lut6_I0_O)        0.043    25.093 r  u_amber/u_dispatch/u_reservation/mult_station[10][rs][31]_i_3/O
                         net (fo=127, routed)         3.331    28.424    u_amber/u_dispatch/u_reservation/mult_occupied_reg[10]_0
    SLICE_X22Y73         LUT2 (Prop_lut2_I0_O)        0.043    28.467 r  u_amber/u_dispatch/u_reservation/mult_station[10][rs][31]_i_1/O
                         net (fo=99, routed)          3.351    31.818    u_amber/u_dispatch/u_reservation/mult_station[10][rs][31]_i_1_n_0
    SLICE_X62Y28         FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000    50.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.402    48.654    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.036    48.690 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.543    49.232    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.315 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       1.661    50.976    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X62Y28         FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][1]/C
                         clock pessimism             -0.352    50.624    
                         clock uncertainty           -0.189    50.435    
    SLICE_X62Y28         FDCE (Setup_fdce_C_CE)      -0.178    50.257    u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][1]
  -------------------------------------------------------------------
                         required time                         50.257    
                         arrival time                         -31.818    
  -------------------------------------------------------------------
                         slack                                 18.440    

Slack (MET) :             18.440ns  (required time - arrival time)
  Source:                 u_amber/u_dispatch/o_iaddress_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.186ns  (logic 1.809ns (5.801%)  route 29.377ns (94.199%))
  Logic Levels:           25  (CARRY4=2 LUT2=4 LUT3=1 LUT4=2 LUT5=6 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.976ns = ( 50.976 - 50.000 ) 
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.591    -1.894    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.043    -1.851 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.629    -1.222    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.129 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       1.761     0.632    u_amber/u_dispatch/sys_clk_BUFG
    SLICE_X77Y41         FDCE                                         r  u_amber/u_dispatch/o_iaddress_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y41         FDCE (Prop_fdce_C_Q)         0.223     0.855 r  u_amber/u_dispatch/o_iaddress_reg[14]/Q
                         net (fo=12, routed)          4.079     4.934    u_amber/u_fetch/u_cache/rams[1].u_tag/i_addr[4]
    SLICE_X121Y117       LUT6 (Prop_lut6_I2_O)        0.043     4.977 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_30/O
                         net (fo=1, routed)           0.000     4.977    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_30_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.236 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.236    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_14_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.346 f  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_8/CO[2]
                         net (fo=1, routed)           2.767     8.113    u_amber/u_fetch/u_cache/rams[1].u_tag/data_hit_way21_out
    SLICE_X79Y23         LUT5 (Prop_lut5_I0_O)        0.129     8.242 f  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_3/O
                         net (fo=131, routed)         0.508     8.750    u_amber/u_fetch/u_cache/rams[1].u_tag/sel0[0]
    SLICE_X77Y18         LUT6 (Prop_lut6_I0_O)        0.043     8.793 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_2/O
                         net (fo=2, routed)           0.370     9.163    u_amber/u_fetch/u_cache/rams[1].u_tag/p_24_in
    SLICE_X78Y18         LUT4 (Prop_lut4_I0_O)        0.043     9.206 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_1/O
                         net (fo=54, routed)          0.814    10.020    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]
    SLICE_X59Y19         LUT2 (Prop_lut2_I0_O)        0.043    10.063 f  u_amber/u_fetch/u_cache/rams[1].u_tag/busy_reading_r_i_2/O
                         net (fo=6, routed)           0.363    10.425    u_amber/u_fetch_n_173
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.043    10.468 f  u_amber/wbuf_wdata_r_reg_0_1_126_127_i_3/O
                         net (fo=7, routed)           0.316    10.784    u_amber/u_wishbone/u_a25_wishbone_buf_p2/wait_rdata_valid_r_reg_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I1_O)        0.043    10.827 r  u_amber/u_wishbone/u_a25_wishbone_buf_p2/mem[0][20]_i_9/O
                         net (fo=30, routed)          0.675    11.502    u_amber/u_fetch/u_cache/rams[0].u_tag/icache_wb_ready
    SLICE_X74Y23         LUT4 (Prop_lut4_I0_O)        0.043    11.545 r  u_amber/u_fetch/u_cache/rams[0].u_tag/mem[0][20]_i_2__2/O
                         net (fo=1599, routed)        0.826    12.372    u_amber/u_fetch/u_cache/tag_wdata[20]
    SLICE_X68Y36         LUT2 (Prop_lut2_I0_O)        0.043    12.415 r  u_amber/u_fetch/u_cache/address_r[25]_i_9/O
                         net (fo=130, routed)         0.824    13.239    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[1]_0
    SLICE_X75Y20         LUT6 (Prop_lut6_I4_O)        0.043    13.282 f  u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_5/O
                         net (fo=1, routed)           0.184    13.466    u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_5_n_0
    SLICE_X75Y21         LUT5 (Prop_lut5_I1_O)        0.043    13.509 f  u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_2/O
                         net (fo=25, routed)          0.716    14.226    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_req_r_reg
    SLICE_X76Y34         LUT3 (Prop_lut3_I2_O)        0.043    14.269 r  u_amber/u_fetch/u_cache/rams[1].u_tag/status_bits_flags_valid_i_4/O
                         net (fo=136, routed)         2.090    16.359    u_amber/u_decode/core_stall
    SLICE_X108Y60        LUT5 (Prop_lut5_I2_O)        0.043    16.402 r  u_amber/u_decode/r13_svc[tag][5]_i_5/O
                         net (fo=8, routed)           0.679    17.081    u_amber/u_dispatch/u_register_bank/o_rm_valid6100_out
    SLICE_X120Y68        LUT5 (Prop_lut5_I2_O)        0.043    17.124 f  u_amber/u_dispatch/u_register_bank/mult_station[15][rs_valid]_i_69/O
                         net (fo=4, routed)           0.786    17.910    u_amber/u_dispatch/u_register_bank/mult_station[15][rs_valid]_i_69_n_0
    SLICE_X106Y60        LUT5 (Prop_lut5_I2_O)        0.043    17.953 f  u_amber/u_dispatch/u_register_bank/mult_station[15][rn_valid]_i_21/O
                         net (fo=1, routed)           0.000    17.953    u_amber/u_dispatch/u_register_bank/mult_station[15][rn_valid]_i_21_n_0
    SLICE_X106Y60        MUXF7 (Prop_muxf7_I1_O)      0.103    18.056 f  u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_17/O
                         net (fo=1, routed)           0.000    18.056    u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_17_n_0
    SLICE_X106Y60        MUXF8 (Prop_muxf8_I1_O)      0.043    18.099 f  u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_6/O
                         net (fo=5, routed)           1.545    19.644    u_amber/u_dispatch/u_register_bank/reg_bank_rn_valid
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.125    19.769 f  u_amber/u_dispatch/u_register_bank/o_multiply_function_mult_i_37/O
                         net (fo=1, routed)           0.691    20.460    u_amber/u_dispatch/u_register_bank/i_rn_valid0
    SLICE_X65Y48         LUT6 (Prop_lut6_I0_O)        0.043    20.503 f  u_amber/u_dispatch/u_register_bank/o_multiply_function_mult_i_19/O
                         net (fo=1, routed)           1.329    21.832    u_amber/u_dispatch/u_reservation/o_use_rs_reg_15
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.043    21.875 r  u_amber/u_dispatch/u_reservation/o_multiply_function_mult_i_6/O
                         net (fo=440, routed)         2.483    24.358    u_amber/u_dispatch/u_reservation/o_multiply_function_mult_i_6_n_0
    SLICE_X69Y50         LUT6 (Prop_lut6_I3_O)        0.043    24.401 r  u_amber/u_dispatch/u_reservation/mult_station[15][multiply_function]_i_3/O
                         net (fo=16, routed)          0.650    25.050    u_amber/u_dispatch/u_reservation/mult_station[15][multiply_function]_i_3_n_0
    SLICE_X72Y38         LUT6 (Prop_lut6_I0_O)        0.043    25.093 r  u_amber/u_dispatch/u_reservation/mult_station[10][rs][31]_i_3/O
                         net (fo=127, routed)         3.331    28.424    u_amber/u_dispatch/u_reservation/mult_occupied_reg[10]_0
    SLICE_X22Y73         LUT2 (Prop_lut2_I0_O)        0.043    28.467 r  u_amber/u_dispatch/u_reservation/mult_station[10][rs][31]_i_1/O
                         net (fo=99, routed)          3.351    31.818    u_amber/u_dispatch/u_reservation/mult_station[10][rs][31]_i_1_n_0
    SLICE_X62Y28         FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000    50.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.402    48.654    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.036    48.690 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.543    49.232    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.315 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       1.661    50.976    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X62Y28         FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][29]/C
                         clock pessimism             -0.352    50.624    
                         clock uncertainty           -0.189    50.435    
    SLICE_X62Y28         FDCE (Setup_fdce_C_CE)      -0.178    50.257    u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][29]
  -------------------------------------------------------------------
                         required time                         50.257    
                         arrival time                         -31.818    
  -------------------------------------------------------------------
                         slack                                 18.440    

Slack (MET) :             18.541ns  (required time - arrival time)
  Source:                 u_amber/u_dispatch/o_iaddress_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.088ns  (logic 1.809ns (5.819%)  route 29.279ns (94.181%))
  Logic Levels:           25  (CARRY4=2 LUT2=4 LUT3=1 LUT4=2 LUT5=6 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.979ns = ( 50.979 - 50.000 ) 
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.591    -1.894    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.043    -1.851 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.629    -1.222    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.129 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       1.761     0.632    u_amber/u_dispatch/sys_clk_BUFG
    SLICE_X77Y41         FDCE                                         r  u_amber/u_dispatch/o_iaddress_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y41         FDCE (Prop_fdce_C_Q)         0.223     0.855 r  u_amber/u_dispatch/o_iaddress_reg[14]/Q
                         net (fo=12, routed)          4.079     4.934    u_amber/u_fetch/u_cache/rams[1].u_tag/i_addr[4]
    SLICE_X121Y117       LUT6 (Prop_lut6_I2_O)        0.043     4.977 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_30/O
                         net (fo=1, routed)           0.000     4.977    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_30_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.236 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.236    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_14_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.346 f  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_8/CO[2]
                         net (fo=1, routed)           2.767     8.113    u_amber/u_fetch/u_cache/rams[1].u_tag/data_hit_way21_out
    SLICE_X79Y23         LUT5 (Prop_lut5_I0_O)        0.129     8.242 f  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_3/O
                         net (fo=131, routed)         0.508     8.750    u_amber/u_fetch/u_cache/rams[1].u_tag/sel0[0]
    SLICE_X77Y18         LUT6 (Prop_lut6_I0_O)        0.043     8.793 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_2/O
                         net (fo=2, routed)           0.370     9.163    u_amber/u_fetch/u_cache/rams[1].u_tag/p_24_in
    SLICE_X78Y18         LUT4 (Prop_lut4_I0_O)        0.043     9.206 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_1/O
                         net (fo=54, routed)          0.814    10.020    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]
    SLICE_X59Y19         LUT2 (Prop_lut2_I0_O)        0.043    10.063 f  u_amber/u_fetch/u_cache/rams[1].u_tag/busy_reading_r_i_2/O
                         net (fo=6, routed)           0.363    10.425    u_amber/u_fetch_n_173
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.043    10.468 f  u_amber/wbuf_wdata_r_reg_0_1_126_127_i_3/O
                         net (fo=7, routed)           0.316    10.784    u_amber/u_wishbone/u_a25_wishbone_buf_p2/wait_rdata_valid_r_reg_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I1_O)        0.043    10.827 r  u_amber/u_wishbone/u_a25_wishbone_buf_p2/mem[0][20]_i_9/O
                         net (fo=30, routed)          0.675    11.502    u_amber/u_fetch/u_cache/rams[0].u_tag/icache_wb_ready
    SLICE_X74Y23         LUT4 (Prop_lut4_I0_O)        0.043    11.545 r  u_amber/u_fetch/u_cache/rams[0].u_tag/mem[0][20]_i_2__2/O
                         net (fo=1599, routed)        0.826    12.372    u_amber/u_fetch/u_cache/tag_wdata[20]
    SLICE_X68Y36         LUT2 (Prop_lut2_I0_O)        0.043    12.415 r  u_amber/u_fetch/u_cache/address_r[25]_i_9/O
                         net (fo=130, routed)         0.824    13.239    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[1]_0
    SLICE_X75Y20         LUT6 (Prop_lut6_I4_O)        0.043    13.282 f  u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_5/O
                         net (fo=1, routed)           0.184    13.466    u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_5_n_0
    SLICE_X75Y21         LUT5 (Prop_lut5_I1_O)        0.043    13.509 f  u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_2/O
                         net (fo=25, routed)          0.716    14.226    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_req_r_reg
    SLICE_X76Y34         LUT3 (Prop_lut3_I2_O)        0.043    14.269 r  u_amber/u_fetch/u_cache/rams[1].u_tag/status_bits_flags_valid_i_4/O
                         net (fo=136, routed)         2.090    16.359    u_amber/u_decode/core_stall
    SLICE_X108Y60        LUT5 (Prop_lut5_I2_O)        0.043    16.402 r  u_amber/u_decode/r13_svc[tag][5]_i_5/O
                         net (fo=8, routed)           0.679    17.081    u_amber/u_dispatch/u_register_bank/o_rm_valid6100_out
    SLICE_X120Y68        LUT5 (Prop_lut5_I2_O)        0.043    17.124 f  u_amber/u_dispatch/u_register_bank/mult_station[15][rs_valid]_i_69/O
                         net (fo=4, routed)           0.786    17.910    u_amber/u_dispatch/u_register_bank/mult_station[15][rs_valid]_i_69_n_0
    SLICE_X106Y60        LUT5 (Prop_lut5_I2_O)        0.043    17.953 f  u_amber/u_dispatch/u_register_bank/mult_station[15][rn_valid]_i_21/O
                         net (fo=1, routed)           0.000    17.953    u_amber/u_dispatch/u_register_bank/mult_station[15][rn_valid]_i_21_n_0
    SLICE_X106Y60        MUXF7 (Prop_muxf7_I1_O)      0.103    18.056 f  u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_17/O
                         net (fo=1, routed)           0.000    18.056    u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_17_n_0
    SLICE_X106Y60        MUXF8 (Prop_muxf8_I1_O)      0.043    18.099 f  u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_6/O
                         net (fo=5, routed)           1.545    19.644    u_amber/u_dispatch/u_register_bank/reg_bank_rn_valid
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.125    19.769 f  u_amber/u_dispatch/u_register_bank/o_multiply_function_mult_i_37/O
                         net (fo=1, routed)           0.691    20.460    u_amber/u_dispatch/u_register_bank/i_rn_valid0
    SLICE_X65Y48         LUT6 (Prop_lut6_I0_O)        0.043    20.503 f  u_amber/u_dispatch/u_register_bank/o_multiply_function_mult_i_19/O
                         net (fo=1, routed)           1.329    21.832    u_amber/u_dispatch/u_reservation/o_use_rs_reg_15
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.043    21.875 r  u_amber/u_dispatch/u_reservation/o_multiply_function_mult_i_6/O
                         net (fo=440, routed)         2.483    24.358    u_amber/u_dispatch/u_reservation/o_multiply_function_mult_i_6_n_0
    SLICE_X69Y50         LUT6 (Prop_lut6_I3_O)        0.043    24.401 r  u_amber/u_dispatch/u_reservation/mult_station[15][multiply_function]_i_3/O
                         net (fo=16, routed)          0.650    25.050    u_amber/u_dispatch/u_reservation/mult_station[15][multiply_function]_i_3_n_0
    SLICE_X72Y38         LUT6 (Prop_lut6_I0_O)        0.043    25.093 r  u_amber/u_dispatch/u_reservation/mult_station[10][rs][31]_i_3/O
                         net (fo=127, routed)         3.331    28.424    u_amber/u_dispatch/u_reservation/mult_occupied_reg[10]_0
    SLICE_X22Y73         LUT2 (Prop_lut2_I0_O)        0.043    28.467 r  u_amber/u_dispatch/u_reservation/mult_station[10][rs][31]_i_1/O
                         net (fo=99, routed)          3.252    31.719    u_amber/u_dispatch/u_reservation/mult_station[10][rs][31]_i_1_n_0
    SLICE_X62Y30         FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000    50.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.402    48.654    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.036    48.690 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.543    49.232    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.315 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       1.664    50.979    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X62Y30         FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][11]/C
                         clock pessimism             -0.352    50.627    
                         clock uncertainty           -0.189    50.438    
    SLICE_X62Y30         FDCE (Setup_fdce_C_CE)      -0.178    50.260    u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][11]
  -------------------------------------------------------------------
                         required time                         50.260    
                         arrival time                         -31.719    
  -------------------------------------------------------------------
                         slack                                 18.541    

Slack (MET) :             18.541ns  (required time - arrival time)
  Source:                 u_amber/u_dispatch/o_iaddress_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.088ns  (logic 1.809ns (5.819%)  route 29.279ns (94.181%))
  Logic Levels:           25  (CARRY4=2 LUT2=4 LUT3=1 LUT4=2 LUT5=6 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.979ns = ( 50.979 - 50.000 ) 
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.591    -1.894    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.043    -1.851 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.629    -1.222    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.129 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       1.761     0.632    u_amber/u_dispatch/sys_clk_BUFG
    SLICE_X77Y41         FDCE                                         r  u_amber/u_dispatch/o_iaddress_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y41         FDCE (Prop_fdce_C_Q)         0.223     0.855 r  u_amber/u_dispatch/o_iaddress_reg[14]/Q
                         net (fo=12, routed)          4.079     4.934    u_amber/u_fetch/u_cache/rams[1].u_tag/i_addr[4]
    SLICE_X121Y117       LUT6 (Prop_lut6_I2_O)        0.043     4.977 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_30/O
                         net (fo=1, routed)           0.000     4.977    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_30_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.236 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.236    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_14_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.346 f  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_8/CO[2]
                         net (fo=1, routed)           2.767     8.113    u_amber/u_fetch/u_cache/rams[1].u_tag/data_hit_way21_out
    SLICE_X79Y23         LUT5 (Prop_lut5_I0_O)        0.129     8.242 f  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_3/O
                         net (fo=131, routed)         0.508     8.750    u_amber/u_fetch/u_cache/rams[1].u_tag/sel0[0]
    SLICE_X77Y18         LUT6 (Prop_lut6_I0_O)        0.043     8.793 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_2/O
                         net (fo=2, routed)           0.370     9.163    u_amber/u_fetch/u_cache/rams[1].u_tag/p_24_in
    SLICE_X78Y18         LUT4 (Prop_lut4_I0_O)        0.043     9.206 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_1/O
                         net (fo=54, routed)          0.814    10.020    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]
    SLICE_X59Y19         LUT2 (Prop_lut2_I0_O)        0.043    10.063 f  u_amber/u_fetch/u_cache/rams[1].u_tag/busy_reading_r_i_2/O
                         net (fo=6, routed)           0.363    10.425    u_amber/u_fetch_n_173
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.043    10.468 f  u_amber/wbuf_wdata_r_reg_0_1_126_127_i_3/O
                         net (fo=7, routed)           0.316    10.784    u_amber/u_wishbone/u_a25_wishbone_buf_p2/wait_rdata_valid_r_reg_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I1_O)        0.043    10.827 r  u_amber/u_wishbone/u_a25_wishbone_buf_p2/mem[0][20]_i_9/O
                         net (fo=30, routed)          0.675    11.502    u_amber/u_fetch/u_cache/rams[0].u_tag/icache_wb_ready
    SLICE_X74Y23         LUT4 (Prop_lut4_I0_O)        0.043    11.545 r  u_amber/u_fetch/u_cache/rams[0].u_tag/mem[0][20]_i_2__2/O
                         net (fo=1599, routed)        0.826    12.372    u_amber/u_fetch/u_cache/tag_wdata[20]
    SLICE_X68Y36         LUT2 (Prop_lut2_I0_O)        0.043    12.415 r  u_amber/u_fetch/u_cache/address_r[25]_i_9/O
                         net (fo=130, routed)         0.824    13.239    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[1]_0
    SLICE_X75Y20         LUT6 (Prop_lut6_I4_O)        0.043    13.282 f  u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_5/O
                         net (fo=1, routed)           0.184    13.466    u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_5_n_0
    SLICE_X75Y21         LUT5 (Prop_lut5_I1_O)        0.043    13.509 f  u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_2/O
                         net (fo=25, routed)          0.716    14.226    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_req_r_reg
    SLICE_X76Y34         LUT3 (Prop_lut3_I2_O)        0.043    14.269 r  u_amber/u_fetch/u_cache/rams[1].u_tag/status_bits_flags_valid_i_4/O
                         net (fo=136, routed)         2.090    16.359    u_amber/u_decode/core_stall
    SLICE_X108Y60        LUT5 (Prop_lut5_I2_O)        0.043    16.402 r  u_amber/u_decode/r13_svc[tag][5]_i_5/O
                         net (fo=8, routed)           0.679    17.081    u_amber/u_dispatch/u_register_bank/o_rm_valid6100_out
    SLICE_X120Y68        LUT5 (Prop_lut5_I2_O)        0.043    17.124 f  u_amber/u_dispatch/u_register_bank/mult_station[15][rs_valid]_i_69/O
                         net (fo=4, routed)           0.786    17.910    u_amber/u_dispatch/u_register_bank/mult_station[15][rs_valid]_i_69_n_0
    SLICE_X106Y60        LUT5 (Prop_lut5_I2_O)        0.043    17.953 f  u_amber/u_dispatch/u_register_bank/mult_station[15][rn_valid]_i_21/O
                         net (fo=1, routed)           0.000    17.953    u_amber/u_dispatch/u_register_bank/mult_station[15][rn_valid]_i_21_n_0
    SLICE_X106Y60        MUXF7 (Prop_muxf7_I1_O)      0.103    18.056 f  u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_17/O
                         net (fo=1, routed)           0.000    18.056    u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_17_n_0
    SLICE_X106Y60        MUXF8 (Prop_muxf8_I1_O)      0.043    18.099 f  u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_6/O
                         net (fo=5, routed)           1.545    19.644    u_amber/u_dispatch/u_register_bank/reg_bank_rn_valid
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.125    19.769 f  u_amber/u_dispatch/u_register_bank/o_multiply_function_mult_i_37/O
                         net (fo=1, routed)           0.691    20.460    u_amber/u_dispatch/u_register_bank/i_rn_valid0
    SLICE_X65Y48         LUT6 (Prop_lut6_I0_O)        0.043    20.503 f  u_amber/u_dispatch/u_register_bank/o_multiply_function_mult_i_19/O
                         net (fo=1, routed)           1.329    21.832    u_amber/u_dispatch/u_reservation/o_use_rs_reg_15
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.043    21.875 r  u_amber/u_dispatch/u_reservation/o_multiply_function_mult_i_6/O
                         net (fo=440, routed)         2.483    24.358    u_amber/u_dispatch/u_reservation/o_multiply_function_mult_i_6_n_0
    SLICE_X69Y50         LUT6 (Prop_lut6_I3_O)        0.043    24.401 r  u_amber/u_dispatch/u_reservation/mult_station[15][multiply_function]_i_3/O
                         net (fo=16, routed)          0.650    25.050    u_amber/u_dispatch/u_reservation/mult_station[15][multiply_function]_i_3_n_0
    SLICE_X72Y38         LUT6 (Prop_lut6_I0_O)        0.043    25.093 r  u_amber/u_dispatch/u_reservation/mult_station[10][rs][31]_i_3/O
                         net (fo=127, routed)         3.331    28.424    u_amber/u_dispatch/u_reservation/mult_occupied_reg[10]_0
    SLICE_X22Y73         LUT2 (Prop_lut2_I0_O)        0.043    28.467 r  u_amber/u_dispatch/u_reservation/mult_station[10][rs][31]_i_1/O
                         net (fo=99, routed)          3.252    31.719    u_amber/u_dispatch/u_reservation/mult_station[10][rs][31]_i_1_n_0
    SLICE_X62Y30         FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000    50.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.402    48.654    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.036    48.690 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.543    49.232    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.315 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       1.664    50.979    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X62Y30         FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][6]/C
                         clock pessimism             -0.352    50.627    
                         clock uncertainty           -0.189    50.438    
    SLICE_X62Y30         FDCE (Setup_fdce_C_CE)      -0.178    50.260    u_amber/u_dispatch/u_reservation/mult_station_reg[10][rm][6]
  -------------------------------------------------------------------
                         required time                         50.260    
                         arrival time                         -31.719    
  -------------------------------------------------------------------
                         slack                                 18.541    

Slack (MET) :             18.591ns  (required time - arrival time)
  Source:                 u_amber/u_dispatch/o_iaddress_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/mult_station_reg[12][rm][11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.016ns  (logic 1.809ns (5.832%)  route 29.207ns (94.168%))
  Logic Levels:           25  (CARRY4=2 LUT2=4 LUT3=1 LUT4=2 LUT5=6 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.981ns = ( 50.981 - 50.000 ) 
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.591    -1.894    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.043    -1.851 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.629    -1.222    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.129 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       1.761     0.632    u_amber/u_dispatch/sys_clk_BUFG
    SLICE_X77Y41         FDCE                                         r  u_amber/u_dispatch/o_iaddress_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y41         FDCE (Prop_fdce_C_Q)         0.223     0.855 r  u_amber/u_dispatch/o_iaddress_reg[14]/Q
                         net (fo=12, routed)          4.079     4.934    u_amber/u_fetch/u_cache/rams[1].u_tag/i_addr[4]
    SLICE_X121Y117       LUT6 (Prop_lut6_I2_O)        0.043     4.977 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_30/O
                         net (fo=1, routed)           0.000     4.977    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_30_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.236 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.236    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_14_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.346 f  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_8/CO[2]
                         net (fo=1, routed)           2.767     8.113    u_amber/u_fetch/u_cache/rams[1].u_tag/data_hit_way21_out
    SLICE_X79Y23         LUT5 (Prop_lut5_I0_O)        0.129     8.242 f  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_3/O
                         net (fo=131, routed)         0.508     8.750    u_amber/u_fetch/u_cache/rams[1].u_tag/sel0[0]
    SLICE_X77Y18         LUT6 (Prop_lut6_I0_O)        0.043     8.793 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_2/O
                         net (fo=2, routed)           0.370     9.163    u_amber/u_fetch/u_cache/rams[1].u_tag/p_24_in
    SLICE_X78Y18         LUT4 (Prop_lut4_I0_O)        0.043     9.206 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_1/O
                         net (fo=54, routed)          0.814    10.020    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]
    SLICE_X59Y19         LUT2 (Prop_lut2_I0_O)        0.043    10.063 f  u_amber/u_fetch/u_cache/rams[1].u_tag/busy_reading_r_i_2/O
                         net (fo=6, routed)           0.363    10.425    u_amber/u_fetch_n_173
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.043    10.468 f  u_amber/wbuf_wdata_r_reg_0_1_126_127_i_3/O
                         net (fo=7, routed)           0.316    10.784    u_amber/u_wishbone/u_a25_wishbone_buf_p2/wait_rdata_valid_r_reg_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I1_O)        0.043    10.827 r  u_amber/u_wishbone/u_a25_wishbone_buf_p2/mem[0][20]_i_9/O
                         net (fo=30, routed)          0.675    11.502    u_amber/u_fetch/u_cache/rams[0].u_tag/icache_wb_ready
    SLICE_X74Y23         LUT4 (Prop_lut4_I0_O)        0.043    11.545 r  u_amber/u_fetch/u_cache/rams[0].u_tag/mem[0][20]_i_2__2/O
                         net (fo=1599, routed)        0.826    12.372    u_amber/u_fetch/u_cache/tag_wdata[20]
    SLICE_X68Y36         LUT2 (Prop_lut2_I0_O)        0.043    12.415 r  u_amber/u_fetch/u_cache/address_r[25]_i_9/O
                         net (fo=130, routed)         0.824    13.239    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[1]_0
    SLICE_X75Y20         LUT6 (Prop_lut6_I4_O)        0.043    13.282 f  u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_5/O
                         net (fo=1, routed)           0.184    13.466    u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_5_n_0
    SLICE_X75Y21         LUT5 (Prop_lut5_I1_O)        0.043    13.509 f  u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_2/O
                         net (fo=25, routed)          0.716    14.226    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_req_r_reg
    SLICE_X76Y34         LUT3 (Prop_lut3_I2_O)        0.043    14.269 r  u_amber/u_fetch/u_cache/rams[1].u_tag/status_bits_flags_valid_i_4/O
                         net (fo=136, routed)         2.090    16.359    u_amber/u_decode/core_stall
    SLICE_X108Y60        LUT5 (Prop_lut5_I2_O)        0.043    16.402 r  u_amber/u_decode/r13_svc[tag][5]_i_5/O
                         net (fo=8, routed)           0.679    17.081    u_amber/u_dispatch/u_register_bank/o_rm_valid6100_out
    SLICE_X120Y68        LUT5 (Prop_lut5_I2_O)        0.043    17.124 f  u_amber/u_dispatch/u_register_bank/mult_station[15][rs_valid]_i_69/O
                         net (fo=4, routed)           0.786    17.910    u_amber/u_dispatch/u_register_bank/mult_station[15][rs_valid]_i_69_n_0
    SLICE_X106Y60        LUT5 (Prop_lut5_I2_O)        0.043    17.953 f  u_amber/u_dispatch/u_register_bank/mult_station[15][rn_valid]_i_21/O
                         net (fo=1, routed)           0.000    17.953    u_amber/u_dispatch/u_register_bank/mult_station[15][rn_valid]_i_21_n_0
    SLICE_X106Y60        MUXF7 (Prop_muxf7_I1_O)      0.103    18.056 f  u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_17/O
                         net (fo=1, routed)           0.000    18.056    u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_17_n_0
    SLICE_X106Y60        MUXF8 (Prop_muxf8_I1_O)      0.043    18.099 f  u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_6/O
                         net (fo=5, routed)           1.545    19.644    u_amber/u_dispatch/u_register_bank/reg_bank_rn_valid
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.125    19.769 f  u_amber/u_dispatch/u_register_bank/o_multiply_function_mult_i_37/O
                         net (fo=1, routed)           0.691    20.460    u_amber/u_dispatch/u_register_bank/i_rn_valid0
    SLICE_X65Y48         LUT6 (Prop_lut6_I0_O)        0.043    20.503 f  u_amber/u_dispatch/u_register_bank/o_multiply_function_mult_i_19/O
                         net (fo=1, routed)           1.329    21.832    u_amber/u_dispatch/u_reservation/o_use_rs_reg_15
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.043    21.875 r  u_amber/u_dispatch/u_reservation/o_multiply_function_mult_i_6/O
                         net (fo=440, routed)         2.483    24.358    u_amber/u_dispatch/u_reservation/o_multiply_function_mult_i_6_n_0
    SLICE_X69Y50         LUT6 (Prop_lut6_I3_O)        0.043    24.401 r  u_amber/u_dispatch/u_reservation/mult_station[15][multiply_function]_i_3/O
                         net (fo=16, routed)          0.594    24.994    u_amber/u_dispatch/u_reservation/mult_station[15][multiply_function]_i_3_n_0
    SLICE_X70Y42         LUT6 (Prop_lut6_I0_O)        0.043    25.037 r  u_amber/u_dispatch/u_reservation/mult_station[12][rs][31]_i_3/O
                         net (fo=127, routed)         3.003    28.041    u_amber/u_dispatch/u_reservation/mult_occupied_reg[12]_0
    SLICE_X22Y71         LUT2 (Prop_lut2_I0_O)        0.043    28.084 r  u_amber/u_dispatch/u_reservation/mult_station[12][rs][31]_i_1/O
                         net (fo=99, routed)          3.565    31.648    u_amber/u_dispatch/u_reservation/mult_station[12][rs][31]_i_1_n_0
    SLICE_X65Y33         FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[12][rm][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000    50.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.402    48.654    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.036    48.690 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.543    49.232    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.315 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       1.666    50.981    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X65Y33         FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[12][rm][11]/C
                         clock pessimism             -0.352    50.629    
                         clock uncertainty           -0.189    50.440    
    SLICE_X65Y33         FDCE (Setup_fdce_C_CE)      -0.201    50.239    u_amber/u_dispatch/u_reservation/mult_station_reg[12][rm][11]
  -------------------------------------------------------------------
                         required time                         50.239    
                         arrival time                         -31.648    
  -------------------------------------------------------------------
                         slack                                 18.591    

Slack (MET) :             18.591ns  (required time - arrival time)
  Source:                 u_amber/u_dispatch/o_iaddress_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/mult_station_reg[12][rm][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.016ns  (logic 1.809ns (5.832%)  route 29.207ns (94.168%))
  Logic Levels:           25  (CARRY4=2 LUT2=4 LUT3=1 LUT4=2 LUT5=6 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.981ns = ( 50.981 - 50.000 ) 
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.591    -1.894    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.043    -1.851 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.629    -1.222    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.129 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       1.761     0.632    u_amber/u_dispatch/sys_clk_BUFG
    SLICE_X77Y41         FDCE                                         r  u_amber/u_dispatch/o_iaddress_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y41         FDCE (Prop_fdce_C_Q)         0.223     0.855 r  u_amber/u_dispatch/o_iaddress_reg[14]/Q
                         net (fo=12, routed)          4.079     4.934    u_amber/u_fetch/u_cache/rams[1].u_tag/i_addr[4]
    SLICE_X121Y117       LUT6 (Prop_lut6_I2_O)        0.043     4.977 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_30/O
                         net (fo=1, routed)           0.000     4.977    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_30_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.236 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.236    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_14_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.346 f  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_8/CO[2]
                         net (fo=1, routed)           2.767     8.113    u_amber/u_fetch/u_cache/rams[1].u_tag/data_hit_way21_out
    SLICE_X79Y23         LUT5 (Prop_lut5_I0_O)        0.129     8.242 f  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_3/O
                         net (fo=131, routed)         0.508     8.750    u_amber/u_fetch/u_cache/rams[1].u_tag/sel0[0]
    SLICE_X77Y18         LUT6 (Prop_lut6_I0_O)        0.043     8.793 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_2/O
                         net (fo=2, routed)           0.370     9.163    u_amber/u_fetch/u_cache/rams[1].u_tag/p_24_in
    SLICE_X78Y18         LUT4 (Prop_lut4_I0_O)        0.043     9.206 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_1/O
                         net (fo=54, routed)          0.814    10.020    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]
    SLICE_X59Y19         LUT2 (Prop_lut2_I0_O)        0.043    10.063 f  u_amber/u_fetch/u_cache/rams[1].u_tag/busy_reading_r_i_2/O
                         net (fo=6, routed)           0.363    10.425    u_amber/u_fetch_n_173
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.043    10.468 f  u_amber/wbuf_wdata_r_reg_0_1_126_127_i_3/O
                         net (fo=7, routed)           0.316    10.784    u_amber/u_wishbone/u_a25_wishbone_buf_p2/wait_rdata_valid_r_reg_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I1_O)        0.043    10.827 r  u_amber/u_wishbone/u_a25_wishbone_buf_p2/mem[0][20]_i_9/O
                         net (fo=30, routed)          0.675    11.502    u_amber/u_fetch/u_cache/rams[0].u_tag/icache_wb_ready
    SLICE_X74Y23         LUT4 (Prop_lut4_I0_O)        0.043    11.545 r  u_amber/u_fetch/u_cache/rams[0].u_tag/mem[0][20]_i_2__2/O
                         net (fo=1599, routed)        0.826    12.372    u_amber/u_fetch/u_cache/tag_wdata[20]
    SLICE_X68Y36         LUT2 (Prop_lut2_I0_O)        0.043    12.415 r  u_amber/u_fetch/u_cache/address_r[25]_i_9/O
                         net (fo=130, routed)         0.824    13.239    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[1]_0
    SLICE_X75Y20         LUT6 (Prop_lut6_I4_O)        0.043    13.282 f  u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_5/O
                         net (fo=1, routed)           0.184    13.466    u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_5_n_0
    SLICE_X75Y21         LUT5 (Prop_lut5_I1_O)        0.043    13.509 f  u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_2/O
                         net (fo=25, routed)          0.716    14.226    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_req_r_reg
    SLICE_X76Y34         LUT3 (Prop_lut3_I2_O)        0.043    14.269 r  u_amber/u_fetch/u_cache/rams[1].u_tag/status_bits_flags_valid_i_4/O
                         net (fo=136, routed)         2.090    16.359    u_amber/u_decode/core_stall
    SLICE_X108Y60        LUT5 (Prop_lut5_I2_O)        0.043    16.402 r  u_amber/u_decode/r13_svc[tag][5]_i_5/O
                         net (fo=8, routed)           0.679    17.081    u_amber/u_dispatch/u_register_bank/o_rm_valid6100_out
    SLICE_X120Y68        LUT5 (Prop_lut5_I2_O)        0.043    17.124 f  u_amber/u_dispatch/u_register_bank/mult_station[15][rs_valid]_i_69/O
                         net (fo=4, routed)           0.786    17.910    u_amber/u_dispatch/u_register_bank/mult_station[15][rs_valid]_i_69_n_0
    SLICE_X106Y60        LUT5 (Prop_lut5_I2_O)        0.043    17.953 f  u_amber/u_dispatch/u_register_bank/mult_station[15][rn_valid]_i_21/O
                         net (fo=1, routed)           0.000    17.953    u_amber/u_dispatch/u_register_bank/mult_station[15][rn_valid]_i_21_n_0
    SLICE_X106Y60        MUXF7 (Prop_muxf7_I1_O)      0.103    18.056 f  u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_17/O
                         net (fo=1, routed)           0.000    18.056    u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_17_n_0
    SLICE_X106Y60        MUXF8 (Prop_muxf8_I1_O)      0.043    18.099 f  u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_6/O
                         net (fo=5, routed)           1.545    19.644    u_amber/u_dispatch/u_register_bank/reg_bank_rn_valid
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.125    19.769 f  u_amber/u_dispatch/u_register_bank/o_multiply_function_mult_i_37/O
                         net (fo=1, routed)           0.691    20.460    u_amber/u_dispatch/u_register_bank/i_rn_valid0
    SLICE_X65Y48         LUT6 (Prop_lut6_I0_O)        0.043    20.503 f  u_amber/u_dispatch/u_register_bank/o_multiply_function_mult_i_19/O
                         net (fo=1, routed)           1.329    21.832    u_amber/u_dispatch/u_reservation/o_use_rs_reg_15
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.043    21.875 r  u_amber/u_dispatch/u_reservation/o_multiply_function_mult_i_6/O
                         net (fo=440, routed)         2.483    24.358    u_amber/u_dispatch/u_reservation/o_multiply_function_mult_i_6_n_0
    SLICE_X69Y50         LUT6 (Prop_lut6_I3_O)        0.043    24.401 r  u_amber/u_dispatch/u_reservation/mult_station[15][multiply_function]_i_3/O
                         net (fo=16, routed)          0.594    24.994    u_amber/u_dispatch/u_reservation/mult_station[15][multiply_function]_i_3_n_0
    SLICE_X70Y42         LUT6 (Prop_lut6_I0_O)        0.043    25.037 r  u_amber/u_dispatch/u_reservation/mult_station[12][rs][31]_i_3/O
                         net (fo=127, routed)         3.003    28.041    u_amber/u_dispatch/u_reservation/mult_occupied_reg[12]_0
    SLICE_X22Y71         LUT2 (Prop_lut2_I0_O)        0.043    28.084 r  u_amber/u_dispatch/u_reservation/mult_station[12][rs][31]_i_1/O
                         net (fo=99, routed)          3.565    31.648    u_amber/u_dispatch/u_reservation/mult_station[12][rs][31]_i_1_n_0
    SLICE_X65Y33         FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[12][rm][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000    50.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.402    48.654    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.036    48.690 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.543    49.232    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.315 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       1.666    50.981    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X65Y33         FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[12][rm][17]/C
                         clock pessimism             -0.352    50.629    
                         clock uncertainty           -0.189    50.440    
    SLICE_X65Y33         FDCE (Setup_fdce_C_CE)      -0.201    50.239    u_amber/u_dispatch/u_reservation/mult_station_reg[12][rm][17]
  -------------------------------------------------------------------
                         required time                         50.239    
                         arrival time                         -31.648    
  -------------------------------------------------------------------
                         slack                                 18.591    

Slack (MET) :             18.591ns  (required time - arrival time)
  Source:                 u_amber/u_dispatch/o_iaddress_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/mult_station_reg[12][rm][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.016ns  (logic 1.809ns (5.832%)  route 29.207ns (94.168%))
  Logic Levels:           25  (CARRY4=2 LUT2=4 LUT3=1 LUT4=2 LUT5=6 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.981ns = ( 50.981 - 50.000 ) 
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.591    -1.894    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.043    -1.851 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.629    -1.222    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.129 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       1.761     0.632    u_amber/u_dispatch/sys_clk_BUFG
    SLICE_X77Y41         FDCE                                         r  u_amber/u_dispatch/o_iaddress_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y41         FDCE (Prop_fdce_C_Q)         0.223     0.855 r  u_amber/u_dispatch/o_iaddress_reg[14]/Q
                         net (fo=12, routed)          4.079     4.934    u_amber/u_fetch/u_cache/rams[1].u_tag/i_addr[4]
    SLICE_X121Y117       LUT6 (Prop_lut6_I2_O)        0.043     4.977 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_30/O
                         net (fo=1, routed)           0.000     4.977    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_30_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.236 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.236    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_14_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.346 f  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_8/CO[2]
                         net (fo=1, routed)           2.767     8.113    u_amber/u_fetch/u_cache/rams[1].u_tag/data_hit_way21_out
    SLICE_X79Y23         LUT5 (Prop_lut5_I0_O)        0.129     8.242 f  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_3/O
                         net (fo=131, routed)         0.508     8.750    u_amber/u_fetch/u_cache/rams[1].u_tag/sel0[0]
    SLICE_X77Y18         LUT6 (Prop_lut6_I0_O)        0.043     8.793 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_2/O
                         net (fo=2, routed)           0.370     9.163    u_amber/u_fetch/u_cache/rams[1].u_tag/p_24_in
    SLICE_X78Y18         LUT4 (Prop_lut4_I0_O)        0.043     9.206 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_1/O
                         net (fo=54, routed)          0.814    10.020    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]
    SLICE_X59Y19         LUT2 (Prop_lut2_I0_O)        0.043    10.063 f  u_amber/u_fetch/u_cache/rams[1].u_tag/busy_reading_r_i_2/O
                         net (fo=6, routed)           0.363    10.425    u_amber/u_fetch_n_173
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.043    10.468 f  u_amber/wbuf_wdata_r_reg_0_1_126_127_i_3/O
                         net (fo=7, routed)           0.316    10.784    u_amber/u_wishbone/u_a25_wishbone_buf_p2/wait_rdata_valid_r_reg_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I1_O)        0.043    10.827 r  u_amber/u_wishbone/u_a25_wishbone_buf_p2/mem[0][20]_i_9/O
                         net (fo=30, routed)          0.675    11.502    u_amber/u_fetch/u_cache/rams[0].u_tag/icache_wb_ready
    SLICE_X74Y23         LUT4 (Prop_lut4_I0_O)        0.043    11.545 r  u_amber/u_fetch/u_cache/rams[0].u_tag/mem[0][20]_i_2__2/O
                         net (fo=1599, routed)        0.826    12.372    u_amber/u_fetch/u_cache/tag_wdata[20]
    SLICE_X68Y36         LUT2 (Prop_lut2_I0_O)        0.043    12.415 r  u_amber/u_fetch/u_cache/address_r[25]_i_9/O
                         net (fo=130, routed)         0.824    13.239    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[1]_0
    SLICE_X75Y20         LUT6 (Prop_lut6_I4_O)        0.043    13.282 f  u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_5/O
                         net (fo=1, routed)           0.184    13.466    u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_5_n_0
    SLICE_X75Y21         LUT5 (Prop_lut5_I1_O)        0.043    13.509 f  u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_2/O
                         net (fo=25, routed)          0.716    14.226    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_req_r_reg
    SLICE_X76Y34         LUT3 (Prop_lut3_I2_O)        0.043    14.269 r  u_amber/u_fetch/u_cache/rams[1].u_tag/status_bits_flags_valid_i_4/O
                         net (fo=136, routed)         2.090    16.359    u_amber/u_decode/core_stall
    SLICE_X108Y60        LUT5 (Prop_lut5_I2_O)        0.043    16.402 r  u_amber/u_decode/r13_svc[tag][5]_i_5/O
                         net (fo=8, routed)           0.679    17.081    u_amber/u_dispatch/u_register_bank/o_rm_valid6100_out
    SLICE_X120Y68        LUT5 (Prop_lut5_I2_O)        0.043    17.124 f  u_amber/u_dispatch/u_register_bank/mult_station[15][rs_valid]_i_69/O
                         net (fo=4, routed)           0.786    17.910    u_amber/u_dispatch/u_register_bank/mult_station[15][rs_valid]_i_69_n_0
    SLICE_X106Y60        LUT5 (Prop_lut5_I2_O)        0.043    17.953 f  u_amber/u_dispatch/u_register_bank/mult_station[15][rn_valid]_i_21/O
                         net (fo=1, routed)           0.000    17.953    u_amber/u_dispatch/u_register_bank/mult_station[15][rn_valid]_i_21_n_0
    SLICE_X106Y60        MUXF7 (Prop_muxf7_I1_O)      0.103    18.056 f  u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_17/O
                         net (fo=1, routed)           0.000    18.056    u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_17_n_0
    SLICE_X106Y60        MUXF8 (Prop_muxf8_I1_O)      0.043    18.099 f  u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_6/O
                         net (fo=5, routed)           1.545    19.644    u_amber/u_dispatch/u_register_bank/reg_bank_rn_valid
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.125    19.769 f  u_amber/u_dispatch/u_register_bank/o_multiply_function_mult_i_37/O
                         net (fo=1, routed)           0.691    20.460    u_amber/u_dispatch/u_register_bank/i_rn_valid0
    SLICE_X65Y48         LUT6 (Prop_lut6_I0_O)        0.043    20.503 f  u_amber/u_dispatch/u_register_bank/o_multiply_function_mult_i_19/O
                         net (fo=1, routed)           1.329    21.832    u_amber/u_dispatch/u_reservation/o_use_rs_reg_15
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.043    21.875 r  u_amber/u_dispatch/u_reservation/o_multiply_function_mult_i_6/O
                         net (fo=440, routed)         2.483    24.358    u_amber/u_dispatch/u_reservation/o_multiply_function_mult_i_6_n_0
    SLICE_X69Y50         LUT6 (Prop_lut6_I3_O)        0.043    24.401 r  u_amber/u_dispatch/u_reservation/mult_station[15][multiply_function]_i_3/O
                         net (fo=16, routed)          0.594    24.994    u_amber/u_dispatch/u_reservation/mult_station[15][multiply_function]_i_3_n_0
    SLICE_X70Y42         LUT6 (Prop_lut6_I0_O)        0.043    25.037 r  u_amber/u_dispatch/u_reservation/mult_station[12][rs][31]_i_3/O
                         net (fo=127, routed)         3.003    28.041    u_amber/u_dispatch/u_reservation/mult_occupied_reg[12]_0
    SLICE_X22Y71         LUT2 (Prop_lut2_I0_O)        0.043    28.084 r  u_amber/u_dispatch/u_reservation/mult_station[12][rs][31]_i_1/O
                         net (fo=99, routed)          3.565    31.648    u_amber/u_dispatch/u_reservation/mult_station[12][rs][31]_i_1_n_0
    SLICE_X65Y33         FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[12][rm][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000    50.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.402    48.654    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.036    48.690 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.543    49.232    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.315 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       1.666    50.981    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X65Y33         FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[12][rm][1]/C
                         clock pessimism             -0.352    50.629    
                         clock uncertainty           -0.189    50.440    
    SLICE_X65Y33         FDCE (Setup_fdce_C_CE)      -0.201    50.239    u_amber/u_dispatch/u_reservation/mult_station_reg[12][rm][1]
  -------------------------------------------------------------------
                         required time                         50.239    
                         arrival time                         -31.648    
  -------------------------------------------------------------------
                         slack                                 18.591    

Slack (MET) :             18.591ns  (required time - arrival time)
  Source:                 u_amber/u_dispatch/o_iaddress_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/mult_station_reg[12][rm][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.016ns  (logic 1.809ns (5.832%)  route 29.207ns (94.168%))
  Logic Levels:           25  (CARRY4=2 LUT2=4 LUT3=1 LUT4=2 LUT5=6 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.981ns = ( 50.981 - 50.000 ) 
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.370ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.038 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -3.577    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.591    -1.894    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.043    -1.851 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.629    -1.222    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.129 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       1.761     0.632    u_amber/u_dispatch/sys_clk_BUFG
    SLICE_X77Y41         FDCE                                         r  u_amber/u_dispatch/o_iaddress_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y41         FDCE (Prop_fdce_C_Q)         0.223     0.855 r  u_amber/u_dispatch/o_iaddress_reg[14]/Q
                         net (fo=12, routed)          4.079     4.934    u_amber/u_fetch/u_cache/rams[1].u_tag/i_addr[4]
    SLICE_X121Y117       LUT6 (Prop_lut6_I2_O)        0.043     4.977 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_30/O
                         net (fo=1, routed)           0.000     4.977    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_30_n_0
    SLICE_X121Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.236 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.236    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_14_n_0
    SLICE_X121Y118       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.346 f  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]_i_8/CO[2]
                         net (fo=1, routed)           2.767     8.113    u_amber/u_fetch/u_cache/rams[1].u_tag/data_hit_way21_out
    SLICE_X79Y23         LUT5 (Prop_lut5_I0_O)        0.129     8.242 f  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_3/O
                         net (fo=131, routed)         0.508     8.750    u_amber/u_fetch/u_cache/rams[1].u_tag/sel0[0]
    SLICE_X77Y18         LUT6 (Prop_lut6_I0_O)        0.043     8.793 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_2/O
                         net (fo=2, routed)           0.370     9.163    u_amber/u_fetch/u_cache/rams[1].u_tag/p_24_in
    SLICE_X78Y18         LUT4 (Prop_lut4_I0_O)        0.043     9.206 r  u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address[25]_i_1/O
                         net (fo=54, routed)          0.814    10.020    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_address_reg[25]
    SLICE_X59Y19         LUT2 (Prop_lut2_I0_O)        0.043    10.063 f  u_amber/u_fetch/u_cache/rams[1].u_tag/busy_reading_r_i_2/O
                         net (fo=6, routed)           0.363    10.425    u_amber/u_fetch_n_173
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.043    10.468 f  u_amber/wbuf_wdata_r_reg_0_1_126_127_i_3/O
                         net (fo=7, routed)           0.316    10.784    u_amber/u_wishbone/u_a25_wishbone_buf_p2/wait_rdata_valid_r_reg_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I1_O)        0.043    10.827 r  u_amber/u_wishbone/u_a25_wishbone_buf_p2/mem[0][20]_i_9/O
                         net (fo=30, routed)          0.675    11.502    u_amber/u_fetch/u_cache/rams[0].u_tag/icache_wb_ready
    SLICE_X74Y23         LUT4 (Prop_lut4_I0_O)        0.043    11.545 r  u_amber/u_fetch/u_cache/rams[0].u_tag/mem[0][20]_i_2__2/O
                         net (fo=1599, routed)        0.826    12.372    u_amber/u_fetch/u_cache/tag_wdata[20]
    SLICE_X68Y36         LUT2 (Prop_lut2_I0_O)        0.043    12.415 r  u_amber/u_fetch/u_cache/address_r[25]_i_9/O
                         net (fo=130, routed)         0.824    13.239    u_amber/u_fetch/u_cache/rams[2].u_tag/FSM_sequential_c_state_reg[1]_0
    SLICE_X75Y20         LUT6 (Prop_lut6_I4_O)        0.043    13.282 f  u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_5/O
                         net (fo=1, routed)           0.184    13.466    u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_5_n_0
    SLICE_X75Y21         LUT5 (Prop_lut5_I1_O)        0.043    13.509 f  u_amber/u_fetch/u_cache/rams[2].u_tag/address_r[25]_i_2/O
                         net (fo=25, routed)          0.716    14.226    u_amber/u_fetch/u_cache/rams[1].u_tag/wb_req_r_reg
    SLICE_X76Y34         LUT3 (Prop_lut3_I2_O)        0.043    14.269 r  u_amber/u_fetch/u_cache/rams[1].u_tag/status_bits_flags_valid_i_4/O
                         net (fo=136, routed)         2.090    16.359    u_amber/u_decode/core_stall
    SLICE_X108Y60        LUT5 (Prop_lut5_I2_O)        0.043    16.402 r  u_amber/u_decode/r13_svc[tag][5]_i_5/O
                         net (fo=8, routed)           0.679    17.081    u_amber/u_dispatch/u_register_bank/o_rm_valid6100_out
    SLICE_X120Y68        LUT5 (Prop_lut5_I2_O)        0.043    17.124 f  u_amber/u_dispatch/u_register_bank/mult_station[15][rs_valid]_i_69/O
                         net (fo=4, routed)           0.786    17.910    u_amber/u_dispatch/u_register_bank/mult_station[15][rs_valid]_i_69_n_0
    SLICE_X106Y60        LUT5 (Prop_lut5_I2_O)        0.043    17.953 f  u_amber/u_dispatch/u_register_bank/mult_station[15][rn_valid]_i_21/O
                         net (fo=1, routed)           0.000    17.953    u_amber/u_dispatch/u_register_bank/mult_station[15][rn_valid]_i_21_n_0
    SLICE_X106Y60        MUXF7 (Prop_muxf7_I1_O)      0.103    18.056 f  u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_17/O
                         net (fo=1, routed)           0.000    18.056    u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_17_n_0
    SLICE_X106Y60        MUXF8 (Prop_muxf8_I1_O)      0.043    18.099 f  u_amber/u_dispatch/u_register_bank/mult_station_reg[15][rn_valid]_i_6/O
                         net (fo=5, routed)           1.545    19.644    u_amber/u_dispatch/u_register_bank/reg_bank_rn_valid
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.125    19.769 f  u_amber/u_dispatch/u_register_bank/o_multiply_function_mult_i_37/O
                         net (fo=1, routed)           0.691    20.460    u_amber/u_dispatch/u_register_bank/i_rn_valid0
    SLICE_X65Y48         LUT6 (Prop_lut6_I0_O)        0.043    20.503 f  u_amber/u_dispatch/u_register_bank/o_multiply_function_mult_i_19/O
                         net (fo=1, routed)           1.329    21.832    u_amber/u_dispatch/u_reservation/o_use_rs_reg_15
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.043    21.875 r  u_amber/u_dispatch/u_reservation/o_multiply_function_mult_i_6/O
                         net (fo=440, routed)         2.483    24.358    u_amber/u_dispatch/u_reservation/o_multiply_function_mult_i_6_n_0
    SLICE_X69Y50         LUT6 (Prop_lut6_I3_O)        0.043    24.401 r  u_amber/u_dispatch/u_reservation/mult_station[15][multiply_function]_i_3/O
                         net (fo=16, routed)          0.594    24.994    u_amber/u_dispatch/u_reservation/mult_station[15][multiply_function]_i_3_n_0
    SLICE_X70Y42         LUT6 (Prop_lut6_I0_O)        0.043    25.037 r  u_amber/u_dispatch/u_reservation/mult_station[12][rs][31]_i_3/O
                         net (fo=127, routed)         3.003    28.041    u_amber/u_dispatch/u_reservation/mult_occupied_reg[12]_0
    SLICE_X22Y71         LUT2 (Prop_lut2_I0_O)        0.043    28.084 r  u_amber/u_dispatch/u_reservation/mult_station[12][rs][31]_i_1/O
                         net (fo=99, routed)          3.565    31.648    u_amber/u_dispatch/u_reservation/mult_station[12][rs][31]_i_1_n_0
    SLICE_X65Y33         FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[12][rm][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000    50.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020    45.817 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    47.169    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           1.402    48.654    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.036    48.690 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.543    49.232    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.315 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       1.666    50.981    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X65Y33         FDCE                                         r  u_amber/u_dispatch/u_reservation/mult_station_reg[12][rm][29]/C
                         clock pessimism             -0.352    50.629    
                         clock uncertainty           -0.189    50.440    
    SLICE_X65Y33         FDCE (Setup_fdce_C_CE)      -0.201    50.239    u_amber/u_dispatch/u_reservation/mult_station_reg[12][rm][29]
  -------------------------------------------------------------------
                         required time                         50.239    
                         arrival time                         -31.648    
  -------------------------------------------------------------------
                         slack                                 18.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_amber/u_dispatch/u_reservation/alu_station_reg[1][imm32][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/alu_station_reg[0][imm32][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.146ns (36.642%)  route 0.252ns (63.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.733    -0.392    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.028    -0.364 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    -0.070    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.044 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       0.595     0.551    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X106Y103       FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[1][imm32][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y103       FDCE (Prop_fdce_C_Q)         0.118     0.669 r  u_amber/u_dispatch/u_reservation/alu_station_reg[1][imm32][0]/Q
                         net (fo=2, routed)           0.252     0.922    u_amber/u_decode/alu_station_reg[1][imm32][31]_0[0]
    SLICE_X105Y98        LUT4 (Prop_lut4_I2_O)        0.028     0.950 r  u_amber/u_decode/alu_station[0][imm32][0]_i_1/O
                         net (fo=1, routed)           0.000     0.950    u_amber/u_dispatch/u_reservation/o_imm32_reg[31]_0[0]
    SLICE_X105Y98        FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[0][imm32][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.976    -0.391    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.035    -0.356 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.346    -0.010    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.020 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       0.891     0.911    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X105Y98        FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[0][imm32][0]/C
                         clock pessimism             -0.092     0.819    
    SLICE_X105Y98        FDCE (Hold_fdce_C_D)         0.060     0.879    u_amber/u_dispatch/u_reservation/alu_station_reg[0][imm32][0]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_amber/u_dispatch/u_reservation/o_rn_mult_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][9]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.696%)  route 0.146ns (55.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.733    -0.392    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.028    -0.364 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    -0.070    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.044 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       0.726     0.682    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X52Y55         FDCE                                         r  u_amber/u_dispatch/u_reservation/o_rn_mult_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDCE (Prop_fdce_C_Q)         0.118     0.800 r  u_amber/u_dispatch/u_reservation/o_rn_mult_reg[9]/Q
                         net (fo=1, routed)           0.146     0.946    u_amber/u_execute_multiply/o_rn_mult_reg[31][9]
    SLICE_X50Y55         SRL16E                                       r  u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][9]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.976    -0.391    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.035    -0.356 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.346    -0.010    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.020 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       0.970     0.990    u_amber/u_execute_multiply/sys_clk_BUFG
    SLICE_X50Y55         SRL16E                                       r  u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][9]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/CLK
                         clock pessimism             -0.272     0.718    
    SLICE_X50Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.872    u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][9]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_amber/u_dispatch/u_reservation/alu_station_reg[5][imm32][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/alu_station_reg[4][imm32][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.146ns (44.094%)  route 0.185ns (55.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.733    -0.392    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.028    -0.364 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    -0.070    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.044 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       0.646     0.602    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X108Y98        FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[5][imm32][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDCE (Prop_fdce_C_Q)         0.118     0.720 r  u_amber/u_dispatch/u_reservation/alu_station_reg[5][imm32][0]/Q
                         net (fo=2, routed)           0.185     0.905    u_amber/u_decode/alu_station_reg[5][imm32][31]_0[0]
    SLICE_X111Y99        LUT4 (Prop_lut4_I2_O)        0.028     0.933 r  u_amber/u_decode/alu_station[4][imm32][0]_i_1/O
                         net (fo=1, routed)           0.000     0.933    u_amber/u_dispatch/u_reservation/o_imm32_reg[31]_4[0]
    SLICE_X111Y99        FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[4][imm32][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.976    -0.391    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.035    -0.356 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.346    -0.010    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.020 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       0.886     0.906    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X111Y99        FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[4][imm32][0]/C
                         clock pessimism             -0.112     0.794    
    SLICE_X111Y99        FDCE (Hold_fdce_C_D)         0.060     0.854    u_amber/u_dispatch/u_reservation/alu_station_reg[4][imm32][0]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_amber/u_dispatch/u_reservation/alu_station_reg[23][imm_shift_amount][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/alu_station_reg[22][imm_shift_amount][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.284%)  route 0.206ns (61.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.733    -0.392    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.028    -0.364 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    -0.070    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.044 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       0.646     0.602    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X109Y97        FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[23][imm_shift_amount][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDCE (Prop_fdce_C_Q)         0.100     0.702 r  u_amber/u_dispatch/u_reservation/alu_station_reg[23][imm_shift_amount][3]/Q
                         net (fo=2, routed)           0.206     0.909    u_amber/u_decode/alu_station_reg[23][imm_shift_amount][4]_0[3]
    SLICE_X111Y96        LUT4 (Prop_lut4_I3_O)        0.028     0.937 r  u_amber/u_decode/alu_station[22][imm_shift_amount][3]_i_1/O
                         net (fo=1, routed)           0.000     0.937    u_amber/u_dispatch/u_reservation/o_imm_shift_amount_reg[4]_24[3]
    SLICE_X111Y96        FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[22][imm_shift_amount][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.976    -0.391    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.035    -0.356 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.346    -0.010    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.020 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       0.885     0.905    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X111Y96        FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[22][imm_shift_amount][3]/C
                         clock pessimism             -0.112     0.793    
    SLICE_X111Y96        FDCE (Hold_fdce_C_D)         0.061     0.854    u_amber/u_dispatch/u_reservation/alu_station_reg[22][imm_shift_amount][3]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_amber/u_dispatch/u_reservation/alu_station_reg[31][imm32][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/alu_station_reg[30][imm32][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.428%)  route 0.205ns (61.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.733    -0.392    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.028    -0.364 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    -0.070    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.044 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       0.633     0.589    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X111Y76        FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[31][imm32][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDCE (Prop_fdce_C_Q)         0.100     0.689 r  u_amber/u_dispatch/u_reservation/alu_station_reg[31][imm32][11]/Q
                         net (fo=2, routed)           0.205     0.894    u_amber/u_decode/alu_station_reg[31][imm32][31]_0[11]
    SLICE_X109Y75        LUT4 (Prop_lut4_I2_O)        0.028     0.922 r  u_amber/u_decode/alu_station[30][imm32][11]_i_1/O
                         net (fo=1, routed)           0.000     0.922    u_amber/u_dispatch/u_reservation/o_imm32_reg[31]_30[11]
    SLICE_X109Y75        FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[30][imm32][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.976    -0.391    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.035    -0.356 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.346    -0.010    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.020 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       0.869     0.889    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X109Y75        FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[30][imm32][11]/C
                         clock pessimism             -0.112     0.777    
    SLICE_X109Y75        FDCE (Hold_fdce_C_D)         0.061     0.838    u_amber/u_dispatch/u_reservation/alu_station_reg[30][imm32][11]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_amber/u_dispatch/u_reservation/alu_station_reg[13][imm32][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/alu_station_reg[12][imm32][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.146ns (46.898%)  route 0.165ns (53.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.733    -0.392    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.028    -0.364 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    -0.070    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.044 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       0.646     0.602    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X112Y99        FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[13][imm32][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDCE (Prop_fdce_C_Q)         0.118     0.720 r  u_amber/u_dispatch/u_reservation/alu_station_reg[13][imm32][1]/Q
                         net (fo=2, routed)           0.165     0.886    u_amber/u_decode/alu_station_reg[13][imm32][31]_0[1]
    SLICE_X112Y100       LUT4 (Prop_lut4_I2_O)        0.028     0.914 r  u_amber/u_decode/alu_station[12][imm32][1]_i_1/O
                         net (fo=1, routed)           0.000     0.914    u_amber/u_dispatch/u_reservation/o_imm32_reg[31]_12[1]
    SLICE_X112Y100       FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[12][imm32][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.976    -0.391    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.035    -0.356 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.346    -0.010    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.020 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       0.814     0.834    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X112Y100       FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[12][imm32][1]/C
                         clock pessimism             -0.092     0.742    
    SLICE_X112Y100       FDCE (Hold_fdce_C_D)         0.087     0.829    u_amber/u_dispatch/u_reservation/alu_station_reg[12][imm32][1]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_amber/u_dispatch/u_reservation/mem_station_reg[3][rd_tag][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/mem_station_reg[2][rd_tag][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.733    -0.392    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.028    -0.364 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    -0.070    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.044 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       0.652     0.608    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X93Y68         FDCE                                         r  u_amber/u_dispatch/u_reservation/mem_station_reg[3][rd_tag][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y68         FDCE (Prop_fdce_C_Q)         0.100     0.708 r  u_amber/u_dispatch/u_reservation/mem_station_reg[3][rd_tag][2]/Q
                         net (fo=1, routed)           0.055     0.763    u_amber/u_dispatch/u_reservation/mem_station_reg[3][rd_tag_n_0_][2]
    SLICE_X92Y68         LUT6 (Prop_lut6_I5_O)        0.028     0.791 r  u_amber/u_dispatch/u_reservation/mem_station[2][rd_tag][2]_i_1/O
                         net (fo=1, routed)           0.000     0.791    u_amber/u_dispatch/u_reservation/mem_station[2][rd_tag][2]_i_1_n_0
    SLICE_X92Y68         FDCE                                         r  u_amber/u_dispatch/u_reservation/mem_station_reg[2][rd_tag][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.976    -0.391    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.035    -0.356 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.346    -0.010    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.020 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       0.890     0.910    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X92Y68         FDCE                                         r  u_amber/u_dispatch/u_reservation/mem_station_reg[2][rd_tag][2]/C
                         clock pessimism             -0.291     0.619    
    SLICE_X92Y68         FDCE (Hold_fdce_C_D)         0.087     0.706    u_amber/u_dispatch/u_reservation/mem_station_reg[2][rd_tag][2]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_amber/u_dispatch/u_reservation/mem_station_reg[0][write_data][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/o_write_data_mem_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.733    -0.392    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.028    -0.364 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    -0.070    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.044 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       0.713     0.669    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X73Y41         FDCE                                         r  u_amber/u_dispatch/u_reservation/mem_station_reg[0][write_data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDCE (Prop_fdce_C_Q)         0.100     0.769 r  u_amber/u_dispatch/u_reservation/mem_station_reg[0][write_data][29]/Q
                         net (fo=1, routed)           0.055     0.824    u_amber/u_dispatch/u_reservation/mem_station_reg[0][write_data]__0[29]
    SLICE_X72Y41         LUT6 (Prop_lut6_I0_O)        0.028     0.852 r  u_amber/u_dispatch/u_reservation/o_write_data_mem[29]_i_1/O
                         net (fo=1, routed)           0.000     0.852    u_amber/u_dispatch/u_reservation/o_write_data_mem[29]_i_1_n_0
    SLICE_X72Y41         FDCE                                         r  u_amber/u_dispatch/u_reservation/o_write_data_mem_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.976    -0.391    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.035    -0.356 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.346    -0.010    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.020 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       0.973     0.993    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X72Y41         FDCE                                         r  u_amber/u_dispatch/u_reservation/o_write_data_mem_reg[29]/C
                         clock pessimism             -0.313     0.680    
    SLICE_X72Y41         FDCE (Hold_fdce_C_D)         0.087     0.767    u_amber/u_dispatch/u_reservation/o_write_data_mem_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_amber/u_dispatch/u_reservation/o_rn_mult_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][27]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.848%)  route 0.093ns (48.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.733    -0.392    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.028    -0.364 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    -0.070    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.044 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       0.740     0.696    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X45Y58         FDCE                                         r  u_amber/u_dispatch/u_reservation/o_rn_mult_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.100     0.796 r  u_amber/u_dispatch/u_reservation/o_rn_mult_reg[27]/Q
                         net (fo=1, routed)           0.093     0.889    u_amber/u_execute_multiply/o_rn_mult_reg[31][27]
    SLICE_X46Y58         SRL16E                                       r  u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][27]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.976    -0.391    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.035    -0.356 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.346    -0.010    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.020 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       0.982     1.002    u_amber/u_execute_multiply/sys_clk_BUFG
    SLICE_X46Y58         SRL16E                                       r  u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][27]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1/CLK
                         clock pessimism             -0.292     0.710    
    SLICE_X46Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.804    u_amber/u_execute_multiply/mult_pipeline_data_reg[2][rn][27]_srl4_u_amber_u_execute_multiply_mult_pipeline_data_reg_c_1
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_amber/u_dispatch/u_reservation/alu_station_reg[22][imm_shift_amount][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_amber/u_dispatch/u_reservation/alu_station_reg[21][imm_shift_amount][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.619%)  route 0.212ns (62.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -1.795 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.644    -1.151    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.733    -0.392    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.028    -0.364 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295    -0.070    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.044 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       0.645     0.601    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X111Y96        FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[22][imm_shift_amount][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDCE (Prop_fdce_C_Q)         0.100     0.701 r  u_amber/u_dispatch/u_reservation/alu_station_reg[22][imm_shift_amount][3]/Q
                         net (fo=2, routed)           0.212     0.913    u_amber/u_decode/alu_station_reg[22][imm_shift_amount][4]_0[3]
    SLICE_X107Y96        LUT4 (Prop_lut4_I3_O)        0.028     0.941 r  u_amber/u_decode/alu_station[21][imm_shift_amount][3]_i_1/O
                         net (fo=1, routed)           0.000     0.941    u_amber/u_dispatch/u_reservation/o_imm_shift_amount_reg[4]_25[3]
    SLICE_X107Y96        FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[21][imm_shift_amount][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  brd_clk_p (IN)
                         net (fo=0)                   0.000     0.000    merlin/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  merlin/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    merlin/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.089 r  merlin/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.693    -1.396    merlin/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  merlin/inst/clkout1_buf/O
                         net (fo=1, routed)           0.976    -0.391    clk_wiz_clk_out
    SLICE_X110Y192       LUT3 (Prop_lut3_I1_O)        0.035    -0.356 r  sys_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.346    -0.010    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.020 r  sys_clk_BUFG_inst/O
                         net (fo=27489, routed)       0.887     0.907    u_amber/u_dispatch/u_reservation/sys_clk_BUFG
    SLICE_X107Y96        FDCE                                         r  u_amber/u_dispatch/u_reservation/alu_station_reg[21][imm_shift_amount][3]/C
                         clock pessimism             -0.112     0.795    
    SLICE_X107Y96        FDCE (Hold_fdce_C_D)         0.061     0.856    u_amber/u_dispatch/u_reservation/alu_station_reg[21][imm_shift_amount][3]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { merlin/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         50.000      47.905     RAMB18_X5Y5      u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         50.000      47.905     RAMB18_X5Y5      u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         50.000      47.905     RAMB18_X4Y4      u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         50.000      47.905     RAMB18_X4Y4      u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         50.000      47.905     RAMB18_X4Y5      u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         50.000      47.905     RAMB18_X4Y5      u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         50.000      47.905     RAMB18_X5Y2      u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         50.000      47.905     RAMB18_X5Y2      u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         50.000      47.905     RAMB18_X5Y6      u_amber/u_fetch/u_cache/rams[1].u_data/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         50.000      47.905     RAMB18_X5Y6      u_amber/u_fetch/u_cache/rams[1].u_data/mem_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y5  merlin/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X64Y20     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X64Y20     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X64Y20     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X64Y20     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X64Y20     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X64Y20     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         25.000      24.232     SLICE_X64Y20     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         25.000      24.232     SLICE_X64Y20     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X50Y19     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_wdata_r_reg_0_1_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X50Y19     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_wdata_r_reg_0_1_102_107/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X60Y21     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X60Y21     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X60Y21     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X60Y21     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X60Y21     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X60Y21     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         25.000      24.232     SLICE_X60Y21     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         25.000      24.232     SLICE_X60Y21     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X64Y20     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         25.000      24.232     SLICE_X64Y20     u_amber/u_wishbone/u_a25_wishbone_buf_p0/wbuf_addr_r_reg_0_1_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { merlin/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         50.000      48.592     BUFGCTRL_X0Y16   merlin/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y5  merlin/inst/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y5  merlin/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y5  merlin/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y5  merlin/inst/mmcm_adv_inst/CLKFBOUT



