#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002c80ec2e4d0 .scope module, "control" "control" 2 13;
 .timescale 0 0;
o000002c80ec5a848 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c80ec224a0_0 .net "AddResult", 3 0, o000002c80ec5a848;  0 drivers
o000002c80ec5a878 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c80ec22540_0 .net "AndResult", 3 0, o000002c80ec5a878;  0 drivers
o000002c80ec5a8a8 .functor BUFZ 1, C4<z>; HiZ drive
v000002c80ec227c0_0 .net "CinResult", 0 0, o000002c80ec5a8a8;  0 drivers
o000002c80ec5a8d8 .functor BUFZ 1, C4<z>; HiZ drive
v000002c80ec22900_0 .net "Cout", 0 0, o000002c80ec5a8d8;  0 drivers
o000002c80ec5a908 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002c80ec22b80_0 .net "MultResult", 7 0, o000002c80ec5a908;  0 drivers
o000002c80ec5a938 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c80ec22e00_0 .net "NandResult", 3 0, o000002c80ec5a938;  0 drivers
o000002c80ec5a968 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c80ec22cc0_0 .net "NorResult", 3 0, o000002c80ec5a968;  0 drivers
o000002c80ec5a998 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c80ec22d60_0 .net "NotResult", 3 0, o000002c80ec5a998;  0 drivers
o000002c80ec5a9c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c80ecb0250_0 .net "OrResult", 3 0, o000002c80ec5a9c8;  0 drivers
o000002c80ec5a9f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c80ecb1510_0 .net "ShiftResult", 3 0, o000002c80ec5a9f8;  0 drivers
o000002c80ec5aa28 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c80ecb0750_0 .net "SubResult", 3 0, o000002c80ec5aa28;  0 drivers
o000002c80ec5aa58 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c80ecb07f0_0 .net "XnorResult", 3 0, o000002c80ec5aa58;  0 drivers
o000002c80ec5aa88 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c80ecb04d0_0 .net "XorResult", 3 0, o000002c80ec5aa88;  0 drivers
o000002c80ec5aab8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c80ecb11f0_0 .net "operation", 3 0, o000002c80ec5aab8;  0 drivers
o000002c80ec5aae8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c80ecb09d0_0 .net "x", 3 0, o000002c80ec5aae8;  0 drivers
o000002c80ec5ab18 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c80ecb13d0_0 .net "y", 3 0, o000002c80ec5ab18;  0 drivers
S_000002c80ec2e660 .scope module, "control_test" "control_test" 3 1;
 .timescale 0 0;
v000002c80ecb3f20_0 .net "AddResult", 3 0, L_000002c80ecb5fa0;  1 drivers
v000002c80ecb3d40_0 .net "AndResult", 3 0, L_000002c80ec238a0;  1 drivers
v000002c80ecb2d00_0 .var "CinResult", 0 0;
v000002c80ecb3980_0 .var "Cout", 0 0;
RS_000002c80ec5ab78 .resolv tri, L_000002c80ecb6360, L_000002c80ecb5e60, L_000002c80ecb56e0, L_000002c80ecb53c0;
v000002c80ecb21c0_0 .net8 "CoutResult", 0 0, RS_000002c80ec5ab78;  4 drivers
v000002c80ecb3660_0 .net "MultResult", 7 0, L_000002c80ecb55a0;  1 drivers
v000002c80ecb3840_0 .net "NandResult", 3 0, L_000002c80ec23830;  1 drivers
v000002c80ecb3700_0 .net "NorResult", 3 0, L_000002c80ec23ec0;  1 drivers
v000002c80ecb2ee0_0 .net "NotResult", 3 0, L_000002c80ec23590;  1 drivers
v000002c80ecb38e0_0 .net "OrResult", 3 0, L_000002c80ec242b0;  1 drivers
v000002c80ecb32a0_0 .var "Result", 3 0;
v000002c80ecb3ac0_0 .net "ShiftResult", 3 0, L_000002c80ecb28a0;  1 drivers
v000002c80ecb2580_0 .net "SubResult", 3 0, L_000002c80ecb60e0;  1 drivers
v000002c80ecb3b60_0 .net "XnorResult", 3 0, L_000002c80ec23600;  1 drivers
v000002c80ecb2300_0 .net "XorResult", 3 0, L_000002c80ec23c90;  1 drivers
v000002c80ecb24e0_0 .var "clk", 0 0;
v000002c80ecb2620_0 .var "operation", 3 0;
v000002c80ecb26c0_0 .var "x", 3 0;
v000002c80ecb2a80_0 .var "y", 3 0;
E_000002c80ec53110/0 .event anyedge, v000002c80ecb2620_0, v000002c80ecb15b0_0, v000002c80ecb01b0_0, v000002c80ecb1e70_0;
E_000002c80ec53110/1 .event anyedge, v000002c80ecb1ab0_0, v000002c80ecb3200_0, v000002c80ecb2440_0, v000002c80ecb1dd0_0;
E_000002c80ec53110/2 .event anyedge, v000002c80ecb3c00_0, v000002c80ecb0e30_0, v000002c80ecb3520_0, v000002c80ecb0f70_0;
E_000002c80ec53110 .event/or E_000002c80ec53110/0, E_000002c80ec53110/1, E_000002c80ec53110/2;
L_000002c80ecb6360 .part L_000002c80ecb2800, 0, 1;
S_000002c80ec2c900 .scope module, "add4" "add_4b" 3 129, 4 1 0, S_000002c80ec2e660;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 4 "out";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 1 "Cout";
v000002c80ecb0bb0_0 .net "Cin", 0 0, v000002c80ecb2d00_0;  1 drivers
v000002c80ecb1790_0 .net8 "Cout", 0 0, RS_000002c80ec5ab78;  alias, 4 drivers
L_000002c80ece0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c80ecb1830_0 .net *"_ivl_10", 0 0, L_000002c80ece0118;  1 drivers
v000002c80ecb0390_0 .net *"_ivl_11", 4 0, L_000002c80ecb5320;  1 drivers
v000002c80ecb06b0_0 .net *"_ivl_13", 4 0, L_000002c80ecb5b40;  1 drivers
L_000002c80ece0160 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002c80ecb02f0_0 .net *"_ivl_16", 3 0, L_000002c80ece0160;  1 drivers
v000002c80ecb1b50_0 .net *"_ivl_17", 4 0, L_000002c80ecb5aa0;  1 drivers
v000002c80ecb1290_0 .net *"_ivl_3", 4 0, L_000002c80ecb6860;  1 drivers
L_000002c80ece00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c80ecb0890_0 .net *"_ivl_6", 0 0, L_000002c80ece00d0;  1 drivers
v000002c80ecb0930_0 .net *"_ivl_7", 4 0, L_000002c80ecb65e0;  1 drivers
v000002c80ecb0e30_0 .net "out", 3 0, L_000002c80ecb5fa0;  alias, 1 drivers
v000002c80ecb1330_0 .net "x", 3 0, v000002c80ecb26c0_0;  1 drivers
v000002c80ecb0d90_0 .net "y", 3 0, v000002c80ecb2a80_0;  1 drivers
L_000002c80ecb5e60 .part L_000002c80ecb5aa0, 4, 1;
L_000002c80ecb5fa0 .part L_000002c80ecb5aa0, 0, 4;
L_000002c80ecb6860 .concat [ 4 1 0 0], v000002c80ecb26c0_0, L_000002c80ece00d0;
L_000002c80ecb65e0 .concat [ 4 1 0 0], v000002c80ecb2a80_0, L_000002c80ece0118;
L_000002c80ecb5320 .arith/sum 5, L_000002c80ecb6860, L_000002c80ecb65e0;
L_000002c80ecb5b40 .concat [ 1 4 0 0], v000002c80ecb2d00_0, L_000002c80ece0160;
L_000002c80ecb5aa0 .arith/sum 5, L_000002c80ecb5320, L_000002c80ecb5b40;
S_000002c80ec2ca90 .scope module, "and4" "and_4b" 3 121, 5 1 0, S_000002c80ec2e660;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 4 "out";
L_000002c80ec238a0 .functor AND 4, v000002c80ecb26c0_0, v000002c80ecb2a80_0, C4<1111>, C4<1111>;
v000002c80ecb15b0_0 .net "out", 3 0, L_000002c80ec238a0;  alias, 1 drivers
v000002c80ecb1650_0 .net "x", 3 0, v000002c80ecb26c0_0;  alias, 1 drivers
v000002c80ecb0a70_0 .net "y", 3 0, v000002c80ecb2a80_0;  alias, 1 drivers
S_000002c80ec2aee0 .scope module, "mult4" "mult_4b" 3 131, 6 1 0, S_000002c80ec2e660;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 8 "out";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 1 "Cout";
v000002c80ecb0c50_0 .net "Cin", 0 0, v000002c80ecb2d00_0;  alias, 1 drivers
v000002c80ecb1470_0 .net8 "Cout", 0 0, RS_000002c80ec5ab78;  alias, 4 drivers
L_000002c80ece02c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002c80ecb0b10_0 .net *"_ivl_10", 4 0, L_000002c80ece02c8;  1 drivers
v000002c80ecb10b0_0 .net *"_ivl_12", 8 0, L_000002c80ecb5140;  1 drivers
v000002c80ecb0cf0_0 .net *"_ivl_13", 8 0, L_000002c80ecb5460;  1 drivers
L_000002c80ece0310 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002c80ecb0110_0 .net *"_ivl_16", 7 0, L_000002c80ece0310;  1 drivers
v000002c80ecb1010_0 .net *"_ivl_18", 8 0, L_000002c80ecb6b80;  1 drivers
v000002c80ecb0ed0_0 .net *"_ivl_3", 8 0, L_000002c80ecb50a0;  1 drivers
L_000002c80ece0280 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002c80ecb16f0_0 .net *"_ivl_6", 4 0, L_000002c80ece0280;  1 drivers
v000002c80ecb18d0_0 .net *"_ivl_7", 8 0, L_000002c80ecb62c0;  1 drivers
v000002c80ecb0f70_0 .net "out", 7 0, L_000002c80ecb55a0;  alias, 1 drivers
v000002c80ecb1970_0 .net "x", 3 0, v000002c80ecb26c0_0;  alias, 1 drivers
v000002c80ecb1bf0_0 .net "y", 3 0, v000002c80ecb2a80_0;  alias, 1 drivers
L_000002c80ecb53c0 .part L_000002c80ecb6b80, 8, 1;
L_000002c80ecb55a0 .part L_000002c80ecb6b80, 0, 8;
L_000002c80ecb50a0 .concat [ 4 5 0 0], v000002c80ecb26c0_0, L_000002c80ece0280;
L_000002c80ecb62c0 .concat [ 4 5 0 0], v000002c80ecb2a80_0, L_000002c80ece02c8;
L_000002c80ecb5140 .arith/mult 9, L_000002c80ecb50a0, L_000002c80ecb62c0;
L_000002c80ecb5460 .concat [ 1 8 0 0], v000002c80ecb2d00_0, L_000002c80ece0310;
L_000002c80ecb6b80 .arith/mult 9, L_000002c80ecb5140, L_000002c80ecb5460;
S_000002c80ec2b070 .scope module, "nand4" "nand_4b" 3 122, 7 1 0, S_000002c80ec2e660;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 4 "out";
L_000002c80ec234b0 .functor AND 4, v000002c80ecb26c0_0, v000002c80ecb2a80_0, C4<1111>, C4<1111>;
L_000002c80ec23830 .functor NOT 4, L_000002c80ec234b0, C4<0000>, C4<0000>, C4<0000>;
v000002c80ecb1150_0 .net *"_ivl_0", 3 0, L_000002c80ec234b0;  1 drivers
v000002c80ecb01b0_0 .net "out", 3 0, L_000002c80ec23830;  alias, 1 drivers
v000002c80ecb0070_0 .net "x", 3 0, v000002c80ecb26c0_0;  alias, 1 drivers
v000002c80ecb1a10_0 .net "y", 3 0, v000002c80ecb2a80_0;  alias, 1 drivers
S_000002c80ec2a940 .scope module, "nor4" "nor_4b" 3 124, 8 1 0, S_000002c80ec2e660;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 4 "out";
L_000002c80ec23980 .functor OR 4, v000002c80ecb26c0_0, v000002c80ecb2a80_0, C4<0000>, C4<0000>;
L_000002c80ec23ec0 .functor NOT 4, L_000002c80ec23980, C4<0000>, C4<0000>, C4<0000>;
v000002c80ecb0610_0 .net *"_ivl_0", 3 0, L_000002c80ec23980;  1 drivers
v000002c80ecb1ab0_0 .net "out", 3 0, L_000002c80ec23ec0;  alias, 1 drivers
v000002c80ecb1c90_0 .net "x", 3 0, v000002c80ecb26c0_0;  alias, 1 drivers
v000002c80ecb1d30_0 .net "y", 3 0, v000002c80ecb2a80_0;  alias, 1 drivers
S_000002c80ec2aad0 .scope module, "not4" "not_4b" 3 127, 9 1 0, S_000002c80ec2e660;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /OUTPUT 4 "out";
L_000002c80ec23590 .functor NOT 4, v000002c80ecb26c0_0, C4<0000>, C4<0000>, C4<0000>;
o000002c80ec5b3e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c80ecb0430_0 .net "o", 3 0, o000002c80ec5b3e8;  0 drivers
v000002c80ecb1dd0_0 .net "out", 3 0, L_000002c80ec23590;  alias, 1 drivers
v000002c80ecb0570_0 .net "x", 3 0, v000002c80ecb26c0_0;  alias, 1 drivers
S_000002c80ec31a90 .scope module, "or4" "or_4b" 3 123, 10 1 0, S_000002c80ec2e660;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 4 "out";
L_000002c80ec242b0 .functor OR 4, v000002c80ecb26c0_0, v000002c80ecb2a80_0, C4<0000>, C4<0000>;
v000002c80ecb1e70_0 .net "out", 3 0, L_000002c80ec242b0;  alias, 1 drivers
v000002c80ecb1f10_0 .net "x", 3 0, v000002c80ecb26c0_0;  alias, 1 drivers
v000002c80ecb30c0_0 .net "y", 3 0, v000002c80ecb2a80_0;  alias, 1 drivers
S_000002c80ec31c20 .scope module, "shift4" "shift_4b" 3 128, 11 1 0, S_000002c80ec2e660;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 4 "Cout";
    .port_info 3 /OUTPUT 4 "out";
v000002c80ecb2b20_0 .net "Cout", 3 0, L_000002c80ecb2800;  1 drivers
v000002c80ecb23a0_0 .net *"_ivl_3", 7 0, L_000002c80ecb5f00;  1 drivers
L_000002c80ece0088 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002c80ecb3020_0 .net *"_ivl_6", 3 0, L_000002c80ece0088;  1 drivers
v000002c80ecb2260_0 .net *"_ivl_8", 1 0, L_000002c80ecb6180;  1 drivers
v000002c80ecb2c60_0 .net *"_ivl_9", 7 0, L_000002c80ecb5280;  1 drivers
v000002c80ecb3c00_0 .net "out", 3 0, L_000002c80ecb28a0;  alias, 1 drivers
v000002c80ecb3de0_0 .net "x", 3 0, v000002c80ecb26c0_0;  alias, 1 drivers
v000002c80ecb2760_0 .net "y", 3 0, v000002c80ecb2a80_0;  alias, 1 drivers
L_000002c80ecb2800 .part L_000002c80ecb5280, 4, 4;
L_000002c80ecb28a0 .part L_000002c80ecb5280, 0, 4;
L_000002c80ecb5f00 .concat [ 4 4 0 0], v000002c80ecb26c0_0, L_000002c80ece0088;
L_000002c80ecb6180 .part v000002c80ecb2a80_0, 1, 2;
L_000002c80ecb5280 .shift/l 8, L_000002c80ecb5f00, L_000002c80ecb6180;
S_000002c80e8feae0 .scope module, "sub4" "sub_4b" 3 130, 12 1 0, S_000002c80ec2e660;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 4 "out";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 1 "Cout";
v000002c80ecb37a0_0 .net "Cin", 0 0, v000002c80ecb2d00_0;  alias, 1 drivers
v000002c80ecb2f80_0 .net8 "Cout", 0 0, RS_000002c80ec5ab78;  alias, 4 drivers
L_000002c80ece01f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c80ecb2da0_0 .net *"_ivl_10", 0 0, L_000002c80ece01f0;  1 drivers
v000002c80ecb3340_0 .net *"_ivl_11", 4 0, L_000002c80ecb6040;  1 drivers
v000002c80ecb3160_0 .net *"_ivl_13", 4 0, L_000002c80ecb6220;  1 drivers
L_000002c80ece0238 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002c80ecb2940_0 .net *"_ivl_16", 3 0, L_000002c80ece0238;  1 drivers
v000002c80ecb33e0_0 .net *"_ivl_17", 4 0, L_000002c80ecb5960;  1 drivers
v000002c80ecb3480_0 .net *"_ivl_3", 4 0, L_000002c80ecb5640;  1 drivers
L_000002c80ece01a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c80ecb2bc0_0 .net *"_ivl_6", 0 0, L_000002c80ece01a8;  1 drivers
v000002c80ecb3ca0_0 .net *"_ivl_7", 4 0, L_000002c80ecb6d60;  1 drivers
v000002c80ecb3520_0 .net "out", 3 0, L_000002c80ecb60e0;  alias, 1 drivers
v000002c80ecb2120_0 .net "x", 3 0, v000002c80ecb26c0_0;  alias, 1 drivers
v000002c80ecb35c0_0 .net "y", 3 0, v000002c80ecb2a80_0;  alias, 1 drivers
L_000002c80ecb56e0 .part L_000002c80ecb5960, 4, 1;
L_000002c80ecb60e0 .part L_000002c80ecb5960, 0, 4;
L_000002c80ecb5640 .concat [ 4 1 0 0], v000002c80ecb26c0_0, L_000002c80ece01a8;
L_000002c80ecb6d60 .concat [ 4 1 0 0], v000002c80ecb2a80_0, L_000002c80ece01f0;
L_000002c80ecb6040 .arith/sub 5, L_000002c80ecb5640, L_000002c80ecb6d60;
L_000002c80ecb6220 .concat [ 1 4 0 0], v000002c80ecb2d00_0, L_000002c80ece0238;
L_000002c80ecb5960 .arith/sub 5, L_000002c80ecb6040, L_000002c80ecb6220;
S_000002c80e8fec70 .scope module, "xnor4" "xnor_4b" 3 126, 13 1 0, S_000002c80ec2e660;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 4 "out";
L_000002c80ec23a60 .functor XOR 4, v000002c80ecb26c0_0, v000002c80ecb2a80_0, C4<0000>, C4<0000>;
L_000002c80ec23600 .functor NOT 4, L_000002c80ec23a60, C4<0000>, C4<0000>, C4<0000>;
v000002c80ecb2e40_0 .net *"_ivl_0", 3 0, L_000002c80ec23a60;  1 drivers
v000002c80ecb2440_0 .net "out", 3 0, L_000002c80ec23600;  alias, 1 drivers
v000002c80ecb3e80_0 .net "x", 3 0, v000002c80ecb26c0_0;  alias, 1 drivers
v000002c80ecb3a20_0 .net "y", 3 0, v000002c80ecb2a80_0;  alias, 1 drivers
S_000002c80e8fd6f0 .scope module, "xor4" "xor_4b" 3 125, 14 1 0, S_000002c80ec2e660;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 4 "out";
L_000002c80ec23c90 .functor XOR 4, v000002c80ecb26c0_0, v000002c80ecb2a80_0, C4<0000>, C4<0000>;
v000002c80ecb3200_0 .net "out", 3 0, L_000002c80ec23c90;  alias, 1 drivers
v000002c80ecb2080_0 .net "x", 3 0, v000002c80ecb26c0_0;  alias, 1 drivers
v000002c80ecb29e0_0 .net "y", 3 0, v000002c80ecb2a80_0;  alias, 1 drivers
    .scope S_000002c80ec2e660;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c80ecb24e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c80ecb2620_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c80ecb32a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c80ecb3980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c80ecb2d00_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000002c80ec2e660;
T_1 ;
    %delay 20, 0;
    %load/vec4 v000002c80ecb24e0_0;
    %nor/r;
    %store/vec4 v000002c80ecb24e0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000002c80ec2e660;
T_2 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c80ecb2620_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002c80ecb2620_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002c80ecb2620_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002c80ecb2620_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002c80ecb2620_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002c80ecb2620_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002c80ecb2620_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002c80ecb2620_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c80ecb2d00_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002c80ecb2620_0, 0, 4;
    %load/vec4 v000002c80ecb21c0_0;
    %store/vec4 v000002c80ecb3980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %load/vec4 v000002c80ecb21c0_0;
    %store/vec4 v000002c80ecb3980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c80ecb2d00_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002c80ecb2620_0, 0, 4;
    %load/vec4 v000002c80ecb21c0_0;
    %store/vec4 v000002c80ecb3980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %load/vec4 v000002c80ecb21c0_0;
    %store/vec4 v000002c80ecb3980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c80ecb2d00_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002c80ecb2620_0, 0, 4;
    %load/vec4 v000002c80ecb21c0_0;
    %store/vec4 v000002c80ecb3980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002c80ecb26c0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002c80ecb2a80_0, 0, 4;
    %load/vec4 v000002c80ecb21c0_0;
    %store/vec4 v000002c80ecb3980_0, 0, 1;
    %delay 10, 0;
    %vpi_call 3 112 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002c80ec2e660;
T_3 ;
    %wait E_000002c80ec53110;
    %load/vec4 v000002c80ecb2620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.0 ;
    %load/vec4 v000002c80ecb3d40_0;
    %store/vec4 v000002c80ecb32a0_0, 0, 4;
    %jmp T_3.11;
T_3.1 ;
    %load/vec4 v000002c80ecb3840_0;
    %store/vec4 v000002c80ecb32a0_0, 0, 4;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v000002c80ecb38e0_0;
    %store/vec4 v000002c80ecb32a0_0, 0, 4;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v000002c80ecb3700_0;
    %store/vec4 v000002c80ecb32a0_0, 0, 4;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v000002c80ecb2300_0;
    %store/vec4 v000002c80ecb32a0_0, 0, 4;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v000002c80ecb3b60_0;
    %store/vec4 v000002c80ecb32a0_0, 0, 4;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v000002c80ecb2ee0_0;
    %store/vec4 v000002c80ecb32a0_0, 0, 4;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v000002c80ecb3ac0_0;
    %store/vec4 v000002c80ecb32a0_0, 0, 4;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v000002c80ecb3f20_0;
    %store/vec4 v000002c80ecb32a0_0, 0, 4;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v000002c80ecb2580_0;
    %store/vec4 v000002c80ecb32a0_0, 0, 4;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v000002c80ecb3660_0;
    %pad/u 4;
    %store/vec4 v000002c80ecb32a0_0, 0, 4;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002c80ec2e660;
T_4 ;
    %vpi_call 3 151 "$dumpfile", "control.vcd" {0 0 0};
    %vpi_call 3 152 "$dumpvars", 32'sb00000000000000000000000000000000, v000002c80ecb24e0_0 {0 0 0};
    %vpi_call 3 153 "$dumpvars", 32'sb00000000000000000000000000000001, v000002c80ecb26c0_0 {0 0 0};
    %vpi_call 3 154 "$dumpvars", 32'sb00000000000000000000000000000010, v000002c80ecb2a80_0 {0 0 0};
    %vpi_call 3 155 "$dumpvars", 32'sb00000000000000000000000000000011, v000002c80ecb3980_0 {0 0 0};
    %vpi_call 3 156 "$dumpvars", 32'sb00000000000000000000000000000100, v000002c80ecb2d00_0 {0 0 0};
    %vpi_call 3 157 "$dumpvars", 32'sb00000000000000000000000000000101, v000002c80ecb32a0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000002c80ec2e660;
T_5 ;
    %vpi_call 3 161 "$monitor", "At time %t, x(%b) and y(%b) with CinResult(%b)= Result(%b) with Cout(%b)", $time, v000002c80ecb26c0_0, v000002c80ecb2a80_0, v000002c80ecb2d00_0, v000002c80ecb32a0_0, v000002c80ecb3980_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    ".\control\control.v";
    ".\control\control_test.v";
    "./.\add_4b\add_4b.v";
    "./.\and_4b\and_4b.v";
    "./.\mult_4b\mult_4b.v";
    "./.\nand_4b\nand_4b.v";
    "./.\nor_4b\nor_4b.v";
    "./.\not_4b\not_4b.v";
    "./.\or_4b\or_4b.v";
    "./.\shift_4b\shift_4b.v";
    "./.\sub_4b\sub_4b.v";
    "./.\xnor_4b\xnor_4b.v";
    "./.\xor_4b\xor_4b.v";
