// Seed: 3886755479
module module_0 (
    input uwire id_0,
    input uwire id_1
);
  logic id_3;
  ;
  assign id_3[-1'h0] = id_3;
  wire id_4;
endmodule
module module_0 #(
    parameter id_12 = 32'd98
) (
    input tri id_0,
    input wire id_1,
    input tri module_1,
    input supply1 id_3,
    input tri id_4
    , id_15,
    input tri1 id_5,
    input uwire id_6,
    input tri1 id_7,
    output uwire id_8,
    input tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input tri0 _id_12,
    input supply1 id_13
);
  logic [-1  <=  id_12 : 1] id_16 = -1;
  module_0 modCall_1 (
      id_3,
      id_10
  );
  assign modCall_1.id_1 = 0;
endmodule
