Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jul 23 12:27:00 2024
| Host         : Raunak-Thinkpad running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file GPIO_UART_wrapper_control_sets_placed.rpt
| Design       : GPIO_UART_wrapper
| Device       : xc7s50
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    76 |
| Unused register locations in slices containing registers |   252 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             285 |          124 |
| No           | No                    | Yes                    |              29 |            9 |
| No           | Yes                   | No                     |             310 |          118 |
| Yes          | No                    | No                     |             233 |           80 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             332 |          101 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                         |                                                                                              Enable Signal                                                                                              |                                                                               Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__77_n_0 |                1 |              1 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__133_n_0  |                1 |              1 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__132_n_0        |                1 |              1 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                     |                1 |              1 |
|  GPIO_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                     | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst                                                     |                1 |              1 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                              |                1 |              1 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native                                                                                           |                1 |              1 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                               |                1 |              1 |
|  GPIO_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | GPIO_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                       | GPIO_UART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                                    |                1 |              1 |
| ~GPIO_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | GPIO_UART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                      | GPIO_UART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                          |                1 |              1 |
|  GPIO_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                     | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                               |                1 |              1 |
|  GPIO_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                     | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst                                                      |                1 |              1 |
|  GPIO_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                     | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                               |                1 |              1 |
| ~GPIO_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                         | GPIO_UART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                        |                1 |              1 |
|  GPIO_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                     | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                       |                1 |              2 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                                                                               | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                1 |              3 |
|  GPIO_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                         |                                                                                                                                                                              |                1 |              3 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                              |                2 |              4 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                   | GPIO_UART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                              |                1 |              4 |
| ~GPIO_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                         | GPIO_UART_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                 | GPIO_UART_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                         |                1 |              4 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                   |                                                                                                                                                                              |                2 |              4 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                   | GPIO_UART_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                              |                1 |              4 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | GPIO_UART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                             |                1 |              4 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg[28]                                                       |                1 |              4 |
|  GPIO_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                     |                                                                                                                                                                              |                1 |              4 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                           |                1 |              4 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | GPIO_UART_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                             |                1 |              4 |
|  GPIO_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | GPIO_UART_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                | GPIO_UART_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |
|  GPIO_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | GPIO_UART_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                | GPIO_UART_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                           |                1 |              4 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/rst_mclk_100M/U0/EXT_LPF/lpf_int                                                                                                                                 |                1 |              5 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                  | GPIO_UART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                              |                2 |              5 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                2 |              6 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                3 |              6 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/rst_mclk_100M/U0/SEQ/seq_cnt_en                                                                                                                                                             | GPIO_UART_i/rst_mclk_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                           |                1 |              6 |
|  GPIO_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | GPIO_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                     |                                                                                                                                                                              |                2 |              6 |
|  GPIO_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | GPIO_UART_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                |                                                                                                                                                                              |                1 |              6 |
|  GPIO_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | GPIO_UART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                       |                                                                                                                                                                              |                1 |              6 |
|  GPIO_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | GPIO_UART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                   |                                                                                                                                                                              |                1 |              8 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                            |                                                                                                                                                                              |                1 |              8 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                             | GPIO_UART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                              |                2 |              8 |
|  GPIO_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                                              |                7 |              8 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                3 |              8 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                      |                                                                                                                                                                              |                1 |              8 |
|  GPIO_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | GPIO_UART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                            |                                                                                                                                                                              |                2 |              8 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                          | GPIO_UART_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                2 |              8 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                      | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/Using_FPGA.Native_0                                                            |                2 |              8 |
| ~GPIO_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | GPIO_UART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                            |                                                                                                                                                                              |                2 |              8 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                   | GPIO_UART_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                            |                2 |             10 |
|  GPIO_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | GPIO_UART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                    |                                                                                                                                                                              |                3 |             10 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                4 |             13 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                              |                6 |             16 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                              |                5 |             16 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/E[0]                                                                                    | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                4 |             16 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                               |                4 |             17 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                     | GPIO_UART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                4 |             19 |
|  GPIO_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                         | GPIO_UART_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                            |                6 |             23 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                            |               10 |             25 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/new_request                                                                                                 | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               13 |             31 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                  | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                8 |             32 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                      |                                                                                                                                                                              |               18 |             32 |
|  GPIO_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                  |                                                                                                                                                                              |               12 |             32 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                                                                               |                                                                                                                                                                              |               10 |             32 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                      | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                9 |             32 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                     | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               12 |             32 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                           |                                                                                                                                                                              |               11 |             33 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                           |               14 |             33 |
|  GPIO_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | GPIO_UART_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                       |                                                                                                                                                                              |               15 |             46 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                         |               28 |             63 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                   |                                                                                                                                                                              |               18 |             64 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               27 |             80 |
|  GPIO_UART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                         |                                                                                                                                                                              |               26 |             81 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                      | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               33 |            101 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         | GPIO_UART_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Reg_Write                                                  |                                                                                                                                                                              |               32 |            128 |
|  GPIO_UART_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                         |                                                                                                                                                                              |              104 |            219 |
+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    14 |
| 2      |                     1 |
| 3      |                     2 |
| 4      |                    14 |
| 5      |                     2 |
| 6      |                     6 |
| 8      |                    10 |
| 10     |                     2 |
| 13     |                     1 |
| 16+    |                    24 |
+--------+-----------------------+


