# Compile of adder_4bit.v was successful.
# Compile of adder_16bit_tb.sv was successful.
# Compile of addsub_4bit_sat.v was successful.
# Compile of addsub_4bit_tb.sv was successful.
# Compile of addsub_16bit.v failed with 1 errors.
# Compile of ALU.v was successful.
# Compile of BitCell.v was successful.
# Compile of cpu.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of FA.v was successful.
# Compile of LW_SW_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of PADDSB.v was successful.
# Compile of PADDSB_tb.sv was successful.
# Compile of project-phase1-testbench.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of RED.v was successful.
# Compile of RED_tb.sv was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of Shifter.v was successful.
# Compile of Shifter_tb.sv was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of XOR.v was successful.
# Compile of XOR_tb.sv was successful.
# 25 compiles, 1 failed with 1 error.
# Compile of adder_4bit.v was successful.
# Compile of adder_16bit_tb.sv was successful.
# Compile of addsub_4bit_sat.v was successful.
# Compile of addsub_4bit_tb.sv was successful.
# Compile of addsub_16bit.v was successful.
# Compile of ALU.v was successful.
# Compile of BitCell.v was successful.
# Compile of cpu.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of FA.v was successful.
# Compile of LW_SW_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of PADDSB.v was successful.
# Compile of PADDSB_tb.sv was successful.
# Compile of project-phase1-testbench.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of RED.v was successful.
# Compile of RED_tb.sv was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of Shifter.v was successful.
# Compile of Shifter_tb.sv was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of XOR.v was successful.
# Compile of XOR_tb.sv was successful.
# 25 compiles, 0 failed with no errors.
# Load canceled
# Load canceled
vsim work.cpu_tb -voptargs=+acc
# vsim work.cpu_tb -voptargs="+acc" 
# Start time: 14:46:46 on Feb 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: I:/ece552/project/cpu.v(29): Module 'adder_16bit' is not defined.
#  For instance 'increment' at path 'cpu_tb.DUT'
# ** Error: I:/ece552/project/cpu.v(30): Module 'adder_16bit' is not defined.
#  For instance 'branch' at path 'cpu_tb.DUT'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 14:46:53 on Feb 29,2024, Elapsed time: 0:00:07
# Errors: 2, Warnings: 6
# Compile of cpu.v was successful.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 14:50:34 on Feb 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): I:/ece552/project/project-phase1-testbench.v(157): (vopt-7063) Failed to find 'fetch0' in hierarchical name 'DUT.fetch0.instr'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ece552/project/project-phase1-testbench.v(159): (vopt-7063) Failed to find 'decode0' in hierarchical name 'DUT.decode0.regFile0.write'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ece552/project/project-phase1-testbench.v(162): (vopt-7063) Failed to find 'decode0' in hierarchical name 'DUT.decode0.regFile0.writeregsel'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ece552/project/project-phase1-testbench.v(165): (vopt-7063) Failed to find 'decode0' in hierarchical name 'DUT.decode0.regFile0.writedata'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ece552/project/project-phase1-testbench.v(168): (vopt-7063) Failed to find 'memory0' in hierarchical name 'DUT.memory0.memRead'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ece552/project/project-phase1-testbench.v(171): (vopt-7063) Failed to find 'memory0' in hierarchical name 'DUT.memory0.memReadorWrite'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ece552/project/project-phase1-testbench.v(171): (vopt-7063) Failed to find 'memory0' in hierarchical name 'DUT.memory0.memWrite'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ece552/project/project-phase1-testbench.v(174): (vopt-7063) Failed to find 'memory0' in hierarchical name 'DUT.memory0.aluResult'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ece552/project/project-phase1-testbench.v(177): (vopt-7063) Failed to find 'memory0' in hierarchical name 'DUT.memory0.writeData'.
#         Region: cpu_tb
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=9, Warnings=0.
# Error loading design
# End time: 14:50:38 on Feb 29,2024, Elapsed time: 0:00:04
# Errors: 9, Warnings: 2
# Load canceled
# Compile of project-phase1-testbench.v was successful.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 15:00:59 on Feb 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): I:/ece552/project/cpu.v(47): (vopt-2912) Port 'ALU_out' not found in module 'ALU' (1st connection).
# ** Error (suppressible): I:/ece552/project/project-phase1-testbench.v(29): (vopt-2912) Port 'pc_out' not found in module 'cpu' (3rd connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 15:01:06 on Feb 29,2024, Elapsed time: 0:00:07
# Errors: 2, Warnings: 2
# Compile of cpu.v was successful.
# Compile of project-phase1-testbench.v was successful.
# Compile of RegisterFile.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 15:04:43 on Feb 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: I:/ece552/project/cpu.v(45): (vopt-2685) [TFMPC] - Too few port connections for 'ex'.  Expected 6, found 5.
# ** Warning: I:/ece552/project/cpu.v(45): (vopt-2718) [TFMPC] - Missing connection for port 'Flags'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.cpu_tb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.addsub_16bit(fast)
# Loading work.adder_4bit(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
# Loading work.dff(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (8) for port 'SrcReg1'. The port definition is at: I:/ece552/project/RegisterFile.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/regfile File: I:/ece552/project/cpu.v Line: 41
run
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
run
add wave -position insertpoint  \
sim:/cpu_tb/PC \
sim:/cpu_tb/Inst \
sim:/cpu_tb/RegWrite \
sim:/cpu_tb/WriteRegister \
sim:/cpu_tb/WriteData \
sim:/cpu_tb/MemWrite \
sim:/cpu_tb/MemRead \
sim:/cpu_tb/MemAddress \
sim:/cpu_tb/MemData \
sim:/cpu_tb/Halt \
sim:/cpu_tb/inst_count \
sim:/cpu_tb/cycle_count \
sim:/cpu_tb/trace_file \
sim:/cpu_tb/sim_log_file \
sim:/cpu_tb/clk \
sim:/cpu_tb/rst_n
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.cpu_tb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.addsub_16bit(fast)
# Loading work.adder_4bit(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
# Loading work.dff(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (8) for port 'SrcReg1'. The port definition is at: I:/ece552/project/RegisterFile.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/regfile File: I:/ece552/project/cpu.v Line: 41
run
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
run
# Compile of addsub_4bit_sat.v was successful.
# Compile of addsub_16bit.v was successful.
# Compile of cpu.v failed with 27 errors.
# Compile of PADDSB.v was successful.
# Compile of PADDSB_tb.sv was successful.
# 5 compiles, 1 failed with 27 errors.
vsim -voptargs=+acc work.PADDSB_tb
# End time: 16:19:03 on Feb 29,2024, Elapsed time: 1:14:20
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.PADDSB_tb 
# Start time: 16:19:03 on Feb 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.PADDSB_tb(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$randomize' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /PADDSB_tb File: I:/ece552/project/PADDSB_tb.sv Line: 18
run
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$randomize'
#    Time: 0 ns  Iteration: 0  Process: /PADDSB_tb/#INITIAL#17 File: I:/ece552/project/PADDSB_tb.sv Line: 18
# Test Case 0:
# A: 0011010100100100, B: 0101111010000001
# Sum: 0111001110100101
# Test Case 1:
# A: 1101011000001001, B: 0101011001100011
# Sum: 0010011101101100
# Test Case 2:
# A: 0111101100001101, B: 1001100110001101
# Sum: 0000100010001010
# Test Case 3:
# A: 1000010001100101, B: 0101001000010010
# Sum: 1101011001110111
# Test Case 4:
# A: 1110001100000001, B: 1100110100001101
# Sum: 1010000000001110
# Test Case 5:
# A: 1111000101110110, B: 1100110100111101
# Sum: 1011111001110011
# Test Case 6:
# A: 0101011111101101, B: 1111011110001100
# Sum: 0100011110001001
# Test Case 7:
# A: 1110100111111001, B: 0010010011000110
# Sum: 0000110110111111
# Test Case 8:
# A: 1000010011000101, B: 1101001010101010
# Sum: 1000011010001111
# Test Case 9:
# A: 1111011111100101, B: 0111001001110111
# Sum: 0110011101010111
# Test Case 10:
# A: 1101011000010010, B: 1101101110001111
# Sum: 1010000110010001
# Test Case 11:
# A: 0110100111110010, B: 1001011011001110
# Sum: 1111111110110000
# Test Case 12:
# A: 0111101011101000, B: 0100111011000101
# Sum: 0111100010101101
# Test Case 13:
# A: 0100100101011100, B: 0010100010111101
# Sum: 0110100000001001
# Test Case 14:
# A: 0101100000101101, B: 0010011001100101
# Sum: 0111111001110010
# Test Case 15:
# A: 0110001001100011, B: 1000011100001010
# Sum: 1110011101101101
# Test Case 16:
# A: 0010001010000000, B: 0010000100100000
# Sum: 0100001110100000
# Test Case 17:
# A: 0100010110101010, B: 1100110010011101
# Sum: 0000000110001000
# Test Case 18:
# A: 0011111010010110, B: 1011100000010011
# Sum: 1110100010100111
# Test Case 19:
# A: 0011100000001101, B: 1101011001010011
# Sum: 0000111001010000
# Test Case 20:
# A: 1101110101101011, B: 0010101011010101
# Sum: 1111100000110000
# Test Case 21:
# A: 0100101000000010, B: 0011111010101110
# Sum: 0111100010100000
# Test Case 22:
# A: 1110100100011101, B: 0111001011001111
# Sum: 0101101111011100
# Test Case 23:
# A: 0100100100100011, B: 0110010100001010
# Sum: 0111111000101101
# Test Case 24:
# A: 0000101011001010, B: 0100110000111100
# Sum: 0100100011111000
# Test Case 25:
# A: 1011110111110010, B: 0110000110001010
# Sum: 0001111010001100
# Test Case 26:
# A: 1011001101000001, B: 0011010011011000
# Sum: 1110011100011001
# Test Case 27:
# A: 1111001101111000, B: 0001001010001001
# Sum: 0000010111111000
# Test Case 28:
# A: 0000110111101011, B: 0110010110110110
# Sum: 0110001010010001
# Test Case 29:
# A: 1111100111000110, B: 0001001110101110
# Sum: 0000110010000100
# Test Case 30:
# A: 0000001010111100, B: 1101110100101010
# Sum: 1101111111011000
# Test Case 31:
# A: 1001101000001011, B: 1011111001110001
# Sum: 1000100001111100
# Test Case 32:
# A: 0100000110000101, B: 0101010101001111
# Sum: 0111011011000100
# Test Case 33:
# A: 0110000000111011, B: 0011001100111010
# Sum: 0111001101101000
# Test Case 34:
# A: 0011001001111110, B: 0100101100010101
# Sum: 0111110101110011
# Test Case 35:
# A: 1001101111110001, B: 0100101111011001
# Sum: 1101100011001010
# Test Case 36:
# A: 0000011101100010, B: 1111101101001100
# Sum: 1111001001111110
# Test Case 37:
# A: 0101010110011111, B: 1010000110001111
# Sum: 1111011010001110
# Test Case 38:
# A: 1010100111111000, B: 0110000010110111
# Sum: 0000100110101111
# Test Case 39:
# A: 0101011010011111, B: 1001010001011100
# Sum: 1110011111101011
# Test Case 40:
# A: 1100000001011011, B: 0011011110001001
# Sum: 1111011111011000
# Test Case 41:
# A: 0011001001001001, B: 0011111011010000
# Sum: 0110000000011001
# Test Case 42:
# A: 1100000011010111, B: 1111110001010001
# Sum: 1011110000100111
# Test Case 43:
# A: 0010111110010110, B: 0111111100001100
# Sum: 0111111010010010
# Test Case 44:
# A: 1100111011000010, B: 1110110111001000
# Sum: 1010101110001010
# Test Case 45:
# A: 0101101001110111, B: 1110110100111101
# Sum: 0011100001110100
# Test Case 46:
# A: 1101101100010010, B: 0000000001111110
# Sum: 1101101101110000
# Test Case 47:
# A: 1000000101101101, B: 1110011100111001
# Sum: 1000011101111000
# Test Case 48:
# A: 1000111100011111, B: 1111011011010011
# Sum: 1000010111100010
# Test Case 49:
# A: 0010111110000101, B: 1000100001111000
# Sum: 1010100011111101
# ALL TEST PASSED
add wave -position insertpoint  \
sim:/PADDSB_tb/A \
sim:/PADDSB_tb/B \
sim:/PADDSB_tb/Sum \
sim:/PADDSB_tb/sum1 \
sim:/PADDSB_tb/sum2 \
sim:/PADDSB_tb/sum3 \
sim:/PADDSB_tb/sum4 \
sim:/PADDSB_tb/sum1_res \
sim:/PADDSB_tb/sum2_res \
sim:/PADDSB_tb/sum3_res \
sim:/PADDSB_tb/sum4_res \
sim:/PADDSB_tb/sum_check \
sim:/PADDSB_tb/ovfl_pos \
sim:/PADDSB_tb/ovfl_neg
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.PADDSB_tb(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$randomize' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /PADDSB_tb File: I:/ece552/project/PADDSB_tb.sv Line: 18
run
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$randomize'
#    Time: 0 ns  Iteration: 0  Process: /PADDSB_tb/#INITIAL#17 File: I:/ece552/project/PADDSB_tb.sv Line: 18
# Test Case 0:
# A: 0011010100100100, B: 0101111010000001
# Sum: 0111001110100101
# Test Case 1:
# A: 1101011000001001, B: 0101011001100011
# Sum: 0010011101101100
# Test Case 2:
# A: 0111101100001101, B: 1001100110001101
# Sum: 0000100010001010
# Test Case 3:
# A: 1000010001100101, B: 0101001000010010
# Sum: 1101011001110111
# Test Case 4:
# A: 1110001100000001, B: 1100110100001101
# Sum: 1010000000001110
# Test Case 5:
# A: 1111000101110110, B: 1100110100111101
# Sum: 1011111001110011
# Test Case 6:
# A: 0101011111101101, B: 1111011110001100
# Sum: 0100011110001001
# Test Case 7:
# A: 1110100111111001, B: 0010010011000110
# Sum: 0000110110111111
# Test Case 8:
# A: 1000010011000101, B: 1101001010101010
# Sum: 1000011010001111
# Test Case 9:
# A: 1111011111100101, B: 0111001001110111
# Sum: 0110011101010111
# Test Case 10:
# A: 1101011000010010, B: 1101101110001111
# Sum: 1010000110010001
# Test Case 11:
# A: 0110100111110010, B: 1001011011001110
# Sum: 1111111110110000
# Test Case 12:
# A: 0111101011101000, B: 0100111011000101
# Sum: 0111100010101101
# Test Case 13:
# A: 0100100101011100, B: 0010100010111101
# Sum: 0110100000001001
# Test Case 14:
# A: 0101100000101101, B: 0010011001100101
# Sum: 0111111001110010
# Test Case 15:
# A: 0110001001100011, B: 1000011100001010
# Sum: 1110011101101101
# Test Case 16:
# A: 0010001010000000, B: 0010000100100000
# Sum: 0100001110100000
# Test Case 17:
# A: 0100010110101010, B: 1100110010011101
# Sum: 0000000110001000
# Test Case 18:
# A: 0011111010010110, B: 1011100000010011
# Sum: 1110100010100111
# Test Case 19:
# A: 0011100000001101, B: 1101011001010011
# Sum: 0000111001010000
# Test Case 20:
# A: 1101110101101011, B: 0010101011010101
# Sum: 1111100000110000
# Test Case 21:
# A: 0100101000000010, B: 0011111010101110
# Sum: 0111100010100000
# Test Case 22:
# A: 1110100100011101, B: 0111001011001111
# Sum: 0101101111011100
# Test Case 23:
# A: 0100100100100011, B: 0110010100001010
# Sum: 0111111000101101
# Test Case 24:
# A: 0000101011001010, B: 0100110000111100
# Sum: 0100100011111000
# Test Case 25:
# A: 1011110111110010, B: 0110000110001010
# Sum: 0001111010001100
# Test Case 26:
# A: 1011001101000001, B: 0011010011011000
# Sum: 1110011100011001
# Test Case 27:
# A: 1111001101111000, B: 0001001010001001
# Sum: 0000010111111000
# Test Case 28:
# A: 0000110111101011, B: 0110010110110110
# Sum: 0110001010010001
# Test Case 29:
# A: 1111100111000110, B: 0001001110101110
# Sum: 0000110010000100
# Test Case 30:
# A: 0000001010111100, B: 1101110100101010
# Sum: 1101111111011000
# Test Case 31:
# A: 1001101000001011, B: 1011111001110001
# Sum: 1000100001111100
# Test Case 32:
# A: 0100000110000101, B: 0101010101001111
# Sum: 0111011011000100
# Test Case 33:
# A: 0110000000111011, B: 0011001100111010
# Sum: 0111001101101000
# Test Case 34:
# A: 0011001001111110, B: 0100101100010101
# Sum: 0111110101110011
# Test Case 35:
# A: 1001101111110001, B: 0100101111011001
# Sum: 1101100011001010
# Test Case 36:
# A: 0000011101100010, B: 1111101101001100
# Sum: 1111001001111110
# Test Case 37:
# A: 0101010110011111, B: 1010000110001111
# Sum: 1111011010001110
# Test Case 38:
# A: 1010100111111000, B: 0110000010110111
# Sum: 0000100110101111
# Test Case 39:
# A: 0101011010011111, B: 1001010001011100
# Sum: 1110011111101011
# Test Case 40:
# A: 1100000001011011, B: 0011011110001001
# Sum: 1111011111011000
# Test Case 41:
# A: 0011001001001001, B: 0011111011010000
# Sum: 0110000000011001
# Test Case 42:
# A: 1100000011010111, B: 1111110001010001
# Sum: 1011110000100111
# Test Case 43:
# A: 0010111110010110, B: 0111111100001100
# Sum: 0111111010010010
# Test Case 44:
# A: 1100111011000010, B: 1110110111001000
# Sum: 1010101110001010
# Test Case 45:
# A: 0101101001110111, B: 1110110100111101
# Sum: 0011100001110100
# Test Case 46:
# A: 1101101100010010, B: 0000000001111110
# Sum: 1101101101110000
# Test Case 47:
# A: 1000000101101101, B: 1110011100111001
# Sum: 1000011101111000
# Test Case 48:
# A: 1000111100011111, B: 1111011011010011
# Sum: 1000010111100010
# Test Case 49:
# A: 0010111110000101, B: 1000100001111000
# Sum: 1010100011111101
# ALL TEST PASSED
# End time: 17:50:42 on Feb 29,2024, Elapsed time: 1:31:39
# Errors: 1, Warnings: 2
