platform=xilinx_u50_gen3x16_xdma_5_202210_1 

[hls]
flow_target=vitis
package.output.format=xo
syn.top=kernel_main
syn.file=../src/kernel.cpp
syn.cflags=-DDETRAY_COMPILE_VITIS -DDETRAY_ALGEBRA_ARRAY -DDETRAY_CUSTOM_SCALARTYPE=float -I../include -I/home/jbookelm/fpga_detray/detray-install-vitis/include

tb.file=../src/kernel_test.cpp

clock_uncertainty=12%
csim.code_analyzer=0
csim.clean=true

