--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

H:\Kommon\Applications\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 4 -n 3 -fastpaths -xml vga_controller.twx vga_controller.ncd -o
vga_controller.twr vga_controller.pcf

Design file:              vga_controller.ncd
Physical constraint file: vga_controller.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CCLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 187 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.418ns.
--------------------------------------------------------------------------------

Paths for end point vga_timer/HorizontalCount_10 (SLICE_X51Y90.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/HorizontalCount_3 (FF)
  Destination:          vga_timer/HorizontalCount_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.418ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CCLK_BUFGP rising at 0.000ns
  Destination Clock:    CCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/HorizontalCount_3 to vga_timer/HorizontalCount_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y86.YQ      Tcko                  0.587   vga_timer/HorizontalCount<2>
                                                       vga_timer/HorizontalCount_3
    SLICE_X52Y86.F1      net (fanout=3)        0.815   vga_timer/HorizontalCount<3>
    SLICE_X52Y86.X       Tilo                  0.759   vga_timer/Mcount_HorizontalCount_val9
                                                       vga_timer/Mcount_HorizontalCount_val9
    SLICE_X52Y88.F1      net (fanout=1)        0.409   vga_timer/Mcount_HorizontalCount_val9
    SLICE_X52Y88.X       Tilo                  0.759   vga_timer/Mcount_HorizontalCount_val
                                                       vga_timer/Mcount_HorizontalCount_val37
    SLICE_X51Y90.SR      net (fanout=6)        1.179   vga_timer/Mcount_HorizontalCount_val
    SLICE_X51Y90.CLK     Tsrck                 0.910   vga_timer/HorizontalCount<10>
                                                       vga_timer/HorizontalCount_10
    -------------------------------------------------  ---------------------------
    Total                                      5.418ns (3.015ns logic, 2.403ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/HorizontalCount_5 (FF)
  Destination:          vga_timer/HorizontalCount_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.363ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CCLK_BUFGP rising at 0.000ns
  Destination Clock:    CCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/HorizontalCount_5 to vga_timer/HorizontalCount_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y87.YQ      Tcko                  0.587   vga_timer/HorizontalCount<4>
                                                       vga_timer/HorizontalCount_5
    SLICE_X52Y86.F4      net (fanout=3)        0.760   vga_timer/HorizontalCount<5>
    SLICE_X52Y86.X       Tilo                  0.759   vga_timer/Mcount_HorizontalCount_val9
                                                       vga_timer/Mcount_HorizontalCount_val9
    SLICE_X52Y88.F1      net (fanout=1)        0.409   vga_timer/Mcount_HorizontalCount_val9
    SLICE_X52Y88.X       Tilo                  0.759   vga_timer/Mcount_HorizontalCount_val
                                                       vga_timer/Mcount_HorizontalCount_val37
    SLICE_X51Y90.SR      net (fanout=6)        1.179   vga_timer/Mcount_HorizontalCount_val
    SLICE_X51Y90.CLK     Tsrck                 0.910   vga_timer/HorizontalCount<10>
                                                       vga_timer/HorizontalCount_10
    -------------------------------------------------  ---------------------------
    Total                                      5.363ns (3.015ns logic, 2.348ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/HorizontalCount_1 (FF)
  Destination:          vga_timer/HorizontalCount_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.298ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CCLK_BUFGP rising at 0.000ns
  Destination Clock:    CCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/HorizontalCount_1 to vga_timer/HorizontalCount_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y85.YQ      Tcko                  0.587   vga_timer/HorizontalCount<0>
                                                       vga_timer/HorizontalCount_1
    SLICE_X52Y88.G1      net (fanout=3)        1.081   vga_timer/HorizontalCount<1>
    SLICE_X52Y88.Y       Tilo                  0.759   vga_timer/Mcount_HorizontalCount_val
                                                       vga_timer/Mcount_HorizontalCount_val12
    SLICE_X52Y88.F4      net (fanout=1)        0.023   vga_timer/Mcount_HorizontalCount_val12/O
    SLICE_X52Y88.X       Tilo                  0.759   vga_timer/Mcount_HorizontalCount_val
                                                       vga_timer/Mcount_HorizontalCount_val37
    SLICE_X51Y90.SR      net (fanout=6)        1.179   vga_timer/Mcount_HorizontalCount_val
    SLICE_X51Y90.CLK     Tsrck                 0.910   vga_timer/HorizontalCount<10>
                                                       vga_timer/HorizontalCount_10
    -------------------------------------------------  ---------------------------
    Total                                      5.298ns (3.015ns logic, 2.283ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/HorizontalCount_2 (SLICE_X51Y86.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/HorizontalCount_3 (FF)
  Destination:          vga_timer/HorizontalCount_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.129ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CCLK_BUFGP rising at 0.000ns
  Destination Clock:    CCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/HorizontalCount_3 to vga_timer/HorizontalCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y86.YQ      Tcko                  0.587   vga_timer/HorizontalCount<2>
                                                       vga_timer/HorizontalCount_3
    SLICE_X52Y86.F1      net (fanout=3)        0.815   vga_timer/HorizontalCount<3>
    SLICE_X52Y86.X       Tilo                  0.759   vga_timer/Mcount_HorizontalCount_val9
                                                       vga_timer/Mcount_HorizontalCount_val9
    SLICE_X52Y88.F1      net (fanout=1)        0.409   vga_timer/Mcount_HorizontalCount_val9
    SLICE_X52Y88.X       Tilo                  0.759   vga_timer/Mcount_HorizontalCount_val
                                                       vga_timer/Mcount_HorizontalCount_val37
    SLICE_X51Y86.SR      net (fanout=6)        0.890   vga_timer/Mcount_HorizontalCount_val
    SLICE_X51Y86.CLK     Tsrck                 0.910   vga_timer/HorizontalCount<2>
                                                       vga_timer/HorizontalCount_2
    -------------------------------------------------  ---------------------------
    Total                                      5.129ns (3.015ns logic, 2.114ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/HorizontalCount_5 (FF)
  Destination:          vga_timer/HorizontalCount_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.074ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CCLK_BUFGP rising at 0.000ns
  Destination Clock:    CCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/HorizontalCount_5 to vga_timer/HorizontalCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y87.YQ      Tcko                  0.587   vga_timer/HorizontalCount<4>
                                                       vga_timer/HorizontalCount_5
    SLICE_X52Y86.F4      net (fanout=3)        0.760   vga_timer/HorizontalCount<5>
    SLICE_X52Y86.X       Tilo                  0.759   vga_timer/Mcount_HorizontalCount_val9
                                                       vga_timer/Mcount_HorizontalCount_val9
    SLICE_X52Y88.F1      net (fanout=1)        0.409   vga_timer/Mcount_HorizontalCount_val9
    SLICE_X52Y88.X       Tilo                  0.759   vga_timer/Mcount_HorizontalCount_val
                                                       vga_timer/Mcount_HorizontalCount_val37
    SLICE_X51Y86.SR      net (fanout=6)        0.890   vga_timer/Mcount_HorizontalCount_val
    SLICE_X51Y86.CLK     Tsrck                 0.910   vga_timer/HorizontalCount<2>
                                                       vga_timer/HorizontalCount_2
    -------------------------------------------------  ---------------------------
    Total                                      5.074ns (3.015ns logic, 2.059ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/HorizontalCount_1 (FF)
  Destination:          vga_timer/HorizontalCount_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.009ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CCLK_BUFGP rising at 0.000ns
  Destination Clock:    CCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/HorizontalCount_1 to vga_timer/HorizontalCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y85.YQ      Tcko                  0.587   vga_timer/HorizontalCount<0>
                                                       vga_timer/HorizontalCount_1
    SLICE_X52Y88.G1      net (fanout=3)        1.081   vga_timer/HorizontalCount<1>
    SLICE_X52Y88.Y       Tilo                  0.759   vga_timer/Mcount_HorizontalCount_val
                                                       vga_timer/Mcount_HorizontalCount_val12
    SLICE_X52Y88.F4      net (fanout=1)        0.023   vga_timer/Mcount_HorizontalCount_val12/O
    SLICE_X52Y88.X       Tilo                  0.759   vga_timer/Mcount_HorizontalCount_val
                                                       vga_timer/Mcount_HorizontalCount_val37
    SLICE_X51Y86.SR      net (fanout=6)        0.890   vga_timer/Mcount_HorizontalCount_val
    SLICE_X51Y86.CLK     Tsrck                 0.910   vga_timer/HorizontalCount<2>
                                                       vga_timer/HorizontalCount_2
    -------------------------------------------------  ---------------------------
    Total                                      5.009ns (3.015ns logic, 1.994ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/HorizontalCount_3 (SLICE_X51Y86.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/HorizontalCount_3 (FF)
  Destination:          vga_timer/HorizontalCount_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.129ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CCLK_BUFGP rising at 0.000ns
  Destination Clock:    CCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/HorizontalCount_3 to vga_timer/HorizontalCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y86.YQ      Tcko                  0.587   vga_timer/HorizontalCount<2>
                                                       vga_timer/HorizontalCount_3
    SLICE_X52Y86.F1      net (fanout=3)        0.815   vga_timer/HorizontalCount<3>
    SLICE_X52Y86.X       Tilo                  0.759   vga_timer/Mcount_HorizontalCount_val9
                                                       vga_timer/Mcount_HorizontalCount_val9
    SLICE_X52Y88.F1      net (fanout=1)        0.409   vga_timer/Mcount_HorizontalCount_val9
    SLICE_X52Y88.X       Tilo                  0.759   vga_timer/Mcount_HorizontalCount_val
                                                       vga_timer/Mcount_HorizontalCount_val37
    SLICE_X51Y86.SR      net (fanout=6)        0.890   vga_timer/Mcount_HorizontalCount_val
    SLICE_X51Y86.CLK     Tsrck                 0.910   vga_timer/HorizontalCount<2>
                                                       vga_timer/HorizontalCount_3
    -------------------------------------------------  ---------------------------
    Total                                      5.129ns (3.015ns logic, 2.114ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/HorizontalCount_5 (FF)
  Destination:          vga_timer/HorizontalCount_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.074ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CCLK_BUFGP rising at 0.000ns
  Destination Clock:    CCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/HorizontalCount_5 to vga_timer/HorizontalCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y87.YQ      Tcko                  0.587   vga_timer/HorizontalCount<4>
                                                       vga_timer/HorizontalCount_5
    SLICE_X52Y86.F4      net (fanout=3)        0.760   vga_timer/HorizontalCount<5>
    SLICE_X52Y86.X       Tilo                  0.759   vga_timer/Mcount_HorizontalCount_val9
                                                       vga_timer/Mcount_HorizontalCount_val9
    SLICE_X52Y88.F1      net (fanout=1)        0.409   vga_timer/Mcount_HorizontalCount_val9
    SLICE_X52Y88.X       Tilo                  0.759   vga_timer/Mcount_HorizontalCount_val
                                                       vga_timer/Mcount_HorizontalCount_val37
    SLICE_X51Y86.SR      net (fanout=6)        0.890   vga_timer/Mcount_HorizontalCount_val
    SLICE_X51Y86.CLK     Tsrck                 0.910   vga_timer/HorizontalCount<2>
                                                       vga_timer/HorizontalCount_3
    -------------------------------------------------  ---------------------------
    Total                                      5.074ns (3.015ns logic, 2.059ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/HorizontalCount_1 (FF)
  Destination:          vga_timer/HorizontalCount_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.009ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CCLK_BUFGP rising at 0.000ns
  Destination Clock:    CCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/HorizontalCount_1 to vga_timer/HorizontalCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y85.YQ      Tcko                  0.587   vga_timer/HorizontalCount<0>
                                                       vga_timer/HorizontalCount_1
    SLICE_X52Y88.G1      net (fanout=3)        1.081   vga_timer/HorizontalCount<1>
    SLICE_X52Y88.Y       Tilo                  0.759   vga_timer/Mcount_HorizontalCount_val
                                                       vga_timer/Mcount_HorizontalCount_val12
    SLICE_X52Y88.F4      net (fanout=1)        0.023   vga_timer/Mcount_HorizontalCount_val12/O
    SLICE_X52Y88.X       Tilo                  0.759   vga_timer/Mcount_HorizontalCount_val
                                                       vga_timer/Mcount_HorizontalCount_val37
    SLICE_X51Y86.SR      net (fanout=6)        0.890   vga_timer/Mcount_HorizontalCount_val
    SLICE_X51Y86.CLK     Tsrck                 0.910   vga_timer/HorizontalCount<2>
                                                       vga_timer/HorizontalCount_3
    -------------------------------------------------  ---------------------------
    Total                                      5.009ns (3.015ns logic, 1.994ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CCLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point vga_timer/HorizontalCount_8 (SLICE_X51Y89.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.622ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/HorizontalCount_8 (FF)
  Destination:          vga_timer/HorizontalCount_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CCLK_BUFGP rising at 20.000ns
  Destination Clock:    CCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/HorizontalCount_8 to vga_timer/HorizontalCount_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y89.XQ      Tcko                  0.473   vga_timer/HorizontalCount<8>
                                                       vga_timer/HorizontalCount_8
    SLICE_X51Y89.F3      net (fanout=3)        0.348   vga_timer/HorizontalCount<8>
    SLICE_X51Y89.CLK     Tckf        (-Th)    -0.801   vga_timer/HorizontalCount<8>
                                                       vga_timer/HorizontalCount<8>_rt
                                                       vga_timer/Mcount_HorizontalCount_xor<8>
                                                       vga_timer/HorizontalCount_8
    -------------------------------------------------  ---------------------------
    Total                                      1.622ns (1.274ns logic, 0.348ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/HorizontalCount_2 (SLICE_X51Y86.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.641ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/HorizontalCount_2 (FF)
  Destination:          vga_timer/HorizontalCount_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.641ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CCLK_BUFGP rising at 20.000ns
  Destination Clock:    CCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/HorizontalCount_2 to vga_timer/HorizontalCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y86.XQ      Tcko                  0.473   vga_timer/HorizontalCount<2>
                                                       vga_timer/HorizontalCount_2
    SLICE_X51Y86.F3      net (fanout=3)        0.367   vga_timer/HorizontalCount<2>
    SLICE_X51Y86.CLK     Tckf        (-Th)    -0.801   vga_timer/HorizontalCount<2>
                                                       vga_timer/HorizontalCount<2>_rt
                                                       vga_timer/Mcount_HorizontalCount_xor<2>
                                                       vga_timer/HorizontalCount_2
    -------------------------------------------------  ---------------------------
    Total                                      1.641ns (1.274ns logic, 0.367ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/HorizontalCount_0 (SLICE_X51Y85.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.684ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/HorizontalCount_0 (FF)
  Destination:          vga_timer/HorizontalCount_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.684ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CCLK_BUFGP rising at 20.000ns
  Destination Clock:    CCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/HorizontalCount_0 to vga_timer/HorizontalCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y85.XQ      Tcko                  0.473   vga_timer/HorizontalCount<0>
                                                       vga_timer/HorizontalCount_0
    SLICE_X51Y85.F2      net (fanout=3)        0.410   vga_timer/HorizontalCount<0>
    SLICE_X51Y85.CLK     Tckf        (-Th)    -0.801   vga_timer/HorizontalCount<0>
                                                       vga_timer/Mcount_HorizontalCount_lut<0>1_INV_0
                                                       vga_timer/Mcount_HorizontalCount_xor<0>
                                                       vga_timer/HorizontalCount_0
    -------------------------------------------------  ---------------------------
    Total                                      1.684ns (1.274ns logic, 0.410ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CCLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 18.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: vga_timer/HorizontalCount<0>/CLK
  Logical resource: vga_timer/HorizontalCount_0/CK
  Location pin: SLICE_X51Y85.CLK
  Clock network: CCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: vga_timer/HorizontalCount<0>/CLK
  Logical resource: vga_timer/HorizontalCount_1/CK
  Location pin: SLICE_X51Y85.CLK
  Clock network: CCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: vga_timer/HorizontalCount<2>/CLK
  Logical resource: vga_timer/HorizontalCount_2/CK
  Location pin: SLICE_X51Y86.CLK
  Clock network: CCLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CCLK           |    5.418|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 187 paths, 0 nets, and 43 connections

Design statistics:
   Minimum period:   5.418ns{1}   (Maximum frequency: 184.570MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 03 21:17:48 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 161 MB



