part=xc7z020-clg400-1

[hls]
clock=10ns
clock_uncertainty=12.5%
flow_target=vivado
syn.file=../module3_fine_sync.cpp
syn.file_cflags=../module3_fine_sync.cpp,-DPHASE6
syn.top=module3_fine_sync
tb.file=../module3_fine_sync_tb.cpp
tb.file=../HLS_GENERATION_COMPLETE.txt
tb.file=../HLS_OPTIMIZATION_COMPLETE.txt
tb.file=../module3_fine_sync_p10_waiver.txt
tb.file=../module3_fine_sync_p4_waiver.txt
tb.file_cflags=../module3_fine_sync_tb.cpp,-DPHASE6


