{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599082754267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599082754268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 02 15:39:13 2020 " "Processing started: Wed Sep 02 15:39:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599082754268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599082754268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECEN3002_Lab1 -c ECEN3002_Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECEN3002_Lab1 -c ECEN3002_Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599082754269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1599082755458 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1599082755459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/fpgadesign/lab 1/files/tb_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/fpgadesign/lab 1/files/tb_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_counter " "Found entity 1: tb_counter" {  } { { "../Files/tb_counter.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab 1/Files/tb_counter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599082772008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599082772008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/fpgadesign/lab 1/files/ecen3002_lab1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/fpgadesign/lab 1/files/ecen3002_lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECEN3002_Lab1 " "Found entity 1: ECEN3002_Lab1" {  } { { "../Files/ECEN3002_Lab1.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab 1/Files/ECEN3002_Lab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599082772020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599082772020 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECEN3002_Lab1 " "Elaborating entity \"ECEN3002_Lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599082772157 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ECEN3002_Lab1.v(40) " "Verilog HDL assignment warning at ECEN3002_Lab1.v(40): truncated value with size 32 to match size of target (10)" {  } { { "../Files/ECEN3002_Lab1.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab 1/Files/ECEN3002_Lab1.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599082772162 "|ECEN3002_Lab1"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[0\] count\[0\]~_emulated count\[0\]~1 " "Register \"count\[0\]\" is converted into an equivalent circuit using register \"count\[0\]~_emulated\" and latch \"count\[0\]~1\"" {  } { { "../Files/ECEN3002_Lab1.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab 1/Files/ECEN3002_Lab1.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1599082773309 "|ECEN3002_Lab1|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[1\] count\[1\]~_emulated count\[1\]~5 " "Register \"count\[1\]\" is converted into an equivalent circuit using register \"count\[1\]~_emulated\" and latch \"count\[1\]~5\"" {  } { { "../Files/ECEN3002_Lab1.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab 1/Files/ECEN3002_Lab1.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1599082773309 "|ECEN3002_Lab1|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[2\] count\[2\]~_emulated count\[2\]~9 " "Register \"count\[2\]\" is converted into an equivalent circuit using register \"count\[2\]~_emulated\" and latch \"count\[2\]~9\"" {  } { { "../Files/ECEN3002_Lab1.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab 1/Files/ECEN3002_Lab1.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1599082773309 "|ECEN3002_Lab1|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[3\] count\[3\]~_emulated count\[3\]~13 " "Register \"count\[3\]\" is converted into an equivalent circuit using register \"count\[3\]~_emulated\" and latch \"count\[3\]~13\"" {  } { { "../Files/ECEN3002_Lab1.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab 1/Files/ECEN3002_Lab1.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1599082773309 "|ECEN3002_Lab1|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[4\] count\[4\]~_emulated count\[4\]~17 " "Register \"count\[4\]\" is converted into an equivalent circuit using register \"count\[4\]~_emulated\" and latch \"count\[4\]~17\"" {  } { { "../Files/ECEN3002_Lab1.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab 1/Files/ECEN3002_Lab1.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1599082773309 "|ECEN3002_Lab1|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[5\] count\[5\]~_emulated count\[5\]~21 " "Register \"count\[5\]\" is converted into an equivalent circuit using register \"count\[5\]~_emulated\" and latch \"count\[5\]~21\"" {  } { { "../Files/ECEN3002_Lab1.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab 1/Files/ECEN3002_Lab1.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1599082773309 "|ECEN3002_Lab1|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[6\] count\[6\]~_emulated count\[6\]~25 " "Register \"count\[6\]\" is converted into an equivalent circuit using register \"count\[6\]~_emulated\" and latch \"count\[6\]~25\"" {  } { { "../Files/ECEN3002_Lab1.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab 1/Files/ECEN3002_Lab1.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1599082773309 "|ECEN3002_Lab1|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[7\] count\[7\]~_emulated count\[7\]~29 " "Register \"count\[7\]\" is converted into an equivalent circuit using register \"count\[7\]~_emulated\" and latch \"count\[7\]~29\"" {  } { { "../Files/ECEN3002_Lab1.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab 1/Files/ECEN3002_Lab1.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1599082773309 "|ECEN3002_Lab1|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[8\] count\[8\]~_emulated count\[8\]~33 " "Register \"count\[8\]\" is converted into an equivalent circuit using register \"count\[8\]~_emulated\" and latch \"count\[8\]~33\"" {  } { { "../Files/ECEN3002_Lab1.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab 1/Files/ECEN3002_Lab1.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1599082773309 "|ECEN3002_Lab1|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[9\] count\[9\]~_emulated count\[9\]~37 " "Register \"count\[9\]\" is converted into an equivalent circuit using register \"count\[9\]~_emulated\" and latch \"count\[9\]~37\"" {  } { { "../Files/ECEN3002_Lab1.v" "" { Text "C:/Users/sjfre/Documents/FPGADesign/Lab 1/Files/ECEN3002_Lab1.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1599082773309 "|ECEN3002_Lab1|count[9]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1599082773309 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1599082773519 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599082774254 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599082774254 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599082774426 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599082774426 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599082774426 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599082774426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599082774484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 02 15:39:34 2020 " "Processing ended: Wed Sep 02 15:39:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599082774484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599082774484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599082774484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599082774484 ""}
