#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jan 13 19:55:12 2023
# Process ID: 9960
# Current directory: D:/ele_match/ASK_signal_process/ASK_process
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2892 D:\ele_match\ASK_signal_process\ASK_process\ASK_process.xpr
# Log file: D:/ele_match/ASK_signal_process/ASK_process/vivado.log
# Journal file: D:/ele_match/ASK_signal_process/ASK_process\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ele_match/ASK_signal_process/ASK_process/ASK_process.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 13 19:55:32 2023...
vado IP repository 'E:/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 897.203 ; gain = 171.707
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ele_match/ASK_signal_process/ASK_process/ASK_process.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ele_match/ASK_signal_process/ASK_process/ASK_process.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_ASK' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ele_match/ASK_signal_process/ASK_process/ASK_process.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_ASK_vlog.prj"
"xvhdl --incr --relax -prj Tb_ASK_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ele_match/ASK_signal_process/ASK_process/ASK_process.sim/sim_1/behav/xsim'
"xelab -wto a1edb826b93049559ae4c3ef1f8b3471 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L axi_utils_v2_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Tb_ASK_behav xil_defaultlib.Tb_ASK xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a1edb826b93049559ae4c3ef1f8b3471 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L axi_utils_v2_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Tb_ASK_behav xil_defaultlib.Tb_ASK xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_data_tdata' [D:/ele_match/ASK_signal_process/ASK_process/ASK_process.srcs/sources_1/new/ASK_modulation.v:34]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_data_tdata' [D:/ele_match/ASK_signal_process/ASK_process/ASK_process.srcs/sim_1/new/Tb_ASK.v:101]
WARNING: [VRFC 10-5021] port 'm_axis_phase_tvalid' is not connected on this instance [D:/ele_match/ASK_signal_process/ASK_process/ASK_process.srcs/sim_1/new/Tb_ASK.v:101]
WARNING: [VRFC 10-5021] port 'm_axis_phase_tvalid' is not connected on this instance [D:/ele_match/ASK_signal_process/ASK_process/ASK_process.srcs/sources_1/new/ASK_modulation.v:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ele_match/ASK_signal_process/ASK_process/ASK_process.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Tb_ASK_behav -key {Behavioral:sim_1:Functional:Tb_ASK} -tclbatch {Tb_ASK.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Tb_ASK.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
WARNING: Too many words specified in data file signal_in.txt
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.441 ; gain = 58.281
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Tb_ASK_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.441 ; gain = 58.281
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: ASK_modulation
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1461.281 ; gain = 227.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ASK_modulation' [D:/ele_match/ASK_signal_process/ASK_process/ASK_process.srcs/sources_1/new/ASK_modulation.v:23]
INFO: [Synth 8-6157] synthesizing module 'dds_compiler_0' [D:/ele_match/ASK_signal_process/ASK_process/.Xil/Vivado-21080-LAPTOP-VR4268AC/realtime/dds_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_compiler_0' (1#1) [D:/ele_match/ASK_signal_process/ASK_process/.Xil/Vivado-21080-LAPTOP-VR4268AC/realtime/dds_compiler_0_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_data_tdata' does not match port width (32) of module 'dds_compiler_0' [D:/ele_match/ASK_signal_process/ASK_process/ASK_process.srcs/sources_1/new/ASK_modulation.v:37]
WARNING: [Synth 8-7023] instance 'U0' of module 'dds_compiler_0' has 5 connections declared, but only 3 given [D:/ele_match/ASK_signal_process/ASK_process/ASK_process.srcs/sources_1/new/ASK_modulation.v:34]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [D:/ele_match/ASK_signal_process/ASK_process/.Xil/Vivado-21080-LAPTOP-VR4268AC/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (2#1) [D:/ele_match/ASK_signal_process/ASK_process/.Xil/Vivado-21080-LAPTOP-VR4268AC/realtime/mult_gen_0_stub.v:6]
WARNING: [Synth 8-3848] Net dout in module/entity ASK_modulation does not have driver. [D:/ele_match/ASK_signal_process/ASK_process/ASK_process.srcs/sources_1/new/ASK_modulation.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ASK_modulation' (3#1) [D:/ele_match/ASK_signal_process/ASK_process/ASK_process.srcs/sources_1/new/ASK_modulation.v:23]
WARNING: [Synth 8-3331] design ASK_modulation has unconnected port dout[13]
WARNING: [Synth 8-3331] design ASK_modulation has unconnected port dout[12]
WARNING: [Synth 8-3331] design ASK_modulation has unconnected port dout[11]
WARNING: [Synth 8-3331] design ASK_modulation has unconnected port dout[10]
WARNING: [Synth 8-3331] design ASK_modulation has unconnected port dout[9]
WARNING: [Synth 8-3331] design ASK_modulation has unconnected port dout[8]
WARNING: [Synth 8-3331] design ASK_modulation has unconnected port dout[7]
WARNING: [Synth 8-3331] design ASK_modulation has unconnected port dout[6]
WARNING: [Synth 8-3331] design ASK_modulation has unconnected port dout[5]
WARNING: [Synth 8-3331] design ASK_modulation has unconnected port dout[4]
WARNING: [Synth 8-3331] design ASK_modulation has unconnected port dout[3]
WARNING: [Synth 8-3331] design ASK_modulation has unconnected port dout[2]
WARNING: [Synth 8-3331] design ASK_modulation has unconnected port dout[1]
WARNING: [Synth 8-3331] design ASK_modulation has unconnected port dout[0]
WARNING: [Synth 8-3331] design ASK_modulation has unconnected port rst_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1514.691 ; gain = 281.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1514.691 ; gain = 281.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1514.691 ; gain = 281.270
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/ele_match/ASK_signal_process/ASK_process/ASK_process.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.dcp' for cell 'U0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ele_match/ASK_signal_process/ASK_process/ASK_process.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'U1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1514.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1628.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1669.391 ; gain = 435.969
16 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1669.391 ; gain = 650.949
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 13 20:00:58 2023...
