// Seed: 545616362
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output wire id_2,
    output supply0 id_3,
    input wor id_4,
    output tri0 id_5,
    input tri0 id_6,
    input wand id_7,
    input uwire id_8,
    output wand id_9
    , id_23,
    output tri0 id_10,
    output tri0 id_11,
    output tri0 id_12,
    output wor id_13,
    input wand id_14,
    input tri0 id_15,
    input wire id_16,
    output wor id_17,
    input tri1 id_18,
    input wand id_19,
    input tri0 id_20,
    input wand id_21
);
  wire id_24 = id_0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    output uwire id_2,
    input wand id_3,
    input wor id_4,
    input supply0 id_5,
    input wand id_6,
    output logic id_7,
    input wand id_8,
    output tri1 void id_9,
    input wor id_10,
    output uwire id_11,
    output supply1 id_12,
    output tri id_13,
    input wor id_14
);
  wire id_16;
  always id_7 = id_5;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_2,
      id_1,
      id_5,
      id_1,
      id_8,
      id_4,
      id_14,
      id_11,
      id_12,
      id_0,
      id_9,
      id_11,
      id_4,
      id_14,
      id_3,
      id_13,
      id_8,
      id_10,
      id_3,
      id_8
  );
  assign modCall_1.id_20 = 0;
  id_17(
      id_6 ^ id_14, 1
  );
  assign id_17[-1] = id_4;
endmodule
