Analysis & Synthesis report for TP5
Thu Oct 25 16:38:19 2018
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Oct 25 16:38:19 2018        ;
; Quartus II 64-Bit Version   ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name               ; TP5                                      ;
; Top-level Entity Name       ; TP5                                      ;
; Family                      ; Cyclone V                                ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                ;
; Total registers             ; N/A until Partition Merge                ;
; Total pins                  ; N/A until Partition Merge                ;
; Total virtual pins          ; N/A until Partition Merge                ;
; Total block memory bits     ; N/A until Partition Merge                ;
; Total PLLs                  ; N/A until Partition Merge                ;
; Total DLLs                  ; N/A until Partition Merge                ;
+-----------------------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C6F23C7     ;                    ;
; Top-level entity name                                                           ; TP5                ; TP5                ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Thu Oct 25 16:38:18 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TP5 -c TP5
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file maquina.vhd
    Info (12022): Found design unit 1: maquina-maquina_arq
    Info (12023): Found entity 1: maquina
Info (12021): Found 2 design units, including 1 entities, in source file decodificador_dec_7_segmentos.vhd
    Info (12022): Found design unit 1: decodificador_dec_7_seg-decoder_display
    Info (12023): Found entity 1: decodificador_dec_7_seg
Info (12021): Found 2 design units, including 1 entities, in source file divisor_clock.vhd
    Info (12022): Found design unit 1: divisor_clock-divisor_clock_arq
    Info (12023): Found entity 1: divisor_clock
Info (12021): Found 2 design units, including 1 entities, in source file tp5.vhd
    Info (12022): Found design unit 1: TP5-TP5_arq
    Info (12023): Found entity 1: TP5
Info (12021): Found 1 design units, including 0 entities, in source file mylibrary/felipe.vhd
    Info (12022): Found design unit 1: felipe
Info (12127): Elaborating entity "TP5" for the top level hierarchy
Info (12128): Elaborating entity "divisor_clock" for hierarchy "divisor_clock:divisor_clock_aula"
Info (12128): Elaborating entity "maquina" for hierarchy "maquina:maquina_aula"
Warning (10492): VHDL Process Statement warning at maquina.vhd(28): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at maquina.vhd(37): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at maquina.vhd(46): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at maquina.vhd(58): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at maquina.vhd(72): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at maquina.vhd(86): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at maquina.vhd(100): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at maquina.vhd(112): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at maquina.vhd(23): inferring latch(es) for signal or variable "sinalVermelhoV", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at maquina.vhd(23): inferring latch(es) for signal or variable "sinalAmareloV", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at maquina.vhd(23): inferring latch(es) for signal or variable "sinalVermelhoP", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "sinalVerdeP" at maquina.vhd(23)
Info (10041): Inferred latch for "sinalVermelhoP" at maquina.vhd(23)
Info (10041): Inferred latch for "sinalAmareloV" at maquina.vhd(23)
Info (10041): Inferred latch for "sinalVermelhoV" at maquina.vhd(23)
Error (10821): HDL error at maquina.vhd(25): can't infer register for "aux[0]" because its behavior does not match any supported register model File: C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd Line: 25
Info (10041): Inferred latch for "aux[0]" at maquina.vhd(23)
Error (10821): HDL error at maquina.vhd(25): can't infer register for "aux[1]" because its behavior does not match any supported register model File: C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd Line: 25
Info (10041): Inferred latch for "aux[1]" at maquina.vhd(23)
Error (10821): HDL error at maquina.vhd(25): can't infer register for "aux[2]" because its behavior does not match any supported register model File: C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd Line: 25
Info (10041): Inferred latch for "aux[2]" at maquina.vhd(23)
Error (10821): HDL error at maquina.vhd(25): can't infer register for "aux[3]" because its behavior does not match any supported register model File: C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd Line: 25
Info (10041): Inferred latch for "aux[3]" at maquina.vhd(23)
Error (10821): HDL error at maquina.vhd(25): can't infer register for "aux[4]" because its behavior does not match any supported register model File: C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd Line: 25
Info (10041): Inferred latch for "aux[4]" at maquina.vhd(23)
Error (10821): HDL error at maquina.vhd(25): can't infer register for "aux[5]" because its behavior does not match any supported register model File: C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd Line: 25
Info (10041): Inferred latch for "aux[5]" at maquina.vhd(23)
Error (10821): HDL error at maquina.vhd(25): can't infer register for "aux[6]" because its behavior does not match any supported register model File: C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd Line: 25
Info (10041): Inferred latch for "aux[6]" at maquina.vhd(23)
Error (10821): HDL error at maquina.vhd(25): can't infer register for "aux[7]" because its behavior does not match any supported register model File: C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd Line: 25
Info (10041): Inferred latch for "aux[7]" at maquina.vhd(23)
Error (10821): HDL error at maquina.vhd(25): can't infer register for "aux[8]" because its behavior does not match any supported register model File: C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd Line: 25
Info (10041): Inferred latch for "aux[8]" at maquina.vhd(23)
Error (10821): HDL error at maquina.vhd(25): can't infer register for "aux[9]" because its behavior does not match any supported register model File: C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd Line: 25
Info (10041): Inferred latch for "aux[9]" at maquina.vhd(23)
Error (10821): HDL error at maquina.vhd(25): can't infer register for "aux[10]" because its behavior does not match any supported register model File: C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd Line: 25
Info (10041): Inferred latch for "aux[10]" at maquina.vhd(23)
Error (10821): HDL error at maquina.vhd(25): can't infer register for "aux[11]" because its behavior does not match any supported register model File: C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd Line: 25
Info (10041): Inferred latch for "aux[11]" at maquina.vhd(23)
Error (10821): HDL error at maquina.vhd(25): can't infer register for "aux[12]" because its behavior does not match any supported register model File: C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd Line: 25
Info (10041): Inferred latch for "aux[12]" at maquina.vhd(23)
Error (10821): HDL error at maquina.vhd(25): can't infer register for "aux[13]" because its behavior does not match any supported register model File: C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd Line: 25
Info (10041): Inferred latch for "aux[13]" at maquina.vhd(23)
Error (10821): HDL error at maquina.vhd(25): can't infer register for "aux[14]" because its behavior does not match any supported register model File: C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd Line: 25
Info (10041): Inferred latch for "aux[14]" at maquina.vhd(23)
Error (10821): HDL error at maquina.vhd(25): can't infer register for "aux[15]" because its behavior does not match any supported register model File: C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd Line: 25
Info (10041): Inferred latch for "aux[15]" at maquina.vhd(23)
Error (10821): HDL error at maquina.vhd(25): can't infer register for "aux[16]" because its behavior does not match any supported register model File: C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd Line: 25
Info (10041): Inferred latch for "aux[16]" at maquina.vhd(23)
Error (10821): HDL error at maquina.vhd(25): can't infer register for "aux[17]" because its behavior does not match any supported register model File: C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd Line: 25
Info (10041): Inferred latch for "aux[17]" at maquina.vhd(23)
Error (10821): HDL error at maquina.vhd(25): can't infer register for "aux[18]" because its behavior does not match any supported register model File: C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/maquina.vhd Line: 25
Info (10041): Inferred latch for "aux[18]" at maquina.vhd(23)
Error (12152): Can't elaborate user hierarchy "maquina:maquina_aula" File: C:/Users/Felipe Santos - ICTS/Desktop/SistemasEmbarcados/TP5/TP5.vhd Line: 62
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 12 warnings
    Error: Peak virtual memory: 4686 megabytes
    Error: Processing ended: Thu Oct 25 16:38:19 2018
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


