# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do practica4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/rocco/Documents/practica4/mux_4_1/mux_4_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:06 on Oct 26,2021
# vcom -reportprogress 300 -93 -work work C:/Users/rocco/Documents/practica4/mux_4_1/mux_4_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_4_1
# -- Compiling architecture Behavioural of mux_4_1
# End time: 13:29:06 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/rocco/Documents/practica4/generador/generador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:06 on Oct 26,2021
# vcom -reportprogress 300 -93 -work work C:/Users/rocco/Documents/practica4/generador/generador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generador
# -- Compiling architecture Behavioural of generador
# End time: 13:29:06 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/rocco/Documents/practica4/dec_2_4/dec_2_4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:06 on Oct 26,2021
# vcom -reportprogress 300 -93 -work work C:/Users/rocco/Documents/practica4/dec_2_4/dec_2_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec_2_4
# -- Compiling architecture Behavioural of dec_2_4
# End time: 13:29:06 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/rocco/Documents/practica4/bcd_7/bcd_7.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:06 on Oct 26,2021
# vcom -reportprogress 300 -93 -work work C:/Users/rocco/Documents/practica4/bcd_7/bcd_7.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bcd_7
# -- Compiling architecture Behavioural of bcd_7
# End time: 13:29:06 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/rocco/Documents/practica4/circuito_aritmetico/circuito_aritmetico.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:06 on Oct 26,2021
# vcom -reportprogress 300 -93 -work work C:/Users/rocco/Documents/practica4/circuito_aritmetico/circuito_aritmetico.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity circuito_aritmetico
# -- Compiling architecture rtl of circuito_aritmetico
# End time: 13:29:06 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/rocco/Documents/practica4/componentes.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:07 on Oct 26,2021
# vcom -reportprogress 300 -93 -work work C:/Users/rocco/Documents/practica4/componentes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package componentes
# End time: 13:29:07 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/rocco/Documents/practica4/practica4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:07 on Oct 26,2021
# vcom -reportprogress 300 -93 -work work C:/Users/rocco/Documents/practica4/practica4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package componentes
# -- Compiling entity practica4
# -- Compiling architecture rtl of practica4
# End time: 13:29:07 on Oct 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.bcd_7
# vsim work.bcd_7 
# Start time: 13:31:13 on Oct 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bcd_7(behavioural)
vsim work.circuito_aritmetico
# End time: 13:33:11 on Oct 26,2021, Elapsed time: 0:01:58
# Errors: 0, Warnings: 0
# vsim work.circuito_aritmetico 
# Start time: 13:33:11 on Oct 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.circuito_aritmetico(rtl)
add wave -position insertpoint  \
sim:/circuito_aritmetico/cin
add wave -position insertpoint  \
sim:/circuito_aritmetico/A
add wave -position insertpoint  \
sim:/circuito_aritmetico/B
add wave -position insertpoint  \
sim:/circuito_aritmetico/S
add wave -position insertpoint  \
sim:/circuito_aritmetico/cout
add wave -position insertpoint  \
sim:/circuito_aritmetico/G
force -freeze sim:/circuito_aritmetico/cin 0 0
force -freeze sim:/circuito_aritmetico/cin 0 0
force -freeze sim:/circuito_aritmetico/A 0000000000000000 0
force -freeze sim:/circuito_aritmetico/B 0000000000000000 0
force -freeze sim:/circuito_aritmetico/S 00 0
run
force -freeze sim:/circuito_aritmetico/A 0000001110000000 0
run
force -freeze sim:/circuito_aritmetico/B 0000000000000011 0
run
force -freeze sim:/circuito_aritmetico/S 11 0
run
force -freeze sim:/circuito_aritmetico/cin 1 0
force -freeze sim:/circuito_aritmetico/A 1100001110000000 0
run
# End time: 13:38:47 on Oct 26,2021, Elapsed time: 0:05:36
# Errors: 0, Warnings: 0
