{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1473884270017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1473884270023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 14 14:17:49 2016 " "Processing started: Wed Sep 14 14:17:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1473884270023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884270023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControladorVGA -c ControladorVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControladorVGA -c ControladorVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884270023 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1473884270457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1473884270458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/vector_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/vector_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 vector_register " "Found entity 1: vector_register" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/vector_lane.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/vector_lane.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../Proyecto 2 Completo/top.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/rom32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/rom32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom32 " "Found entity 1: rom32" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p ripple_adder2.v(35) " "Verilog HDL Declaration information at ripple_adder2.v(35): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1473884282311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g ripple_adder2.v(35) " "Verilog HDL Declaration information at ripple_adder2.v(35): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1473884282311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p ripple_adder2.v(52) " "Verilog HDL Declaration information at ripple_adder2.v(52): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1473884282312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g ripple_adder2.v(52) " "Verilog HDL Declaration information at ripple_adder2.v(52): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1473884282312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/ripple_adder2.v 8 8 " "Found 8 design units, including 8 entities, in source file /users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/ripple_adder2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282313 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder_LA " "Found entity 2: fulladder_LA" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282313 ""} { "Info" "ISGN_ENTITY_NAME" "3 lookahead " "Found entity 3: lookahead" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282313 ""} { "Info" "ISGN_ENTITY_NAME" "4 CLA " "Found entity 4: CLA" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282313 ""} { "Info" "ISGN_ENTITY_NAME" "5 add16_LA " "Found entity 5: add16_LA" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282313 ""} { "Info" "ISGN_ENTITY_NAME" "6 ripple_adder " "Found entity 6: ripple_adder" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282313 ""} { "Info" "ISGN_ENTITY_NAME" "7 proj1_testbench " "Found entity 7: proj1_testbench" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282313 ""} { "Info" "ISGN_ENTITY_NAME" "8 proj1_testbench_CLA " "Found entity 8: proj1_testbench_CLA" {  } { { "../../Proyecto 2 Completo/ripple_adder2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "../../Proyecto 2 Completo/reg32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/reg32.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../../Proyecto 2 Completo/reg_file.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/reg_file.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/procesador_vectorial_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/procesador_vectorial_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_vectorial_test " "Found entity 1: procesador_vectorial_test" {  } { { "../../Proyecto 2 Completo/procesador_vectorial_test.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/procesador_vectorial_test.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/procesador_vectorial.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/procesador_vectorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_vectorial " "Found entity 1: procesador_vectorial" {  } { { "../../Proyecto 2 Completo/procesador_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/procesador_vectorial.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../../Proyecto 2 Completo/mux3.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../../Proyecto 2 Completo/mux2.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mux2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282325 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IF_pc IF_PC mips_pipeline.v(27) " "Verilog HDL Declaration information at mips_pipeline.v(27): object \"IF_pc\" differs only in case from object \"IF_PC\" in the same scope" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1473884282327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/mips_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/mips_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_pipeline " "Found entity 1: mips_pipeline" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/mem32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/mem32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem32 " "Found entity 1: mem32" {  } { { "../../Proyecto 2 Completo/mem32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mem32.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/mapeo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/mapeo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapeo " "Found entity 1: mapeo" {  } { { "../../Proyecto 2 Completo/mapeo.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mapeo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/lane_vectorial_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/lane_vectorial_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 lane_vectorial_control " "Found entity 1: lane_vectorial_control" {  } { { "../../Proyecto 2 Completo/lane_vectorial_control.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/lane_vectorial.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/lane_vectorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 lane_vectorial " "Found entity 1: lane_vectorial" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/control_pipeline_vectorial.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/control_pipeline_vectorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_pipeline_vectorial " "Found entity 1: control_pipeline_vectorial" {  } { { "../../Proyecto 2 Completo/control_pipeline_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/control_pipeline_vectorial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/control_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/control_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_pipeline " "Found entity 1: control_pipeline" {  } { { "../../Proyecto 2 Completo/control_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/control_pipeline.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/alu_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/alu_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ctl " "Found entity 1: alu_ctl" {  } { { "../../Proyecto 2 Completo/alu_ctl.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/alu_ctl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../Proyecto 2 Completo/alu.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/add32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/controladorvgaprocesador/proyecto 2 completo/add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "../../Proyecto 2 Completo/add32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/add32.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorVGA " "Found entity 1: ControladorVGA" {  } { { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282347 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "background.v(110) " "Verilog HDL Event Control warning at background.v(110): Event Control contains a complex event expression" {  } { { "background.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/background.v" 110 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1473884282348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.v 1 1 " "Found 1 design units, including 1 entities, in source file background.v" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/background.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "colour Colour vga_adapter.v(134) " "Verilog HDL Declaration information at vga_adapter.v(134): object \"colour\" differs only in case from object \"Colour\" in the same scope" {  } { { "vga_adapter.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_adapter.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1473884282353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_pll " "Found entity 1: ram_pll" {  } { { "ram_pll.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ram_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/font_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file graphic_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 graphic_generator " "Found entity 1: graphic_generator" {  } { { "graphic_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/graphic_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file text_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 text_generator " "Found entity 1: text_generator" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "criptography.v 1 1 " "Found 1 design units, including 1 entities, in source file criptography.v" { { "Info" "ISGN_ENTITY_NAME" "1 criptography " "Found entity 1: criptography" {  } { { "criptography.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/criptography.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282379 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "update_enable procesador_vectorial.v(49) " "Verilog HDL Implicit Net warning at procesador_vectorial.v(49): created implicit net for \"update_enable\"" {  } { { "../../Proyecto 2 Completo/procesador_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/procesador_vectorial.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282379 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gnd mips_pipeline.v(374) " "Verilog HDL Implicit Net warning at mips_pipeline.v(374): created implicit net for \"gnd\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 374 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282379 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock mips_pipeline.v(375) " "Verilog HDL Implicit Net warning at mips_pipeline.v(375): created implicit net for \"clock\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 375 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282379 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock25 mips_pipeline.v(376) " "Verilog HDL Implicit Net warning at mips_pipeline.v(376): created implicit net for \"clock25\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 376 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282379 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc mips_pipeline.v(377) " "Verilog HDL Implicit Net warning at mips_pipeline.v(377): created implicit net for \"vcc\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 377 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282379 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "X background.v(71) " "Verilog HDL Implicit Net warning at background.v(71): created implicit net for \"X\"" {  } { { "background.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/background.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282379 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 vga_adapter.v(302) " "Verilog HDL Implicit Net warning at vga_adapter.v(302): created implicit net for \"CLOCK_50\"" {  } { { "vga_adapter.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_adapter.v" 302 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282379 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset graphic_generator.v(32) " "Verilog HDL Implicit Net warning at graphic_generator.v(32): created implicit net for \"reset\"" {  } { { "graphic_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/graphic_generator.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282379 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControladorVGA " "Elaborating entity \"ControladorVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1473884282490 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "vga_pll inst1 " "Block or symbol \"vga_pll\" of instance \"inst1\" overlaps another block or symbol" {  } { { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { 136 200 440 320 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1473884282491 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "background inst " "Block or symbol \"background\" of instance \"inst\" overlaps another block or symbol" {  } { { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { 176 808 1064 384 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1473884282491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background background:inst " "Elaborating entity \"background\" for hierarchy \"background:inst\"" {  } { { "ControladorVGA.bdf" "inst" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { 176 808 1064 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282492 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd background.v(42) " "Verilog HDL or VHDL warning at background.v(42): object \"gnd\" assigned a value but never read" {  } { { "background.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/background.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473884282492 "|ControladorVGA|background:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color background.v(48) " "Verilog HDL or VHDL warning at background.v(48): object \"color\" assigned a value but never read" {  } { { "background.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/background.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473884282492 "|ControladorVGA|background:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 background.v(113) " "Verilog HDL assignment warning at background.v(113): truncated value with size 32 to match size of target (17)" {  } { { "background.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/background.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473884282494 "|ControladorVGA|background:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter background:inst\|vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"background:inst\|vga_adapter:VGA\"" {  } { { "background.v" "VGA" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/background.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282547 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_160x120 vga_adapter.v(175) " "Verilog HDL or VHDL warning at vga_adapter.v(175): object \"valid_160x120\" assigned a value but never read" {  } { { "vga_adapter.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_adapter.v" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473884282549 "|ControladorVGA|background:inst|vga_adapter:VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_320x240 vga_adapter.v(176) " "Verilog HDL or VHDL warning at vga_adapter.v(176): object \"valid_320x240\" assigned a value but never read" {  } { { "vga_adapter.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_adapter.v" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473884282549 "|ControladorVGA|background:inst|vga_adapter:VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeEn vga_adapter.v(179) " "Verilog HDL or VHDL warning at vga_adapter.v(179): object \"writeEn\" assigned a value but never read" {  } { { "vga_adapter.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_adapter.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473884282549 "|ControladorVGA|background:inst|vga_adapter:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator background:inst\|vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"background:inst\|vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_adapter.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:inst\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"background:inst\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_adapter.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:inst\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"background:inst\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_adapter.v" 261 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:inst\|vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"background:inst\|vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone IV GX " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE prueba.mif " "Parameter \"INIT_FILE\" = \"prueba.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282592 ""}  } { { "vga_adapter.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_adapter.v" 261 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473884282592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_78g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_78g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_78g1 " "Found entity 1: altsyncram_78g1" {  } { { "db/altsyncram_78g1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_78g1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_78g1 background:inst\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_78g1:auto_generated " "Elaborating entity \"altsyncram_78g1\" for hierarchy \"background:inst\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_78g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_v1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_v1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_v1b " "Found entity 1: decode_v1b" {  } { { "db/decode_v1b.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/decode_v1b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_v1b background:inst\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_78g1:auto_generated\|decode_v1b:decode2 " "Elaborating entity \"decode_v1b\" for hierarchy \"background:inst\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_78g1:auto_generated\|decode_v1b:decode2\"" {  } { { "db/altsyncram_78g1.tdf" "decode2" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_78g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_oda.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_oda.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_oda " "Found entity 1: decode_oda" {  } { { "db/decode_oda.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/decode_oda.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_oda background:inst\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_78g1:auto_generated\|decode_oda:rden_decode_b " "Elaborating entity \"decode_oda\" for hierarchy \"background:inst\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_78g1:auto_generated\|decode_oda:rden_decode_b\"" {  } { { "db/altsyncram_78g1.tdf" "rden_decode_b" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_78g1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_fsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fsb " "Found entity 1: mux_fsb" {  } { { "db/mux_fsb.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/mux_fsb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_fsb background:inst\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_78g1:auto_generated\|mux_fsb:mux3 " "Elaborating entity \"mux_fsb\" for hierarchy \"background:inst\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_78g1:auto_generated\|mux_fsb:mux3\"" {  } { { "db/altsyncram_78g1.tdf" "mux3" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_78g1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller background:inst\|vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"background:inst\|vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_adapter.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 vga_controller.v(131) " "Verilog HDL assignment warning at vga_controller.v(131): truncated value with size 10 to match size of target (9)" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473884282839 "|ControladorVGA|background:inst|vga_adapter:VGA|vga_controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_generator background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit " "Elaborating entity \"text_generator\" for hierarchy \"background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\"" {  } { { "vga_adapter.v" "generador_texto_unit" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_adapter.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282841 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "char_addr text_generator.v(144) " "Verilog HDL Always Construct warning at text_generator.v(144): inferring latch(es) for variable \"char_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 144 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1473884282842 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row_addr text_generator.v(144) " "Verilog HDL Always Construct warning at text_generator.v(144): inferring latch(es) for variable \"row_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 144 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1473884282842 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_addr text_generator.v(144) " "Verilog HDL Always Construct warning at text_generator.v(144): inferring latch(es) for variable \"bit_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 144 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1473884282842 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rom_addr text_generator.v(144) " "Verilog HDL Always Construct warning at text_generator.v(144): inferring latch(es) for variable \"rom_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 144 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1473884282842 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[0\] text_generator.v(151) " "Inferred latch for \"rom_addr\[0\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282842 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[1\] text_generator.v(151) " "Inferred latch for \"rom_addr\[1\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282842 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[2\] text_generator.v(151) " "Inferred latch for \"rom_addr\[2\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282842 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[3\] text_generator.v(151) " "Inferred latch for \"rom_addr\[3\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282842 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[4\] text_generator.v(151) " "Inferred latch for \"rom_addr\[4\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282842 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[5\] text_generator.v(151) " "Inferred latch for \"rom_addr\[5\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282843 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[6\] text_generator.v(151) " "Inferred latch for \"rom_addr\[6\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282843 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[7\] text_generator.v(151) " "Inferred latch for \"rom_addr\[7\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282843 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[8\] text_generator.v(151) " "Inferred latch for \"rom_addr\[8\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282843 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[9\] text_generator.v(151) " "Inferred latch for \"rom_addr\[9\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282843 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr\[10\] text_generator.v(151) " "Inferred latch for \"rom_addr\[10\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282843 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_addr\[0\] text_generator.v(151) " "Inferred latch for \"bit_addr\[0\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282843 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_addr\[1\] text_generator.v(151) " "Inferred latch for \"bit_addr\[1\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282843 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_addr\[2\] text_generator.v(151) " "Inferred latch for \"bit_addr\[2\]\" at text_generator.v(151)" {  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282843 "|ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:inst1 " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:inst1\"" {  } { { "ControladorVGA.bdf" "inst1" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { 136 200 440 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll:inst1\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_pll.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll:inst1\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_pll.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:inst1\|altpll:altpll_component " "Instantiated megafunction \"vga_pll:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884282886 ""}  } { { "vga_pll.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_pll.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473884282886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_altpll " "Found entity 1: vga_pll_altpll" {  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/vga_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884282944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_altpll vga_pll:inst1\|altpll:altpll_component\|vga_pll_altpll:auto_generated " "Elaborating entity \"vga_pll_altpll\" for hierarchy \"vga_pll:inst1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_pipeline mips_pipeline:inst2 " "Elaborating entity \"mips_pipeline\" for hierarchy \"mips_pipeline:inst2\"" {  } { { "ControladorVGA.bdf" "inst2" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282948 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_store_mem mips_pipeline.v(31) " "Verilog HDL or VHDL warning at mips_pipeline.v(31): object \"data_store_mem\" assigned a value but never read" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473884282957 "|ControladorVGA|mips_pipeline:inst2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ID_ALUOp mips_pipeline.v(50) " "Verilog HDL warning at mips_pipeline.v(50): object ID_ALUOp used but never assigned" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 50 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1473884282958 "|ControladorVGA|mips_pipeline:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_rs mips_pipeline.v(60) " "Verilog HDL or VHDL warning at mips_pipeline.v(60): object \"EX_rs\" assigned a value but never read" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473884282958 "|ControladorVGA|mips_pipeline:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_vd_vec mips_pipeline.v(60) " "Verilog HDL or VHDL warning at mips_pipeline.v(60): object \"EX_vd_vec\" assigned a value but never read" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473884282958 "|ControladorVGA|mips_pipeline:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_ALUOp mips_pipeline.v(75) " "Verilog HDL or VHDL warning at mips_pipeline.v(75): object \"EX_ALUOp\" assigned a value but never read" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473884282958 "|ControladorVGA|mips_pipeline:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_memout_vec mips_pipeline.v(103) " "Verilog HDL or VHDL warning at mips_pipeline.v(103): object \"WB_memout_vec\" assigned a value but never read" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473884282958 "|ControladorVGA|mips_pipeline:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 mips_pipeline.v(432) " "Verilog HDL assignment warning at mips_pipeline.v(432): truncated value with size 6 to match size of target (5)" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473884282958 "|ControladorVGA|mips_pipeline:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mips_pipeline.v(436) " "Verilog HDL assignment warning at mips_pipeline.v(436): truncated value with size 32 to match size of target (5)" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473884282958 "|ControladorVGA|mips_pipeline:inst2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led mips_pipeline.v(13) " "Output port \"led\" at mips_pipeline.v(13) has no driver" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1473884282958 "|ControladorVGA|mips_pipeline:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 mips_pipeline:inst2\|reg32:IF_PC " "Elaborating entity \"reg32\" for hierarchy \"mips_pipeline:inst2\|reg32:IF_PC\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "IF_PC" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 mips_pipeline:inst2\|add32:IF_PCADD " "Elaborating entity \"add32\" for hierarchy \"mips_pipeline:inst2\|add32:IF_PCADD\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "IF_PCADD" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips_pipeline:inst2\|mux2:IF_SMUX " "Elaborating entity \"mux2\" for hierarchy \"mips_pipeline:inst2\|mux2:IF_SMUX\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "IF_SMUX" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom32 mips_pipeline:inst2\|rom32:IMEM " "Elaborating entity \"rom32\" for hierarchy \"mips_pipeline:inst2\|rom32:IMEM\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "IMEM" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282965 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address rom32.v(19) " "Verilog HDL Always Construct warning at rom32.v(19): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884282966 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out rom32.v(16) " "Verilog HDL Always Construct warning at rom32.v(16): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1473884282966 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] rom32.v(20) " "Inferred latch for \"data_out\[0\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282966 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] rom32.v(20) " "Inferred latch for \"data_out\[1\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282966 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] rom32.v(20) " "Inferred latch for \"data_out\[2\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282966 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] rom32.v(20) " "Inferred latch for \"data_out\[3\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282967 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] rom32.v(20) " "Inferred latch for \"data_out\[4\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282967 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] rom32.v(20) " "Inferred latch for \"data_out\[5\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282967 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] rom32.v(20) " "Inferred latch for \"data_out\[6\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282967 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] rom32.v(20) " "Inferred latch for \"data_out\[7\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282967 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] rom32.v(20) " "Inferred latch for \"data_out\[8\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282967 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] rom32.v(20) " "Inferred latch for \"data_out\[9\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282967 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] rom32.v(20) " "Inferred latch for \"data_out\[10\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282967 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] rom32.v(20) " "Inferred latch for \"data_out\[11\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282967 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] rom32.v(20) " "Inferred latch for \"data_out\[12\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282967 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] rom32.v(20) " "Inferred latch for \"data_out\[13\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282967 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] rom32.v(20) " "Inferred latch for \"data_out\[14\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282967 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] rom32.v(20) " "Inferred latch for \"data_out\[15\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282967 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] rom32.v(20) " "Inferred latch for \"data_out\[16\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282967 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] rom32.v(20) " "Inferred latch for \"data_out\[17\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282967 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] rom32.v(20) " "Inferred latch for \"data_out\[18\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282967 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] rom32.v(20) " "Inferred latch for \"data_out\[19\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282967 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] rom32.v(20) " "Inferred latch for \"data_out\[20\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282967 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] rom32.v(20) " "Inferred latch for \"data_out\[21\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282967 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] rom32.v(20) " "Inferred latch for \"data_out\[22\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282967 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] rom32.v(20) " "Inferred latch for \"data_out\[23\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282968 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] rom32.v(20) " "Inferred latch for \"data_out\[24\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282968 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] rom32.v(20) " "Inferred latch for \"data_out\[25\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282968 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] rom32.v(20) " "Inferred latch for \"data_out\[26\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282968 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] rom32.v(20) " "Inferred latch for \"data_out\[27\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282968 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] rom32.v(20) " "Inferred latch for \"data_out\[28\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282968 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] rom32.v(20) " "Inferred latch for \"data_out\[29\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282968 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] rom32.v(20) " "Inferred latch for \"data_out\[30\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282968 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] rom32.v(20) " "Inferred latch for \"data_out\[31\]\" at rom32.v(20)" {  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282968 "|ControladorVGA|mips_pipeline:inst2|rom32:IMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file mips_pipeline:inst2\|reg_file:RFILE " "Elaborating entity \"reg_file\" for hierarchy \"mips_pipeline:inst2\|reg_file:RFILE\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "RFILE" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lane_vectorial_control mips_pipeline:inst2\|lane_vectorial_control:vector_register_mappingVd " "Elaborating entity \"lane_vectorial_control\" for hierarchy \"mips_pipeline:inst2\|lane_vectorial_control:vector_register_mappingVd\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "vector_register_mappingVd" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vector_register mips_pipeline:inst2\|vector_register:vector_register_bank " "Elaborating entity \"vector_register\" for hierarchy \"mips_pipeline:inst2\|vector_register:vector_register_bank\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "vector_register_bank" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884282974 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282982 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282982 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282982 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282982 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282982 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282982 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282982 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282982 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282982 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282982 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282983 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282983 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282983 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282983 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282983 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282983 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282983 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282983 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282983 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282983 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282983 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282983 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282983 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282983 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282983 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282983 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282983 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282983 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282983 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282984 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282984 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[0\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[0\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282984 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282984 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282984 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282984 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282984 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282984 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282984 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282984 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282984 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282984 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282984 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282984 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282984 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282984 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282984 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282984 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282984 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282985 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282985 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282985 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282985 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282985 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282985 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282985 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282985 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282985 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282985 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282985 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282985 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282985 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282985 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282985 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[1\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[1\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282985 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282985 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282985 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282986 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282986 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282986 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282986 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282986 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282986 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282986 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282986 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282986 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282986 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282986 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282986 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282986 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282986 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282986 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282986 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282986 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282986 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282986 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282987 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282987 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282987 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282987 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282987 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282987 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282987 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282987 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282987 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282987 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[2\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[2\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282987 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282987 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282987 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282987 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282987 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282987 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282987 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282987 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282987 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282988 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282988 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282988 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282988 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282988 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282988 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282988 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282988 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282988 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282988 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282988 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282988 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282988 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282988 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282988 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282988 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282988 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282988 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282988 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282989 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282989 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282989 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282989 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[3\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[3\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282989 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282989 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282989 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282989 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282989 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282989 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282989 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282989 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282989 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282989 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282989 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282989 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282989 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282989 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282990 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282990 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282990 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282990 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282990 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282990 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282990 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282990 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282990 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282990 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282990 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282990 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282990 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282990 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282990 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282990 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282990 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282990 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[4\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[4\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282990 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282991 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282991 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282991 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282991 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282991 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282991 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282991 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282991 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282991 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282991 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282991 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282991 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282991 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282991 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282991 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282991 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282991 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282991 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282991 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282992 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282992 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282992 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282992 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282992 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282992 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282992 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282992 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282992 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282992 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282992 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282992 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[5\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[5\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282992 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282992 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282992 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282992 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282992 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282993 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282993 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282993 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282993 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282993 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282993 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282993 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282993 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282993 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282993 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282993 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282993 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282993 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282993 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282993 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282993 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282993 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282993 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282993 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282994 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282994 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282994 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282994 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282994 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282994 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282994 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282994 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[6\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[6\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282994 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282994 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282994 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282994 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282994 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282994 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282994 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282994 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282994 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282994 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282994 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282995 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282995 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282995 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282995 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282995 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282995 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282995 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282995 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282995 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282995 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282995 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282995 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282995 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282995 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282995 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282995 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282995 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282995 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282995 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282996 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282996 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[7\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[7\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282996 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282996 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282996 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282996 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282996 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282996 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282996 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282996 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282996 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282996 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282996 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282996 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282996 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282996 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282996 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282996 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282996 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282997 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282997 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282997 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282997 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282997 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282997 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282997 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282997 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282997 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282997 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282997 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282997 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282997 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282997 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282997 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[8\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[8\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282997 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282997 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282997 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282997 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282998 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282998 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282998 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282998 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282998 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282998 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282998 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282998 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282998 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282998 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282998 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282998 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282998 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282998 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282998 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282998 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282998 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282998 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282998 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282998 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282999 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282999 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282999 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282999 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282999 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282999 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282999 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282999 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[9\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[9\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282999 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282999 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282999 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282999 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282999 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282999 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282999 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282999 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282999 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282999 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884282999 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283000 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283000 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283000 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283000 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283000 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283000 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283000 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283000 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283000 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283000 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283000 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283000 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283000 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283000 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283000 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283000 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283000 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283000 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283000 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283000 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283000 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[10\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[10\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283001 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283001 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283001 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283001 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283001 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283001 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283001 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283001 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283001 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283001 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283001 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283001 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283001 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283001 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283001 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283001 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283001 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283001 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283001 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283002 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283002 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283002 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283002 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283002 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283002 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283002 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283002 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283002 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283002 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283002 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283002 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283002 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[11\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[11\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283002 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283002 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283002 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283002 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283002 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283002 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283002 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283002 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283003 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283003 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283003 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283003 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283003 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283003 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283003 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283003 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283003 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283003 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283003 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283003 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283003 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283003 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283003 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283003 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283003 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283003 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283003 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283003 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283004 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283004 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283004 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283004 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[12\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[12\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283004 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283004 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283004 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283004 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283004 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283004 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283004 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283004 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283004 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283004 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283004 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283004 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283004 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283004 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283004 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283004 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283005 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283005 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283005 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283005 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283005 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283005 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283005 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283005 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283005 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283005 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283005 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283005 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283005 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283005 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283005 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283005 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[13\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[13\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283005 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283005 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283006 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283006 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283006 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283006 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283006 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283006 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283006 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283006 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283006 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283006 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283006 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283006 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283006 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283006 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283006 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283006 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283006 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283006 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283006 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283007 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283007 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283007 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283007 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283007 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283007 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283007 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283007 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283007 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283007 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283007 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[14\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[14\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283007 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[0\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[0\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283007 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[1\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[1\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283007 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[2\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[2\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283007 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[3\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[3\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283007 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[4\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[4\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283007 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[5\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[5\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283007 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[6\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[6\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283007 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[7\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[7\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283008 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[8\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[8\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283008 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[9\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[9\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283008 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[10\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[10\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283008 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[11\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[11\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283008 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[12\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[12\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283008 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[13\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[13\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283008 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[14\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[14\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283008 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[15\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[15\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283008 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[16\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[16\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283008 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[17\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[17\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283008 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[18\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[18\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283008 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[19\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[19\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283008 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[20\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[20\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283008 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[21\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[21\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283008 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[22\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[22\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283008 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[23\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[23\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283008 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[24\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[24\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283008 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[25\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[25\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283008 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[26\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[26\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283008 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[27\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[27\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283009 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[28\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[28\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283009 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[29\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[29\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283009 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[30\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[30\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283009 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECREG\[15\]\[31\] vector_register.v(20) " "Inferred latch for \"VECREG\[15\]\[31\]\" at vector_register.v(20)" {  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283009 "|ControladorVGA|mips_pipeline:inst2|vector_register:vector_register_bank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_pipeline mips_pipeline:inst2\|control_pipeline:CTL " "Elaborating entity \"control_pipeline\" for hierarchy \"mips_pipeline:inst2\|control_pipeline:CTL\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "CTL" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884283010 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TipoInstr control_pipeline.v(5) " "Output port \"TipoInstr\" at control_pipeline.v(5) has no driver" {  } { { "../../Proyecto 2 Completo/control_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/control_pipeline.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1473884283011 "|ControladorVGA|mips_pipeline:inst2|control_pipeline:CTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_pipeline_vectorial mips_pipeline:inst2\|control_pipeline_vectorial:CTL_vectorial " "Elaborating entity \"control_pipeline_vectorial\" for hierarchy \"mips_pipeline:inst2\|control_pipeline_vectorial:CTL_vectorial\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "CTL_vectorial" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884283012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips_pipeline:inst2\|mux2:ID_RW_SMUX " "Elaborating entity \"mux2\" for hierarchy \"mips_pipeline:inst2\|mux2:ID_RW_SMUX\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "ID_RW_SMUX" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884283014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mips_pipeline:inst2\|alu:EX_ALU " "Elaborating entity \"alu\" for hierarchy \"mips_pipeline:inst2\|alu:EX_ALU\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "EX_ALU" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884283020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lane_vectorial mips_pipeline:inst2\|lane_vectorial:VLANES\[0\].lane_vectorial " "Elaborating entity \"lane_vectorial\" for hierarchy \"mips_pipeline:inst2\|lane_vectorial:VLANES\[0\].lane_vectorial\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "VLANES\[0\].lane_vectorial" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884283022 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(31) " "Verilog HDL Always Construct warning at lane_vectorial.v(31): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283023 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vt lane_vectorial.v(32) " "Verilog HDL Always Construct warning at lane_vectorial.v(32): variable \"vector_Vt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283023 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(34) " "Verilog HDL Always Construct warning at lane_vectorial.v(34): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283023 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm16 lane_vectorial.v(35) " "Verilog HDL Always Construct warning at lane_vectorial.v(35): variable \"imm16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283023 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vt lane_vectorial.v(36) " "Verilog HDL Always Construct warning at lane_vectorial.v(36): variable \"vector_Vt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283024 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(38) " "Verilog HDL Always Construct warning at lane_vectorial.v(38): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283024 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vt lane_vectorial.v(39) " "Verilog HDL Always Construct warning at lane_vectorial.v(39): variable \"vector_Vt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283024 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(41) " "Verilog HDL Always Construct warning at lane_vectorial.v(41): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283024 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(41) " "Verilog HDL Always Construct warning at lane_vectorial.v(41): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283024 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(43) " "Verilog HDL Always Construct warning at lane_vectorial.v(43): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283024 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(43) " "Verilog HDL Always Construct warning at lane_vectorial.v(43): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283024 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(47) " "Verilog HDL Always Construct warning at lane_vectorial.v(47): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283024 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(48) " "Verilog HDL Always Construct warning at lane_vectorial.v(48): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283024 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(62) " "Verilog HDL Always Construct warning at lane_vectorial.v(62): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283024 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(63) " "Verilog HDL Always Construct warning at lane_vectorial.v(63): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283024 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res lane_vectorial.v(27) " "Verilog HDL Always Construct warning at lane_vectorial.v(27): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1473884283024 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[0].lane_vectorial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lane_vectorial mips_pipeline:inst2\|lane_vectorial:VLANES\[1\].lane_vectorial " "Elaborating entity \"lane_vectorial\" for hierarchy \"mips_pipeline:inst2\|lane_vectorial:VLANES\[1\].lane_vectorial\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "VLANES\[1\].lane_vectorial" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884283025 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(31) " "Verilog HDL Always Construct warning at lane_vectorial.v(31): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283027 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vt lane_vectorial.v(32) " "Verilog HDL Always Construct warning at lane_vectorial.v(32): variable \"vector_Vt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283027 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(34) " "Verilog HDL Always Construct warning at lane_vectorial.v(34): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283027 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm16 lane_vectorial.v(35) " "Verilog HDL Always Construct warning at lane_vectorial.v(35): variable \"imm16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283027 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vt lane_vectorial.v(36) " "Verilog HDL Always Construct warning at lane_vectorial.v(36): variable \"vector_Vt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283027 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(38) " "Verilog HDL Always Construct warning at lane_vectorial.v(38): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283027 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vt lane_vectorial.v(39) " "Verilog HDL Always Construct warning at lane_vectorial.v(39): variable \"vector_Vt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283027 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(41) " "Verilog HDL Always Construct warning at lane_vectorial.v(41): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283027 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(41) " "Verilog HDL Always Construct warning at lane_vectorial.v(41): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283027 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(43) " "Verilog HDL Always Construct warning at lane_vectorial.v(43): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283027 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(43) " "Verilog HDL Always Construct warning at lane_vectorial.v(43): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283027 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(47) " "Verilog HDL Always Construct warning at lane_vectorial.v(47): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283027 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(48) " "Verilog HDL Always Construct warning at lane_vectorial.v(48): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283028 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(62) " "Verilog HDL Always Construct warning at lane_vectorial.v(62): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283028 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(63) " "Verilog HDL Always Construct warning at lane_vectorial.v(63): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283028 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res lane_vectorial.v(27) " "Verilog HDL Always Construct warning at lane_vectorial.v(27): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1473884283028 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[1].lane_vectorial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lane_vectorial mips_pipeline:inst2\|lane_vectorial:VLANES\[2\].lane_vectorial " "Elaborating entity \"lane_vectorial\" for hierarchy \"mips_pipeline:inst2\|lane_vectorial:VLANES\[2\].lane_vectorial\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "VLANES\[2\].lane_vectorial" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884283029 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(31) " "Verilog HDL Always Construct warning at lane_vectorial.v(31): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283030 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vt lane_vectorial.v(32) " "Verilog HDL Always Construct warning at lane_vectorial.v(32): variable \"vector_Vt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283030 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(34) " "Verilog HDL Always Construct warning at lane_vectorial.v(34): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283030 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm16 lane_vectorial.v(35) " "Verilog HDL Always Construct warning at lane_vectorial.v(35): variable \"imm16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283030 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vt lane_vectorial.v(36) " "Verilog HDL Always Construct warning at lane_vectorial.v(36): variable \"vector_Vt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283030 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(38) " "Verilog HDL Always Construct warning at lane_vectorial.v(38): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283030 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vt lane_vectorial.v(39) " "Verilog HDL Always Construct warning at lane_vectorial.v(39): variable \"vector_Vt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283030 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(41) " "Verilog HDL Always Construct warning at lane_vectorial.v(41): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283030 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(41) " "Verilog HDL Always Construct warning at lane_vectorial.v(41): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283031 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(43) " "Verilog HDL Always Construct warning at lane_vectorial.v(43): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283031 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(43) " "Verilog HDL Always Construct warning at lane_vectorial.v(43): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283031 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(47) " "Verilog HDL Always Construct warning at lane_vectorial.v(47): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283031 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(48) " "Verilog HDL Always Construct warning at lane_vectorial.v(48): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283031 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(62) " "Verilog HDL Always Construct warning at lane_vectorial.v(62): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283031 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(63) " "Verilog HDL Always Construct warning at lane_vectorial.v(63): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283031 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res lane_vectorial.v(27) " "Verilog HDL Always Construct warning at lane_vectorial.v(27): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1473884283031 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[2].lane_vectorial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lane_vectorial mips_pipeline:inst2\|lane_vectorial:VLANES\[3\].lane_vectorial " "Elaborating entity \"lane_vectorial\" for hierarchy \"mips_pipeline:inst2\|lane_vectorial:VLANES\[3\].lane_vectorial\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "VLANES\[3\].lane_vectorial" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884283032 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(31) " "Verilog HDL Always Construct warning at lane_vectorial.v(31): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283033 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vt lane_vectorial.v(32) " "Verilog HDL Always Construct warning at lane_vectorial.v(32): variable \"vector_Vt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283033 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(34) " "Verilog HDL Always Construct warning at lane_vectorial.v(34): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283034 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm16 lane_vectorial.v(35) " "Verilog HDL Always Construct warning at lane_vectorial.v(35): variable \"imm16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283034 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vt lane_vectorial.v(36) " "Verilog HDL Always Construct warning at lane_vectorial.v(36): variable \"vector_Vt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283034 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(38) " "Verilog HDL Always Construct warning at lane_vectorial.v(38): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283034 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vt lane_vectorial.v(39) " "Verilog HDL Always Construct warning at lane_vectorial.v(39): variable \"vector_Vt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283034 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(41) " "Verilog HDL Always Construct warning at lane_vectorial.v(41): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283034 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(41) " "Verilog HDL Always Construct warning at lane_vectorial.v(41): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283034 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(43) " "Verilog HDL Always Construct warning at lane_vectorial.v(43): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283034 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(43) " "Verilog HDL Always Construct warning at lane_vectorial.v(43): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283034 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(47) " "Verilog HDL Always Construct warning at lane_vectorial.v(47): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283034 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(48) " "Verilog HDL Always Construct warning at lane_vectorial.v(48): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283034 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vector_Vs lane_vectorial.v(62) " "Verilog HDL Always Construct warning at lane_vectorial.v(62): variable \"vector_Vs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283034 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt lane_vectorial.v(63) " "Verilog HDL Always Construct warning at lane_vectorial.v(63): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1473884283034 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res lane_vectorial.v(27) " "Verilog HDL Always Construct warning at lane_vectorial.v(27): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Proyecto 2 Completo/lane_vectorial.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1473884283034 "|ControladorVGA|mips_pipeline:inst2|lane_vectorial:VLANES[3].lane_vectorial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips_pipeline:inst2\|mux2:EX_RFMUX " "Elaborating entity \"mux2\" for hierarchy \"mips_pipeline:inst2\|mux2:EX_RFMUX\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "EX_RFMUX" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884283035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mips_pipeline:inst2\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"mips_pipeline:inst2\|altsyncram:VideoMemory\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "VideoMemory" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884283048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips_pipeline:inst2\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"mips_pipeline:inst2\|altsyncram:VideoMemory\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884283049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips_pipeline:inst2\|altsyncram:VideoMemory " "Instantiated megafunction \"mips_pipeline:inst2\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884283049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884283049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone IV GX " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884283049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884283049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884283049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884283049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884283049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884283049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884283049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884283049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884283049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884283049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884283049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884283049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE prueba2.mif " "Parameter \"INIT_FILE\" = \"prueba2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884283049 ""}  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473884283049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fki1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fki1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fki1 " "Found entity 1: altsyncram_fki1" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884283182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fki1 mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated " "Elaborating entity \"altsyncram_fki1\" for hierarchy \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884283183 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "wren_b " "Variable or input pin \"wren_b\" is defined but never used." {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1473884283193 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_stb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_stb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_stb " "Found entity 1: mux_stb" {  } { { "db/mux_stb.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/mux_stb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884283257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884283257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_stb mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|mux_stb:mux3 " "Elaborating entity \"mux_stb\" for hierarchy \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|mux_stb:mux3\"" {  } { { "db/altsyncram_fki1.tdf" "mux3" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884283257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "criptography mips_pipeline:inst2\|criptography:read_criptography " "Elaborating entity \"criptography\" for hierarchy \"mips_pipeline:inst2\|criptography:read_criptography\"" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "read_criptography" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884283278 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "memory_address criptography.v(9) " "Output port \"memory_address\" at criptography.v(9) has no driver" {  } { { "criptography.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/criptography.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1473884283279 "|ControladorVGA|mips_pipeline:inst2|criptography:read_criptography"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a VideoMemory 32 17 " "Port \"address_a\" on the entity instantiation of \"VideoMemory\" is connected to a signal of width 32. The formal width of the signal in the module is 17.  The extra bits will be ignored." {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "VideoMemory" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1473884283508 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b VideoMemory 32 17 " "Port \"address_b\" on the entity instantiation of \"VideoMemory\" is connected to a signal of width 32. The formal width of the signal in the module is 17.  The extra bits will be ignored." {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "VideoMemory" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1473884283509 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mips_pipeline:inst2\|vcc " "Net \"mips_pipeline:inst2\|vcc\" is missing source, defaulting to GND" {  } { { "../../Proyecto 2 Completo/mips_pipeline.v" "vcc" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 377 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1473884283522 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1473884283522 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_a VideoMemory 32 8 " "Port \"data_a\" on the entity instantiation of \"VideoMemory\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_adapter.v" 261 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1473884283526 "|ControladorVGA|background:inst|vga_adapter:VGA|altsyncram:VideoMemory"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a32 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1170 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a33 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1205 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a34 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1240 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a35 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1275 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a36 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1310 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a37 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1345 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a38 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1380 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a39 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a40 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1450 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a41 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a42 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1520 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a43 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1555 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a44 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1590 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a45 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1625 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a46 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1660 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a47 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1695 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a48 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1730 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a49 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1765 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a50 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1800 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a51 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1835 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a52 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1870 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a53 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1905 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a54 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1940 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a55 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1975 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a56 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2010 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a57 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2045 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a58 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2080 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a59 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2115 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a60 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2150 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a61 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2185 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a62 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2220 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a63 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a64 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2290 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a65 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2325 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a66 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2360 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a67 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2395 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a68 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2430 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a69 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2465 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a70 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2500 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a71 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a72 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2570 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a73 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2605 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a74 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2640 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a75 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2675 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a76 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2710 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a77 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2745 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a78 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2780 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a79 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2815 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a80 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2850 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a81 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2885 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a82 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2920 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a83 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2955 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a84 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 2990 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a85 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3025 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a86 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3060 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a87 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3095 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a88 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a89 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a90 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3200 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a91 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3235 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a92 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3270 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a93 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3305 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a94 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3340 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a95 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3375 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a96 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3410 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a97 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3445 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a98 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3480 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a99 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3515 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a100 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3550 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a101 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3585 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a102 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3620 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a103 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a104 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3690 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a105 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3725 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a106 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3760 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a107 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3795 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a108 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3830 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a109 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3865 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a110 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3900 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a111 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3935 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a112 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 3970 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a113 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4005 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a114 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4040 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a115 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4075 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a116 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4110 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a117 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a118 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4180 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a119 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4215 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a120 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4250 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a121 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4285 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a122 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4320 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a123 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4355 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a124 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4390 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a125 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4425 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a126 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4460 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a127 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4495 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a128 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4530 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a129 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a130 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4600 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a131 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4635 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a132 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4670 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a133 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4705 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a134 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4740 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a135 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4775 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a136 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4810 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a137 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4845 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a138 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4880 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a139 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4915 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a140 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4950 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a141 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 4985 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a142 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5020 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a143 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5055 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a144 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5090 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a145 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5125 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a146 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5160 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a147 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5195 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a148 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5230 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a149 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5265 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a150 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5300 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a151 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5335 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a152 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5370 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a153 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5405 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a154 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5440 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a155 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5475 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a156 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5510 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a157 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5545 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a158 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5580 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a159 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5615 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a160 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5650 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a161 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5685 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a162 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5720 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a163 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5755 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a164 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5790 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a165 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a166 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5860 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a167 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5895 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a168 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5930 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a169 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 5965 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a170 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6000 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a171 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6035 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a172 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6070 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a173 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a174 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6140 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a175 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6175 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a176 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6210 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a177 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6245 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a178 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6280 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a179 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a180 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6350 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a181 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6385 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a182 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6420 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a183 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a184 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6490 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a185 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6525 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a186 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6560 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a187 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6595 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a188 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6630 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a189 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6665 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a190 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6700 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a191 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6735 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a192 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6770 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a193 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6805 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a194 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6840 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a195 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6875 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a196 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6910 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a197 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6945 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a198 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 6980 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a199 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7015 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a200 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7050 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a201 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7085 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a202 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a203 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7155 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a204 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7190 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a205 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a206 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7260 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a207 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7295 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a208 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7330 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a209 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7365 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a210 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7400 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a211 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a212 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7470 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a213 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7505 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a214 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7540 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a215 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7575 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a216 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7610 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a217 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7645 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a218 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7680 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a219 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7715 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a220 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7750 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a221 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7785 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a222 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7820 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a223 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7855 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a224 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7890 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a225 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7925 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a226 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7960 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a227 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 7995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a228 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8030 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a229 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8065 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a230 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8100 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a231 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8135 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a232 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8170 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a233 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8205 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a234 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8240 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a235 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8275 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a236 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8310 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a237 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8345 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a238 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8380 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a239 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a240 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8450 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a241 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a242 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8520 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a243 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8555 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a244 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8590 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a245 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8625 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a246 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8660 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a247 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8695 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a248 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8730 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a249 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8765 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a250 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8800 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a251 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8835 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a252 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8870 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a253 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8905 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a254 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8940 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a255 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 8975 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a256 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9010 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a257 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9045 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a258 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9080 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a259 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9115 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a260 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9150 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a261 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9185 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a262 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9220 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a263 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a264 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9290 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a265 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9325 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a266 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9360 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a267 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9395 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a268 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9430 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a269 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9465 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a270 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9500 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a271 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a272 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9570 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a273 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9605 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a274 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9640 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a275 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9675 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a276 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9710 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a277 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9745 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a278 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9780 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a279 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9815 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a280 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9850 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a281 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9885 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a282 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9920 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a283 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9955 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a284 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 9990 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a285 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10025 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a286 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10060 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a287 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10095 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a288 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a289 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a290 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10200 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a291 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10235 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a292 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10270 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a293 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10305 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a294 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10340 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a295 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10375 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a296 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10410 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a297 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10445 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a298 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10480 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a299 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10515 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a300 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10550 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a301 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10585 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a302 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10620 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a303 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a303"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a304 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10690 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a304"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a305 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10725 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a305"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a306 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10760 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a306"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a307 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10795 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a307"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a308 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10830 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a308"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a309 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10865 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a309"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a310 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10900 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a310"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a311 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10935 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a311"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a312 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 10970 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a312"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a313 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 11005 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a313"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a314 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 11040 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a314"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a315 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 11075 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a315"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a316 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 11110 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a316"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a317 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 11145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a317"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a318 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 11180 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a318"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a319 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 11215 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283706 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a319"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1473884283706 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1473884283706 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a0 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 50 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a1 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a2 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a3 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 155 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a4 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a5 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a6 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 260 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a7 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 295 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a8 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a9 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a10 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a11 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a12 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 470 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a13 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a14 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a15 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a16 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a17 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a18 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a19 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 715 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a20 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 750 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a21 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a22 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 820 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a23 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 855 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a24 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 890 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a25 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 925 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a26 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 960 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a27 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a28 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a29 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1065 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a30 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1100 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a31 " "Synthesized away node \"mips_pipeline:inst2\|altsyncram:VideoMemory\|altsyncram_fki1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_fki1.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/altsyncram_fki1.tdf" 1135 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../Proyecto 2 Completo/mips_pipeline.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v" 383 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { -16 656 848 96 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884283774 "|ControladorVGA|mips_pipeline:inst2|altsyncram:VideoMemory|altsyncram_fki1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1473884283774 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1473884283774 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|Ram0 " "RAM logic \"background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "text_generator.v" "Ram0" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 176 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1473884284096 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1473884284096 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "background:inst\|vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"background:inst\|vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Mult2\"" {  } { { "vga_address_translator.v" "Mult2" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_address_translator.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884284798 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1473884284798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:inst\|vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"background:inst\|vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|lpm_mult:Mult2\"" {  } { { "vga_address_translator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_address_translator.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884284840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:inst\|vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|lpm_mult:Mult2 " "Instantiated megafunction \"background:inst\|vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884284840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884284840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884284840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884284840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884284840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884284840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884284840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884284840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473884284840 ""}  } { { "vga_address_translator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_address_translator.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473884284840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_8jt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_8jt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_8jt " "Found entity 1: mult_8jt" {  } { { "db/mult_8jt.tdf" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/mult_8jt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473884284892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884284892 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1473884285309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[6\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[7\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[7\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1473884285353 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1473884285353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[4\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[7\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[7\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1473884285353 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1473884285353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|bit_addr\[1\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|bit_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1473884285353 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1473884285353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|bit_addr\[0\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|bit_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1473884285353 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1473884285353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|bit_addr\[2\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|bit_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1473884285353 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1473884285353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[5\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[4\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[4\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1473884285353 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1473884285353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[0\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1473884285354 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1473884285354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[8\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[7\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[7\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1473884285354 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1473884285354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[7\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[4\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[4\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1473884285354 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1473884285354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[10\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[5\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|xCounter\[5\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1473884285354 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1473884285354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[3\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[4\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[4\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1473884285354 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1473884285354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[2\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1473884285354 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1473884285354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[1\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1473884285354 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1473884285354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[9\] " "Latch background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|rom_addr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\] " "Ports D and ENA on the latch are fed by the same signal background:inst\|vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\]" {  } { { "vga_controller.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_controller.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1473884285355 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1473884285355 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { 256 1032 1208 272 "VGA_SYNC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473884286087 "|ControladorVGA|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { 40 968 1144 56 "led" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473884286087 "|ControladorVGA|led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1473884286087 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1473884286225 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "635 " "635 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1473884297267 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/output_files/ControladorVGA.map.smsg " "Generated suppressed messages file C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/output_files/ControladorVGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884297630 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1473884298044 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473884298044 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "vga_pll:inst1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"vga_pll:inst1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/db/vga_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "vga_pll.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/vga_pll.v" 99 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { 136 200 440 320 "inst1" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1473884298135 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3\[0\] " "No output dependent on input pin \"KEY3\[0\]\"" {  } { { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { 120 432 608 136 "KEY3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473884298244 "|ControladorVGA|KEY3[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1473884298244 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1558 " "Implemented 1558 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1473884298245 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1473884298245 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1435 " "Implemented 1435 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1473884298245 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1473884298245 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1473884298245 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1473884298245 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1473884298245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 465 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 465 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "957 " "Peak virtual memory: 957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473884298621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 14 14:18:18 2016 " "Processing ended: Wed Sep 14 14:18:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473884298621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473884298621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473884298621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1473884298621 ""}
