<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4012" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4012{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4012{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4012{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4012{left:69px;bottom:1084px;}
#t5_4012{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t6_4012{left:95px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_4012{left:95px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t8_4012{left:69px;bottom:1004px;letter-spacing:-0.09px;}
#t9_4012{left:154px;bottom:1004px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#ta_4012{left:69px;bottom:980px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_4012{left:69px;bottom:963px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#tc_4012{left:69px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_4012{left:69px;bottom:920px;}
#te_4012{left:95px;bottom:923px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tf_4012{left:95px;bottom:907px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#tg_4012{left:446px;bottom:907px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#th_4012{left:95px;bottom:890px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#ti_4012{left:69px;bottom:864px;}
#tj_4012{left:95px;bottom:867px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tk_4012{left:95px;bottom:850px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_4012{left:69px;bottom:800px;letter-spacing:-0.09px;}
#tm_4012{left:154px;bottom:800px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tn_4012{left:69px;bottom:776px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#to_4012{left:69px;bottom:759px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tp_4012{left:69px;bottom:733px;}
#tq_4012{left:95px;bottom:736px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#tr_4012{left:95px;bottom:719px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#ts_4012{left:95px;bottom:703px;letter-spacing:-0.18px;word-spacing:-0.37px;}
#tt_4012{left:69px;bottom:676px;}
#tu_4012{left:95px;bottom:680px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#tv_4012{left:95px;bottom:663px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_4012{left:69px;bottom:639px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tx_4012{left:69px;bottom:622px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#ty_4012{left:69px;bottom:605px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_4012{left:69px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t10_4012{left:69px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_4012{left:69px;bottom:547px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t12_4012{left:69px;bottom:488px;letter-spacing:0.13px;}
#t13_4012{left:151px;bottom:488px;letter-spacing:0.15px;word-spacing:0.01px;}
#t14_4012{left:69px;bottom:464px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t15_4012{left:69px;bottom:448px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_4012{left:421px;bottom:454px;}
#t17_4012{left:435px;bottom:448px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t18_4012{left:69px;bottom:431px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#t19_4012{left:69px;bottom:363px;letter-spacing:0.16px;}
#t1a_4012{left:150px;bottom:363px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t1b_4012{left:69px;bottom:338px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1c_4012{left:69px;bottom:321px;letter-spacing:-0.15px;word-spacing:-1.33px;}
#t1d_4012{left:69px;bottom:304px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1e_4012{left:634px;bottom:311px;}
#t1f_4012{left:69px;bottom:279px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_4012{left:69px;bottom:253px;}
#t1h_4012{left:95px;bottom:257px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#t1i_4012{left:69px;bottom:230px;}
#t1j_4012{left:95px;bottom:234px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t1k_4012{left:95px;bottom:217px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1l_4012{left:69px;bottom:190px;}
#t1m_4012{left:95px;bottom:194px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#t1n_4012{left:95px;bottom:177px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1o_4012{left:69px;bottom:133px;letter-spacing:-0.11px;}
#t1p_4012{left:91px;bottom:133px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1q_4012{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_4012{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4012{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4012{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_4012{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4012{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4012{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4012{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_4012{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_4012{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4012" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4012Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4012" style="-webkit-user-select: none;"><object width="935" height="1210" data="4012/4012.svg" type="image/svg+xml" id="pdf4012" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4012" class="t s1_4012">27-18 </span><span id="t2_4012" class="t s1_4012">Vol. 3C </span>
<span id="t3_4012" class="t s2_4012">VM ENTRIES </span>
<span id="t4_4012" class="t s3_4012">• </span><span id="t5_4012" class="t s4_4012">As noted in Section 27.3.1.4, bits 63:32 of the RIP and RFLAGS fields must be 0 on VM entries that are not to </span>
<span id="t6_4012" class="t s4_4012">64-bit mode. (The same is true for SSP for VM entries that are not to 64-bit mode when the “load CET” VM- </span>
<span id="t7_4012" class="t s4_4012">entry control is 1.) </span>
<span id="t8_4012" class="t s5_4012">27.3.2.4 </span><span id="t9_4012" class="t s5_4012">Loading Page-Directory-Pointer-Table Entries </span>
<span id="ta_4012" class="t s4_4012">As noted in Section 27.3.1.6, the logical processor uses PAE paging if CR0.PG = 1, CR4.PAE = 1, and </span>
<span id="tb_4012" class="t s4_4012">IA32_EFER.LME = 0. A VM entry to a guest that uses PAE paging loads the PDPTEs into internal, non-architectural </span>
<span id="tc_4012" class="t s4_4012">registers based on the setting of the “enable EPT” VM-execution control: </span>
<span id="td_4012" class="t s3_4012">• </span><span id="te_4012" class="t s4_4012">If the control is 0, the PDPTEs are loaded from the page-directory-pointer table referenced by the physical </span>
<span id="tf_4012" class="t s4_4012">address in the value of CR3 being loaded by the VM </span><span id="tg_4012" class="t s4_4012">entry (see Section 27.3.2.1). The values loaded are treated </span>
<span id="th_4012" class="t s4_4012">as physical addresses in VMX non-root operation. </span>
<span id="ti_4012" class="t s3_4012">• </span><span id="tj_4012" class="t s4_4012">If the control is 1, the PDPTEs are loaded from corresponding fields in the guest-state area (see Section </span>
<span id="tk_4012" class="t s4_4012">25.4.2). The values loaded are treated as guest-physical addresses in VMX non-root operation. </span>
<span id="tl_4012" class="t s5_4012">27.3.2.5 </span><span id="tm_4012" class="t s5_4012">Updating Non-Register State </span>
<span id="tn_4012" class="t s4_4012">Section 29.4 describes how the VMX architecture controls how a logical processor manages information in the TLBs </span>
<span id="to_4012" class="t s4_4012">and paging-structure caches. The following items detail how VM entries invalidate cached mappings: </span>
<span id="tp_4012" class="t s3_4012">• </span><span id="tq_4012" class="t s4_4012">If the “enable VPID” VM-execution control is 0, the logical processor invalidates linear mappings and combined </span>
<span id="tr_4012" class="t s4_4012">mappings associated with VPID 0000H (for all PCIDs); combined mappings for VPID 0000H are invalidated for </span>
<span id="ts_4012" class="t s4_4012">all EP4TA values (EP4TA is the value of bits 51:12 of EPTP). </span>
<span id="tt_4012" class="t s3_4012">• </span><span id="tu_4012" class="t s4_4012">VM entries are not required to invalidate any guest-physical mappings, nor are they required to invalidate any </span>
<span id="tv_4012" class="t s4_4012">linear mappings or combined mappings if the “enable VPID” VM-execution control is 1. </span>
<span id="tw_4012" class="t s4_4012">If the “virtual-interrupt delivery” VM-execution control is 1, VM entry loads the values of RVI and SVI from the </span>
<span id="tx_4012" class="t s4_4012">guest interrupt-status field in the VMCS (see Section 25.4.2). After doing so, the logical processor first causes PPR </span>
<span id="ty_4012" class="t s4_4012">virtualization (Section 30.1.3) and then evaluates pending virtual interrupts (Section 30.2.1). </span>
<span id="tz_4012" class="t s4_4012">If a virtual interrupt is recognized, it may be delivered in VMX non-root operation immediately after VM entry </span>
<span id="t10_4012" class="t s4_4012">(including any specified event injection) completes; see Section 27.7.5. See Section 30.2.2 for details regarding </span>
<span id="t11_4012" class="t s4_4012">the delivery of virtual interrupts. </span>
<span id="t12_4012" class="t s6_4012">27.3.3 </span><span id="t13_4012" class="t s6_4012">Clearing Address-Range Monitoring </span>
<span id="t14_4012" class="t s4_4012">The Intel 64 and IA-32 architectures allow software to monitor a specified address range using the MONITOR and </span>
<span id="t15_4012" class="t s4_4012">MWAIT instructions. See Section 9.10.4 in the Intel </span>
<span id="t16_4012" class="t s7_4012">® </span>
<span id="t17_4012" class="t s4_4012">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="t18_4012" class="t s4_4012">Volume 3A. VM entries clear any address-range monitoring that may be in effect. </span>
<span id="t19_4012" class="t s8_4012">27.4 </span><span id="t1a_4012" class="t s8_4012">LOADING MSRS </span>
<span id="t1b_4012" class="t s4_4012">VM entries may load MSRs from the VM-entry MSR-load area (see Section 25.8.2). Specifically each entry in that </span>
<span id="t1c_4012" class="t s4_4012">area (up to the number specified in the VM-entry MSR-load count) is processed in order by loading the MSR indexed </span>
<span id="t1d_4012" class="t s4_4012">by bits 31:0 with the contents of bits 127:64 as they would be written by WRMSR. </span>
<span id="t1e_4012" class="t s7_4012">1 </span>
<span id="t1f_4012" class="t s4_4012">Processing of an entry fails in any of the following cases: </span>
<span id="t1g_4012" class="t s3_4012">• </span><span id="t1h_4012" class="t s4_4012">The value of bits 31:0 is either C0000100H (the IA32_FS_BASE MSR) or C0000101 (the IA32_GS_BASE MSR). </span>
<span id="t1i_4012" class="t s3_4012">• </span><span id="t1j_4012" class="t s4_4012">The value of bits 31:8 is 000008H, meaning that the indexed MSR is one that allows access to an APIC register </span>
<span id="t1k_4012" class="t s4_4012">when the local APIC is in x2APIC mode. </span>
<span id="t1l_4012" class="t s3_4012">• </span><span id="t1m_4012" class="t s4_4012">The value of bits 31:0 indicates an MSR that can be written only in system-management mode (SMM) and the </span>
<span id="t1n_4012" class="t s4_4012">VM entry did not commence in SMM. (IA32_SMM_MONITOR_CTL is an MSR that can be written only in SMM.) </span>
<span id="t1o_4012" class="t s9_4012">1. </span><span id="t1p_4012" class="t s9_4012">Because attempts to modify the value of IA32_EFER.LMA by WRMSR are ignored, attempts to modify it using the VM-entry MSR- </span>
<span id="t1q_4012" class="t s9_4012">load area are also ignored. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
