#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri May 13 12:14:35 2022
# Process ID: 33520
# Current directory: C:/Users/Dani/XilinxProjects/LogTervHF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26536 C:\Users\Dani\XilinxProjects\LogTervHF\LogTervHF.xpr
# Log file: C:/Users/Dani/XilinxProjects/LogTervHF/vivado.log
# Journal file: C:/Users/Dani/XilinxProjects/LogTervHF\vivado.jou
# Running On: DANINITRO-PC, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 4, Host memory: 17057 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.gen/sources_1'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1560.742 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/tb.v w ]
add_files C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/tb.v
update_compile_order -fileset sources_1
set_property top tb [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/test_rom.v w ]
add_files C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/test_rom.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/tb.v] -no_script -reset -force -quiet
remove_files  C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
INFO: [VRFC 10-2458] undeclared symbol we_b_i, assumed default net type wire [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:258]
INFO: [VRFC 10-2458] undeclared symbol w2_real_buff2_real, assumed default net type wire [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:359]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/imports/FIR/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/smpl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smpl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/test_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1560.742 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 24 for port 'cb_dout' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'cb_addr_out' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v:24]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 18 for port 'w2_real' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:359]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 25 for port 'a' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 18 for port 'b' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 48 for port 'pci' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 48 for port 'p' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12592 for port 'addr_a' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12852 for port 'din_a' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12852 for port 'dout_a' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'we_b_i' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12592 for port 'addr_b' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:293]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12852 for port 'din_b' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:294]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12852 for port 'dout_b' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:295]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'addr' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 24 for port 'dout' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v:39]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:79]
WARNING: [VRFC 10-3705] select index 1 into 'we_b_i' is out of bounds [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:292]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1560.742 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
INFO: [VRFC 10-2458] undeclared symbol we_b_i, assumed default net type wire [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:258]
INFO: [VRFC 10-2458] undeclared symbol w2_real_buff2_real, assumed default net type wire [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:359]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/imports/FIR/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/smpl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smpl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/test_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 18 for port 'w2_real' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:359]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 25 for port 'a' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 18 for port 'b' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 48 for port 'pci' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 48 for port 'p' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12592 for port 'addr_a' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12852 for port 'din_a' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12852 for port 'dout_a' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'we_b_i' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12592 for port 'addr_b' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:293]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12852 for port 'din_b' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:294]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12852 for port 'dout_b' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:295]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:79]
WARNING: [VRFC 10-3705] select index 1 into 'we_b_i' is out of bounds [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:292]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
INFO: [VRFC 10-2458] undeclared symbol we_b_i, assumed default net type wire [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:258]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/imports/FIR/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/smpl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smpl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/test_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 25 for port 'a' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 18 for port 'b' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 48 for port 'pci' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 48 for port 'p' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12592 for port 'addr_a' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12852 for port 'din_a' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12852 for port 'dout_a' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'we_b_i' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12592 for port 'addr_b' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:293]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12852 for port 'din_b' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:294]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12852 for port 'dout_b' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:295]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:79]
WARNING: [VRFC 10-3705] select index 1 into 'we_b_i' is out of bounds [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:292]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
INFO: [VRFC 10-2458] undeclared symbol we_b_i, assumed default net type wire [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:258]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2458] undeclared symbol a_array, assumed default net type wire [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v:56]
INFO: [VRFC 10-2458] undeclared symbol b_array, assumed default net type wire [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v:57]
INFO: [VRFC 10-2458] undeclared symbol pci_array, assumed default net type wire [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v:58]
INFO: [VRFC 10-2458] undeclared symbol p_array, assumed default net type wire [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/imports/FIR/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/smpl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smpl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/test_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12592 for port 'addr_a' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:287]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12852 for port 'din_a' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12852 for port 'dout_a' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:289]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'we_b_i' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12592 for port 'addr_b' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:293]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12852 for port 'din_b' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:294]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12852 for port 'dout_b' [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:295]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:79]
WARNING: [VRFC 10-3705] select index 1 into 'we_b_i' is out of bounds [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:292]
WARNING: [VRFC 10-3705] select index -24 into 'a_array' is out of bounds [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v:79]
WARNING: [VRFC 10-3705] select index 1 into 'b_array' is out of bounds [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v:80]
WARNING: [VRFC 10-3705] select index 1 into 'pci_array' is out of bounds [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v:81]
WARNING: [VRFC 10-3705] select index 1 into 'p_array' is out of bounds [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v:82]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1560.742 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 14 16:29:11 2022...
