library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity display_test is
    port (
        i_switches      : in    std_ulogic_vector(7 downto 0);
        o_display_1     : out   std_ulogic_vector(3 downto 0);
        o_display_2     : out   std_ulogic_vector(3 downto 0)
    );
end display_test;

architecture rtl of display_test is
    
    type SEGMENTS is array (6 downto 0) of std_ulogic;

    -- 7 segment display outputs
    constant c_DISPLAY_OUTPUTS  :   array (15 downto 0) of SEGMENTS := ("0001110",
                                                                        "0000110",
                                                                        "0100001",
                                                                        "1000110",
                                                                        "0000011",
                                                                        "0001000",
                                                                        "0010000",
                                                                        "0000000",
                                                                        "1111000",
                                                                        "0000010",
                                                                        "0010010",
                                                                        "0011001",
                                                                        "0110000",
                                                                        "0100100",
                                                                        "1111001",
                                                                        "1000000");

begin
end rtl;