// Seed: 2365556852
module module_0 ();
  always id_1 <= #1 -1'b0 - 1;
  wor   id_2;
  uwire id_3;
  assign id_2 = 1;
  tri id_4 = -1'b0;
  assign id_2 = id_4;
  assign id_3 = -1 - -1;
  assign id_3 = id_4;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  wire id_3;
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  always id_1 <= id_0;
  wire id_5;
endmodule
module module_2 (
    input supply1 id_0,
    id_6,
    input supply0 id_1#(
        .id_7(-1),
        .id_8(1)
    ),
    output tri0 id_2,
    input wand id_3,
    input wire id_4
);
  wire id_9, id_10;
  assign id_8 = id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  wire id_11, id_12, id_13;
endmodule
