$date
	Sat Oct 22 23:32:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#426062
b10000 &
b10000 %
1$
b10000 !
1"
#426063
0"
#426066
b1000 &
b1000 %
#426070
b100 &
b100 %
#426074
b10 &
b10 %
#426078
b1 &
1#
b1 %
#426082
b0 &
b0 %
0#
0$
#1458833
b11110 !
1"
#1458834
b11110 &
b11110 %
1$
#1458835
0"
#1458838
b1111 &
b1111 %
#1458842
b101110 &
b101110 %
#1458846
b10111 &
b10111 %
#1458850
b1000110 &
b1000110 %
#1458854
b100011 &
b100011 %
#1458858
b1101010 &
b1101010 %
#1458862
b110101 &
b110101 %
#1458866
b10100000 &
b10100000 %
#1458870
b1010000 &
b1010000 %
#1458874
b101000 &
b101000 %
#1458878
b10100 &
b10100 %
#1458882
b1010 &
b1010 %
#1458886
b101 &
b101 %
#1458890
b10000 &
b10000 %
#1458894
b1000 &
b1000 %
#1458898
b100 &
b100 %
#1458902
b10 &
b10 %
#1458906
b1 &
b1 %
1#
#1458910
b0 &
0#
b0 %
0$
#2464031
b10100 !
1"
#2464034
b10100 &
b10100 %
1$
#2464035
0"
#2464038
b1010 &
b1010 %
#2464042
b101 &
b101 %
#2464046
b10000 &
b10000 %
#2464050
b1000 &
b1000 %
#2464054
b100 &
b100 %
#2464058
b10 &
b10 %
#2464062
b1 &
1#
b1 %
#2464066
b0 &
b0 %
0#
0$
#4500012
