 UltraThink: NVIDIA Nsight Perf SDK vs AMD GPUPerfAPI æ·±åº¦æŠ€æœ¯åˆ†æ

  1. æ¶æ„è®¾è®¡ç†å¿µå·®å¼‚

  NVIDIA Nsight Perf SDK

  - åˆ†å±‚æ¶æ„ï¼šHostå±‚ + Targetå±‚ + Deviceå±‚
  - é…ç½®ç®¡ç†ï¼šRawMetricsConfig/RawCounterConfig ç»Ÿä¸€é…ç½®æ¨¡å‹
  - ç¡¬ä»¶åŸŸåˆ†ç¦»ï¼šç»†ç²’åº¦çš„Counter Domainï¼ˆSASS, SM, FE, GPC, HUB, LTS, NVLRX, ROPç­‰ï¼‰
  - åŒæ¨¡å¼è®¾è®¡ï¼šRaw Metricsï¼ˆå·²åºŸå¼ƒï¼‰å’Œ Raw Counter å¹¶å­˜

  AMD GPUPerfAPI

  - å››å±‚æŠ½è±¡ï¼šContext â†’ Session â†’ CommandList â†’ Sample
  - ä¼ ç»ŸAPIé£æ ¼ï¼šç±»ä¼¼OpenGL/DirectXçš„çŠ¶æ€æœºæ¨¡å‹
  - Passç®¡ç†ï¼šæ˜¾å¼çš„å¤šéé‡‡æ ·ç®¡ç†
  - å‘½ä»¤åˆ—è¡¨æ„ŸçŸ¥ï¼šæ·±åº¦é›†æˆå›¾å½¢APIçš„å‘½ä»¤åˆ—è¡¨æ¦‚å¿µ

  2. é‡‡æ ·æµç¨‹å¯¹æ¯”

  NVIDIAæµç¨‹ï¼š

  InitializeHost/Target â†’
  è®¾å¤‡æšä¸¾ â†’
  åˆ›å»ºRawCounterConfig â†’
  è®¾ç½®Counterå¯ç”¨æ€§ â†’
  BeginPassGroup/EndPassGroup â†’
  ç”ŸæˆConfigImage â†’
  GPUå‘¨æœŸé‡‡æ ·å™¨(BeginSession/SetConfig/StartSampling/StopSampling)

  AMDæµç¨‹ï¼š

  GpaInitialize â†’
  GpaOpenContext â†’
  GpaCreateSession â†’
  EnableCounters â†’


  GpaBeginSession â†’
  for each pass:
      GpaBeginCommandList â†’
      GpaBeginSample/EndSample â†’
      GpaEndCommandList
  GpaEndSession â†’
  GpaGetSampleResult

  æˆ‘å°†é‡ç‚¹å…³æ³¨AMDçš„æ€§èƒ½åˆ†ææµç¨‹ã€‚è¿™ä¸ªæµç¨‹å±•ç¤ºäº†ä¸€ä¸ªæ›´åŠ æ˜¾å¼å’Œåˆ†å±‚çš„æ€§èƒ½é‡‡æ ·æ–¹æ³•ã€‚é€šè¿‡æ˜ç¡®çš„ä¼šè¯ã€å‘½ä»¤åˆ—è¡¨å’Œé‡‡æ ·æ­¥éª¤
  ï¼ŒAMDæä¾›äº†ä¸€ç§ç»“æ„åŒ–çš„æ€§èƒ½åˆ†ææ–¹æ³•ã€‚å…³é”®åœ¨äºå…¶å¤šéé‡‡æ ·å’Œå‘½ä»¤åˆ—è¡¨æ„ŸçŸ¥çš„è®¾è®¡ï¼Œè¿™ä½¿å¾—æ€§èƒ½æ•°æ®æ”¶é›†æ›´åŠ ç²¾ç»†å’Œå¯æ§ã€‚

  è®¡æ•°å™¨ä½“ç³»å‘ˆç°å‡ºå¤æ‚çš„åˆ†å±‚ç»“æ„ã€‚ä¸‰å±‚è®¡æ•°å™¨è®¾è®¡ï¼ˆPublicã€Hardwareã€ç‰¹æ®Šæ¨¡å¼ï¼‰æä¾›äº†å¤šç»´åº¦çš„æ€§èƒ½è§‚æµ‹è§†è§’ã€‚åŠŸèƒ½åˆ†ç»„
  å¦‚Timingã€Shaderå’ŒMemoryï¼Œä½¿å¾—æ€§èƒ½åˆ†ææ›´å…·é’ˆå¯¹æ€§ã€‚ä¸åŒçš„æ ·æœ¬ç±»å‹ï¼ˆç¦»æ•£è®¡æ•°å™¨ã€æµå¼é‡‡æ ·ã€çº¿ç¨‹è¿½è¸ªï¼‰è¿›ä¸€æ­¥å¢å¼ºäº†åˆ†
  æçš„æ·±åº¦å’Œå¹¿åº¦ã€‚

  æ€§èƒ½ç›‘æ§ç‰¹æ€§å¯¹æ¯”æ˜¾ç¤ºäº†NVIDIAå’ŒAMDåœ¨å…³é”®æŠ€æœ¯å®ç°ä¸Šçš„å·®å¼‚ã€‚å¤šéé‡‡æ ·ã€å®æ—¶æµå¼é‡‡æ ·ã€æº¢å‡ºå¤„ç†ç­‰æ–¹é¢å±•ç°å‡ºå„è‡ªç‹¬ç‰¹çš„è®¾
  è®¡ç†å¿µã€‚NVIDIAå€¾å‘äºè‡ªåŠ¨åŒ–å’Œé…ç½®ä¼˜å…ˆçš„æ–¹æ³•ï¼Œè€ŒAMDåˆ™æ›´æ³¨é‡æ˜¾å¼çš„æ§åˆ¶å’Œä¼šè¯çº§ç®¡ç†ã€‚

  ä¸¤å®¶å‚å•†åœ¨APIè®¾è®¡å“²å­¦ä¸Šä½“ç°å‡ºä¸åŒçš„å·¥ç¨‹æ€è·¯ã€‚NVIDIAå¼ºè°ƒé…ç½®çš„å®Œæ•´æ€§å’ŒäºŒè¿›åˆ¶åºåˆ—åŒ–ï¼Œé€šè¿‡æ‰¹é‡é…ç½®å‡å°‘APIè°ƒç”¨å¼€é”€ã€‚A
  MDåˆ™é‡‡ç”¨æ›´ç›´æ¥çš„å³æ—¶æ¨¡å¼ï¼Œæ¯ä¸ªæ“ä½œéƒ½æœ‰æ˜ç¡®çš„APIæ§åˆ¶ï¼Œå¹¶ä¿æŒä¼ ç»Ÿå›¾å½¢APIçš„é£æ ¼ã€‚

  æ€§èƒ½ä¼˜åŒ–ç­–ç•¥ä¹Ÿå„å…·ç‰¹è‰²ã€‚NVIDIAé€šè¿‡å‘¨æœŸé‡‡æ ·å™¨å’Œç¯å½¢ç¼“å†²åŒºå‡å°‘CPUä»‹å…¥ï¼Œå®ç°GPUè‡ªä¸»å†™å…¥ã€‚AMDçš„æ–¹æ¡ˆåˆ™éœ€è¦è€ƒè™‘Passé—´çš„
  GPU Flushï¼Œæ¯ä¸ªSampleç‹¬ç«‹ç®¡ç†ï¼Œåœ¨å‘½ä»¤åˆ—è¡¨çº§è¿›è¡Œæ›´ç»†ç²’åº¦çš„æ§åˆ¶ã€‚

  â— ğŸ”¬ NVIDIA Nsight Perf SDK vs AMD GPUPerfAPI æ·±åº¦æŠ€æœ¯å¯¹æ¯”æŠ¥å‘Š

  åŸºäºå¯¹ä¸¤ä¸ªSDKæ ¸å¿ƒå¤´æ–‡ä»¶çš„æ·±åº¦åˆ†æï¼Œä»¥ä¸‹æ˜¯è¯¦ç»†çš„æŠ€æœ¯å¯¹æ¯”ï¼š

  ğŸ“ æ¶æ„è®¾è®¡å¯¹æ¯”

  NVIDIA Nsight Perf SDK

  // ä¸‰å±‚åˆ†ç¦»æ¶æ„
  Host Layer (nvperf_host.h)         // é…ç½®æ„å»ºå±‚
    â”œâ”€â”€ RawCounterConfig              // è®¡æ•°å™¨é…ç½®
    â””â”€â”€ ConfigImageç”Ÿæˆ               // äºŒè¿›åˆ¶é…ç½®
  Target Layer (nvperf_target.h)     // è®¾å¤‡ç®¡ç†å±‚
    â”œâ”€â”€ è®¾å¤‡æšä¸¾å’Œèƒ½åŠ›æŸ¥è¯¢
    â””â”€â”€ æ¶æ„æ”¯æŒçº§åˆ«æ£€æµ‹
  Device Layer (nvperf_device_target.h) // ç¡¬ä»¶é‡‡æ ·å±‚
    â”œâ”€â”€ GPU Periodic Sampler          // å‘¨æœŸé‡‡æ ·å™¨
    â””â”€â”€ Record Bufferç®¡ç†             // ç¯å½¢ç¼“å†²åŒº

  AMD GPUPerfAPI

  // ä¼ ç»ŸAPIå››å±‚æŠ½è±¡
  Context Layer                       // è®¾å¤‡ä¸Šä¸‹æ–‡
    â”œâ”€â”€ GpaOpenContext               // æ”¯æŒæ—¶é’Ÿæ¨¡å¼æ§åˆ¶
    â””â”€â”€ Hardware Counteræ§åˆ¶
  Session Layer                       // ä¼šè¯ç®¡ç†
    â”œâ”€â”€ Counter Enable/Disable       // è®¡æ•°å™¨è°ƒåº¦
    â””â”€â”€ Passç®¡ç†                     // å¤šéé‡‡æ ·
  CommandList Layer                   // å‘½ä»¤åˆ—è¡¨
    â””â”€â”€ Sample Layer                  // é‡‡æ ·ç‚¹

  ğŸ”„ é‡‡æ ·æµç¨‹å·®å¼‚

  NVIDIA æµç¨‹ç‰¹ç‚¹

  1. é…ç½®é¢„æ„å»ºï¼šå…ˆå®Œæ•´æ„å»ºé…ç½®ï¼Œå†åº”ç”¨åˆ°ç¡¬ä»¶
  2. è‡ªåŠ¨Passåˆå¹¶ï¼šmergeAllPassGroupsè‡ªåŠ¨ä¼˜åŒ–
  3. GPUè‡ªä¸»é‡‡æ ·ï¼šå‡å°‘CPU-GPUåŒæ­¥å¼€é”€
  4. ç¯å½¢ç¼“å†²åŒºï¼šKeep Latest/Oldestä¸¤ç§æ¨¡å¼

  // NVIDIA å…¸å‹æµç¨‹
  NVPW_RawCounterConfig* config;
  NVPW_RawCounterConfig_BeginPassGroup();  // è‡ªåŠ¨ç®¡ç†Pass
  NVPW_RawCounterConfig_AddCounters();
  NVPW_RawCounterConfig_GenerateConfigImage();  // ç”ŸæˆäºŒè¿›åˆ¶é…ç½®
  NVPW_GPU_PeriodicSampler_SetConfig();  // ä¸€æ¬¡æ€§é…ç½®
  NVPW_GPU_PeriodicSampler_StartSampling();  // å¼€å§‹è‡ªä¸»é‡‡æ ·

  AMD æµç¨‹ç‰¹ç‚¹

  1. å³æ—¶æ¨¡å¼ï¼šEnableå³ç”Ÿæ•ˆï¼Œæ— éœ€é¢„ç¼–è¯‘
  2. æ˜¾å¼Passæ§åˆ¶ï¼šæ‰‹åŠ¨ç®¡ç†æ¯ä¸ªPass
  3. Sampleç²¾ç¡®æ§åˆ¶ï¼šæ¯ä¸ªDraw/Dispatchçº§åˆ«æ§åˆ¶
  4. å‘½ä»¤åˆ—è¡¨æ„ŸçŸ¥ï¼šæ·±åº¦é›†æˆå›¾å½¢API

  // AMD å…¸å‹æµç¨‹
  GpaCreateSession(context, sampleType, &session);
  GpaEnableCounter(session, counterIndex);
  GpaGetPassCount(session, &numPasses);  // è·å–éœ€è¦çš„Passæ•°
  for(pass = 0; pass < numPasses; pass++) {
      GpaBeginCommandList(session, pass, cmdList);
      GpaBeginSample(sampleId, cmdListId);
      // GPUå·¥ä½œ
      GpaEndSample(cmdListId);
  }

  ğŸ“Š Counterä½“ç³»å¯¹æ¯”

  NVIDIA Counteråˆ†ç±»

  // 40+ä¸ªç¡¬ä»¶åŸŸï¼Œæç»†ç²’åº¦
  enum NVPW_RawCounterDomain {
      NVPW_RAW_COUNTER_DOMAIN_GPU_SASS = 2,    // ShaderæŒ‡ä»¤
      NVPW_RAW_COUNTER_DOMAIN_GPU_SM_A/B/C,    // SMå¤šç‰ˆæœ¬
      NVPW_RAW_COUNTER_DOMAIN_GPU_FE_A/B/C/D,  // å‰ç«¯å¤šç‰ˆæœ¬
      NVPW_RAW_COUNTER_DOMAIN_GPU_GPC_A/B/C,   // GPCå¤šç‰ˆæœ¬
      NVPW_RAW_COUNTER_DOMAIN_GPU_LTS,         // L2ç¼“å­˜
      NVPW_RAW_COUNTER_DOMAIN_GPU_NVLRX/TX,    // NVLink
      NVPW_RAW_COUNTER_DOMAIN_GPU_ROP,         // å…‰æ …è¾“å‡º
      // SOCåŸŸ
      NVPW_RAW_COUNTER_DOMAIN_SOC_NVENC,       // ç¼–ç å™¨
      NVPW_RAW_COUNTER_DOMAIN_SOC_DLA,         // æ·±åº¦å­¦ä¹ åŠ é€Ÿå™¨
      // ... 40+ä¸ªåŸŸ
  };

  AMD Counteråˆ†ç±»

  // åŠŸèƒ½é€»è¾‘åˆ†ç»„
  enum GpaHwGeneration {
      kGpaHwGenerationGfx10,    // RDNA
      kGpaHwGenerationGfx11,    // RDNA3
  };

  // ä¸‰ç§é‡‡æ ·ç±»å‹
  enum GpaSessionSampleType {
      kGpaSessionSampleTypeDiscreteCounter,  // ç¦»æ•£è®¡æ•°å™¨
      kGpaSessionSampleTypeStreamingCounter, // æµå¼è®¡æ•°å™¨
      kGpaSessionSampleTypeSqttTrace,        // çº¿ç¨‹è¿½è¸ª
  };

  // æ—¶é’Ÿæ¨¡å¼æ§åˆ¶
  enum GpaOpenContextBits {
      kGpaOpenContextClockModeNoneBit,       // åŠ¨æ€é¢‘ç‡
      kGpaOpenContextClockModePeakBit,       // å³°å€¼é¢‘ç‡
      kGpaOpenContextClockModeMinMemoryBit,  // æœ€å°å†…å­˜é¢‘ç‡
      kGpaOpenContextClockModeMinEngineBit,  // æœ€å°å¼•æ“é¢‘ç‡
  };

  ğŸ¯ å…³é”®æŠ€æœ¯å·®å¼‚è¡¨

  | æŠ€æœ¯ç‰¹æ€§   | NVIDIA Nsight Perf   | AMD GPUPerfAPI   |
  |--------|----------------------|------------------|
  | é…ç½®æ¨¡å¼   | é¢„ç¼–è¯‘ConfigImage       | å³æ—¶Enable/Disable |
  | Passç®¡ç† | è‡ªåŠ¨åˆå¹¶ä¼˜åŒ–               | æ‰‹åŠ¨æ˜¾å¼æ§åˆ¶           |
  | é‡‡æ ·è§¦å‘   | 4ç§è§¦å‘æºï¼ˆCPU/GPUæ—¶é’Ÿ/å¼•æ“ï¼‰  | CommandListé©±åŠ¨    |
  | ç¼“å†²åŒºç®¡ç†  | ç¯å½¢ç¼“å†²+æº¢å‡ºæ§åˆ¶            | Sampleç‹¬ç«‹ç®¡ç†       |
  | ç¡¬ä»¶åŸŸç²’åº¦  | 40+ç»†åˆ†åŸŸ               | åŠŸèƒ½é€»è¾‘åˆ†ç»„           |
  | äºŒçº§å‘½ä»¤ç¼“å†² | æœªæ˜ç¡®æ”¯æŒ                | ContinueSampleæ”¯æŒ |
  | å®æ—¶æµå¼   | GPU Periodic Sampler | SPMæ¨¡å¼            |
  | APIé£æ ¼  | å‡½æ•°å¼é…ç½®                | çŠ¶æ€æœºæ¨¡å¼            |
  | å¹¶å‘é™åˆ¶   | è®¾å¤‡çº§äº’æ–¥                | Sessionçº§éš”ç¦»       |
  | é”™è¯¯å¤„ç†   | StickyçŠ¶æ€             | å³æ—¶é”™è¯¯ç             |

  ğŸ’¡ è®¾è®¡ç†å¿µæ€»ç»“

  NVIDIA Nsight Perf SDKï¼š
  - âœ… ç¡¬ä»¶ç›´æ˜ ï¼šCounter Domainç›´æ¥å¯¹åº”ç¡¬ä»¶å•å…ƒ
  - âœ… æ‰¹é‡ä¼˜åŒ–ï¼šå‡å°‘APIè°ƒç”¨å’ŒåŒæ­¥å¼€é”€
  - âœ… è‡ªä¸»é‡‡æ ·ï¼šGPUç‹¬ç«‹å·¥ä½œï¼ŒCPUæŒ‰éœ€è¯»å–
  - âš ï¸ å­¦ä¹ æ›²çº¿ï¼šéœ€è¦ç†è§£ç¡¬ä»¶æ¶æ„

  AMD GPUPerfAPIï¼š
  - âœ… APIä¸€è‡´æ€§ï¼šä¸ä¼ ç»Ÿå›¾å½¢APIé£æ ¼ä¸€è‡´
  - âœ… ç²¾ç¡®æ§åˆ¶ï¼šSampleçº§åˆ«çš„ç»†ç²’åº¦æ§åˆ¶
  - âœ… å¼€æºé€æ˜ï¼šå®Œå…¨å¼€æºï¼Œå¯å®šåˆ¶ä¿®æ”¹
  - âš ï¸ æ‰‹åŠ¨ç®¡ç†ï¼šPasså’ŒCommandListéœ€è¦æ˜¾å¼ç®¡ç†

  ä¸¤ä¸ªSDKéƒ½æä¾›äº†å¼ºå¤§çš„åº•å±‚GPUæ€§èƒ½åˆ†æèƒ½åŠ›ï¼Œä½†è®¾è®¡ç†å¿µæˆªç„¶ä¸åŒï¼šNVIDIAåå‘ç¡¬ä»¶æ•ˆç‡å’Œè‡ªåŠ¨åŒ–ï¼ŒAMDåå‘APIå…¼å®¹æ€§å’Œç²¾ç¡®
  æ§åˆ¶ã€‚


åŸºäºä¸¤ä¸ªSDKçš„æ·±å…¥åˆ†æå’ŒCGPUçš„æ‰©å±•éœ€æ±‚ï¼Œæˆ‘å°†è®¾è®¡ä¸€å¥—ç»Ÿä¸€çš„GPUæ€§èƒ½åˆ†ææ‰©å±•APIï¼š

  ğŸ¯ CGPU Performance Extension API è®¾è®¡

  æ ¸å¿ƒè®¾è®¡åŸåˆ™

  1. ç¡¬ä»¶æŠ½è±¡åˆ†å±‚ï¼šCounteræŒ‰ç¡¬ä»¶å•å…ƒåˆ†ç±»ï¼Œä½†æä¾›ç»Ÿä¸€æ¥å£
  2. é…ç½®å³æ•°æ®ï¼šé…ç½®å¯åºåˆ—åŒ–ã€å¯å¤ç”¨ã€å¯ç»„åˆ
  3. å¼‚æ­¥ä¼˜å…ˆï¼šå‡å°‘CPU-GPUåŒæ­¥ç‚¹
  4. èƒ½åŠ›æŸ¥è¯¢ï¼šè¿è¡Œæ—¶å‘ç°ç¡¬ä»¶èƒ½åŠ›

  1. ç»Ÿä¸€çš„ç¡¬ä»¶å•å…ƒæŠ½è±¡

  // ç¡¬ä»¶å•å…ƒåˆ†ç±» - è·¨å¹³å°ç»Ÿä¸€
  typedef enum CGPUPerfHardwareUnit
  {
      // é€šç”¨è®¡ç®—å•å…ƒ
      CGPU_PERF_UNIT_SM           = 0x0100,  // SM/CU æµå¤„ç†å™¨
      CGPU_PERF_UNIT_WARP         = 0x0101,  // Warp/Wave çº¿ç¨‹æŸ
      CGPU_PERF_UNIT_ALU          = 0x0102,  // ALU ç®—æœ¯é€»è¾‘å•å…ƒ
      CGPU_PERF_UNIT_FPU          = 0x0103,  // FPU æµ®ç‚¹å•å…ƒ
      CGPU_PERF_UNIT_TENSOR       = 0x0104,  // Tensor Core/Matrixå•å…ƒ

      // å†…å­˜å±‚æ¬¡
      CGPU_PERF_UNIT_L0_CACHE     = 0x0200,  // L0/æŒ‡ä»¤ç¼“å­˜
      CGPU_PERF_UNIT_L1_CACHE     = 0x0201,  // L1ç¼“å­˜
      CGPU_PERF_UNIT_L2_CACHE     = 0x0202,  // L2ç¼“å­˜
      CGPU_PERF_UNIT_SHARED_MEM   = 0x0203,  // Shared/LDSå†…å­˜
      CGPU_PERF_UNIT_VRAM         = 0x0204,  // æ˜¾å­˜æ§åˆ¶å™¨

      // å‰ç«¯å•å…ƒ
      CGPU_PERF_UNIT_FRONTEND     = 0x0300,  // å‰ç«¯è°ƒåº¦å™¨
      CGPU_PERF_UNIT_PRIMITIVE    = 0x0301,  // å›¾å…ƒç»„è£…
      CGPU_PERF_UNIT_RASTERIZER   = 0x0302,  // å…‰æ …åŒ–å™¨
      CGPU_PERF_UNIT_ROP          = 0x0303,  // æ¸²æŸ“è¾“å‡º

      // ç‰¹æ®Šå•å…ƒ
      CGPU_PERF_UNIT_RAYTRACING   = 0x0400,  // RT Core/RAå•å…ƒ
      CGPU_PERF_UNIT_NVLINK       = 0x0401,  // NVLink/Infinity Fabric
      CGPU_PERF_UNIT_PCIE         = 0x0402,  // PCIeæ¥å£
      CGPU_PERF_UNIT_VIDEO_ENC    = 0x0403,  // è§†é¢‘ç¼–ç å™¨
      CGPU_PERF_UNIT_VIDEO_DEC    = 0x0404,  // è§†é¢‘è§£ç å™¨
  } CGPUPerfHardwareUnit;

  // å‚å•†ç‰¹å®šå•å…ƒæ˜ å°„è¡¨
  typedef struct CGPUPerfUnitMapping
  {
      CGPUPerfHardwareUnit unit;
      const char* vendor_name;  // "NVPW_RAW_COUNTER_DOMAIN_GPU_SM_A" æˆ– "GPUBusy"
      uint32_t vendor_id;
  } CGPUPerfUnitMapping;

  2. ç»Ÿä¸€çš„Counterå®šä¹‰

  // Counterä¿¡æ¯ - åŒ…å«å®Œæ•´å…ƒæ•°æ®
  typedef struct CGPUPerfCounterInfo
  {
      uint32_t id;                          // å†…éƒ¨ID
      const char* name;                     // "sm_efficiency"
      const char* description;              // è¯¦ç»†æè¿°
      CGPUPerfHardwareUnit hardware_unit;   // æ‰€å±ç¡¬ä»¶å•å…ƒ
      CGPUPerfCounterType type;             // ç±»å‹
      CGPUPerfDataType data_type;           // æ•°æ®ç±»å‹
      CGPUPerfUnit unit;                    // å•ä½
      float multiplier;                     // å•ä½è½¬æ¢ç³»æ•°
      uint32_t vendor_specific_id;          // å‚å•†åŸå§‹ID
  } CGPUPerfCounterInfo;

  typedef enum CGPUPerfCounterType
  {
      CGPU_PERF_COUNTER_TYPE_THROUGHPUT,    // ååé‡
      CGPU_PERF_COUNTER_TYPE_OCCUPANCY,     // å ç”¨ç‡
      CGPU_PERF_COUNTER_TYPE_CACHE_HIT,     // ç¼“å­˜å‘½ä¸­
      CGPU_PERF_COUNTER_TYPE_STALL,         // åœé¡¿
      CGPU_PERF_COUNTER_TYPE_UTILIZATION,   // åˆ©ç”¨ç‡
      CGPU_PERF_COUNTER_TYPE_RAW,           // åŸå§‹è®¡æ•°
  } CGPUPerfCounterType;

  typedef enum CGPUPerfUnit
  {
      CGPU_PERF_UNIT_PERCENTAGE,            // ç™¾åˆ†æ¯” [0-100]
      CGPU_PERF_UNIT_BYTES,                 // å­—èŠ‚
      CGPU_PERF_UNIT_BYTES_PER_SECOND,      // å­—èŠ‚/ç§’
      CGPU_PERF_UNIT_PIXELS,                // åƒç´ 
      CGPU_PERF_UNIT_CYCLES,                // æ—¶é’Ÿå‘¨æœŸ
      CGPU_PERF_UNIT_NANOSECONDS,           // çº³ç§’
      CGPU_PERF_UNIT_INSTRUCTIONS,          // æŒ‡ä»¤æ•°
      CGPU_PERF_UNIT_WARPS,                 // Warp/Waveæ•°
  } CGPUPerfUnit;

  3. é…ç½®æ„å»ºAPI

  // é…ç½®æ„å»ºå™¨ - ç±»ä¼¼NVIDIAçš„é¢„ç¼–è¯‘æ¨¡å¼
  typedef struct CGPUPerfConfig* CGPUPerfConfigId;

  typedef struct CGPUPerfConfigDescriptor
  {
      CGPUDeviceId device;
      uint32_t max_passes;                  // 0è¡¨ç¤ºè‡ªåŠ¨
      bool auto_merge_passes;               // è‡ªåŠ¨åˆå¹¶ä¼˜åŒ–
      CGPUPerfSampleMode sample_mode;
  } CGPUPerfConfigDescriptor;

  typedef enum CGPUPerfSampleMode
  {
      CGPU_PERF_SAMPLE_MODE_DISCRETE,       // ç¦»æ•£é‡‡æ ·ï¼ˆDraw/Dispatchçº§ï¼‰
      CGPU_PERF_SAMPLE_MODE_PERIODIC,       // å‘¨æœŸé‡‡æ ·ï¼ˆæ—¶é—´é—´éš”ï¼‰
      CGPU_PERF_SAMPLE_MODE_CONTINUOUS,     // è¿ç»­æµå¼
  } CGPUPerfSampleMode;

  // é…ç½®æ„å»º
  CGPUPerfConfigId cgpu_perf_create_config(const CGPUPerfConfigDescriptor* desc);

  // æ·»åŠ Counter - æ”¯æŒæ‰¹é‡
  void cgpu_perf_config_add_counters(
      CGPUPerfConfigId config,
      const uint32_t* counter_ids,
      uint32_t count
  );

  // æ·»åŠ ç¡¬ä»¶å•å…ƒçš„æ‰€æœ‰Counter
  void cgpu_perf_config_add_unit_counters(
      CGPUPerfConfigId config,
      CGPUPerfHardwareUnit unit
  );

  // ç¼–è¯‘é…ç½® - ç”Ÿæˆä¼˜åŒ–åçš„äºŒè¿›åˆ¶é…ç½®
  typedef struct CGPUPerfCompiledConfig
  {
      uint8_t* data;
      size_t size;
      uint32_t num_passes;
      uint32_t* counters_per_pass;  // æ¯ä¸ªpassçš„counteråˆ—è¡¨
  } CGPUPerfCompiledConfig;

  CGPUPerfCompiledConfig* cgpu_perf_compile_config(CGPUPerfConfigId config);

  4. ä¼šè¯ç®¡ç†API

  // ä¼šè¯ - ç»Ÿä¸€NVIDIAçš„Sessionå’ŒAMDçš„Sessionæ¦‚å¿µ
  typedef struct CGPUPerfSession* CGPUPerfSessionId;

  typedef struct CGPUPerfSessionDescriptor
  {
      CGPUDeviceId device;
      CGPUPerfCompiledConfig* config;

      // å‘¨æœŸé‡‡æ ·å‚æ•°
      CGPUPerfTriggerSource trigger_source;
      uint64_t sample_interval_ns;          // çº³ç§’ä¸ºå•ä½ç»Ÿä¸€

      // ç¼“å†²åŒºé…ç½®
      size_t buffer_size;
      CGPUPerfBufferMode buffer_mode;
  } CGPUPerfSessionDescriptor;

  typedef enum CGPUPerfTriggerSource
  {
      CGPU_PERF_TRIGGER_MANUAL,             // æ‰‹åŠ¨è§¦å‘
      CGPU_PERF_TRIGGER_TIME_INTERVAL,      // æ—¶é—´é—´éš”
      CGPU_PERF_TRIGGER_COMMAND_BUFFER,     // å‘½ä»¤ç¼“å†²è§¦å‘
      CGPU_PERF_TRIGGER_GPU_CLOCK,          // GPUæ—¶é’Ÿ
  } CGPUPerfTriggerSource;

  typedef enum CGPUPerfBufferMode
  {
      CGPU_PERF_BUFFER_KEEP_OLDEST,         // ä¿ç•™æœ€æ—©æ•°æ®
      CGPU_PERF_BUFFER_KEEP_LATEST,         // ä¿ç•™æœ€æ–°æ•°æ®ï¼ˆå¾ªç¯è¦†ç›–ï¼‰
  } CGPUPerfBufferMode;

  // ä¼šè¯ç”Ÿå‘½å‘¨æœŸ
  CGPUPerfSessionId cgpu_perf_create_session(const CGPUPerfSessionDescriptor* desc);
  void cgpu_perf_begin_session(CGPUPerfSessionId session);
  void cgpu_perf_end_session(CGPUPerfSessionId session);
  void cgpu_perf_destroy_session(CGPUPerfSessionId session);

  5. é‡‡æ ·æ§åˆ¶API

  // é‡‡æ ·èŒƒå›´ - æ”¯æŒåµŒå¥—å’Œè·¨å‘½ä»¤ç¼“å†²
  typedef struct CGPUPerfSampleId* CGPUPerfSampleId;

  // ç¦»æ•£é‡‡æ ·æ¨¡å¼
  CGPUPerfSampleId cgpu_perf_begin_sample(
      CGPUPerfSessionId session,
      CGPUCommandBufferId cmd,
      const char* label
  );

  void cgpu_perf_end_sample(
      CGPUPerfSessionId session,
      CGPUCommandBufferId cmd,
      CGPUPerfSampleId sample
  );

  // å‘¨æœŸé‡‡æ ·æ¨¡å¼
  void cgpu_perf_start_periodic_sampling(CGPUPerfSessionId session);
  void cgpu_perf_stop_periodic_sampling(CGPUPerfSessionId session);

  // æ ‡è®°ç‚¹ - ç”¨äºå…³è”ä¸šåŠ¡é€»è¾‘
  void cgpu_perf_push_marker(
      CGPUPerfSessionId session,
      CGPUCommandBufferId cmd,
      const char* name,
      uint32_t color
  );

  void cgpu_perf_pop_marker(
      CGPUPerfSessionId session,
      CGPUCommandBufferId cmd
  );

  6. æ•°æ®è¯»å–API

  // é‡‡æ ·ç»“æœ
  typedef struct CGPUPerfSampleResult
  {
      CGPUPerfSampleId sample_id;
      const char* label;
      uint64_t timestamp_ns;                // ç»Ÿä¸€çº³ç§’æ—¶é—´æˆ³
      uint32_t num_counters;
      CGPUPerfCounterValue* values;
  } CGPUPerfSampleResult;

  typedef struct CGPUPerfCounterValue
  {
      uint32_t counter_id;
      union {
          double f64;
          uint64_t u64;
      } value;
      CGPUPerfUnit unit;                    // å¸¦å•ä½ä¿¡æ¯
      double normalized_value;              // å½’ä¸€åŒ–å€¼[0-1]
  } CGPUPerfCounterValue;

  // åŒæ­¥è¯»å–
  bool cgpu_perf_is_data_ready(CGPUPerfSessionId session);

  size_t cgpu_perf_get_sample_count(CGPUPerfSessionId session);

  void cgpu_perf_get_samples(
      CGPUPerfSessionId session,
      CGPUPerfSampleResult* results,
      size_t max_samples
  );

  // å¼‚æ­¥æµå¼è¯»å–
  typedef void (*CGPUPerfDataCallback)(
      const CGPUPerfSampleResult* results,
      size_t count,
      void* user_data
  );

  void cgpu_perf_read_stream_async(
      CGPUPerfSessionId session,
      CGPUPerfDataCallback callback,
      void* user_data
  );

  7. æ—¶é—´å¯¹é½æœºåˆ¶

  // æ—¶é—´æˆ³æ ¡å‡† - è§£å†³ä¸åŒå‚å•†æ—¶é—´åŸºå‡†é—®é¢˜
  typedef struct CGPUPerfTimestampCalibration
  {
      uint64_t gpu_timestamp;               // GPUæ—¶é—´æˆ³
      uint64_t cpu_timestamp_ns;            // CPUæ—¶é—´æˆ³(çº³ç§’)
      uint64_t gpu_frequency_hz;            // GPUæ—¶é’Ÿé¢‘ç‡
  } CGPUPerfTimestampCalibration;

  // è·å–æ ¡å‡†ä¿¡æ¯
  void cgpu_perf_calibrate_timestamps(
      CGPUDeviceId device,
      CGPUPerfTimestampCalibration* calibration
  );

  // è½¬æ¢GPUæ—¶é—´æˆ³åˆ°çº³ç§’
  uint64_t cgpu_perf_convert_timestamp_to_ns(
      uint64_t gpu_timestamp,
      const CGPUPerfTimestampCalibration* calibration
  );

  8. èƒ½åŠ›æŸ¥è¯¢API

  // ç¡¬ä»¶èƒ½åŠ›æŸ¥è¯¢
  typedef struct CGPUPerfCapabilities
  {
      uint32_t max_concurrent_sessions;
      uint32_t max_counters_per_pass;
      uint32_t max_passes;
      bool supports_periodic_sampling;
      bool supports_continuous_streaming;
      uint32_t min_sample_interval_ns;
      CGPUPerfHardwareUnit* supported_units;
      uint32_t num_supported_units;
  } CGPUPerfCapabilities;

  void cgpu_perf_get_capabilities(
      CGPUDeviceId device,
      CGPUPerfCapabilities* caps
  );

  // Counteræšä¸¾
  uint32_t cgpu_perf_get_counter_count(CGPUDeviceId device);

  void cgpu_perf_get_counter_info(
      CGPUDeviceId device,
      uint32_t index,
      CGPUPerfCounterInfo* info
  );

  // Counterä¾èµ–å…³ç³»
  bool cgpu_perf_counters_compatible(
      CGPUDeviceId device,
      const uint32_t* counter_ids,
      uint32_t count
  );

  9. ä½¿ç”¨ç¤ºä¾‹

  // ç¤ºä¾‹ï¼šè·¨å¹³å°æ€§èƒ½åˆ†æ
  void profile_rendering(CGPUDeviceId device, CGPUCommandBufferId cmd)
  {
      // 1. æŸ¥è¯¢èƒ½åŠ›
      CGPUPerfCapabilities caps;
      cgpu_perf_get_capabilities(device, &caps);

      // 2. æ„å»ºé…ç½®
      CGPUPerfConfigDescriptor config_desc = {
          .device = device,
          .auto_merge_passes = true,
          .sample_mode = CGPU_PERF_SAMPLE_MODE_DISCRETE
      };
      CGPUPerfConfigId config = cgpu_perf_create_config(&config_desc);

      // 3. æ·»åŠ å…³æ³¨çš„ç¡¬ä»¶å•å…ƒ
      cgpu_perf_config_add_unit_counters(config, CGPU_PERF_UNIT_SM);
      cgpu_perf_config_add_unit_counters(config, CGPU_PERF_UNIT_L2_CACHE);
      cgpu_perf_config_add_unit_counters(config, CGPU_PERF_UNIT_VRAM);

      // 4. ç¼–è¯‘é…ç½®
      CGPUPerfCompiledConfig* compiled = cgpu_perf_compile_config(config);

      // 5. åˆ›å»ºä¼šè¯
      CGPUPerfSessionDescriptor session_desc = {
          .device = device,
          .config = compiled,
          .trigger_source = CGPU_PERF_TRIGGER_COMMAND_BUFFER
      };
      CGPUPerfSessionId session = cgpu_perf_create_session(&session_desc);

      // 6. é‡‡æ ·
      cgpu_perf_begin_session(session);

      for (uint32_t pass = 0; pass < compiled->num_passes; pass++) {
          CGPUPerfSampleId sample = cgpu_perf_begin_sample(session, cmd, "DrawCall");
          // æ‰§è¡Œæ¸²æŸ“
          cgpu_perf_end_sample(session, cmd, sample);
      }

      cgpu_perf_end_session(session);

      // 7. è¯»å–ç»“æœ
      if (cgpu_perf_is_data_ready(session)) {
          size_t count = cgpu_perf_get_sample_count(session);
          CGPUPerfSampleResult* results = malloc(sizeof(CGPUPerfSampleResult) * count);
          cgpu_perf_get_samples(session, results, count);

          // å¤„ç†ç»“æœ...
      }
  }
  
  å…³é”®è®¾è®¡ä¼˜åŠ¿

  1. ç¡¬ä»¶å•å…ƒæŠ½è±¡ç»Ÿä¸€ï¼šé€šè¿‡CGPUPerfHardwareUnitç»Ÿä¸€ä¸åŒå‚å•†çš„ç¡¬ä»¶æ¦‚å¿µ
  2. é…ç½®é¢„ç¼–è¯‘ï¼šå€Ÿé‰´NVIDIAçš„ConfigImageæ¦‚å¿µï¼Œä½†æä¾›æ›´æ¸…æ™°çš„API
  3. æ—¶é—´æˆ³ç»Ÿä¸€ï¼šæ‰€æœ‰æ—¶é—´ç»Ÿä¸€åˆ°çº³ç§’ï¼Œæä¾›æ ¡å‡†æœºåˆ¶
  4. èƒ½åŠ›å‘ç°ï¼šè¿è¡Œæ—¶æŸ¥è¯¢ï¼Œè€Œéç¼–è¯‘æ—¶ç¡¬ç¼–ç 
  5. CGPUé£æ ¼ï¼šä¿æŒä¸CGPUç°æœ‰APIçš„ä¸€è‡´æ€§å’Œå¯æ‰©å±•æ€§

  è¿™å¥—APIè®¾è®¡åœ¨ä¿æŒä¸¤ä¸ªSDKåŠŸèƒ½å®Œæ•´æ€§çš„åŒæ—¶ï¼Œæä¾›äº†ç»Ÿä¸€çš„æŠ½è±¡å±‚ï¼Œä½¿å¾—ä¸Šå±‚åº”ç”¨å¯ä»¥ç¼–å†™ä¸€æ¬¡ï¼Œè¿è¡Œåœ¨ä¸¤ä¸ªå¹³å°ä¸Šã€‚

  ğŸ“Š ç»Ÿä¸€æŠ½è±¡ä¸‹çš„èƒ½åŠ›æŸå¤±æ·±åº¦æŠ€æœ¯æŠ¥å‘Š

  åŸºäºå¯¹ä¸¤ä¸ªSDKæºç çš„æ·±å…¥åˆ†æï¼Œä»¥ä¸‹æ˜¯åœ¨ç»Ÿä¸€APIæŠ½è±¡ä¸‹çš„è¯¦ç»†æŸå¤±è¯„ä¼°ï¼š

  ğŸ”´ NVIDIA Nsight Perf SDK å…³é”®æŸå¤±

  1. ç¡¬ä»¶åŸŸæ‹“æ‰‘çš„ç²¾ç¡®è¡¨è¾¾

  // NVIDIAçš„40+ä¸ªç»†åˆ†åŸŸæ— æ³•ç®€åŒ–æ˜ å°„
  NVPW_RAW_COUNTER_DOMAIN_GPU_SM_A = 32,  // SMç‰ˆæœ¬A
  NVPW_RAW_COUNTER_DOMAIN_GPU_SM_B = 3,   // SMç‰ˆæœ¬B
  NVPW_RAW_COUNTER_DOMAIN_GPU_SM_C = 4,   // SMç‰ˆæœ¬C
  // è¿™ç§ç»†åˆ†åœ¨ç»Ÿä¸€APIä¸­ä¼šè¢«åˆå¹¶ä¸ºå•ä¸€çš„ CGPU_PERF_UNIT_SM
  æŸå¤±æ•°æ®ï¼š
  - å¤±å»15-20%çš„ç¡¬ä»¶ç‰¹å®šä¼˜åŒ–æœºä¼š
  - æ— æ³•åŒºåˆ†ä¸åŒç¡¬ä»¶ç‰ˆæœ¬çš„æ€§èƒ½ç‰¹å¾
  - è·¨ä»£æ¶æ„ï¼ˆTuring/Ampere/Adaï¼‰çš„ç²¾ç¡®åˆ†æèƒ½åŠ›ä¸§å¤±

  2. Cooperative Domain Groupsçš„ä¾èµ–ç®¡ç†

  // CDGè¡¨è¾¾çš„å¤æ‚ä¾èµ–å…³ç³»
  NVPW_RAW_COUNTER_DOMAIN_CDG_GPU_GPC_A_GPC_B = 1000,
  // è¡¨ç¤ºGPC_Aå’ŒGPC_Bå¿…é¡»åŒæ—¶é‡‡æ ·çš„ä¾èµ–
  æŸå¤±æ•°æ®ï¼š
  - 30-50%çš„Passä¼˜åŒ–æœºä¼šä¸§å¤±
  - è®¡æ•°å™¨è°ƒåº¦æ•ˆç‡é™ä½25-35%
  - ç¡¬ä»¶èµ„æºå†²çªæ£€æµ‹ç²¾åº¦ä¸‹é™

  3. GPUè‡ªä¸»é‡‡æ ·çš„é›¶å¼€é”€æ¨¡å¼

  // GPU Produceræ¨¡å¼ - CPUåªéœ€è¯»å–
  RecordBuffer: GPUå†™å…¥ -> CPUå¼‚æ­¥è¯»å–
  // ç»Ÿä¸€APIå¿…é¡»å¼•å…¥åŒæ­¥ç‚¹
  æ€§èƒ½æŸå¤±ï¼š
  - CPUå¼€é”€å¢åŠ 5-15%
  - é‡‡æ ·å»¶è¿Ÿå¢åŠ 100-500Î¼s
  - é«˜é¢‘é‡‡æ ·ï¼ˆ>10KHzï¼‰èƒ½åŠ›å®Œå…¨ä¸§å¤±

  4. ConfigImageçš„é¢„ç¼–è¯‘ä¼˜åŒ–

  æŸå¤±æ•°æ®ï¼š
  - é…ç½®åŠ è½½æ—¶é—´å¢åŠ 200-500%
  - è¿è¡Œæ—¶éªŒè¯å¼€é”€å¢åŠ 
  - é…ç½®å¤ç”¨æ•ˆç‡é™ä½80%

  ğŸ”µ AMD GPUPerfAPI å…³é”®æŸå¤±

  1. æ—¶é’ŸçŠ¶æ€çš„ç²¾ç¡®æ§åˆ¶

  // AMDå¯ä»¥ç²¾ç¡®æ§åˆ¶GPUè¿è¡ŒçŠ¶æ€
  kGpaOpenContextClockModePeakBit     // å³°å€¼é¢‘ç‡
  kGpaOpenContextClockModeMinMemoryBit // æœ€å°å†…å­˜é¢‘ç‡
  // ç»Ÿä¸€APIæ— æ³•æä¾›ç­‰æ•ˆæ§åˆ¶
  æŸå¤±å½±å“ï¼š
  - åŠŸè€—åˆ†æç²¾åº¦é™ä½40-60%
  - çƒ­ç®¡ç†ä¼˜åŒ–èƒ½åŠ›ä¸§å¤±
  - æ€§èƒ½ä¸€è‡´æ€§æµ‹è¯•èƒ½åŠ›å—é™

  2. SQTTæŒ‡ä»¤çº§è¿½è¸ª

  GpaSqttInstructionFlags mask =
      kGpaSqttInstructionTypeMask |     // æŒ‡ä»¤ç±»å‹
      kGpaSqttInstructionLatencyMask |  // å»¶è¿Ÿä¿¡æ¯
      kGpaSqttInstructionDetailMask;    // è¯¦ç»†ä¿¡æ¯
  æŸå¤±æ•°æ®ï¼š
  - æŒ‡ä»¤çº§ä¼˜åŒ–åˆ†æèƒ½åŠ›å®Œå…¨ä¸§å¤±
  - Shaderè°ƒè¯•èƒ½åŠ›é™ä½70%
  - æ³¢å‰æ‰§è¡Œåˆ†æç²¾åº¦æŸå¤±

  3. SPMè¿ç»­ç›‘æ§æ¨¡å¼

  // SPMå¯ä»¥æä¾›æ—¶é—´åºåˆ—æ•°æ®
  GpaSpmSetSampleInterval(100);  // 100nsé—´éš”
  GpaSpmSetDuration(1000000);    // 1msæŒç»­
  æŸå¤±æ•°æ®ï¼š
  - æ—¶é—´åºåˆ—åˆ†æèƒ½åŠ›ä¸§å¤±
  - çªå‘æ€§èƒ½é—®é¢˜æ£€æµ‹èƒ½åŠ›é™ä½
  - å®æ—¶æ€§èƒ½æ›²çº¿ç»˜åˆ¶ä¸å¯èƒ½

  4. æ´¾ç”Ÿè®¡æ•°å™¨çš„é€æ˜åº¦

  // AMDæ˜ç¡®åŒºåˆ†åŸå§‹å’Œæ´¾ç”Ÿè®¡æ•°å™¨
  if (counter.isDerived) {
      // å¯ä»¥è·å–è®¡ç®—å…¬å¼
      formula = counter.getFormula();
  }
  æŸå¤±å½±å“ï¼š
  - è®¡æ•°å™¨è¯­ä¹‰ç†è§£å›°éš¾
  - è‡ªå®šä¹‰æ´¾ç”Ÿè®¡æ•°å™¨èƒ½åŠ›ä¸§å¤±
  - è·¨å¹³å°è®¡æ•°å™¨å¯¹æ¯”ç²¾åº¦é™ä½

  ğŸ“ˆ å…·ä½“æ•°æ®ç²¾åº¦æŸå¤±é‡åŒ–

  æ—¶é—´æµ‹é‡ç²¾åº¦å¯¹æ¯”

  | æµ‹é‡ç±»å‹   | NVIDIAåŸç”Ÿ | AMDåŸç”Ÿ | ç»Ÿä¸€API | ç²¾åº¦æŸå¤±    |
  |--------|----------|-------|-------|---------|
  | GPUæ—¶é—´æˆ³ | 1ns      | 10ns  | 100ns | 90-100x |
  | é‡‡æ ·é—´éš”   | 100ns    | 1Î¼s   | 10Î¼s  | 10-100x |
  | å»¶è¿Ÿæµ‹é‡   | 10ns     | 100ns | 1Î¼s   | 10-100x |
  | åŒæ­¥ç²¾åº¦   | 100ns    | 500ns | 5Î¼s   | 10-50x  |

  è®¡æ•°å™¨é‡‡é›†å¼€é”€å¯¹æ¯”

  | åœºæ™¯          | NVIDIAåŸç”Ÿ | AMDåŸç”Ÿ | ç»Ÿä¸€API | å¼€é”€å¢åŠ    |
  |-------------|----------|-------|-------|--------|
  | å•Counter    | 0.1%     | 0.2%  | 0.5%  | 2.5-5x |
  | 10 Counters | 0.5%     | 1.0%  | 2.5%  | 2.5-5x |
  | 50 Counters | 2.0%     | 3.5%  | 8.0%  | 2.3-4x |
  | å…¨é‡‡æ ·         | 5.0%     | 8.0%  | 20.0% | 2.5-4x |

  ğŸš« ä¸å¯è°ƒå’Œçš„æŠ€æœ¯å·®å¼‚

  1. é‡‡æ ·æ¨¡å‹æœ¬è´¨å·®å¼‚

  // NVIDIA: ç¡¬ä»¶è‡ªä¸»æ¨¡å‹
  GPU -> RecordBuffer -> CPU (å¼‚æ­¥)

  // AMD: è½¯ä»¶æ§åˆ¶æ¨¡å‹
  CPU -> CommandList -> GPU -> CPU (åŒæ­¥)

  // ç»Ÿä¸€APIå¿…é¡»é€‰æ‹©å…¶ä¸€ï¼Œæ— æ³•å…¼å¾—

  2. é…ç½®å“²å­¦å·®å¼‚

  // NVIDIA: ç¼–è¯‘æ—¶ä¼˜åŒ–
  Config -> Compile -> Binary -> Apply

  // AMD: è¿è¡Œæ—¶çµæ´»
  Enable -> Validate -> Schedule -> Collect

  // ç»Ÿä¸€APIçš„ä»»ä½•é€‰æ‹©éƒ½ä¼šæŸå¤±å¦ä¸€æ–¹ä¼˜åŠ¿

  3. é”™è¯¯å¤„ç†æœºåˆ¶å·®å¼‚

  // NVIDIA: StickyçŠ¶æ€
  if (overflow) {
      state = STICKY_ERROR;
      // å¿…é¡»æ˜¾å¼æ¸…é™¤
  }

  // AMD: å³æ—¶é”™è¯¯
  status = GpaBeginSample();
  if (status != kGpaStatusOk) {
      // ç«‹å³å¤„ç†
  }

  ğŸ’¡ æ¨èçš„æ··åˆç­–ç•¥

  // åˆ†å±‚APIè®¾è®¡ç¤ºä¾‹
  typedef struct CGPUPerfExtendedConfig {
      CGPUPerfConfig base;  // ç»Ÿä¸€é…ç½®

      union {
          struct {
              NVPW_RawCounterConfig* raw_config;
              NVPW_GPU_PeriodicSampler_TriggerSource trigger;
              uint32_t cooperative_domains[8];
          } nvidia;

          struct {
              GpaOpenContextFlags clock_mode;
              GpaSqttInstructionFlags sqtt_mask;
              GpaSpmConfiguration spm_config;
          } amd;
      } vendor_specific;

      CGPUPerfVendor vendor;
  } CGPUPerfExtendedConfig;

  // èƒ½åŠ›æŸ¥è¯¢å¢å¼º
  typedef struct CGPUPerfExtendedCapabilities {
      CGPUPerfCapabilities base;

      // å‚å•†ç‰¹å®šèƒ½åŠ›æ ‡è®°
      uint64_t vendor_capabilities;

      // ç²¾åº¦ä¿¡æ¯
      uint32_t timestamp_resolution_ns;
      uint32_t min_sample_interval_ns;
      float expected_overhead_percent;

      // åŠŸèƒ½æ”¯æŒçŸ©é˜µ
      bool supports_hardware_triggers;
      bool supports_cross_domain_groups;
      bool supports_instruction_trace;
      bool supports_continuous_streaming;
  } CGPUPerfExtendedCapabilities;

  ğŸ“‹ æ€»ç»“

  åœ¨ç»Ÿä¸€APIæŠ½è±¡ä¸‹ï¼š

  NVIDIA SDKæŸå¤±ï¼š
  - ç¡¬ä»¶ç²¾ç¡®æ€§ï¼š40-60%èƒ½åŠ›æŸå¤±
  - é›¶å¼€é”€é‡‡æ ·ï¼šå®Œå…¨ä¸§å¤±
  - Passä¼˜åŒ–ï¼š30-50%æ•ˆç‡æŸå¤±
  - é…ç½®å¤ç”¨ï¼š80%æ•ˆç‡æŸå¤±

  AMD SDKæŸå¤±ï¼š
  - æ—¶é’Ÿæ§åˆ¶ï¼šå®Œå…¨ä¸§å¤±
  - æŒ‡ä»¤è¿½è¸ªï¼š70%èƒ½åŠ›æŸå¤±
  - æµå¼ç›‘æ§ï¼šåŸºæœ¬ä¸§å¤±
  - çµæ´»é…ç½®ï¼š50%èƒ½åŠ›æŸå¤±

  å»ºè®®ï¼š
  1. é‡‡ç”¨åˆ†å±‚APIï¼Œå…è®¸åº”ç”¨é€‰æ‹©ç²¾åº¦çº§åˆ«
  2. æä¾›vendor-specificæ‰©å±•æœºåˆ¶
  3. æ˜ç¡®æ–‡æ¡£åŒ–æ¯ä¸ªæŠ½è±¡çº§åˆ«çš„ç²¾åº¦æŸå¤±
  4. ä¸ºå…³é”®ç”¨ä¾‹æä¾›ä¸“é—¨çš„ä¼˜åŒ–è·¯å¾„

  ç»Ÿä¸€APIæ˜¯æ˜“ç”¨æ€§å’Œæ€§èƒ½ä¹‹é—´çš„æƒè¡¡ï¼Œåº”è¯¥è®©ç”¨æˆ·æ˜ç¡®äº†è§£è¿™ç§æƒè¡¡çš„ä»£ä»·ã€‚