#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep 27 00:00:31 2020
# Process ID: 128331
# Current directory: /home/caohy/work/Kalman/vivado
# Command line: vivado
# Log file: /home/caohy/work/Kalman/vivado/vivado.log
# Journal file: /home/caohy/work/Kalman/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/caohy/work/Kalman/vivado_hls/KalmanFilter/KalmanHls/KalmanHls/solution2/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'CarrierTrack' is locked:
* IP definition 'Kalman (1.0)' for IP 'CarrierTrack' (customized with software release 2019.2) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 6743.449 ; gain = 205.727 ; free physical = 50342 ; free virtual = 61591
update_compile_order -fileset sources_1
create_ip -name CarrierTracking -vendor THZ -library hls -version 1.0 -module_name CarrierTracking0
set_property -dict [list CONFIG.Component_Name {CarrierTracking0}] [get_ips CarrierTracking0]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'CarrierTracking0' to 'CarrierTracking0' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/CarrierTracking0/CarrierTracking0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'CarrierTracking0'...
generate_target all [get_files  /home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/CarrierTracking0/CarrierTracking0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'CarrierTracking0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'CarrierTracking0'...
WARNING: [IP_Flow 19-519] IP 'CarrierTracking0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'CarrierTracking0'...
catch { config_ip_cache -export [get_ips -all CarrierTracking0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP CarrierTracking0, cache-ID = 30600ead96cb6d7f; cache size = 345.586 MB.
config_ip_cache: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 6878.121 ; gain = 42.004 ; free physical = 50140 ; free virtual = 61554
export_ip_user_files -of_objects [get_files /home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/CarrierTracking0/CarrierTracking0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/CarrierTracking0/CarrierTracking0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/CarrierTracking0/CarrierTracking0.xci'
export_simulation -of_objects [get_files /home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/CarrierTracking0/CarrierTracking0.xci] -directory /home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.ip_user_files/sim_scripts -ip_user_files_dir /home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.ip_user_files -ipstatic_source_dir /home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.cache/compile_simlib/modelsim} {questa=/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.cache/compile_simlib/questa} {ies=/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.cache/compile_simlib/ies} {xcelium=/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.cache/compile_simlib/vcs} {riviera=/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/CarrierTrack/CarrierTrack.xci] -no_script -reset -force -quiet
remove_files  -fileset CarrierTrack /home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/CarrierTrack/CarrierTrack.xci
INFO: [Project 1-386] Moving file '/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/CarrierTrack/CarrierTrack.xci' from fileset 'CarrierTrack' to fileset 'sources_1'.
file delete -force /home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/CarrierTrack
set_param generalmaxthreads 32
ERROR: [Common 17-153] Param 'generalmaxthreads' does not exist
set_param general.maxthreads 32
32
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/CarrierTracking0/CarrierTracking0.xci' is already up-to-date
[Sun Sep 27 00:09:48 2020] Launched synth_1...
Run output will be captured here: /home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.runs/synth_1/runme.log
[Sun Sep 27 00:09:48 2020] Launched impl_1...
Run output will be captured here: /home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 7145.711 ; gain = 84.668 ; free physical = 50052 ; free virtual = 61493
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcku040-ffva1156-2-e
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/CarrierTracking0/CarrierTracking0.dcp' for cell 'CarrierTracking0'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.87 . Memory (MB): peak = 7543.480 ; gain = 0.000 ; free physical = 49455 ; free virtual = 60922
INFO: [Netlist 29-17] Analyzing 2172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 8136.344 ; gain = 425.348 ; free physical = 49064 ; free virtual = 60531
Finished Parsing XDC File [/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/constrs_1/new/KalmanIPeXAPLE.xdc]
Finished Parsing XDC File [/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/constrs_1/new/KalmanIPeXAPLE.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8138.344 ; gain = 0.000 ; free physical = 49168 ; free virtual = 60635
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 62 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 23 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 10 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

open_run: Time (s): cpu = 00:00:57 ; elapsed = 00:00:49 . Memory (MB): peak = 8399.609 ; gain = 1240.891 ; free physical = 48873 ; free virtual = 60343
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xcku040-ffva1156-2-e
Top: KalmanIPExample
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 9157.777 ; gain = 0.000 ; free physical = 48139 ; free virtual = 59609
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'KalmanIPExample' [/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/new/KalmanIPExample.sv:21]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/caohy/work/Kalman/vivado/.Xil/Vivado-128331-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/caohy/work/Kalman/vivado/.Xil/Vivado-128331-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'CarrierTracking0' [/home/caohy/work/Kalman/vivado/.Xil/Vivado-128331-ubuntu/realtime/CarrierTracking0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'CarrierTracking0' (2#1) [/home/caohy/work/Kalman/vivado/.Xil/Vivado-128331-ubuntu/realtime/CarrierTracking0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'KalmanIPExample' (3#1) [/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/new/KalmanIPExample.sv:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9157.777 ; gain = 0.000 ; free physical = 48180 ; free virtual = 59651
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9157.777 ; gain = 0.000 ; free physical = 48176 ; free virtual = 59647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9157.777 ; gain = 0.000 ; free physical = 48176 ; free virtual = 59647
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/CarrierTracking0/CarrierTracking0.dcp' for cell 'CarrierTracking0'
Netlist sorting complete. Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.85 . Memory (MB): peak = 9157.777 ; gain = 0.000 ; free physical = 48090 ; free virtual = 59560
INFO: [Netlist 29-17] Analyzing 2162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 10 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/KalmanIPExample_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/KalmanIPExample_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/constrs_1/new/KalmanIPeXAPLE.xdc]
Finished Parsing XDC File [/home/caohy/work/Kalman/vivado/KalmanIPExample/KalmanIPExample.srcs/constrs_1/new/KalmanIPeXAPLE.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 9379.594 ; gain = 0.000 ; free physical = 47954 ; free virtual = 59425
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 62 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 23 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 10 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

RTL Elaboration Complete:  : Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 9379.594 ; gain = 221.816 ; free physical = 47835 ; free virtual = 59306
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 9379.594 ; gain = 221.816 ; free physical = 47835 ; free virtual = 59306
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
