
ADF4351_PLL_STM32F407_Discovery.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002698  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08002820  08002820  00003820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002830  08002830  0000400c  2**0
                  CONTENTS
  4 .ARM          00000008  08002830  08002830  00003830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002838  08002838  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002838  08002838  00003838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800283c  0800283c  0000383c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002840  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000400c  2**0
                  CONTENTS
 10 .bss          00000138  20000010  20000010  00004010  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000148  20000148  00004010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00006629  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001724  00000000  00000000  0000a665  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006a8  00000000  00000000  0000bd90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000004e5  00000000  00000000  0000c438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f95e  00000000  00000000  0000c91d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007f95  00000000  00000000  0002c27b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bf053  00000000  00000000  00034210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f3263  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001974  00000000  00000000  000f32a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  000f4c1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002808 	.word	0x08002808

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08002808 	.word	0x08002808

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <SPI_assert_CS_LD>:

/***************************************************************************//**
 * @brief assert SPI CS and LD
 * This set the IO pins to zero..
*******************************************************************************/
void SPI_assert_CS_LD() {
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI1_CSn_GPIO_Port, SPI1_CSn_Pin, 0);
 80004bc:	2200      	movs	r2, #0
 80004be:	2140      	movs	r1, #64	@ 0x40
 80004c0:	4804      	ldr	r0, [pc, #16]	@ (80004d4 <SPI_assert_CS_LD+0x1c>)
 80004c2:	f001 fa73 	bl	80019ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_LD_GPIO_Port, SPI1_LD_Pin, 0);
 80004c6:	2200      	movs	r2, #0
 80004c8:	2110      	movs	r1, #16
 80004ca:	4803      	ldr	r0, [pc, #12]	@ (80004d8 <SPI_assert_CS_LD+0x20>)
 80004cc:	f001 fa6e 	bl	80019ac <HAL_GPIO_WritePin>
}
 80004d0:	bf00      	nop
 80004d2:	bd80      	pop	{r7, pc}
 80004d4:	40020000 	.word	0x40020000
 80004d8:	40020800 	.word	0x40020800

080004dc <SPI_deassert_CS_LD>:

/***************************************************************************//**
 * @brief assert SPI CS and LD
 * This sets the IO pins to one..
*******************************************************************************/
void SPI_deassert_CS_LD() {
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI1_CSn_GPIO_Port, SPI1_CSn_Pin, 1);
 80004e0:	2201      	movs	r2, #1
 80004e2:	2140      	movs	r1, #64	@ 0x40
 80004e4:	4804      	ldr	r0, [pc, #16]	@ (80004f8 <SPI_deassert_CS_LD+0x1c>)
 80004e6:	f001 fa61 	bl	80019ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_LD_GPIO_Port, SPI1_LD_Pin, 1);
 80004ea:	2201      	movs	r2, #1
 80004ec:	2110      	movs	r1, #16
 80004ee:	4803      	ldr	r0, [pc, #12]	@ (80004fc <SPI_deassert_CS_LD+0x20>)
 80004f0:	f001 fa5c 	bl	80019ac <HAL_GPIO_WritePin>
}
 80004f4:	bf00      	nop
 80004f6:	bd80      	pop	{r7, pc}
 80004f8:	40020000 	.word	0x40020000
 80004fc:	40020800 	.word	0x40020800

08000500 <SPI_Write>:

/************************
 *  @brief write 8 bits of data on SPI interface MOSI pin..
 */
void SPI_Write(uint8_t data) {
 8000500:	b580      	push	{r7, lr}
 8000502:	b082      	sub	sp, #8
 8000504:	af00      	add	r7, sp, #0
 8000506:	4603      	mov	r3, r0
 8000508:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
 800050a:	1df9      	adds	r1, r7, #7
 800050c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000510:	2201      	movs	r2, #1
 8000512:	4803      	ldr	r0, [pc, #12]	@ (8000520 <SPI_Write+0x20>)
 8000514:	f001 ff2b 	bl	800236e <HAL_SPI_Transmit>
}
 8000518:	bf00      	nop
 800051a:	3708      	adds	r7, #8
 800051c:	46bd      	mov	sp, r7
 800051e:	bd80      	pop	{r7, pc}
 8000520:	200000ec 	.word	0x200000ec

08000524 <adf4350_write>:
 * @param data - Data value to write.
 *
 * @return Returns 0 in case of success or negative error code..
*******************************************************************************/
int32_t adf4350_write(uint32_t data)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b084      	sub	sp, #16
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
	uint8_t txData[4];
	txData[0] = (data & 0xFF000000) >> 24;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	0e1b      	lsrs	r3, r3, #24
 8000530:	b2db      	uxtb	r3, r3
 8000532:	733b      	strb	r3, [r7, #12]
	txData[1] = (data & 0x00FF0000) >> 16;
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	0c1b      	lsrs	r3, r3, #16
 8000538:	b2db      	uxtb	r3, r3
 800053a:	737b      	strb	r3, [r7, #13]
	txData[2] = (data & 0x0000FF00) >> 8;
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	0a1b      	lsrs	r3, r3, #8
 8000540:	b2db      	uxtb	r3, r3
 8000542:	73bb      	strb	r3, [r7, #14]
	txData[3] = (data & 0x000000FF) >> 0;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	b2db      	uxtb	r3, r3
 8000548:	73fb      	strb	r3, [r7, #15]

	// Assert CS and LD for whole period..
	// Write txData 0..3
	SPI_assert_CS_LD();
 800054a:	f7ff ffb5 	bl	80004b8 <SPI_assert_CS_LD>
	SPI_Write(txData[0]);
 800054e:	7b3b      	ldrb	r3, [r7, #12]
 8000550:	4618      	mov	r0, r3
 8000552:	f7ff ffd5 	bl	8000500 <SPI_Write>
	SPI_Write(txData[1]);
 8000556:	7b7b      	ldrb	r3, [r7, #13]
 8000558:	4618      	mov	r0, r3
 800055a:	f7ff ffd1 	bl	8000500 <SPI_Write>
	SPI_Write(txData[2]);
 800055e:	7bbb      	ldrb	r3, [r7, #14]
 8000560:	4618      	mov	r0, r3
 8000562:	f7ff ffcd 	bl	8000500 <SPI_Write>
	SPI_Write(txData[3]);
 8000566:	7bfb      	ldrb	r3, [r7, #15]
 8000568:	4618      	mov	r0, r3
 800056a:	f7ff ffc9 	bl	8000500 <SPI_Write>
	SPI_deassert_CS_LD();
 800056e:	f7ff ffb5 	bl	80004dc <SPI_deassert_CS_LD>
	return 0;
 8000572:	2300      	movs	r3, #0
}
 8000574:	4618      	mov	r0, r3
 8000576:	3710      	adds	r7, #16
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}

0800057c <adf4350_sync_config>:
 * @param st - The selected structure.
 *
 * @return Returns 0 in case of success or negative error code.
*******************************************************************************/
int32_t adf4350_sync_config(struct adf4350_state *st)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b086      	sub	sp, #24
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
	int32_t ret, i, doublebuf = 0;
 8000584:	2300      	movs	r3, #0
 8000586:	613b      	str	r3, [r7, #16]

	for (i = ADF4350_REG5; i >= ADF4350_REG0; i--)
 8000588:	2305      	movs	r3, #5
 800058a:	617b      	str	r3, [r7, #20]
 800058c:	e040      	b.n	8000610 <adf4350_sync_config+0x94>
	{
		if ((st->regs_hw[i] != st->regs[i]) ||
 800058e:	687a      	ldr	r2, [r7, #4]
 8000590:	697b      	ldr	r3, [r7, #20]
 8000592:	330e      	adds	r3, #14
 8000594:	009b      	lsls	r3, r3, #2
 8000596:	4413      	add	r3, r2
 8000598:	685a      	ldr	r2, [r3, #4]
 800059a:	6879      	ldr	r1, [r7, #4]
 800059c:	697b      	ldr	r3, [r7, #20]
 800059e:	3308      	adds	r3, #8
 80005a0:	009b      	lsls	r3, r3, #2
 80005a2:	440b      	add	r3, r1
 80005a4:	685b      	ldr	r3, [r3, #4]
 80005a6:	429a      	cmp	r2, r3
 80005a8:	d105      	bne.n	80005b6 <adf4350_sync_config+0x3a>
 80005aa:	697b      	ldr	r3, [r7, #20]
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d12c      	bne.n	800060a <adf4350_sync_config+0x8e>
			((i == ADF4350_REG0) && doublebuf))
 80005b0:	693b      	ldr	r3, [r7, #16]
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d029      	beq.n	800060a <adf4350_sync_config+0x8e>
		{
			switch (i)
 80005b6:	697b      	ldr	r3, [r7, #20]
 80005b8:	2b01      	cmp	r3, #1
 80005ba:	d002      	beq.n	80005c2 <adf4350_sync_config+0x46>
 80005bc:	697b      	ldr	r3, [r7, #20]
 80005be:	2b04      	cmp	r3, #4
 80005c0:	d102      	bne.n	80005c8 <adf4350_sync_config+0x4c>
			{
				case ADF4350_REG1:
				case ADF4350_REG4:
					doublebuf = 1;
 80005c2:	2301      	movs	r3, #1
 80005c4:	613b      	str	r3, [r7, #16]
					break;
 80005c6:	bf00      	nop
			}

			st->val = (st->regs[i] | i);
 80005c8:	687a      	ldr	r2, [r7, #4]
 80005ca:	697b      	ldr	r3, [r7, #20]
 80005cc:	3308      	adds	r3, #8
 80005ce:	009b      	lsls	r3, r3, #2
 80005d0:	4413      	add	r3, r2
 80005d2:	685a      	ldr	r2, [r3, #4]
 80005d4:	697b      	ldr	r3, [r7, #20]
 80005d6:	431a      	orrs	r2, r3
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	655a      	str	r2, [r3, #84]	@ 0x54
			ret = adf4350_write(st->val);
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80005e0:	4618      	mov	r0, r3
 80005e2:	f7ff ff9f 	bl	8000524 <adf4350_write>
 80005e6:	60f8      	str	r0, [r7, #12]
			if (ret < 0)
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	da01      	bge.n	80005f2 <adf4350_sync_config+0x76>
				return ret;
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	e012      	b.n	8000618 <adf4350_sync_config+0x9c>
			st->regs_hw[i] = st->regs[i];
 80005f2:	687a      	ldr	r2, [r7, #4]
 80005f4:	697b      	ldr	r3, [r7, #20]
 80005f6:	3308      	adds	r3, #8
 80005f8:	009b      	lsls	r3, r3, #2
 80005fa:	4413      	add	r3, r2
 80005fc:	685a      	ldr	r2, [r3, #4]
 80005fe:	6879      	ldr	r1, [r7, #4]
 8000600:	697b      	ldr	r3, [r7, #20]
 8000602:	330e      	adds	r3, #14
 8000604:	009b      	lsls	r3, r3, #2
 8000606:	440b      	add	r3, r1
 8000608:	605a      	str	r2, [r3, #4]
	for (i = ADF4350_REG5; i >= ADF4350_REG0; i--)
 800060a:	697b      	ldr	r3, [r7, #20]
 800060c:	3b01      	subs	r3, #1
 800060e:	617b      	str	r3, [r7, #20]
 8000610:	697b      	ldr	r3, [r7, #20]
 8000612:	2b00      	cmp	r3, #0
 8000614:	dabb      	bge.n	800058e <adf4350_sync_config+0x12>
		}
	}

	return 0;
 8000616:	2300      	movs	r3, #0
}
 8000618:	4618      	mov	r0, r3
 800061a:	3718      	adds	r7, #24
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}

08000620 <adf4350_tune_r_cnt>:
 * @param r_cnt - Initial r_cnt value.
 *
 * @return Returns 0 in case of success or negative error code.
*******************************************************************************/
int32_t adf4350_tune_r_cnt(struct adf4350_state *st, uint16_t r_cnt)
{
 8000620:	b480      	push	{r7}
 8000622:	b085      	sub	sp, #20
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
 8000628:	460b      	mov	r3, r1
 800062a:	807b      	strh	r3, [r7, #2]
	struct adf4350_platform_data *pdata = st->pdata;
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	60fb      	str	r3, [r7, #12]

	do
	{
		r_cnt++;
 8000632:	887b      	ldrh	r3, [r7, #2]
 8000634:	3301      	adds	r3, #1
 8000636:	807b      	strh	r3, [r7, #2]
		st->fpfd = (st->clkin * (pdata->ref_doubler_en ? 2 : 1)) /
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	685a      	ldr	r2, [r3, #4]
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	7c9b      	ldrb	r3, [r3, #18]
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <adf4350_tune_r_cnt+0x28>
 8000644:	2302      	movs	r3, #2
 8000646:	e000      	b.n	800064a <adf4350_tune_r_cnt+0x2a>
 8000648:	2301      	movs	r3, #1
 800064a:	fb02 f303 	mul.w	r3, r2, r3
			   (r_cnt * (pdata->ref_div2_en ? 2 : 1));
 800064e:	8879      	ldrh	r1, [r7, #2]
 8000650:	68fa      	ldr	r2, [r7, #12]
 8000652:	7cd2      	ldrb	r2, [r2, #19]
 8000654:	2a00      	cmp	r2, #0
 8000656:	d001      	beq.n	800065c <adf4350_tune_r_cnt+0x3c>
 8000658:	2202      	movs	r2, #2
 800065a:	e000      	b.n	800065e <adf4350_tune_r_cnt+0x3e>
 800065c:	2201      	movs	r2, #1
 800065e:	fb01 f202 	mul.w	r2, r1, r2
		st->fpfd = (st->clkin * (pdata->ref_doubler_en ? 2 : 1)) /
 8000662:	fbb3 f2f2 	udiv	r2, r3, r2
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	60da      	str	r2, [r3, #12]
	} while (st->fpfd > ADF4350_MAX_FREQ_PFD);
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	68db      	ldr	r3, [r3, #12]
 800066e:	4a05      	ldr	r2, [pc, #20]	@ (8000684 <adf4350_tune_r_cnt+0x64>)
 8000670:	4293      	cmp	r3, r2
 8000672:	d8de      	bhi.n	8000632 <adf4350_tune_r_cnt+0x12>

	return r_cnt;
 8000674:	887b      	ldrh	r3, [r7, #2]
}
 8000676:	4618      	mov	r0, r3
 8000678:	3714      	adds	r7, #20
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	01e84800 	.word	0x01e84800

08000688 <gcd>:
 * @brief Computes the greatest common divider of two numbers
 *
 * @return Returns the gcd.
*******************************************************************************/
uint32_t gcd(uint32_t x, uint32_t y)
{
 8000688:	b480      	push	{r7}
 800068a:	b085      	sub	sp, #20
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
 8000690:	6039      	str	r1, [r7, #0]
	int32_t tmp;

	tmp = y > x ? x : y;
 8000692:	683a      	ldr	r2, [r7, #0]
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	4293      	cmp	r3, r2
 8000698:	bf28      	it	cs
 800069a:	4613      	movcs	r3, r2
 800069c:	60fb      	str	r3, [r7, #12]


	while((x % tmp) || (y % tmp))
 800069e:	e002      	b.n	80006a6 <gcd+0x1e>
	{
		tmp--;
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	3b01      	subs	r3, #1
 80006a4:	60fb      	str	r3, [r7, #12]
	while((x % tmp) || (y % tmp))
 80006a6:	68fa      	ldr	r2, [r7, #12]
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	fbb3 f1f2 	udiv	r1, r3, r2
 80006ae:	fb01 f202 	mul.w	r2, r1, r2
 80006b2:	1a9b      	subs	r3, r3, r2
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d1f3      	bne.n	80006a0 <gcd+0x18>
 80006b8:	68fa      	ldr	r2, [r7, #12]
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	fbb3 f1f2 	udiv	r1, r3, r2
 80006c0:	fb01 f202 	mul.w	r2, r1, r2
 80006c4:	1a9b      	subs	r3, r3, r2
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d1ea      	bne.n	80006a0 <gcd+0x18>
	}

	return tmp;
 80006ca:	68fb      	ldr	r3, [r7, #12]
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	3714      	adds	r7, #20
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr

080006d8 <adf4350_set_freq>:
 * @param freq - The desired frequency value.
 *
 * @return calculatedFrequency - The actual frequency value that was set.
*******************************************************************************/
int64_t adf4350_set_freq(struct adf4350_state *st, uint64_t freq)
{
 80006d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80006dc:	b0a4      	sub	sp, #144	@ 0x90
 80006de:	af00      	add	r7, sp, #0
 80006e0:	6678      	str	r0, [r7, #100]	@ 0x64
 80006e2:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
	struct adf4350_platform_data *pdata = st->pdata;
 80006e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	uint64_t tmp;
	uint32_t div_gcd, prescaler, chspc;
	uint16_t mdiv, r_cnt = 0;
 80006ee:	2300      	movs	r3, #0
 80006f0:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
	uint8_t band_sel_div;
	int32_t ret;

	if ((freq > ADF4350_MAX_OUT_FREQ) || (freq < ADF4350_MIN_OUT_FREQ))
 80006f4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80006f8:	49ab      	ldr	r1, [pc, #684]	@ (80009a8 <adf4350_set_freq+0x2d0>)
 80006fa:	428a      	cmp	r2, r1
 80006fc:	f173 0301 	sbcs.w	r3, r3, #1
 8000700:	d206      	bcs.n	8000710 <adf4350_set_freq+0x38>
 8000702:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8000706:	49a9      	ldr	r1, [pc, #676]	@ (80009ac <adf4350_set_freq+0x2d4>)
 8000708:	428a      	cmp	r2, r1
 800070a:	f173 0300 	sbcs.w	r3, r3, #0
 800070e:	d206      	bcs.n	800071e <adf4350_set_freq+0x46>
		return -1;
 8000710:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000714:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000718:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50
 800071c:	e1e1      	b.n	8000ae2 <adf4350_set_freq+0x40a>

	if (freq > ADF4350_MAX_FREQ_45_PRESC) {
 800071e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8000722:	49a3      	ldr	r1, [pc, #652]	@ (80009b0 <adf4350_set_freq+0x2d8>)
 8000724:	428a      	cmp	r2, r1
 8000726:	f173 0300 	sbcs.w	r3, r3, #0
 800072a:	d307      	bcc.n	800073c <adf4350_set_freq+0x64>
		prescaler = ADF4350_REG1_PRESCALER;
 800072c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000730:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
		mdiv = 75;
 8000734:	234b      	movs	r3, #75	@ 0x4b
 8000736:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800073a:	e005      	b.n	8000748 <adf4350_set_freq+0x70>
	}
	else
	{
		prescaler = 0;
 800073c:	2300      	movs	r3, #0
 800073e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
		mdiv = 23;
 8000742:	2317      	movs	r3, #23
 8000744:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
	}

	st->r4_rf_div_sel = 0;
 8000748:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800074a:	2300      	movs	r3, #0
 800074c:	6213      	str	r3, [r2, #32]

	while (freq < ADF4350_MIN_VCO_FREQ)
 800074e:	e00b      	b.n	8000768 <adf4350_set_freq+0x90>
	{
		freq <<= 1;
 8000750:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8000754:	1894      	adds	r4, r2, r2
 8000756:	eb43 0503 	adc.w	r5, r3, r3
 800075a:	e9c7 4516 	strd	r4, r5, [r7, #88]	@ 0x58
		st->r4_rf_div_sel++;
 800075e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000760:	6a1b      	ldr	r3, [r3, #32]
 8000762:	1c5a      	adds	r2, r3, #1
 8000764:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000766:	621a      	str	r2, [r3, #32]
	while (freq < ADF4350_MIN_VCO_FREQ)
 8000768:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800076c:	4991      	ldr	r1, [pc, #580]	@ (80009b4 <adf4350_set_freq+0x2dc>)
 800076e:	428a      	cmp	r2, r1
 8000770:	f173 0300 	sbcs.w	r3, r3, #0
 8000774:	d3ec      	bcc.n	8000750 <adf4350_set_freq+0x78>

	/*
	 * Allow a predefined reference division factor
	 * if not set, compute our own
	 */
	if (pdata->ref_div_factor)
 8000776:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800077a:	8a1b      	ldrh	r3, [r3, #16]
 800077c:	2b00      	cmp	r3, #0
 800077e:	d005      	beq.n	800078c <adf4350_set_freq+0xb4>
		r_cnt = pdata->ref_div_factor - 1;
 8000780:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000784:	8a1b      	ldrh	r3, [r3, #16]
 8000786:	3b01      	subs	r3, #1
 8000788:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84

	chspc = st->chspc;
 800078c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800078e:	689b      	ldr	r3, [r3, #8]
 8000790:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	{
		do
		{
			do
			{
				r_cnt = adf4350_tune_r_cnt(st, r_cnt);
 8000794:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8000798:	4619      	mov	r1, r3
 800079a:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800079c:	f7ff ff40 	bl	8000620 <adf4350_tune_r_cnt>
 80007a0:	4603      	mov	r3, r0
 80007a2:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
						st->r1_mod = st->fpfd / chspc;
 80007a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80007a8:	68da      	ldr	r2, [r3, #12]
 80007aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80007ae:	fbb2 f2f3 	udiv	r2, r2, r3
 80007b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80007b4:	61da      	str	r2, [r3, #28]
						if (r_cnt > ADF4350_MAX_R_CNT)
 80007b6:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80007ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80007be:	d307      	bcc.n	80007d0 <adf4350_set_freq+0xf8>
						{
							/* try higher spacing values */
							chspc++;
 80007c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80007c4:	3301      	adds	r3, #1
 80007c6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
							r_cnt = 0;
 80007ca:	2300      	movs	r3, #0
 80007cc:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
						}
			} while ((st->r1_mod > ADF4350_MAX_MODULUS) && r_cnt);
 80007d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80007d2:	69db      	ldr	r3, [r3, #28]
 80007d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80007d8:	d303      	bcc.n	80007e2 <adf4350_set_freq+0x10a>
 80007da:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d1d8      	bne.n	8000794 <adf4350_set_freq+0xbc>
		} while (r_cnt == 0);
 80007e2:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d0d4      	beq.n	8000794 <adf4350_set_freq+0xbc>


		tmp = freq * (uint64_t)st->r1_mod + (st->fpfd > 1);
 80007ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80007ec:	69db      	ldr	r3, [r3, #28]
 80007ee:	2200      	movs	r2, #0
 80007f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80007f2:	647a      	str	r2, [r7, #68]	@ 0x44
 80007f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80007f6:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 80007fa:	462a      	mov	r2, r5
 80007fc:	fb02 f203 	mul.w	r2, r2, r3
 8000800:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000802:	4621      	mov	r1, r4
 8000804:	fb01 f303 	mul.w	r3, r1, r3
 8000808:	441a      	add	r2, r3
 800080a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800080c:	4621      	mov	r1, r4
 800080e:	fba3 ab01 	umull	sl, fp, r3, r1
 8000812:	eb02 030b 	add.w	r3, r2, fp
 8000816:	469b      	mov	fp, r3
 8000818:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800081a:	68db      	ldr	r3, [r3, #12]
 800081c:	2b01      	cmp	r3, #1
 800081e:	bf8c      	ite	hi
 8000820:	2301      	movhi	r3, #1
 8000822:	2300      	movls	r3, #0
 8000824:	b2db      	uxtb	r3, r3
 8000826:	b2db      	uxtb	r3, r3
 8000828:	2200      	movs	r2, #0
 800082a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800082c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800082e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8000832:	460b      	mov	r3, r1
 8000834:	eb1a 0303 	adds.w	r3, sl, r3
 8000838:	603b      	str	r3, [r7, #0]
 800083a:	4613      	mov	r3, r2
 800083c:	eb4b 0303 	adc.w	r3, fp, r3
 8000840:	607b      	str	r3, [r7, #4]
 8000842:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000846:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78

		tmp = (tmp / st->fpfd);	/* Div round closest (n + d/2)/d */
 800084a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800084c:	68db      	ldr	r3, [r3, #12]
 800084e:	2200      	movs	r2, #0
 8000850:	633b      	str	r3, [r7, #48]	@ 0x30
 8000852:	637a      	str	r2, [r7, #52]	@ 0x34
 8000854:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8000858:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800085c:	f7ff fcb4 	bl	80001c8 <__aeabi_uldivmod>
 8000860:	4602      	mov	r2, r0
 8000862:	460b      	mov	r3, r1
 8000864:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78

		st->r0_fract = tmp % st->r1_mod;
 8000868:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800086a:	69db      	ldr	r3, [r3, #28]
 800086c:	2200      	movs	r2, #0
 800086e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000870:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000872:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8000876:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800087a:	f7ff fca5 	bl	80001c8 <__aeabi_uldivmod>
 800087e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000880:	615a      	str	r2, [r3, #20]
		tmp = tmp / st->r1_mod;
 8000882:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000884:	69db      	ldr	r3, [r3, #28]
 8000886:	2200      	movs	r2, #0
 8000888:	623b      	str	r3, [r7, #32]
 800088a:	627a      	str	r2, [r7, #36]	@ 0x24
 800088c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000890:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8000894:	f7ff fc98 	bl	80001c8 <__aeabi_uldivmod>
 8000898:	4602      	mov	r2, r0
 800089a:	460b      	mov	r3, r1
 800089c:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78

		st->r0_int = tmp;
 80008a0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80008a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80008a4:	619a      	str	r2, [r3, #24]
	} while (mdiv > st->r0_int);
 80008a6:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 80008aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80008ac:	699b      	ldr	r3, [r3, #24]
 80008ae:	429a      	cmp	r2, r3
 80008b0:	f63f af70 	bhi.w	8000794 <adf4350_set_freq+0xbc>

	band_sel_div = st->fpfd % ADF4350_MAX_BANDSEL_CLK > ADF4350_MAX_BANDSEL_CLK / 2 ?
 80008b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80008b6:	68d9      	ldr	r1, [r3, #12]
 80008b8:	4b3f      	ldr	r3, [pc, #252]	@ (80009b8 <adf4350_set_freq+0x2e0>)
 80008ba:	fba3 2301 	umull	r2, r3, r3, r1
 80008be:	0bdb      	lsrs	r3, r3, #15
 80008c0:	4a3e      	ldr	r2, [pc, #248]	@ (80009bc <adf4350_set_freq+0x2e4>)
 80008c2:	fb02 f303 	mul.w	r3, r2, r3
 80008c6:	1acb      	subs	r3, r1, r3
 80008c8:	f24f 4224 	movw	r2, #62500	@ 0xf424
 80008cc:	4293      	cmp	r3, r2
 80008ce:	d909      	bls.n	80008e4 <adf4350_set_freq+0x20c>
					st->fpfd / ADF4350_MAX_BANDSEL_CLK + 1 :
 80008d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80008d2:	68db      	ldr	r3, [r3, #12]
 80008d4:	4a38      	ldr	r2, [pc, #224]	@ (80009b8 <adf4350_set_freq+0x2e0>)
 80008d6:	fba2 2303 	umull	r2, r3, r2, r3
 80008da:	0bdb      	lsrs	r3, r3, #15
 80008dc:	b2db      	uxtb	r3, r3
	band_sel_div = st->fpfd % ADF4350_MAX_BANDSEL_CLK > ADF4350_MAX_BANDSEL_CLK / 2 ?
 80008de:	3301      	adds	r3, #1
 80008e0:	b2db      	uxtb	r3, r3
 80008e2:	e006      	b.n	80008f2 <adf4350_set_freq+0x21a>
					st->fpfd / ADF4350_MAX_BANDSEL_CLK;
 80008e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80008e6:	68db      	ldr	r3, [r3, #12]
 80008e8:	4a33      	ldr	r2, [pc, #204]	@ (80009b8 <adf4350_set_freq+0x2e0>)
 80008ea:	fba2 2303 	umull	r2, r3, r2, r3
 80008ee:	0bdb      	lsrs	r3, r3, #15
	band_sel_div = st->fpfd % ADF4350_MAX_BANDSEL_CLK > ADF4350_MAX_BANDSEL_CLK / 2 ?
 80008f0:	b2db      	uxtb	r3, r3
 80008f2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

	if (st->r0_fract && st->r1_mod) {
 80008f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80008f8:	695b      	ldr	r3, [r3, #20]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d01b      	beq.n	8000936 <adf4350_set_freq+0x25e>
 80008fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000900:	69db      	ldr	r3, [r3, #28]
 8000902:	2b00      	cmp	r3, #0
 8000904:	d017      	beq.n	8000936 <adf4350_set_freq+0x25e>
		div_gcd = gcd(st->r1_mod, st->r0_fract);
 8000906:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000908:	69da      	ldr	r2, [r3, #28]
 800090a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800090c:	695b      	ldr	r3, [r3, #20]
 800090e:	4619      	mov	r1, r3
 8000910:	4610      	mov	r0, r2
 8000912:	f7ff feb9 	bl	8000688 <gcd>
 8000916:	6738      	str	r0, [r7, #112]	@ 0x70
		st->r1_mod /= div_gcd;
 8000918:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800091a:	69da      	ldr	r2, [r3, #28]
 800091c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800091e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000922:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000924:	61da      	str	r2, [r3, #28]
		st->r0_fract /= div_gcd;
 8000926:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000928:	695a      	ldr	r2, [r3, #20]
 800092a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800092c:	fbb2 f2f3 	udiv	r2, r2, r3
 8000930:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000932:	615a      	str	r2, [r3, #20]
 8000934:	e005      	b.n	8000942 <adf4350_set_freq+0x26a>
	}
	else
	{
		st->r0_fract = 0;
 8000936:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000938:	2200      	movs	r2, #0
 800093a:	615a      	str	r2, [r3, #20]
		st->r1_mod = 1;
 800093c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800093e:	2201      	movs	r2, #1
 8000940:	61da      	str	r2, [r3, #28]
	}

	st->regs[ADF4350_REG0] = ADF4350_REG0_INT(st->r0_int) |
 8000942:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000944:	699b      	ldr	r3, [r3, #24]
 8000946:	03db      	lsls	r3, r3, #15
 8000948:	491d      	ldr	r1, [pc, #116]	@ (80009c0 <adf4350_set_freq+0x2e8>)
 800094a:	4019      	ands	r1, r3
				 ADF4350_REG0_FRACT(st->r0_fract);
 800094c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800094e:	695b      	ldr	r3, [r3, #20]
 8000950:	00da      	lsls	r2, r3, #3
 8000952:	f647 73f8 	movw	r3, #32760	@ 0x7ff8
 8000956:	4013      	ands	r3, r2
	st->regs[ADF4350_REG0] = ADF4350_REG0_INT(st->r0_int) |
 8000958:	ea41 0203 	orr.w	r2, r1, r3
 800095c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800095e:	625a      	str	r2, [r3, #36]	@ 0x24

	st->regs[ADF4350_REG1] = ADF4350_REG1_PHASE(1) |
				 ADF4350_REG1_MOD(st->r1_mod) |
 8000960:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000962:	69db      	ldr	r3, [r3, #28]
 8000964:	00da      	lsls	r2, r3, #3
 8000966:	f647 73f8 	movw	r3, #32760	@ 0x7ff8
 800096a:	4013      	ands	r3, r2
 800096c:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8000970:	4313      	orrs	r3, r2
 8000972:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
	st->regs[ADF4350_REG1] = ADF4350_REG1_PHASE(1) |
 8000976:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000978:	629a      	str	r2, [r3, #40]	@ 0x28
				 prescaler;

	st->regs[ADF4350_REG2] =
		ADF4350_REG2_10BIT_R_CNT(r_cnt) |
 800097a:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800097e:	039b      	lsls	r3, r3, #14
 8000980:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
		ADF4350_REG2_DOUBLE_BUFF_EN |
		(pdata->ref_doubler_en ? ADF4350_REG2_RMULT2_EN : 0) |
 8000984:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000988:	7c9b      	ldrb	r3, [r3, #18]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d002      	beq.n	8000994 <adf4350_set_freq+0x2bc>
 800098e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000992:	e000      	b.n	8000996 <adf4350_set_freq+0x2be>
 8000994:	2300      	movs	r3, #0
		ADF4350_REG2_DOUBLE_BUFF_EN |
 8000996:	431a      	orrs	r2, r3
		(pdata->ref_div2_en ? ADF4350_REG2_RDIV2_EN : 0) |
 8000998:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800099c:	7cdb      	ldrb	r3, [r3, #19]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d010      	beq.n	80009c4 <adf4350_set_freq+0x2ec>
 80009a2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80009a6:	e00e      	b.n	80009c6 <adf4350_set_freq+0x2ee>
 80009a8:	0642ac01 	.word	0x0642ac01
 80009ac:	020c8558 	.word	0x020c8558
 80009b0:	b2d05e01 	.word	0xb2d05e01
 80009b4:	83215600 	.word	0x83215600
 80009b8:	431bde83 	.word	0x431bde83
 80009bc:	0001e848 	.word	0x0001e848
 80009c0:	7fff8000 	.word	0x7fff8000
 80009c4:	2300      	movs	r3, #0
		(pdata->ref_doubler_en ? ADF4350_REG2_RMULT2_EN : 0) |
 80009c6:	4313      	orrs	r3, r2
 80009c8:	4619      	mov	r1, r3
		(pdata->r2_user_settings & (ADF4350_REG2_PD_POLARITY_POS |
 80009ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80009ce:	695a      	ldr	r2, [r3, #20]
 80009d0:	4b48      	ldr	r3, [pc, #288]	@ (8000af4 <adf4350_set_freq+0x41c>)
 80009d2:	4013      	ands	r3, r2
		(pdata->ref_div2_en ? ADF4350_REG2_RDIV2_EN : 0) |
 80009d4:	ea41 0203 	orr.w	r2, r1, r3
	st->regs[ADF4350_REG2] =
 80009d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80009da:	62da      	str	r2, [r3, #44]	@ 0x2c
		ADF4350_REG2_LDP_6ns | ADF4350_REG2_LDF_INT_N |
		ADF4350_REG2_CHARGE_PUMP_CURR_uA(5000) |
		ADF4350_REG2_MUXOUT(0x7) | ADF4350_REG2_NOISE_MODE(0x9)));

	st->regs[ADF4350_REG3] = pdata->r3_user_settings &
 80009dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80009e0:	699a      	ldr	r2, [r3, #24]
 80009e2:	4b45      	ldr	r3, [pc, #276]	@ (8000af8 <adf4350_set_freq+0x420>)
 80009e4:	4013      	ands	r3, r2
 80009e6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80009e8:	6313      	str	r3, [r2, #48]	@ 0x30
				 ADF4350_REG3_12BIT_CLKDIV_MODE(0x3) |
				 ADF4350_REG3_12BIT_CSR_EN);

	st->regs[ADF4350_REG4] =
		ADF4350_REG4_FEEDBACK_FUND |
		ADF4350_REG4_RF_DIV_SEL(st->r4_rf_div_sel) |
 80009ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80009ec:	6a1b      	ldr	r3, [r3, #32]
 80009ee:	051a      	lsls	r2, r3, #20
		ADF4350_REG4_8BIT_BAND_SEL_CLKDIV(band_sel_div) |
 80009f0:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80009f4:	031b      	lsls	r3, r3, #12
		ADF4350_REG4_RF_DIV_SEL(st->r4_rf_div_sel) |
 80009f6:	431a      	orrs	r2, r3
		ADF4350_REG4_RF_OUT_EN |
		(pdata->r4_user_settings &
 80009f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80009fc:	69db      	ldr	r3, [r3, #28]
 80009fe:	f403 63fb 	and.w	r3, r3, #2008	@ 0x7d8
		ADF4350_REG4_RF_OUT_EN |
 8000a02:	4313      	orrs	r3, r2
 8000a04:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000a08:	f043 0320 	orr.w	r3, r3, #32
	st->regs[ADF4350_REG4] =
 8000a0c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8000a0e:	6353      	str	r3, [r2, #52]	@ 0x34
		ADF4350_REG4_AUX_OUTPUT_PWR(0x3) |
		ADF4350_REG4_AUX_OUTPUT_EN |
		ADF4350_REG4_AUX_OUTPUT_FUND |
		ADF4350_REG4_MUTE_TILL_LOCK_EN));

	st->regs[ADF4350_REG5] = ADF4350_REG5_LD_PIN_MODE_DIGITAL | 0x00180000;
 8000a10:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000a12:	f44f 02b0 	mov.w	r2, #5767168	@ 0x580000
 8000a16:	639a      	str	r2, [r3, #56]	@ 0x38

	ret = adf4350_sync_config(st);
 8000a18:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8000a1a:	f7ff fdaf 	bl	800057c <adf4350_sync_config>
 8000a1e:	66f8      	str	r0, [r7, #108]	@ 0x6c
	if(ret < 0)
 8000a20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	da04      	bge.n	8000a30 <adf4350_set_freq+0x358>
	{
		return ret;
 8000a26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000a28:	17da      	asrs	r2, r3, #31
 8000a2a:	653b      	str	r3, [r7, #80]	@ 0x50
 8000a2c:	657a      	str	r2, [r7, #84]	@ 0x54
 8000a2e:	e058      	b.n	8000ae2 <adf4350_set_freq+0x40a>
	}

    tmp = (uint64_t)((st->r0_int * st->r1_mod) + st->r0_fract) * (uint64_t)st->fpfd;
 8000a30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000a32:	699b      	ldr	r3, [r3, #24]
 8000a34:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8000a36:	69d2      	ldr	r2, [r2, #28]
 8000a38:	fb03 f202 	mul.w	r2, r3, r2
 8000a3c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000a3e:	695b      	ldr	r3, [r3, #20]
 8000a40:	4413      	add	r3, r2
 8000a42:	2200      	movs	r2, #0
 8000a44:	61bb      	str	r3, [r7, #24]
 8000a46:	61fa      	str	r2, [r7, #28]
 8000a48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000a4a:	68db      	ldr	r3, [r3, #12]
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	613b      	str	r3, [r7, #16]
 8000a50:	617a      	str	r2, [r7, #20]
 8000a52:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8000a56:	462b      	mov	r3, r5
 8000a58:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8000a5c:	4652      	mov	r2, sl
 8000a5e:	fb02 f203 	mul.w	r2, r2, r3
 8000a62:	465b      	mov	r3, fp
 8000a64:	4621      	mov	r1, r4
 8000a66:	fb01 f303 	mul.w	r3, r1, r3
 8000a6a:	4413      	add	r3, r2
 8000a6c:	4622      	mov	r2, r4
 8000a6e:	4651      	mov	r1, sl
 8000a70:	fba2 1201 	umull	r1, r2, r2, r1
 8000a74:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8000a76:	460a      	mov	r2, r1
 8000a78:	64ba      	str	r2, [r7, #72]	@ 0x48
 8000a7a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000a7c:	4413      	add	r3, r2
 8000a7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000a80:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 8000a84:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
 8000a88:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
    tmp = tmp / ((uint64_t)st->r1_mod * ((uint64_t)1 << st->r4_rf_div_sel));
 8000a8c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000a8e:	69db      	ldr	r3, [r3, #28]
 8000a90:	2200      	movs	r2, #0
 8000a92:	60bb      	str	r3, [r7, #8]
 8000a94:	60fa      	str	r2, [r7, #12]
 8000a96:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000a98:	6a1b      	ldr	r3, [r3, #32]
 8000a9a:	f1a3 0120 	sub.w	r1, r3, #32
 8000a9e:	f1c3 0220 	rsb	r2, r3, #32
 8000aa2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8000aa6:	4628      	mov	r0, r5
 8000aa8:	fa00 f903 	lsl.w	r9, r0, r3
 8000aac:	4620      	mov	r0, r4
 8000aae:	fa00 f101 	lsl.w	r1, r0, r1
 8000ab2:	ea49 0901 	orr.w	r9, r9, r1
 8000ab6:	4621      	mov	r1, r4
 8000ab8:	fa21 f202 	lsr.w	r2, r1, r2
 8000abc:	ea49 0902 	orr.w	r9, r9, r2
 8000ac0:	4622      	mov	r2, r4
 8000ac2:	fa02 f803 	lsl.w	r8, r2, r3
 8000ac6:	4642      	mov	r2, r8
 8000ac8:	464b      	mov	r3, r9
 8000aca:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8000ace:	f7ff fb7b 	bl	80001c8 <__aeabi_uldivmod>
 8000ad2:	4602      	mov	r2, r0
 8000ad4:	460b      	mov	r3, r1
 8000ad6:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78

	return tmp;
 8000ada:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	@ 0x78
 8000ade:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50
}
 8000ae2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8000ae6:	4610      	mov	r0, r2
 8000ae8:	4619      	mov	r1, r3
 8000aea:	3790      	adds	r7, #144	@ 0x90
 8000aec:	46bd      	mov	sp, r7
 8000aee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000af2:	bf00      	nop
 8000af4:	3c001fc0 	.word	0x3c001fc0
 8000af8:	00077ff8 	.word	0x00077ff8

08000afc <adf4350_setup>:
 * @param init_param  - initialization parameters struct
 *
 * @return Returns 0 in case of success or negative error code.
*******************************************************************************/
int32_t adf4350_setup(adf4350_init_param init_param)
{
 8000afc:	b084      	sub	sp, #16
 8000afe:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	f107 0c20 	add.w	ip, r7, #32
 8000b0a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	struct adf4350_state *st = &adf4350_st;
 8000b0e:	4b90      	ldr	r3, [pc, #576]	@ (8000d50 <adf4350_setup+0x254>)
 8000b10:	607b      	str	r3, [r7, #4]

	//st->pdata = (struct adf4350_platform_data *)malloc(sizeof(*st->pdata));
	st->pdata = &platdata; // static assign memory.
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	4a8f      	ldr	r2, [pc, #572]	@ (8000d54 <adf4350_setup+0x258>)
 8000b16:	601a      	str	r2, [r3, #0]

	if (!st->pdata)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d102      	bne.n	8000b26 <adf4350_setup+0x2a>
		return -1;
 8000b20:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b24:	e10d      	b.n	8000d42 <adf4350_setup+0x246>

	st->pdata->clkin = init_param.clkin;
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	6a3a      	ldr	r2, [r7, #32]
 8000b2c:	601a      	str	r2, [r3, #0]

	st->pdata->channel_spacing = init_param.channel_spacing;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b34:	605a      	str	r2, [r3, #4]

	st->pdata->power_up_frequency = init_param.power_up_frequency;
 8000b36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	4614      	mov	r4, r2
 8000b40:	460d      	mov	r5, r1
 8000b42:	e9c3 4502 	strd	r4, r5, [r3, #8]
	st->pdata->ref_div_factor = init_param.reference_div_factor;
 8000b46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	b292      	uxth	r2, r2
 8000b4e:	821a      	strh	r2, [r3, #16]
	st->pdata->ref_doubler_en = init_param.reference_doubler_enable;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8000b58:	749a      	strb	r2, [r3, #18]
	st->pdata->ref_div2_en = init_param.reference_div2_enable;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8000b62:	74da      	strb	r2, [r3, #19]

	/* r2_user_settings */

	st->pdata->r2_user_settings = init_param.phase_detector_polarity_positive_enable ?
 8000b64:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
			ADF4350_REG2_PD_POLARITY_POS : 0;
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <adf4350_setup+0x74>
 8000b6c:	2240      	movs	r2, #64	@ 0x40
 8000b6e:	e000      	b.n	8000b72 <adf4350_setup+0x76>
 8000b70:	2200      	movs	r2, #0
	st->pdata->r2_user_settings = init_param.phase_detector_polarity_positive_enable ?
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	615a      	str	r2, [r3, #20]
	st->pdata->r2_user_settings |= init_param.lock_detect_precision_6ns_enable ?
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	695a      	ldr	r2, [r3, #20]
 8000b7e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
			ADF4350_REG2_LDP_6ns : 0;
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <adf4350_setup+0x8e>
 8000b86:	2180      	movs	r1, #128	@ 0x80
 8000b88:	e000      	b.n	8000b8c <adf4350_setup+0x90>
 8000b8a:	2100      	movs	r1, #0
	st->pdata->r2_user_settings |= init_param.lock_detect_precision_6ns_enable ?
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	430a      	orrs	r2, r1
 8000b92:	615a      	str	r2, [r3, #20]
	st->pdata->r2_user_settings |= init_param.lock_detect_function_integer_n_enable ?
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	695a      	ldr	r2, [r3, #20]
 8000b9a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
			ADF4350_REG2_LDF_INT_N : 0;
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d002      	beq.n	8000ba8 <adf4350_setup+0xac>
 8000ba2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ba6:	e000      	b.n	8000baa <adf4350_setup+0xae>
 8000ba8:	2100      	movs	r1, #0
	st->pdata->r2_user_settings |= init_param.lock_detect_function_integer_n_enable ?
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	430a      	orrs	r2, r1
 8000bb0:	615a      	str	r2, [r3, #20]
	st->pdata->r2_user_settings |= ADF4350_REG2_CHARGE_PUMP_CURR_uA(init_param.charge_pump_current);
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	6959      	ldr	r1, [r3, #20]
 8000bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000bba:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8000bbe:	08db      	lsrs	r3, r3, #3
 8000bc0:	4a65      	ldr	r2, [pc, #404]	@ (8000d58 <adf4350_setup+0x25c>)
 8000bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8000bc6:	089b      	lsrs	r3, r3, #2
 8000bc8:	025b      	lsls	r3, r3, #9
 8000bca:	f403 52f0 	and.w	r2, r3, #7680	@ 0x1e00
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	430a      	orrs	r2, r1
 8000bd4:	615a      	str	r2, [r3, #20]
	st->pdata->r2_user_settings |= ADF4350_REG2_MUXOUT(init_param.muxout_select);
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	6959      	ldr	r1, [r3, #20]
 8000bdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000bde:	069a      	lsls	r2, r3, #26
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	430a      	orrs	r2, r1
 8000be6:	615a      	str	r2, [r3, #20]
	st->pdata->r2_user_settings |= init_param.low_spur_mode_enable ? ADF4350_REG2_NOISE_MODE(0x3) : 0;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	695a      	ldr	r2, [r3, #20]
 8000bee:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d002      	beq.n	8000bfc <adf4350_setup+0x100>
 8000bf6:	f04f 41c0 	mov.w	r1, #1610612736	@ 0x60000000
 8000bfa:	e000      	b.n	8000bfe <adf4350_setup+0x102>
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	430a      	orrs	r2, r1
 8000c04:	615a      	str	r2, [r3, #20]

	/* r3_user_settings */

	st->pdata->r3_user_settings = init_param.cycle_slip_reduction_enable ?
 8000c06:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
			ADF4350_REG3_12BIT_CSR_EN : 0;
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d002      	beq.n	8000c14 <adf4350_setup+0x118>
 8000c0e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000c12:	e000      	b.n	8000c16 <adf4350_setup+0x11a>
 8000c14:	2200      	movs	r2, #0
	st->pdata->r3_user_settings = init_param.cycle_slip_reduction_enable ?
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	619a      	str	r2, [r3, #24]
	st->pdata->r3_user_settings |= init_param.charge_cancellation_enable ?
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	699a      	ldr	r2, [r3, #24]
 8000c22:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
			ADF4351_REG3_CHARGE_CANCELLATION_EN : 0;
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d002      	beq.n	8000c30 <adf4350_setup+0x134>
 8000c2a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8000c2e:	e000      	b.n	8000c32 <adf4350_setup+0x136>
 8000c30:	2100      	movs	r1, #0
	st->pdata->r3_user_settings |= init_param.charge_cancellation_enable ?
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	430a      	orrs	r2, r1
 8000c38:	619a      	str	r2, [r3, #24]
	st->pdata->r3_user_settings |= init_param.anti_backlash_3ns_enable ?
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	699a      	ldr	r2, [r3, #24]
 8000c40:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
			ADF4351_REG3_ANTI_BACKLASH_3ns_EN : 0;
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d002      	beq.n	8000c4e <adf4350_setup+0x152>
 8000c48:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8000c4c:	e000      	b.n	8000c50 <adf4350_setup+0x154>
 8000c4e:	2100      	movs	r1, #0
	st->pdata->r3_user_settings |= init_param.anti_backlash_3ns_enable ?
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	430a      	orrs	r2, r1
 8000c56:	619a      	str	r2, [r3, #24]
	st->pdata->r3_user_settings |= init_param.band_select_clock_mode_high_enable ?
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	699a      	ldr	r2, [r3, #24]
 8000c5e:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
			ADF4351_REG3_BAND_SEL_CLOCK_MODE_HIGH : 0;
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d002      	beq.n	8000c6c <adf4350_setup+0x170>
 8000c66:	f44f 0100 	mov.w	r1, #8388608	@ 0x800000
 8000c6a:	e000      	b.n	8000c6e <adf4350_setup+0x172>
 8000c6c:	2100      	movs	r1, #0
	st->pdata->r3_user_settings |= init_param.band_select_clock_mode_high_enable ?
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	430a      	orrs	r2, r1
 8000c74:	619a      	str	r2, [r3, #24]
	st->pdata->r3_user_settings |= ADF4350_REG3_12BIT_CLKDIV(init_param.clk_divider_12bit);
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	6999      	ldr	r1, [r3, #24]
 8000c7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000c7e:	00da      	lsls	r2, r3, #3
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	430a      	orrs	r2, r1
 8000c86:	619a      	str	r2, [r3, #24]
	st->pdata->r3_user_settings |= ADF4350_REG3_12BIT_CLKDIV_MODE(init_param.clk_divider_mode);
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	6999      	ldr	r1, [r3, #24]
 8000c8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c90:	041a      	lsls	r2, r3, #16
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	430a      	orrs	r2, r1
 8000c98:	619a      	str	r2, [r3, #24]

	/* r4_user_settings */

	st->pdata->r4_user_settings = init_param.aux_output_enable ?
 8000c9a:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
			ADF4350_REG4_AUX_OUTPUT_EN : 0;
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d002      	beq.n	8000ca8 <adf4350_setup+0x1ac>
 8000ca2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ca6:	e000      	b.n	8000caa <adf4350_setup+0x1ae>
 8000ca8:	2200      	movs	r2, #0
	st->pdata->r4_user_settings = init_param.aux_output_enable ?
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	61da      	str	r2, [r3, #28]
	st->pdata->r4_user_settings |= init_param.aux_output_fundamental_enable ?
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	69da      	ldr	r2, [r3, #28]
 8000cb6:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
			ADF4350_REG4_AUX_OUTPUT_FUND : 0;
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d002      	beq.n	8000cc4 <adf4350_setup+0x1c8>
 8000cbe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cc2:	e000      	b.n	8000cc6 <adf4350_setup+0x1ca>
 8000cc4:	2100      	movs	r1, #0
	st->pdata->r4_user_settings |= init_param.aux_output_fundamental_enable ?
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	430a      	orrs	r2, r1
 8000ccc:	61da      	str	r2, [r3, #28]
	st->pdata->r4_user_settings |= init_param.mute_till_lock_enable ?
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	69da      	ldr	r2, [r3, #28]
 8000cd4:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
			ADF4350_REG4_MUTE_TILL_LOCK_EN : 0;
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d002      	beq.n	8000ce2 <adf4350_setup+0x1e6>
 8000cdc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ce0:	e000      	b.n	8000ce4 <adf4350_setup+0x1e8>
 8000ce2:	2100      	movs	r1, #0
	st->pdata->r4_user_settings |= init_param.mute_till_lock_enable ?
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	430a      	orrs	r2, r1
 8000cea:	61da      	str	r2, [r3, #28]
	st->pdata->r4_user_settings |= ADF4350_REG4_OUTPUT_PWR(init_param.output_power);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	69d9      	ldr	r1, [r3, #28]
 8000cf2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000cf4:	00da      	lsls	r2, r3, #3
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	430a      	orrs	r2, r1
 8000cfc:	61da      	str	r2, [r3, #28]
	st->pdata->r4_user_settings |= ADF4350_REG4_AUX_OUTPUT_PWR(init_param.aux_output_power);
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	69d9      	ldr	r1, [r3, #28]
 8000d04:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000d06:	019a      	lsls	r2, r3, #6
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	430a      	orrs	r2, r1
 8000d0e:	61da      	str	r2, [r3, #28]

	adf4350_out_altvoltage0_refin_frequency(st->pdata->clkin);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	2200      	movs	r2, #0
 8000d18:	4698      	mov	r8, r3
 8000d1a:	4691      	mov	r9, r2
 8000d1c:	4640      	mov	r0, r8
 8000d1e:	4649      	mov	r1, r9
 8000d20:	f000 f846 	bl	8000db0 <adf4350_out_altvoltage0_refin_frequency>
	adf4350_out_altvoltage0_frequency_resolution(st->pdata->channel_spacing);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f000 f82a 	bl	8000d84 <adf4350_out_altvoltage0_frequency_resolution>
	adf4350_out_altvoltage0_frequency(st->pdata->power_up_frequency);
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000d38:	4610      	mov	r0, r2
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	f000 f80e 	bl	8000d5c <adf4350_out_altvoltage0_frequency>
	printf("RegHw%d %x\n",i,st->regs[i]);
	printf("Reg2 %x\n",st->pdata->r2_user_settings);
	printf("Reg3 %x\n",st->pdata->r3_user_settings);
	printf("Reg4 %x\n",st->pdata->r4_user_settings);*/

    return 0;
 8000d40:	2300      	movs	r3, #0
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	3708      	adds	r7, #8
 8000d46:	46bd      	mov	sp, r7
 8000d48:	e8bd 43b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, lr}
 8000d4c:	b004      	add	sp, #16
 8000d4e:	4770      	bx	lr
 8000d50:	20000058 	.word	0x20000058
 8000d54:	20000030 	.word	0x20000030
 8000d58:	1a41a41b 	.word	0x1a41a41b

08000d5c <adf4350_out_altvoltage0_frequency>:
 * @param Hz - The selected frequency.
 *
 * @return Returns the selected frequency.
*******************************************************************************/
int64_t adf4350_out_altvoltage0_frequency(int64_t Hz)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	e9c7 0100 	strd	r0, r1, [r7]
	return adf4350_set_freq(&adf4350_st, Hz);
 8000d66:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000d6a:	4805      	ldr	r0, [pc, #20]	@ (8000d80 <adf4350_out_altvoltage0_frequency+0x24>)
 8000d6c:	f7ff fcb4 	bl	80006d8 <adf4350_set_freq>
 8000d70:	4602      	mov	r2, r0
 8000d72:	460b      	mov	r3, r1
}
 8000d74:	4610      	mov	r0, r2
 8000d76:	4619      	mov	r1, r3
 8000d78:	3708      	adds	r7, #8
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	20000058 	.word	0x20000058

08000d84 <adf4350_out_altvoltage0_frequency_resolution>:
 * @param Hz - The selected frequency.
 *
 * @return Returns the selected frequency.
*******************************************************************************/
int32_t adf4350_out_altvoltage0_frequency_resolution(int32_t Hz)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b083      	sub	sp, #12
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
	if(Hz != INT32_MAX)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8000d92:	4293      	cmp	r3, r2
 8000d94:	d002      	beq.n	8000d9c <adf4350_out_altvoltage0_frequency_resolution+0x18>
	{
		adf4350_st.chspc = Hz;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	4a04      	ldr	r2, [pc, #16]	@ (8000dac <adf4350_out_altvoltage0_frequency_resolution+0x28>)
 8000d9a:	6093      	str	r3, [r2, #8]
	}

	return adf4350_st.chspc;
 8000d9c:	4b03      	ldr	r3, [pc, #12]	@ (8000dac <adf4350_out_altvoltage0_frequency_resolution+0x28>)
 8000d9e:	689b      	ldr	r3, [r3, #8]
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	370c      	adds	r7, #12
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr
 8000dac:	20000058 	.word	0x20000058

08000db0 <adf4350_out_altvoltage0_refin_frequency>:
 * @param Hz - The selected frequency.
 *
 * @return Returns the selected frequency.
*******************************************************************************/
int64_t adf4350_out_altvoltage0_refin_frequency(int64_t Hz)
{
 8000db0:	b4b0      	push	{r4, r5, r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	e9c7 0100 	strd	r0, r1, [r7]
	if(Hz != INT32_MAX)
 8000dba:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000dbe:	490a      	ldr	r1, [pc, #40]	@ (8000de8 <adf4350_out_altvoltage0_refin_frequency+0x38>)
 8000dc0:	4411      	add	r1, r2
 8000dc2:	430b      	orrs	r3, r1
 8000dc4:	d002      	beq.n	8000dcc <adf4350_out_altvoltage0_refin_frequency+0x1c>
	{
		adf4350_st.clkin = Hz;
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	4a08      	ldr	r2, [pc, #32]	@ (8000dec <adf4350_out_altvoltage0_refin_frequency+0x3c>)
 8000dca:	6053      	str	r3, [r2, #4]
	}

	return adf4350_st.clkin;
 8000dcc:	4b07      	ldr	r3, [pc, #28]	@ (8000dec <adf4350_out_altvoltage0_refin_frequency+0x3c>)
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	461c      	mov	r4, r3
 8000dd4:	4615      	mov	r5, r2
 8000dd6:	4622      	mov	r2, r4
 8000dd8:	462b      	mov	r3, r5
}
 8000dda:	4610      	mov	r0, r2
 8000ddc:	4619      	mov	r1, r3
 8000dde:	370c      	adds	r7, #12
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bcb0      	pop	{r4, r5, r7}
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop
 8000de8:	80000001 	.word	0x80000001
 8000dec:	20000058 	.word	0x20000058

08000df0 <adf4350_out_altvoltage0_powerdown>:
 *						 1 - Power down the PLL.
 *
 * @return Returns the PLL's power status.
*******************************************************************************/
int32_t adf4350_out_altvoltage0_powerdown(int32_t pwd)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
	struct adf4350_state *st = &adf4350_st;
 8000df8:	4b10      	ldr	r3, [pc, #64]	@ (8000e3c <adf4350_out_altvoltage0_powerdown+0x4c>)
 8000dfa:	60fb      	str	r3, [r7, #12]

	if(pwd == 1)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	2b01      	cmp	r3, #1
 8000e00:	d108      	bne.n	8000e14 <adf4350_out_altvoltage0_powerdown+0x24>
	{
		st->regs[ADF4350_REG2] |= ADF4350_REG2_POWER_DOWN_EN;
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e06:	f043 0220 	orr.w	r2, r3, #32
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	62da      	str	r2, [r3, #44]	@ 0x2c
		adf4350_sync_config(st);
 8000e0e:	68f8      	ldr	r0, [r7, #12]
 8000e10:	f7ff fbb4 	bl	800057c <adf4350_sync_config>
	}
	if(pwd == 0)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d108      	bne.n	8000e2c <adf4350_out_altvoltage0_powerdown+0x3c>
	{
		st->regs[ADF4350_REG2] &= ~ADF4350_REG2_POWER_DOWN_EN;
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e1e:	f023 0220 	bic.w	r2, r3, #32
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	62da      	str	r2, [r3, #44]	@ 0x2c
		adf4350_sync_config(st);
 8000e26:	68f8      	ldr	r0, [r7, #12]
 8000e28:	f7ff fba8 	bl	800057c <adf4350_sync_config>
	}


	return (st->regs[ADF4350_REG2] & ADF4350_REG2_POWER_DOWN_EN);
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e30:	f003 0320 	and.w	r3, r3, #32
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	3710      	adds	r7, #16
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	20000058 	.word	0x20000058

08000e40 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b088      	sub	sp, #32
 8000e44:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e46:	f107 030c 	add.w	r3, r7, #12
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	601a      	str	r2, [r3, #0]
 8000e4e:	605a      	str	r2, [r3, #4]
 8000e50:	609a      	str	r2, [r3, #8]
 8000e52:	60da      	str	r2, [r3, #12]
 8000e54:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e56:	2300      	movs	r3, #0
 8000e58:	60bb      	str	r3, [r7, #8]
 8000e5a:	4b33      	ldr	r3, [pc, #204]	@ (8000f28 <MX_GPIO_Init+0xe8>)
 8000e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5e:	4a32      	ldr	r2, [pc, #200]	@ (8000f28 <MX_GPIO_Init+0xe8>)
 8000e60:	f043 0301 	orr.w	r3, r3, #1
 8000e64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e66:	4b30      	ldr	r3, [pc, #192]	@ (8000f28 <MX_GPIO_Init+0xe8>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6a:	f003 0301 	and.w	r3, r3, #1
 8000e6e:	60bb      	str	r3, [r7, #8]
 8000e70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e72:	2300      	movs	r3, #0
 8000e74:	607b      	str	r3, [r7, #4]
 8000e76:	4b2c      	ldr	r3, [pc, #176]	@ (8000f28 <MX_GPIO_Init+0xe8>)
 8000e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7a:	4a2b      	ldr	r2, [pc, #172]	@ (8000f28 <MX_GPIO_Init+0xe8>)
 8000e7c:	f043 0304 	orr.w	r3, r3, #4
 8000e80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e82:	4b29      	ldr	r3, [pc, #164]	@ (8000f28 <MX_GPIO_Init+0xe8>)
 8000e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e86:	f003 0304 	and.w	r3, r3, #4
 8000e8a:	607b      	str	r3, [r7, #4]
 8000e8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e8e:	2300      	movs	r3, #0
 8000e90:	603b      	str	r3, [r7, #0]
 8000e92:	4b25      	ldr	r3, [pc, #148]	@ (8000f28 <MX_GPIO_Init+0xe8>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e96:	4a24      	ldr	r2, [pc, #144]	@ (8000f28 <MX_GPIO_Init+0xe8>)
 8000e98:	f043 0308 	orr.w	r3, r3, #8
 8000e9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e9e:	4b22      	ldr	r3, [pc, #136]	@ (8000f28 <MX_GPIO_Init+0xe8>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea2:	f003 0308 	and.w	r3, r3, #8
 8000ea6:	603b      	str	r3, [r7, #0]
 8000ea8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CSn_GPIO_Port, SPI1_CSn_Pin, GPIO_PIN_RESET);
 8000eaa:	2200      	movs	r2, #0
 8000eac:	2140      	movs	r1, #64	@ 0x40
 8000eae:	481f      	ldr	r0, [pc, #124]	@ (8000f2c <MX_GPIO_Init+0xec>)
 8000eb0:	f000 fd7c 	bl	80019ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_LD_GPIO_Port, SPI1_LD_Pin, GPIO_PIN_RESET);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	2110      	movs	r1, #16
 8000eb8:	481d      	ldr	r0, [pc, #116]	@ (8000f30 <MX_GPIO_Init+0xf0>)
 8000eba:	f000 fd77 	bl	80019ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Debug_GPIO_Port, LED_Debug_Pin, GPIO_PIN_RESET);
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ec4:	481b      	ldr	r0, [pc, #108]	@ (8000f34 <MX_GPIO_Init+0xf4>)
 8000ec6:	f000 fd71 	bl	80019ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CSn_Pin;
 8000eca:	2340      	movs	r3, #64	@ 0x40
 8000ecc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI1_CSn_GPIO_Port, &GPIO_InitStruct);
 8000eda:	f107 030c 	add.w	r3, r7, #12
 8000ede:	4619      	mov	r1, r3
 8000ee0:	4812      	ldr	r0, [pc, #72]	@ (8000f2c <MX_GPIO_Init+0xec>)
 8000ee2:	f000 fbc7 	bl	8001674 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_LD_Pin;
 8000ee6:	2310      	movs	r3, #16
 8000ee8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eea:	2301      	movs	r3, #1
 8000eec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI1_LD_GPIO_Port, &GPIO_InitStruct);
 8000ef6:	f107 030c 	add.w	r3, r7, #12
 8000efa:	4619      	mov	r1, r3
 8000efc:	480c      	ldr	r0, [pc, #48]	@ (8000f30 <MX_GPIO_Init+0xf0>)
 8000efe:	f000 fbb9 	bl	8001674 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Debug_Pin;
 8000f02:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000f06:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f08:	2301      	movs	r3, #1
 8000f0a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f10:	2300      	movs	r3, #0
 8000f12:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_Debug_GPIO_Port, &GPIO_InitStruct);
 8000f14:	f107 030c 	add.w	r3, r7, #12
 8000f18:	4619      	mov	r1, r3
 8000f1a:	4806      	ldr	r0, [pc, #24]	@ (8000f34 <MX_GPIO_Init+0xf4>)
 8000f1c:	f000 fbaa 	bl	8001674 <HAL_GPIO_Init>

}
 8000f20:	bf00      	nop
 8000f22:	3720      	adds	r7, #32
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	40023800 	.word	0x40023800
 8000f2c:	40020000 	.word	0x40020000
 8000f30:	40020800 	.word	0x40020800
 8000f34:	40020c00 	.word	0x40020c00

08000f38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f3e:	f000 fa1d 	bl	800137c <HAL_Init>

  /* USER CODE BEGIN Init */
  //Setup initial state for SPI IO
  	HAL_GPIO_WritePin(SPI1_CSn_GPIO_Port, SPI1_CSn_Pin, 1);
 8000f42:	2201      	movs	r2, #1
 8000f44:	2140      	movs	r1, #64	@ 0x40
 8000f46:	4818      	ldr	r0, [pc, #96]	@ (8000fa8 <main+0x70>)
 8000f48:	f000 fd30 	bl	80019ac <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI1_LD_GPIO_Port, SPI1_LD_Pin, 1);
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	2110      	movs	r1, #16
 8000f50:	4816      	ldr	r0, [pc, #88]	@ (8000fac <main+0x74>)
 8000f52:	f000 fd2b 	bl	80019ac <HAL_GPIO_WritePin>
    // set LED default states (turns them on)
    //HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f56:	f000 f82d 	bl	8000fb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f5a:	f7ff ff71 	bl	8000e40 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000f5e:	f000 f8fb 	bl	8001158 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */


  cmd_sm_init(); //Initializes PLL
 8000f62:	f000 f885 	bl	8001070 <cmd_sm_init>


  int64_t frequency = 100e6;
 8000f66:	a30e      	add	r3, pc, #56	@ (adr r3, 8000fa0 <main+0x68>)
 8000f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f6c:	e9c7 2302 	strd	r2, r3, [r7, #8]
  int64_t current_frequency = 0;
 8000f70:	f04f 0200 	mov.w	r2, #0
 8000f74:	f04f 0300 	mov.w	r3, #0
 8000f78:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_Delay(100);
 8000f7c:	2064      	movs	r0, #100	@ 0x64
 8000f7e:	f000 fa6f 	bl	8001460 <HAL_Delay>
  adf4350_out_altvoltage0_frequency(frequency);
 8000f82:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f86:	f7ff fee9 	bl	8000d5c <adf4350_out_altvoltage0_frequency>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	 // adf4350_out_altvoltage0_frequency(frequency);
	  HAL_Delay(1000);
 8000f8a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f8e:	f000 fa67 	bl	8001460 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOD, LED_Debug_Pin);
 8000f92:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f96:	4806      	ldr	r0, [pc, #24]	@ (8000fb0 <main+0x78>)
 8000f98:	f000 fd21 	bl	80019de <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 8000f9c:	bf00      	nop
 8000f9e:	e7f4      	b.n	8000f8a <main+0x52>
 8000fa0:	05f5e100 	.word	0x05f5e100
 8000fa4:	00000000 	.word	0x00000000
 8000fa8:	40020000 	.word	0x40020000
 8000fac:	40020800 	.word	0x40020800
 8000fb0:	40020c00 	.word	0x40020c00

08000fb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b094      	sub	sp, #80	@ 0x50
 8000fb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fba:	f107 0320 	add.w	r3, r7, #32
 8000fbe:	2230      	movs	r2, #48	@ 0x30
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f001 fbf4 	bl	80027b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fc8:	f107 030c 	add.w	r3, r7, #12
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
 8000fd0:	605a      	str	r2, [r3, #4]
 8000fd2:	609a      	str	r2, [r3, #8]
 8000fd4:	60da      	str	r2, [r3, #12]
 8000fd6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fd8:	2300      	movs	r3, #0
 8000fda:	60bb      	str	r3, [r7, #8]
 8000fdc:	4b22      	ldr	r3, [pc, #136]	@ (8001068 <SystemClock_Config+0xb4>)
 8000fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe0:	4a21      	ldr	r2, [pc, #132]	@ (8001068 <SystemClock_Config+0xb4>)
 8000fe2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fe6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fe8:	4b1f      	ldr	r3, [pc, #124]	@ (8001068 <SystemClock_Config+0xb4>)
 8000fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ff0:	60bb      	str	r3, [r7, #8]
 8000ff2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	607b      	str	r3, [r7, #4]
 8000ff8:	4b1c      	ldr	r3, [pc, #112]	@ (800106c <SystemClock_Config+0xb8>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a1b      	ldr	r2, [pc, #108]	@ (800106c <SystemClock_Config+0xb8>)
 8000ffe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001002:	6013      	str	r3, [r2, #0]
 8001004:	4b19      	ldr	r3, [pc, #100]	@ (800106c <SystemClock_Config+0xb8>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800100c:	607b      	str	r3, [r7, #4]
 800100e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001010:	2302      	movs	r3, #2
 8001012:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001014:	2301      	movs	r3, #1
 8001016:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001018:	2310      	movs	r3, #16
 800101a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800101c:	2300      	movs	r3, #0
 800101e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001020:	f107 0320 	add.w	r3, r7, #32
 8001024:	4618      	mov	r0, r3
 8001026:	f000 fcf5 	bl	8001a14 <HAL_RCC_OscConfig>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001030:	f000 f88c 	bl	800114c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001034:	230f      	movs	r3, #15
 8001036:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001038:	2300      	movs	r3, #0
 800103a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800103c:	2300      	movs	r3, #0
 800103e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001040:	2300      	movs	r3, #0
 8001042:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001044:	2300      	movs	r3, #0
 8001046:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001048:	f107 030c 	add.w	r3, r7, #12
 800104c:	2100      	movs	r1, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f000 ff58 	bl	8001f04 <HAL_RCC_ClockConfig>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800105a:	f000 f877 	bl	800114c <Error_Handler>
  }
}
 800105e:	bf00      	nop
 8001060:	3750      	adds	r7, #80	@ 0x50
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40023800 	.word	0x40023800
 800106c:	40007000 	.word	0x40007000

08001070 <cmd_sm_init>:

/* USER CODE BEGIN 4 */

adf4350_init_param pll_config;

void cmd_sm_init() {
 8001070:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001072:	b08d      	sub	sp, #52	@ 0x34
 8001074:	af0c      	add	r7, sp, #48	@ 0x30
  // initialize pll_config structure
  pll_config.clkin = 48e6; //TODO change to 25?
 8001076:	4b32      	ldr	r3, [pc, #200]	@ (8001140 <cmd_sm_init+0xd0>)
 8001078:	4a32      	ldr	r2, [pc, #200]	@ (8001144 <cmd_sm_init+0xd4>)
 800107a:	601a      	str	r2, [r3, #0]
  pll_config.channel_spacing = 100;
 800107c:	4b30      	ldr	r3, [pc, #192]	@ (8001140 <cmd_sm_init+0xd0>)
 800107e:	2264      	movs	r2, #100	@ 0x64
 8001080:	605a      	str	r2, [r3, #4]
  pll_config.power_up_frequency = 400e6;
 8001082:	4b2f      	ldr	r3, [pc, #188]	@ (8001140 <cmd_sm_init+0xd0>)
 8001084:	4a30      	ldr	r2, [pc, #192]	@ (8001148 <cmd_sm_init+0xd8>)
 8001086:	609a      	str	r2, [r3, #8]
  pll_config.reference_div_factor = 1;
 8001088:	4b2d      	ldr	r3, [pc, #180]	@ (8001140 <cmd_sm_init+0xd0>)
 800108a:	2201      	movs	r2, #1
 800108c:	60da      	str	r2, [r3, #12]
  pll_config.reference_doubler_enable = 0;
 800108e:	4b2c      	ldr	r3, [pc, #176]	@ (8001140 <cmd_sm_init+0xd0>)
 8001090:	2200      	movs	r2, #0
 8001092:	741a      	strb	r2, [r3, #16]
  pll_config.reference_div2_enable = 0;
 8001094:	4b2a      	ldr	r3, [pc, #168]	@ (8001140 <cmd_sm_init+0xd0>)
 8001096:	2200      	movs	r2, #0
 8001098:	745a      	strb	r2, [r3, #17]
  pll_config.phase_detector_polarity_positive_enable = 1;
 800109a:	4b29      	ldr	r3, [pc, #164]	@ (8001140 <cmd_sm_init+0xd0>)
 800109c:	2201      	movs	r2, #1
 800109e:	749a      	strb	r2, [r3, #18]
  pll_config.lock_detect_precision_6ns_enable = 0; // 10 ns
 80010a0:	4b27      	ldr	r3, [pc, #156]	@ (8001140 <cmd_sm_init+0xd0>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	74da      	strb	r2, [r3, #19]
  pll_config.lock_detect_function_integer_n_enable = 0; // Fractional pll
 80010a6:	4b26      	ldr	r3, [pc, #152]	@ (8001140 <cmd_sm_init+0xd0>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	751a      	strb	r2, [r3, #20]
  pll_config.charge_pump_current = 7; //2.50
 80010ac:	4b24      	ldr	r3, [pc, #144]	@ (8001140 <cmd_sm_init+0xd0>)
 80010ae:	2207      	movs	r2, #7
 80010b0:	619a      	str	r2, [r3, #24]
  pll_config.muxout_select = 6; // Digital Lock Detect Out
 80010b2:	4b23      	ldr	r3, [pc, #140]	@ (8001140 <cmd_sm_init+0xd0>)
 80010b4:	2206      	movs	r2, #6
 80010b6:	61da      	str	r2, [r3, #28]
  pll_config.low_spur_mode_enable = 0; // higher noise, lower spurs.
 80010b8:	4b21      	ldr	r3, [pc, #132]	@ (8001140 <cmd_sm_init+0xd0>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	f883 2020 	strb.w	r2, [r3, #32]
  pll_config.cycle_slip_reduction_enable = 0;
 80010c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001140 <cmd_sm_init+0xd0>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  pll_config.charge_cancellation_enable = 0;
 80010c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001140 <cmd_sm_init+0xd0>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
  pll_config.anti_backlash_3ns_enable = 0;
 80010d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001140 <cmd_sm_init+0xd0>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
  pll_config.band_select_clock_mode_high_enable = 0; // low
 80010d8:	4b19      	ldr	r3, [pc, #100]	@ (8001140 <cmd_sm_init+0xd0>)
 80010da:	2200      	movs	r2, #0
 80010dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  pll_config.clk_divider_12bit = 0;
 80010e0:	4b17      	ldr	r3, [pc, #92]	@ (8001140 <cmd_sm_init+0xd0>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	629a      	str	r2, [r3, #40]	@ 0x28
  pll_config.clk_divider_mode = 0;
 80010e6:	4b16      	ldr	r3, [pc, #88]	@ (8001140 <cmd_sm_init+0xd0>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  pll_config.aux_output_enable = 0;
 80010ec:	4b14      	ldr	r3, [pc, #80]	@ (8001140 <cmd_sm_init+0xd0>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  pll_config.aux_output_fundamental_enable = 0;
 80010f4:	4b12      	ldr	r3, [pc, #72]	@ (8001140 <cmd_sm_init+0xd0>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  pll_config.mute_till_lock_enable = 1;
 80010fc:	4b10      	ldr	r3, [pc, #64]	@ (8001140 <cmd_sm_init+0xd0>)
 80010fe:	2201      	movs	r2, #1
 8001100:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  pll_config.output_power = 0b11;
 8001104:	4b0e      	ldr	r3, [pc, #56]	@ (8001140 <cmd_sm_init+0xd0>)
 8001106:	2203      	movs	r2, #3
 8001108:	635a      	str	r2, [r3, #52]	@ 0x34
  pll_config.aux_output_power = 0b11;
 800110a:	4b0d      	ldr	r3, [pc, #52]	@ (8001140 <cmd_sm_init+0xd0>)
 800110c:	2203      	movs	r2, #3
 800110e:	639a      	str	r2, [r3, #56]	@ 0x38
  adf4350_out_altvoltage0_powerdown(0); // power down PLL
 8001110:	2000      	movs	r0, #0
 8001112:	f7ff fe6d 	bl	8000df0 <adf4350_out_altvoltage0_powerdown>
  adf4350_setup(pll_config);
 8001116:	4e0a      	ldr	r6, [pc, #40]	@ (8001140 <cmd_sm_init+0xd0>)
 8001118:	466d      	mov	r5, sp
 800111a:	f106 0410 	add.w	r4, r6, #16
 800111e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001120:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001122:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001124:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001126:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800112a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800112e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001132:	f7ff fce3 	bl	8000afc <adf4350_setup>
}
 8001136:	bf00      	nop
 8001138:	3704      	adds	r7, #4
 800113a:	46bd      	mov	sp, r7
 800113c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800113e:	bf00      	nop
 8001140:	200000b0 	.word	0x200000b0
 8001144:	02dc6c00 	.word	0x02dc6c00
 8001148:	17d78400 	.word	0x17d78400

0800114c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001150:	b672      	cpsid	i
}
 8001152:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001154:	bf00      	nop
 8001156:	e7fd      	b.n	8001154 <Error_Handler+0x8>

08001158 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800115c:	4b17      	ldr	r3, [pc, #92]	@ (80011bc <MX_SPI1_Init+0x64>)
 800115e:	4a18      	ldr	r2, [pc, #96]	@ (80011c0 <MX_SPI1_Init+0x68>)
 8001160:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001162:	4b16      	ldr	r3, [pc, #88]	@ (80011bc <MX_SPI1_Init+0x64>)
 8001164:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001168:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800116a:	4b14      	ldr	r3, [pc, #80]	@ (80011bc <MX_SPI1_Init+0x64>)
 800116c:	2200      	movs	r2, #0
 800116e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001170:	4b12      	ldr	r3, [pc, #72]	@ (80011bc <MX_SPI1_Init+0x64>)
 8001172:	2200      	movs	r2, #0
 8001174:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001176:	4b11      	ldr	r3, [pc, #68]	@ (80011bc <MX_SPI1_Init+0x64>)
 8001178:	2200      	movs	r2, #0
 800117a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800117c:	4b0f      	ldr	r3, [pc, #60]	@ (80011bc <MX_SPI1_Init+0x64>)
 800117e:	2200      	movs	r2, #0
 8001180:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001182:	4b0e      	ldr	r3, [pc, #56]	@ (80011bc <MX_SPI1_Init+0x64>)
 8001184:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001188:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800118a:	4b0c      	ldr	r3, [pc, #48]	@ (80011bc <MX_SPI1_Init+0x64>)
 800118c:	2230      	movs	r2, #48	@ 0x30
 800118e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001190:	4b0a      	ldr	r3, [pc, #40]	@ (80011bc <MX_SPI1_Init+0x64>)
 8001192:	2200      	movs	r2, #0
 8001194:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001196:	4b09      	ldr	r3, [pc, #36]	@ (80011bc <MX_SPI1_Init+0x64>)
 8001198:	2200      	movs	r2, #0
 800119a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800119c:	4b07      	ldr	r3, [pc, #28]	@ (80011bc <MX_SPI1_Init+0x64>)
 800119e:	2200      	movs	r2, #0
 80011a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80011a2:	4b06      	ldr	r3, [pc, #24]	@ (80011bc <MX_SPI1_Init+0x64>)
 80011a4:	220a      	movs	r2, #10
 80011a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80011a8:	4804      	ldr	r0, [pc, #16]	@ (80011bc <MX_SPI1_Init+0x64>)
 80011aa:	f001 f857 	bl	800225c <HAL_SPI_Init>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80011b4:	f7ff ffca 	bl	800114c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80011b8:	bf00      	nop
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	200000ec 	.word	0x200000ec
 80011c0:	40013000 	.word	0x40013000

080011c4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b08a      	sub	sp, #40	@ 0x28
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011cc:	f107 0314 	add.w	r3, r7, #20
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
 80011da:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a19      	ldr	r2, [pc, #100]	@ (8001248 <HAL_SPI_MspInit+0x84>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d12b      	bne.n	800123e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	613b      	str	r3, [r7, #16]
 80011ea:	4b18      	ldr	r3, [pc, #96]	@ (800124c <HAL_SPI_MspInit+0x88>)
 80011ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ee:	4a17      	ldr	r2, [pc, #92]	@ (800124c <HAL_SPI_MspInit+0x88>)
 80011f0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80011f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80011f6:	4b15      	ldr	r3, [pc, #84]	@ (800124c <HAL_SPI_MspInit+0x88>)
 80011f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80011fe:	613b      	str	r3, [r7, #16]
 8001200:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001202:	2300      	movs	r3, #0
 8001204:	60fb      	str	r3, [r7, #12]
 8001206:	4b11      	ldr	r3, [pc, #68]	@ (800124c <HAL_SPI_MspInit+0x88>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120a:	4a10      	ldr	r2, [pc, #64]	@ (800124c <HAL_SPI_MspInit+0x88>)
 800120c:	f043 0301 	orr.w	r3, r3, #1
 8001210:	6313      	str	r3, [r2, #48]	@ 0x30
 8001212:	4b0e      	ldr	r3, [pc, #56]	@ (800124c <HAL_SPI_MspInit+0x88>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001216:	f003 0301 	and.w	r3, r3, #1
 800121a:	60fb      	str	r3, [r7, #12]
 800121c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800121e:	23a0      	movs	r3, #160	@ 0xa0
 8001220:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001222:	2302      	movs	r3, #2
 8001224:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001226:	2300      	movs	r3, #0
 8001228:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800122a:	2303      	movs	r3, #3
 800122c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800122e:	2305      	movs	r3, #5
 8001230:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001232:	f107 0314 	add.w	r3, r7, #20
 8001236:	4619      	mov	r1, r3
 8001238:	4805      	ldr	r0, [pc, #20]	@ (8001250 <HAL_SPI_MspInit+0x8c>)
 800123a:	f000 fa1b 	bl	8001674 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800123e:	bf00      	nop
 8001240:	3728      	adds	r7, #40	@ 0x28
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	40013000 	.word	0x40013000
 800124c:	40023800 	.word	0x40023800
 8001250:	40020000 	.word	0x40020000

08001254 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800125a:	2300      	movs	r3, #0
 800125c:	607b      	str	r3, [r7, #4]
 800125e:	4b10      	ldr	r3, [pc, #64]	@ (80012a0 <HAL_MspInit+0x4c>)
 8001260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001262:	4a0f      	ldr	r2, [pc, #60]	@ (80012a0 <HAL_MspInit+0x4c>)
 8001264:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001268:	6453      	str	r3, [r2, #68]	@ 0x44
 800126a:	4b0d      	ldr	r3, [pc, #52]	@ (80012a0 <HAL_MspInit+0x4c>)
 800126c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800126e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001272:	607b      	str	r3, [r7, #4]
 8001274:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	603b      	str	r3, [r7, #0]
 800127a:	4b09      	ldr	r3, [pc, #36]	@ (80012a0 <HAL_MspInit+0x4c>)
 800127c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127e:	4a08      	ldr	r2, [pc, #32]	@ (80012a0 <HAL_MspInit+0x4c>)
 8001280:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001284:	6413      	str	r3, [r2, #64]	@ 0x40
 8001286:	4b06      	ldr	r3, [pc, #24]	@ (80012a0 <HAL_MspInit+0x4c>)
 8001288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800128a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800128e:	603b      	str	r3, [r7, #0]
 8001290:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001292:	bf00      	nop
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	40023800 	.word	0x40023800

080012a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012a8:	bf00      	nop
 80012aa:	e7fd      	b.n	80012a8 <NMI_Handler+0x4>

080012ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012b0:	bf00      	nop
 80012b2:	e7fd      	b.n	80012b0 <HardFault_Handler+0x4>

080012b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012b8:	bf00      	nop
 80012ba:	e7fd      	b.n	80012b8 <MemManage_Handler+0x4>

080012bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012c0:	bf00      	nop
 80012c2:	e7fd      	b.n	80012c0 <BusFault_Handler+0x4>

080012c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012c8:	bf00      	nop
 80012ca:	e7fd      	b.n	80012c8 <UsageFault_Handler+0x4>

080012cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012d0:	bf00      	nop
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr

080012da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012da:	b480      	push	{r7}
 80012dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012de:	bf00      	nop
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012ec:	bf00      	nop
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr

080012f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012fa:	f000 f891 	bl	8001420 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012fe:	bf00      	nop
 8001300:	bd80      	pop	{r7, pc}
	...

08001304 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001308:	4b06      	ldr	r3, [pc, #24]	@ (8001324 <SystemInit+0x20>)
 800130a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800130e:	4a05      	ldr	r2, [pc, #20]	@ (8001324 <SystemInit+0x20>)
 8001310:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001314:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001318:	bf00      	nop
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr
 8001322:	bf00      	nop
 8001324:	e000ed00 	.word	0xe000ed00

08001328 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001328:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001360 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800132c:	f7ff ffea 	bl	8001304 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001330:	480c      	ldr	r0, [pc, #48]	@ (8001364 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001332:	490d      	ldr	r1, [pc, #52]	@ (8001368 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001334:	4a0d      	ldr	r2, [pc, #52]	@ (800136c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001336:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001338:	e002      	b.n	8001340 <LoopCopyDataInit>

0800133a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800133a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800133c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800133e:	3304      	adds	r3, #4

08001340 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001340:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001342:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001344:	d3f9      	bcc.n	800133a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001346:	4a0a      	ldr	r2, [pc, #40]	@ (8001370 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001348:	4c0a      	ldr	r4, [pc, #40]	@ (8001374 <LoopFillZerobss+0x22>)
  movs r3, #0
 800134a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800134c:	e001      	b.n	8001352 <LoopFillZerobss>

0800134e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800134e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001350:	3204      	adds	r2, #4

08001352 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001352:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001354:	d3fb      	bcc.n	800134e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001356:	f001 fa33 	bl	80027c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800135a:	f7ff fded 	bl	8000f38 <main>
  bx  lr    
 800135e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001360:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001364:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001368:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800136c:	08002840 	.word	0x08002840
  ldr r2, =_sbss
 8001370:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001374:	20000148 	.word	0x20000148

08001378 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001378:	e7fe      	b.n	8001378 <ADC_IRQHandler>
	...

0800137c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001380:	4b0e      	ldr	r3, [pc, #56]	@ (80013bc <HAL_Init+0x40>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a0d      	ldr	r2, [pc, #52]	@ (80013bc <HAL_Init+0x40>)
 8001386:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800138a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800138c:	4b0b      	ldr	r3, [pc, #44]	@ (80013bc <HAL_Init+0x40>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a0a      	ldr	r2, [pc, #40]	@ (80013bc <HAL_Init+0x40>)
 8001392:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001396:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001398:	4b08      	ldr	r3, [pc, #32]	@ (80013bc <HAL_Init+0x40>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a07      	ldr	r2, [pc, #28]	@ (80013bc <HAL_Init+0x40>)
 800139e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013a4:	2003      	movs	r0, #3
 80013a6:	f000 f931 	bl	800160c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013aa:	200f      	movs	r0, #15
 80013ac:	f000 f808 	bl	80013c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013b0:	f7ff ff50 	bl	8001254 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013b4:	2300      	movs	r3, #0
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	40023c00 	.word	0x40023c00

080013c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013c8:	4b12      	ldr	r3, [pc, #72]	@ (8001414 <HAL_InitTick+0x54>)
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	4b12      	ldr	r3, [pc, #72]	@ (8001418 <HAL_InitTick+0x58>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	4619      	mov	r1, r3
 80013d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80013da:	fbb2 f3f3 	udiv	r3, r2, r3
 80013de:	4618      	mov	r0, r3
 80013e0:	f000 f93b 	bl	800165a <HAL_SYSTICK_Config>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e00e      	b.n	800140c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2b0f      	cmp	r3, #15
 80013f2:	d80a      	bhi.n	800140a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013f4:	2200      	movs	r2, #0
 80013f6:	6879      	ldr	r1, [r7, #4]
 80013f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80013fc:	f000 f911 	bl	8001622 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001400:	4a06      	ldr	r2, [pc, #24]	@ (800141c <HAL_InitTick+0x5c>)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001406:	2300      	movs	r3, #0
 8001408:	e000      	b.n	800140c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
}
 800140c:	4618      	mov	r0, r3
 800140e:	3708      	adds	r7, #8
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	20000000 	.word	0x20000000
 8001418:	20000008 	.word	0x20000008
 800141c:	20000004 	.word	0x20000004

08001420 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001424:	4b06      	ldr	r3, [pc, #24]	@ (8001440 <HAL_IncTick+0x20>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	461a      	mov	r2, r3
 800142a:	4b06      	ldr	r3, [pc, #24]	@ (8001444 <HAL_IncTick+0x24>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4413      	add	r3, r2
 8001430:	4a04      	ldr	r2, [pc, #16]	@ (8001444 <HAL_IncTick+0x24>)
 8001432:	6013      	str	r3, [r2, #0]
}
 8001434:	bf00      	nop
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	20000008 	.word	0x20000008
 8001444:	20000144 	.word	0x20000144

08001448 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  return uwTick;
 800144c:	4b03      	ldr	r3, [pc, #12]	@ (800145c <HAL_GetTick+0x14>)
 800144e:	681b      	ldr	r3, [r3, #0]
}
 8001450:	4618      	mov	r0, r3
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	20000144 	.word	0x20000144

08001460 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001468:	f7ff ffee 	bl	8001448 <HAL_GetTick>
 800146c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001478:	d005      	beq.n	8001486 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800147a:	4b0a      	ldr	r3, [pc, #40]	@ (80014a4 <HAL_Delay+0x44>)
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	461a      	mov	r2, r3
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	4413      	add	r3, r2
 8001484:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001486:	bf00      	nop
 8001488:	f7ff ffde 	bl	8001448 <HAL_GetTick>
 800148c:	4602      	mov	r2, r0
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	68fa      	ldr	r2, [r7, #12]
 8001494:	429a      	cmp	r2, r3
 8001496:	d8f7      	bhi.n	8001488 <HAL_Delay+0x28>
  {
  }
}
 8001498:	bf00      	nop
 800149a:	bf00      	nop
 800149c:	3710      	adds	r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	20000008 	.word	0x20000008

080014a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b085      	sub	sp, #20
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	f003 0307 	and.w	r3, r3, #7
 80014b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014b8:	4b0c      	ldr	r3, [pc, #48]	@ (80014ec <__NVIC_SetPriorityGrouping+0x44>)
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014be:	68ba      	ldr	r2, [r7, #8]
 80014c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014c4:	4013      	ands	r3, r2
 80014c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014da:	4a04      	ldr	r2, [pc, #16]	@ (80014ec <__NVIC_SetPriorityGrouping+0x44>)
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	60d3      	str	r3, [r2, #12]
}
 80014e0:	bf00      	nop
 80014e2:	3714      	adds	r7, #20
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr
 80014ec:	e000ed00 	.word	0xe000ed00

080014f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014f4:	4b04      	ldr	r3, [pc, #16]	@ (8001508 <__NVIC_GetPriorityGrouping+0x18>)
 80014f6:	68db      	ldr	r3, [r3, #12]
 80014f8:	0a1b      	lsrs	r3, r3, #8
 80014fa:	f003 0307 	and.w	r3, r3, #7
}
 80014fe:	4618      	mov	r0, r3
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr
 8001508:	e000ed00 	.word	0xe000ed00

0800150c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	4603      	mov	r3, r0
 8001514:	6039      	str	r1, [r7, #0]
 8001516:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001518:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800151c:	2b00      	cmp	r3, #0
 800151e:	db0a      	blt.n	8001536 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	b2da      	uxtb	r2, r3
 8001524:	490c      	ldr	r1, [pc, #48]	@ (8001558 <__NVIC_SetPriority+0x4c>)
 8001526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800152a:	0112      	lsls	r2, r2, #4
 800152c:	b2d2      	uxtb	r2, r2
 800152e:	440b      	add	r3, r1
 8001530:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001534:	e00a      	b.n	800154c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	b2da      	uxtb	r2, r3
 800153a:	4908      	ldr	r1, [pc, #32]	@ (800155c <__NVIC_SetPriority+0x50>)
 800153c:	79fb      	ldrb	r3, [r7, #7]
 800153e:	f003 030f 	and.w	r3, r3, #15
 8001542:	3b04      	subs	r3, #4
 8001544:	0112      	lsls	r2, r2, #4
 8001546:	b2d2      	uxtb	r2, r2
 8001548:	440b      	add	r3, r1
 800154a:	761a      	strb	r2, [r3, #24]
}
 800154c:	bf00      	nop
 800154e:	370c      	adds	r7, #12
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr
 8001558:	e000e100 	.word	0xe000e100
 800155c:	e000ed00 	.word	0xe000ed00

08001560 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001560:	b480      	push	{r7}
 8001562:	b089      	sub	sp, #36	@ 0x24
 8001564:	af00      	add	r7, sp, #0
 8001566:	60f8      	str	r0, [r7, #12]
 8001568:	60b9      	str	r1, [r7, #8]
 800156a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	f003 0307 	and.w	r3, r3, #7
 8001572:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	f1c3 0307 	rsb	r3, r3, #7
 800157a:	2b04      	cmp	r3, #4
 800157c:	bf28      	it	cs
 800157e:	2304      	movcs	r3, #4
 8001580:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	3304      	adds	r3, #4
 8001586:	2b06      	cmp	r3, #6
 8001588:	d902      	bls.n	8001590 <NVIC_EncodePriority+0x30>
 800158a:	69fb      	ldr	r3, [r7, #28]
 800158c:	3b03      	subs	r3, #3
 800158e:	e000      	b.n	8001592 <NVIC_EncodePriority+0x32>
 8001590:	2300      	movs	r3, #0
 8001592:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001594:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001598:	69bb      	ldr	r3, [r7, #24]
 800159a:	fa02 f303 	lsl.w	r3, r2, r3
 800159e:	43da      	mvns	r2, r3
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	401a      	ands	r2, r3
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015a8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	fa01 f303 	lsl.w	r3, r1, r3
 80015b2:	43d9      	mvns	r1, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b8:	4313      	orrs	r3, r2
         );
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3724      	adds	r7, #36	@ 0x24
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
	...

080015c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	3b01      	subs	r3, #1
 80015d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015d8:	d301      	bcc.n	80015de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015da:	2301      	movs	r3, #1
 80015dc:	e00f      	b.n	80015fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015de:	4a0a      	ldr	r2, [pc, #40]	@ (8001608 <SysTick_Config+0x40>)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	3b01      	subs	r3, #1
 80015e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015e6:	210f      	movs	r1, #15
 80015e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015ec:	f7ff ff8e 	bl	800150c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015f0:	4b05      	ldr	r3, [pc, #20]	@ (8001608 <SysTick_Config+0x40>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015f6:	4b04      	ldr	r3, [pc, #16]	@ (8001608 <SysTick_Config+0x40>)
 80015f8:	2207      	movs	r2, #7
 80015fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	e000e010 	.word	0xe000e010

0800160c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f7ff ff47 	bl	80014a8 <__NVIC_SetPriorityGrouping>
}
 800161a:	bf00      	nop
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}

08001622 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001622:	b580      	push	{r7, lr}
 8001624:	b086      	sub	sp, #24
 8001626:	af00      	add	r7, sp, #0
 8001628:	4603      	mov	r3, r0
 800162a:	60b9      	str	r1, [r7, #8]
 800162c:	607a      	str	r2, [r7, #4]
 800162e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001630:	2300      	movs	r3, #0
 8001632:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001634:	f7ff ff5c 	bl	80014f0 <__NVIC_GetPriorityGrouping>
 8001638:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800163a:	687a      	ldr	r2, [r7, #4]
 800163c:	68b9      	ldr	r1, [r7, #8]
 800163e:	6978      	ldr	r0, [r7, #20]
 8001640:	f7ff ff8e 	bl	8001560 <NVIC_EncodePriority>
 8001644:	4602      	mov	r2, r0
 8001646:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800164a:	4611      	mov	r1, r2
 800164c:	4618      	mov	r0, r3
 800164e:	f7ff ff5d 	bl	800150c <__NVIC_SetPriority>
}
 8001652:	bf00      	nop
 8001654:	3718      	adds	r7, #24
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}

0800165a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800165a:	b580      	push	{r7, lr}
 800165c:	b082      	sub	sp, #8
 800165e:	af00      	add	r7, sp, #0
 8001660:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f7ff ffb0 	bl	80015c8 <SysTick_Config>
 8001668:	4603      	mov	r3, r0
}
 800166a:	4618      	mov	r0, r3
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
	...

08001674 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001674:	b480      	push	{r7}
 8001676:	b089      	sub	sp, #36	@ 0x24
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
 800167c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800167e:	2300      	movs	r3, #0
 8001680:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001682:	2300      	movs	r3, #0
 8001684:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001686:	2300      	movs	r3, #0
 8001688:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800168a:	2300      	movs	r3, #0
 800168c:	61fb      	str	r3, [r7, #28]
 800168e:	e16b      	b.n	8001968 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001690:	2201      	movs	r2, #1
 8001692:	69fb      	ldr	r3, [r7, #28]
 8001694:	fa02 f303 	lsl.w	r3, r2, r3
 8001698:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	697a      	ldr	r2, [r7, #20]
 80016a0:	4013      	ands	r3, r2
 80016a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80016a4:	693a      	ldr	r2, [r7, #16]
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	f040 815a 	bne.w	8001962 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	f003 0303 	and.w	r3, r3, #3
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d005      	beq.n	80016c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d130      	bne.n	8001728 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80016cc:	69fb      	ldr	r3, [r7, #28]
 80016ce:	005b      	lsls	r3, r3, #1
 80016d0:	2203      	movs	r2, #3
 80016d2:	fa02 f303 	lsl.w	r3, r2, r3
 80016d6:	43db      	mvns	r3, r3
 80016d8:	69ba      	ldr	r2, [r7, #24]
 80016da:	4013      	ands	r3, r2
 80016dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	68da      	ldr	r2, [r3, #12]
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	005b      	lsls	r3, r3, #1
 80016e6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ea:	69ba      	ldr	r2, [r7, #24]
 80016ec:	4313      	orrs	r3, r2
 80016ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	69ba      	ldr	r2, [r7, #24]
 80016f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016fc:	2201      	movs	r2, #1
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	fa02 f303 	lsl.w	r3, r2, r3
 8001704:	43db      	mvns	r3, r3
 8001706:	69ba      	ldr	r2, [r7, #24]
 8001708:	4013      	ands	r3, r2
 800170a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	091b      	lsrs	r3, r3, #4
 8001712:	f003 0201 	and.w	r2, r3, #1
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	fa02 f303 	lsl.w	r3, r2, r3
 800171c:	69ba      	ldr	r2, [r7, #24]
 800171e:	4313      	orrs	r3, r2
 8001720:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	69ba      	ldr	r2, [r7, #24]
 8001726:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f003 0303 	and.w	r3, r3, #3
 8001730:	2b03      	cmp	r3, #3
 8001732:	d017      	beq.n	8001764 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800173a:	69fb      	ldr	r3, [r7, #28]
 800173c:	005b      	lsls	r3, r3, #1
 800173e:	2203      	movs	r2, #3
 8001740:	fa02 f303 	lsl.w	r3, r2, r3
 8001744:	43db      	mvns	r3, r3
 8001746:	69ba      	ldr	r2, [r7, #24]
 8001748:	4013      	ands	r3, r2
 800174a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	689a      	ldr	r2, [r3, #8]
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	fa02 f303 	lsl.w	r3, r2, r3
 8001758:	69ba      	ldr	r2, [r7, #24]
 800175a:	4313      	orrs	r3, r2
 800175c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	f003 0303 	and.w	r3, r3, #3
 800176c:	2b02      	cmp	r3, #2
 800176e:	d123      	bne.n	80017b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001770:	69fb      	ldr	r3, [r7, #28]
 8001772:	08da      	lsrs	r2, r3, #3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	3208      	adds	r2, #8
 8001778:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800177c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	f003 0307 	and.w	r3, r3, #7
 8001784:	009b      	lsls	r3, r3, #2
 8001786:	220f      	movs	r2, #15
 8001788:	fa02 f303 	lsl.w	r3, r2, r3
 800178c:	43db      	mvns	r3, r3
 800178e:	69ba      	ldr	r2, [r7, #24]
 8001790:	4013      	ands	r3, r2
 8001792:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	691a      	ldr	r2, [r3, #16]
 8001798:	69fb      	ldr	r3, [r7, #28]
 800179a:	f003 0307 	and.w	r3, r3, #7
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	fa02 f303 	lsl.w	r3, r2, r3
 80017a4:	69ba      	ldr	r2, [r7, #24]
 80017a6:	4313      	orrs	r3, r2
 80017a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	08da      	lsrs	r2, r3, #3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	3208      	adds	r2, #8
 80017b2:	69b9      	ldr	r1, [r7, #24]
 80017b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	005b      	lsls	r3, r3, #1
 80017c2:	2203      	movs	r2, #3
 80017c4:	fa02 f303 	lsl.w	r3, r2, r3
 80017c8:	43db      	mvns	r3, r3
 80017ca:	69ba      	ldr	r2, [r7, #24]
 80017cc:	4013      	ands	r3, r2
 80017ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f003 0203 	and.w	r2, r3, #3
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	fa02 f303 	lsl.w	r3, r2, r3
 80017e0:	69ba      	ldr	r2, [r7, #24]
 80017e2:	4313      	orrs	r3, r2
 80017e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	f000 80b4 	beq.w	8001962 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	60fb      	str	r3, [r7, #12]
 80017fe:	4b60      	ldr	r3, [pc, #384]	@ (8001980 <HAL_GPIO_Init+0x30c>)
 8001800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001802:	4a5f      	ldr	r2, [pc, #380]	@ (8001980 <HAL_GPIO_Init+0x30c>)
 8001804:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001808:	6453      	str	r3, [r2, #68]	@ 0x44
 800180a:	4b5d      	ldr	r3, [pc, #372]	@ (8001980 <HAL_GPIO_Init+0x30c>)
 800180c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800180e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001816:	4a5b      	ldr	r2, [pc, #364]	@ (8001984 <HAL_GPIO_Init+0x310>)
 8001818:	69fb      	ldr	r3, [r7, #28]
 800181a:	089b      	lsrs	r3, r3, #2
 800181c:	3302      	adds	r3, #2
 800181e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001822:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	f003 0303 	and.w	r3, r3, #3
 800182a:	009b      	lsls	r3, r3, #2
 800182c:	220f      	movs	r2, #15
 800182e:	fa02 f303 	lsl.w	r3, r2, r3
 8001832:	43db      	mvns	r3, r3
 8001834:	69ba      	ldr	r2, [r7, #24]
 8001836:	4013      	ands	r3, r2
 8001838:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4a52      	ldr	r2, [pc, #328]	@ (8001988 <HAL_GPIO_Init+0x314>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d02b      	beq.n	800189a <HAL_GPIO_Init+0x226>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4a51      	ldr	r2, [pc, #324]	@ (800198c <HAL_GPIO_Init+0x318>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d025      	beq.n	8001896 <HAL_GPIO_Init+0x222>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4a50      	ldr	r2, [pc, #320]	@ (8001990 <HAL_GPIO_Init+0x31c>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d01f      	beq.n	8001892 <HAL_GPIO_Init+0x21e>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a4f      	ldr	r2, [pc, #316]	@ (8001994 <HAL_GPIO_Init+0x320>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d019      	beq.n	800188e <HAL_GPIO_Init+0x21a>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4a4e      	ldr	r2, [pc, #312]	@ (8001998 <HAL_GPIO_Init+0x324>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d013      	beq.n	800188a <HAL_GPIO_Init+0x216>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a4d      	ldr	r2, [pc, #308]	@ (800199c <HAL_GPIO_Init+0x328>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d00d      	beq.n	8001886 <HAL_GPIO_Init+0x212>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a4c      	ldr	r2, [pc, #304]	@ (80019a0 <HAL_GPIO_Init+0x32c>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d007      	beq.n	8001882 <HAL_GPIO_Init+0x20e>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4a4b      	ldr	r2, [pc, #300]	@ (80019a4 <HAL_GPIO_Init+0x330>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d101      	bne.n	800187e <HAL_GPIO_Init+0x20a>
 800187a:	2307      	movs	r3, #7
 800187c:	e00e      	b.n	800189c <HAL_GPIO_Init+0x228>
 800187e:	2308      	movs	r3, #8
 8001880:	e00c      	b.n	800189c <HAL_GPIO_Init+0x228>
 8001882:	2306      	movs	r3, #6
 8001884:	e00a      	b.n	800189c <HAL_GPIO_Init+0x228>
 8001886:	2305      	movs	r3, #5
 8001888:	e008      	b.n	800189c <HAL_GPIO_Init+0x228>
 800188a:	2304      	movs	r3, #4
 800188c:	e006      	b.n	800189c <HAL_GPIO_Init+0x228>
 800188e:	2303      	movs	r3, #3
 8001890:	e004      	b.n	800189c <HAL_GPIO_Init+0x228>
 8001892:	2302      	movs	r3, #2
 8001894:	e002      	b.n	800189c <HAL_GPIO_Init+0x228>
 8001896:	2301      	movs	r3, #1
 8001898:	e000      	b.n	800189c <HAL_GPIO_Init+0x228>
 800189a:	2300      	movs	r3, #0
 800189c:	69fa      	ldr	r2, [r7, #28]
 800189e:	f002 0203 	and.w	r2, r2, #3
 80018a2:	0092      	lsls	r2, r2, #2
 80018a4:	4093      	lsls	r3, r2
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80018ac:	4935      	ldr	r1, [pc, #212]	@ (8001984 <HAL_GPIO_Init+0x310>)
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	089b      	lsrs	r3, r3, #2
 80018b2:	3302      	adds	r3, #2
 80018b4:	69ba      	ldr	r2, [r7, #24]
 80018b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018ba:	4b3b      	ldr	r3, [pc, #236]	@ (80019a8 <HAL_GPIO_Init+0x334>)
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018c0:	693b      	ldr	r3, [r7, #16]
 80018c2:	43db      	mvns	r3, r3
 80018c4:	69ba      	ldr	r2, [r7, #24]
 80018c6:	4013      	ands	r3, r2
 80018c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d003      	beq.n	80018de <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80018d6:	69ba      	ldr	r2, [r7, #24]
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	4313      	orrs	r3, r2
 80018dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018de:	4a32      	ldr	r2, [pc, #200]	@ (80019a8 <HAL_GPIO_Init+0x334>)
 80018e0:	69bb      	ldr	r3, [r7, #24]
 80018e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018e4:	4b30      	ldr	r3, [pc, #192]	@ (80019a8 <HAL_GPIO_Init+0x334>)
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	43db      	mvns	r3, r3
 80018ee:	69ba      	ldr	r2, [r7, #24]
 80018f0:	4013      	ands	r3, r2
 80018f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d003      	beq.n	8001908 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001900:	69ba      	ldr	r2, [r7, #24]
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	4313      	orrs	r3, r2
 8001906:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001908:	4a27      	ldr	r2, [pc, #156]	@ (80019a8 <HAL_GPIO_Init+0x334>)
 800190a:	69bb      	ldr	r3, [r7, #24]
 800190c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800190e:	4b26      	ldr	r3, [pc, #152]	@ (80019a8 <HAL_GPIO_Init+0x334>)
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001914:	693b      	ldr	r3, [r7, #16]
 8001916:	43db      	mvns	r3, r3
 8001918:	69ba      	ldr	r2, [r7, #24]
 800191a:	4013      	ands	r3, r2
 800191c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d003      	beq.n	8001932 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800192a:	69ba      	ldr	r2, [r7, #24]
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	4313      	orrs	r3, r2
 8001930:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001932:	4a1d      	ldr	r2, [pc, #116]	@ (80019a8 <HAL_GPIO_Init+0x334>)
 8001934:	69bb      	ldr	r3, [r7, #24]
 8001936:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001938:	4b1b      	ldr	r3, [pc, #108]	@ (80019a8 <HAL_GPIO_Init+0x334>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	43db      	mvns	r3, r3
 8001942:	69ba      	ldr	r2, [r7, #24]
 8001944:	4013      	ands	r3, r2
 8001946:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001950:	2b00      	cmp	r3, #0
 8001952:	d003      	beq.n	800195c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001954:	69ba      	ldr	r2, [r7, #24]
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	4313      	orrs	r3, r2
 800195a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800195c:	4a12      	ldr	r2, [pc, #72]	@ (80019a8 <HAL_GPIO_Init+0x334>)
 800195e:	69bb      	ldr	r3, [r7, #24]
 8001960:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	3301      	adds	r3, #1
 8001966:	61fb      	str	r3, [r7, #28]
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	2b0f      	cmp	r3, #15
 800196c:	f67f ae90 	bls.w	8001690 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001970:	bf00      	nop
 8001972:	bf00      	nop
 8001974:	3724      	adds	r7, #36	@ 0x24
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop
 8001980:	40023800 	.word	0x40023800
 8001984:	40013800 	.word	0x40013800
 8001988:	40020000 	.word	0x40020000
 800198c:	40020400 	.word	0x40020400
 8001990:	40020800 	.word	0x40020800
 8001994:	40020c00 	.word	0x40020c00
 8001998:	40021000 	.word	0x40021000
 800199c:	40021400 	.word	0x40021400
 80019a0:	40021800 	.word	0x40021800
 80019a4:	40021c00 	.word	0x40021c00
 80019a8:	40013c00 	.word	0x40013c00

080019ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	460b      	mov	r3, r1
 80019b6:	807b      	strh	r3, [r7, #2]
 80019b8:	4613      	mov	r3, r2
 80019ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80019bc:	787b      	ldrb	r3, [r7, #1]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d003      	beq.n	80019ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019c2:	887a      	ldrh	r2, [r7, #2]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80019c8:	e003      	b.n	80019d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80019ca:	887b      	ldrh	r3, [r7, #2]
 80019cc:	041a      	lsls	r2, r3, #16
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	619a      	str	r2, [r3, #24]
}
 80019d2:	bf00      	nop
 80019d4:	370c      	adds	r7, #12
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr

080019de <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80019de:	b480      	push	{r7}
 80019e0:	b085      	sub	sp, #20
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	6078      	str	r0, [r7, #4]
 80019e6:	460b      	mov	r3, r1
 80019e8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	695b      	ldr	r3, [r3, #20]
 80019ee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80019f0:	887a      	ldrh	r2, [r7, #2]
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	4013      	ands	r3, r2
 80019f6:	041a      	lsls	r2, r3, #16
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	43d9      	mvns	r1, r3
 80019fc:	887b      	ldrh	r3, [r7, #2]
 80019fe:	400b      	ands	r3, r1
 8001a00:	431a      	orrs	r2, r3
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	619a      	str	r2, [r3, #24]
}
 8001a06:	bf00      	nop
 8001a08:	3714      	adds	r7, #20
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
	...

08001a14 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d101      	bne.n	8001a26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e267      	b.n	8001ef6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 0301 	and.w	r3, r3, #1
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d075      	beq.n	8001b1e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001a32:	4b88      	ldr	r3, [pc, #544]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	f003 030c 	and.w	r3, r3, #12
 8001a3a:	2b04      	cmp	r3, #4
 8001a3c:	d00c      	beq.n	8001a58 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a3e:	4b85      	ldr	r3, [pc, #532]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001a46:	2b08      	cmp	r3, #8
 8001a48:	d112      	bne.n	8001a70 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a4a:	4b82      	ldr	r3, [pc, #520]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a52:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a56:	d10b      	bne.n	8001a70 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a58:	4b7e      	ldr	r3, [pc, #504]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d05b      	beq.n	8001b1c <HAL_RCC_OscConfig+0x108>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d157      	bne.n	8001b1c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	e242      	b.n	8001ef6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a78:	d106      	bne.n	8001a88 <HAL_RCC_OscConfig+0x74>
 8001a7a:	4b76      	ldr	r3, [pc, #472]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a75      	ldr	r2, [pc, #468]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001a80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a84:	6013      	str	r3, [r2, #0]
 8001a86:	e01d      	b.n	8001ac4 <HAL_RCC_OscConfig+0xb0>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a90:	d10c      	bne.n	8001aac <HAL_RCC_OscConfig+0x98>
 8001a92:	4b70      	ldr	r3, [pc, #448]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a6f      	ldr	r2, [pc, #444]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001a98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a9c:	6013      	str	r3, [r2, #0]
 8001a9e:	4b6d      	ldr	r3, [pc, #436]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a6c      	ldr	r2, [pc, #432]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001aa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001aa8:	6013      	str	r3, [r2, #0]
 8001aaa:	e00b      	b.n	8001ac4 <HAL_RCC_OscConfig+0xb0>
 8001aac:	4b69      	ldr	r3, [pc, #420]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a68      	ldr	r2, [pc, #416]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001ab2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ab6:	6013      	str	r3, [r2, #0]
 8001ab8:	4b66      	ldr	r3, [pc, #408]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a65      	ldr	r2, [pc, #404]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001abe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ac2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d013      	beq.n	8001af4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001acc:	f7ff fcbc 	bl	8001448 <HAL_GetTick>
 8001ad0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ad2:	e008      	b.n	8001ae6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ad4:	f7ff fcb8 	bl	8001448 <HAL_GetTick>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	2b64      	cmp	r3, #100	@ 0x64
 8001ae0:	d901      	bls.n	8001ae6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	e207      	b.n	8001ef6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ae6:	4b5b      	ldr	r3, [pc, #364]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d0f0      	beq.n	8001ad4 <HAL_RCC_OscConfig+0xc0>
 8001af2:	e014      	b.n	8001b1e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af4:	f7ff fca8 	bl	8001448 <HAL_GetTick>
 8001af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001afa:	e008      	b.n	8001b0e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001afc:	f7ff fca4 	bl	8001448 <HAL_GetTick>
 8001b00:	4602      	mov	r2, r0
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	2b64      	cmp	r3, #100	@ 0x64
 8001b08:	d901      	bls.n	8001b0e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e1f3      	b.n	8001ef6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b0e:	4b51      	ldr	r3, [pc, #324]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d1f0      	bne.n	8001afc <HAL_RCC_OscConfig+0xe8>
 8001b1a:	e000      	b.n	8001b1e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 0302 	and.w	r3, r3, #2
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d063      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001b2a:	4b4a      	ldr	r3, [pc, #296]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	f003 030c 	and.w	r3, r3, #12
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d00b      	beq.n	8001b4e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b36:	4b47      	ldr	r3, [pc, #284]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001b3e:	2b08      	cmp	r3, #8
 8001b40:	d11c      	bne.n	8001b7c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b42:	4b44      	ldr	r3, [pc, #272]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d116      	bne.n	8001b7c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b4e:	4b41      	ldr	r3, [pc, #260]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f003 0302 	and.w	r3, r3, #2
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d005      	beq.n	8001b66 <HAL_RCC_OscConfig+0x152>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d001      	beq.n	8001b66 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e1c7      	b.n	8001ef6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b66:	4b3b      	ldr	r3, [pc, #236]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	691b      	ldr	r3, [r3, #16]
 8001b72:	00db      	lsls	r3, r3, #3
 8001b74:	4937      	ldr	r1, [pc, #220]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001b76:	4313      	orrs	r3, r2
 8001b78:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b7a:	e03a      	b.n	8001bf2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d020      	beq.n	8001bc6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b84:	4b34      	ldr	r3, [pc, #208]	@ (8001c58 <HAL_RCC_OscConfig+0x244>)
 8001b86:	2201      	movs	r2, #1
 8001b88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b8a:	f7ff fc5d 	bl	8001448 <HAL_GetTick>
 8001b8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b90:	e008      	b.n	8001ba4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b92:	f7ff fc59 	bl	8001448 <HAL_GetTick>
 8001b96:	4602      	mov	r2, r0
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d901      	bls.n	8001ba4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	e1a8      	b.n	8001ef6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ba4:	4b2b      	ldr	r3, [pc, #172]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f003 0302 	and.w	r3, r3, #2
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d0f0      	beq.n	8001b92 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bb0:	4b28      	ldr	r3, [pc, #160]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	691b      	ldr	r3, [r3, #16]
 8001bbc:	00db      	lsls	r3, r3, #3
 8001bbe:	4925      	ldr	r1, [pc, #148]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	600b      	str	r3, [r1, #0]
 8001bc4:	e015      	b.n	8001bf2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bc6:	4b24      	ldr	r3, [pc, #144]	@ (8001c58 <HAL_RCC_OscConfig+0x244>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bcc:	f7ff fc3c 	bl	8001448 <HAL_GetTick>
 8001bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bd2:	e008      	b.n	8001be6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bd4:	f7ff fc38 	bl	8001448 <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	2b02      	cmp	r3, #2
 8001be0:	d901      	bls.n	8001be6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001be2:	2303      	movs	r3, #3
 8001be4:	e187      	b.n	8001ef6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001be6:	4b1b      	ldr	r3, [pc, #108]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f003 0302 	and.w	r3, r3, #2
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d1f0      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 0308 	and.w	r3, r3, #8
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d036      	beq.n	8001c6c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	695b      	ldr	r3, [r3, #20]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d016      	beq.n	8001c34 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c06:	4b15      	ldr	r3, [pc, #84]	@ (8001c5c <HAL_RCC_OscConfig+0x248>)
 8001c08:	2201      	movs	r2, #1
 8001c0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c0c:	f7ff fc1c 	bl	8001448 <HAL_GetTick>
 8001c10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c12:	e008      	b.n	8001c26 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c14:	f7ff fc18 	bl	8001448 <HAL_GetTick>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	2b02      	cmp	r3, #2
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e167      	b.n	8001ef6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c26:	4b0b      	ldr	r3, [pc, #44]	@ (8001c54 <HAL_RCC_OscConfig+0x240>)
 8001c28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c2a:	f003 0302 	and.w	r3, r3, #2
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d0f0      	beq.n	8001c14 <HAL_RCC_OscConfig+0x200>
 8001c32:	e01b      	b.n	8001c6c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c34:	4b09      	ldr	r3, [pc, #36]	@ (8001c5c <HAL_RCC_OscConfig+0x248>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c3a:	f7ff fc05 	bl	8001448 <HAL_GetTick>
 8001c3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c40:	e00e      	b.n	8001c60 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c42:	f7ff fc01 	bl	8001448 <HAL_GetTick>
 8001c46:	4602      	mov	r2, r0
 8001c48:	693b      	ldr	r3, [r7, #16]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	2b02      	cmp	r3, #2
 8001c4e:	d907      	bls.n	8001c60 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001c50:	2303      	movs	r3, #3
 8001c52:	e150      	b.n	8001ef6 <HAL_RCC_OscConfig+0x4e2>
 8001c54:	40023800 	.word	0x40023800
 8001c58:	42470000 	.word	0x42470000
 8001c5c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c60:	4b88      	ldr	r3, [pc, #544]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001c62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c64:	f003 0302 	and.w	r3, r3, #2
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d1ea      	bne.n	8001c42 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 0304 	and.w	r3, r3, #4
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	f000 8097 	beq.w	8001da8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c7e:	4b81      	ldr	r3, [pc, #516]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d10f      	bne.n	8001caa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	60bb      	str	r3, [r7, #8]
 8001c8e:	4b7d      	ldr	r3, [pc, #500]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c92:	4a7c      	ldr	r2, [pc, #496]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001c94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c98:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c9a:	4b7a      	ldr	r3, [pc, #488]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ca2:	60bb      	str	r3, [r7, #8]
 8001ca4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001caa:	4b77      	ldr	r3, [pc, #476]	@ (8001e88 <HAL_RCC_OscConfig+0x474>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d118      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cb6:	4b74      	ldr	r3, [pc, #464]	@ (8001e88 <HAL_RCC_OscConfig+0x474>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a73      	ldr	r2, [pc, #460]	@ (8001e88 <HAL_RCC_OscConfig+0x474>)
 8001cbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cc2:	f7ff fbc1 	bl	8001448 <HAL_GetTick>
 8001cc6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cc8:	e008      	b.n	8001cdc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cca:	f7ff fbbd 	bl	8001448 <HAL_GetTick>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	1ad3      	subs	r3, r2, r3
 8001cd4:	2b02      	cmp	r3, #2
 8001cd6:	d901      	bls.n	8001cdc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001cd8:	2303      	movs	r3, #3
 8001cda:	e10c      	b.n	8001ef6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cdc:	4b6a      	ldr	r3, [pc, #424]	@ (8001e88 <HAL_RCC_OscConfig+0x474>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d0f0      	beq.n	8001cca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d106      	bne.n	8001cfe <HAL_RCC_OscConfig+0x2ea>
 8001cf0:	4b64      	ldr	r3, [pc, #400]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001cf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cf4:	4a63      	ldr	r2, [pc, #396]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001cf6:	f043 0301 	orr.w	r3, r3, #1
 8001cfa:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cfc:	e01c      	b.n	8001d38 <HAL_RCC_OscConfig+0x324>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	2b05      	cmp	r3, #5
 8001d04:	d10c      	bne.n	8001d20 <HAL_RCC_OscConfig+0x30c>
 8001d06:	4b5f      	ldr	r3, [pc, #380]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d0a:	4a5e      	ldr	r2, [pc, #376]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001d0c:	f043 0304 	orr.w	r3, r3, #4
 8001d10:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d12:	4b5c      	ldr	r3, [pc, #368]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001d14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d16:	4a5b      	ldr	r2, [pc, #364]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001d18:	f043 0301 	orr.w	r3, r3, #1
 8001d1c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d1e:	e00b      	b.n	8001d38 <HAL_RCC_OscConfig+0x324>
 8001d20:	4b58      	ldr	r3, [pc, #352]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001d22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d24:	4a57      	ldr	r2, [pc, #348]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001d26:	f023 0301 	bic.w	r3, r3, #1
 8001d2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d2c:	4b55      	ldr	r3, [pc, #340]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001d2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d30:	4a54      	ldr	r2, [pc, #336]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001d32:	f023 0304 	bic.w	r3, r3, #4
 8001d36:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d015      	beq.n	8001d6c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d40:	f7ff fb82 	bl	8001448 <HAL_GetTick>
 8001d44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d46:	e00a      	b.n	8001d5e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d48:	f7ff fb7e 	bl	8001448 <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d901      	bls.n	8001d5e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e0cb      	b.n	8001ef6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d5e:	4b49      	ldr	r3, [pc, #292]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001d60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d62:	f003 0302 	and.w	r3, r3, #2
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d0ee      	beq.n	8001d48 <HAL_RCC_OscConfig+0x334>
 8001d6a:	e014      	b.n	8001d96 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d6c:	f7ff fb6c 	bl	8001448 <HAL_GetTick>
 8001d70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d72:	e00a      	b.n	8001d8a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d74:	f7ff fb68 	bl	8001448 <HAL_GetTick>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	1ad3      	subs	r3, r2, r3
 8001d7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d901      	bls.n	8001d8a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001d86:	2303      	movs	r3, #3
 8001d88:	e0b5      	b.n	8001ef6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d8a:	4b3e      	ldr	r3, [pc, #248]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001d8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d8e:	f003 0302 	and.w	r3, r3, #2
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d1ee      	bne.n	8001d74 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d96:	7dfb      	ldrb	r3, [r7, #23]
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d105      	bne.n	8001da8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d9c:	4b39      	ldr	r3, [pc, #228]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da0:	4a38      	ldr	r2, [pc, #224]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001da2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001da6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	699b      	ldr	r3, [r3, #24]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	f000 80a1 	beq.w	8001ef4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001db2:	4b34      	ldr	r3, [pc, #208]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	f003 030c 	and.w	r3, r3, #12
 8001dba:	2b08      	cmp	r3, #8
 8001dbc:	d05c      	beq.n	8001e78 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	699b      	ldr	r3, [r3, #24]
 8001dc2:	2b02      	cmp	r3, #2
 8001dc4:	d141      	bne.n	8001e4a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dc6:	4b31      	ldr	r3, [pc, #196]	@ (8001e8c <HAL_RCC_OscConfig+0x478>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dcc:	f7ff fb3c 	bl	8001448 <HAL_GetTick>
 8001dd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dd2:	e008      	b.n	8001de6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dd4:	f7ff fb38 	bl	8001448 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	2b02      	cmp	r3, #2
 8001de0:	d901      	bls.n	8001de6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001de2:	2303      	movs	r3, #3
 8001de4:	e087      	b.n	8001ef6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001de6:	4b27      	ldr	r3, [pc, #156]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d1f0      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	69da      	ldr	r2, [r3, #28]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6a1b      	ldr	r3, [r3, #32]
 8001dfa:	431a      	orrs	r2, r3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e00:	019b      	lsls	r3, r3, #6
 8001e02:	431a      	orrs	r2, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e08:	085b      	lsrs	r3, r3, #1
 8001e0a:	3b01      	subs	r3, #1
 8001e0c:	041b      	lsls	r3, r3, #16
 8001e0e:	431a      	orrs	r2, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e14:	061b      	lsls	r3, r3, #24
 8001e16:	491b      	ldr	r1, [pc, #108]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001e8c <HAL_RCC_OscConfig+0x478>)
 8001e1e:	2201      	movs	r2, #1
 8001e20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e22:	f7ff fb11 	bl	8001448 <HAL_GetTick>
 8001e26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e28:	e008      	b.n	8001e3c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e2a:	f7ff fb0d 	bl	8001448 <HAL_GetTick>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d901      	bls.n	8001e3c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	e05c      	b.n	8001ef6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e3c:	4b11      	ldr	r3, [pc, #68]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d0f0      	beq.n	8001e2a <HAL_RCC_OscConfig+0x416>
 8001e48:	e054      	b.n	8001ef4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e4a:	4b10      	ldr	r3, [pc, #64]	@ (8001e8c <HAL_RCC_OscConfig+0x478>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e50:	f7ff fafa 	bl	8001448 <HAL_GetTick>
 8001e54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e56:	e008      	b.n	8001e6a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e58:	f7ff faf6 	bl	8001448 <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	d901      	bls.n	8001e6a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e045      	b.n	8001ef6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e6a:	4b06      	ldr	r3, [pc, #24]	@ (8001e84 <HAL_RCC_OscConfig+0x470>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d1f0      	bne.n	8001e58 <HAL_RCC_OscConfig+0x444>
 8001e76:	e03d      	b.n	8001ef4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d107      	bne.n	8001e90 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	e038      	b.n	8001ef6 <HAL_RCC_OscConfig+0x4e2>
 8001e84:	40023800 	.word	0x40023800
 8001e88:	40007000 	.word	0x40007000
 8001e8c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001e90:	4b1b      	ldr	r3, [pc, #108]	@ (8001f00 <HAL_RCC_OscConfig+0x4ec>)
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	699b      	ldr	r3, [r3, #24]
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d028      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d121      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	d11a      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001eba:	68fa      	ldr	r2, [r7, #12]
 8001ebc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001ec6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d111      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ed6:	085b      	lsrs	r3, r3, #1
 8001ed8:	3b01      	subs	r3, #1
 8001eda:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d107      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d001      	beq.n	8001ef4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	e000      	b.n	8001ef6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001ef4:	2300      	movs	r3, #0
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3718      	adds	r7, #24
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	40023800 	.word	0x40023800

08001f04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d101      	bne.n	8001f18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e0cc      	b.n	80020b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f18:	4b68      	ldr	r3, [pc, #416]	@ (80020bc <HAL_RCC_ClockConfig+0x1b8>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0307 	and.w	r3, r3, #7
 8001f20:	683a      	ldr	r2, [r7, #0]
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d90c      	bls.n	8001f40 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f26:	4b65      	ldr	r3, [pc, #404]	@ (80020bc <HAL_RCC_ClockConfig+0x1b8>)
 8001f28:	683a      	ldr	r2, [r7, #0]
 8001f2a:	b2d2      	uxtb	r2, r2
 8001f2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f2e:	4b63      	ldr	r3, [pc, #396]	@ (80020bc <HAL_RCC_ClockConfig+0x1b8>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 0307 	and.w	r3, r3, #7
 8001f36:	683a      	ldr	r2, [r7, #0]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d001      	beq.n	8001f40 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	e0b8      	b.n	80020b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 0302 	and.w	r3, r3, #2
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d020      	beq.n	8001f8e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 0304 	and.w	r3, r3, #4
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d005      	beq.n	8001f64 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f58:	4b59      	ldr	r3, [pc, #356]	@ (80020c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	4a58      	ldr	r2, [pc, #352]	@ (80020c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f5e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001f62:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 0308 	and.w	r3, r3, #8
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d005      	beq.n	8001f7c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f70:	4b53      	ldr	r3, [pc, #332]	@ (80020c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	4a52      	ldr	r2, [pc, #328]	@ (80020c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f76:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001f7a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f7c:	4b50      	ldr	r3, [pc, #320]	@ (80020c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	494d      	ldr	r1, [pc, #308]	@ (80020c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f003 0301 	and.w	r3, r3, #1
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d044      	beq.n	8002024 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d107      	bne.n	8001fb2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fa2:	4b47      	ldr	r3, [pc, #284]	@ (80020c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d119      	bne.n	8001fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e07f      	b.n	80020b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	2b02      	cmp	r3, #2
 8001fb8:	d003      	beq.n	8001fc2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001fbe:	2b03      	cmp	r3, #3
 8001fc0:	d107      	bne.n	8001fd2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fc2:	4b3f      	ldr	r3, [pc, #252]	@ (80020c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d109      	bne.n	8001fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e06f      	b.n	80020b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fd2:	4b3b      	ldr	r3, [pc, #236]	@ (80020c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 0302 	and.w	r3, r3, #2
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d101      	bne.n	8001fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e067      	b.n	80020b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fe2:	4b37      	ldr	r3, [pc, #220]	@ (80020c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	f023 0203 	bic.w	r2, r3, #3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	4934      	ldr	r1, [pc, #208]	@ (80020c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ff4:	f7ff fa28 	bl	8001448 <HAL_GetTick>
 8001ff8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ffa:	e00a      	b.n	8002012 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ffc:	f7ff fa24 	bl	8001448 <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	f241 3288 	movw	r2, #5000	@ 0x1388
 800200a:	4293      	cmp	r3, r2
 800200c:	d901      	bls.n	8002012 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e04f      	b.n	80020b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002012:	4b2b      	ldr	r3, [pc, #172]	@ (80020c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	f003 020c 	and.w	r2, r3, #12
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	429a      	cmp	r2, r3
 8002022:	d1eb      	bne.n	8001ffc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002024:	4b25      	ldr	r3, [pc, #148]	@ (80020bc <HAL_RCC_ClockConfig+0x1b8>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 0307 	and.w	r3, r3, #7
 800202c:	683a      	ldr	r2, [r7, #0]
 800202e:	429a      	cmp	r2, r3
 8002030:	d20c      	bcs.n	800204c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002032:	4b22      	ldr	r3, [pc, #136]	@ (80020bc <HAL_RCC_ClockConfig+0x1b8>)
 8002034:	683a      	ldr	r2, [r7, #0]
 8002036:	b2d2      	uxtb	r2, r2
 8002038:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800203a:	4b20      	ldr	r3, [pc, #128]	@ (80020bc <HAL_RCC_ClockConfig+0x1b8>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0307 	and.w	r3, r3, #7
 8002042:	683a      	ldr	r2, [r7, #0]
 8002044:	429a      	cmp	r2, r3
 8002046:	d001      	beq.n	800204c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002048:	2301      	movs	r3, #1
 800204a:	e032      	b.n	80020b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 0304 	and.w	r3, r3, #4
 8002054:	2b00      	cmp	r3, #0
 8002056:	d008      	beq.n	800206a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002058:	4b19      	ldr	r3, [pc, #100]	@ (80020c0 <HAL_RCC_ClockConfig+0x1bc>)
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	4916      	ldr	r1, [pc, #88]	@ (80020c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002066:	4313      	orrs	r3, r2
 8002068:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 0308 	and.w	r3, r3, #8
 8002072:	2b00      	cmp	r3, #0
 8002074:	d009      	beq.n	800208a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002076:	4b12      	ldr	r3, [pc, #72]	@ (80020c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	691b      	ldr	r3, [r3, #16]
 8002082:	00db      	lsls	r3, r3, #3
 8002084:	490e      	ldr	r1, [pc, #56]	@ (80020c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002086:	4313      	orrs	r3, r2
 8002088:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800208a:	f000 f821 	bl	80020d0 <HAL_RCC_GetSysClockFreq>
 800208e:	4602      	mov	r2, r0
 8002090:	4b0b      	ldr	r3, [pc, #44]	@ (80020c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	091b      	lsrs	r3, r3, #4
 8002096:	f003 030f 	and.w	r3, r3, #15
 800209a:	490a      	ldr	r1, [pc, #40]	@ (80020c4 <HAL_RCC_ClockConfig+0x1c0>)
 800209c:	5ccb      	ldrb	r3, [r1, r3]
 800209e:	fa22 f303 	lsr.w	r3, r2, r3
 80020a2:	4a09      	ldr	r2, [pc, #36]	@ (80020c8 <HAL_RCC_ClockConfig+0x1c4>)
 80020a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80020a6:	4b09      	ldr	r3, [pc, #36]	@ (80020cc <HAL_RCC_ClockConfig+0x1c8>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4618      	mov	r0, r3
 80020ac:	f7ff f988 	bl	80013c0 <HAL_InitTick>

  return HAL_OK;
 80020b0:	2300      	movs	r3, #0
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3710      	adds	r7, #16
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	40023c00 	.word	0x40023c00
 80020c0:	40023800 	.word	0x40023800
 80020c4:	08002820 	.word	0x08002820
 80020c8:	20000000 	.word	0x20000000
 80020cc:	20000004 	.word	0x20000004

080020d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020d4:	b090      	sub	sp, #64	@ 0x40
 80020d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80020d8:	2300      	movs	r3, #0
 80020da:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80020dc:	2300      	movs	r3, #0
 80020de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80020e0:	2300      	movs	r3, #0
 80020e2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80020e4:	2300      	movs	r3, #0
 80020e6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80020e8:	4b59      	ldr	r3, [pc, #356]	@ (8002250 <HAL_RCC_GetSysClockFreq+0x180>)
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	f003 030c 	and.w	r3, r3, #12
 80020f0:	2b08      	cmp	r3, #8
 80020f2:	d00d      	beq.n	8002110 <HAL_RCC_GetSysClockFreq+0x40>
 80020f4:	2b08      	cmp	r3, #8
 80020f6:	f200 80a1 	bhi.w	800223c <HAL_RCC_GetSysClockFreq+0x16c>
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d002      	beq.n	8002104 <HAL_RCC_GetSysClockFreq+0x34>
 80020fe:	2b04      	cmp	r3, #4
 8002100:	d003      	beq.n	800210a <HAL_RCC_GetSysClockFreq+0x3a>
 8002102:	e09b      	b.n	800223c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002104:	4b53      	ldr	r3, [pc, #332]	@ (8002254 <HAL_RCC_GetSysClockFreq+0x184>)
 8002106:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002108:	e09b      	b.n	8002242 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800210a:	4b53      	ldr	r3, [pc, #332]	@ (8002258 <HAL_RCC_GetSysClockFreq+0x188>)
 800210c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800210e:	e098      	b.n	8002242 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002110:	4b4f      	ldr	r3, [pc, #316]	@ (8002250 <HAL_RCC_GetSysClockFreq+0x180>)
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002118:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800211a:	4b4d      	ldr	r3, [pc, #308]	@ (8002250 <HAL_RCC_GetSysClockFreq+0x180>)
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d028      	beq.n	8002178 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002126:	4b4a      	ldr	r3, [pc, #296]	@ (8002250 <HAL_RCC_GetSysClockFreq+0x180>)
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	099b      	lsrs	r3, r3, #6
 800212c:	2200      	movs	r2, #0
 800212e:	623b      	str	r3, [r7, #32]
 8002130:	627a      	str	r2, [r7, #36]	@ 0x24
 8002132:	6a3b      	ldr	r3, [r7, #32]
 8002134:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002138:	2100      	movs	r1, #0
 800213a:	4b47      	ldr	r3, [pc, #284]	@ (8002258 <HAL_RCC_GetSysClockFreq+0x188>)
 800213c:	fb03 f201 	mul.w	r2, r3, r1
 8002140:	2300      	movs	r3, #0
 8002142:	fb00 f303 	mul.w	r3, r0, r3
 8002146:	4413      	add	r3, r2
 8002148:	4a43      	ldr	r2, [pc, #268]	@ (8002258 <HAL_RCC_GetSysClockFreq+0x188>)
 800214a:	fba0 1202 	umull	r1, r2, r0, r2
 800214e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002150:	460a      	mov	r2, r1
 8002152:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002154:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002156:	4413      	add	r3, r2
 8002158:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800215a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800215c:	2200      	movs	r2, #0
 800215e:	61bb      	str	r3, [r7, #24]
 8002160:	61fa      	str	r2, [r7, #28]
 8002162:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002166:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800216a:	f7fe f82d 	bl	80001c8 <__aeabi_uldivmod>
 800216e:	4602      	mov	r2, r0
 8002170:	460b      	mov	r3, r1
 8002172:	4613      	mov	r3, r2
 8002174:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002176:	e053      	b.n	8002220 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002178:	4b35      	ldr	r3, [pc, #212]	@ (8002250 <HAL_RCC_GetSysClockFreq+0x180>)
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	099b      	lsrs	r3, r3, #6
 800217e:	2200      	movs	r2, #0
 8002180:	613b      	str	r3, [r7, #16]
 8002182:	617a      	str	r2, [r7, #20]
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800218a:	f04f 0b00 	mov.w	fp, #0
 800218e:	4652      	mov	r2, sl
 8002190:	465b      	mov	r3, fp
 8002192:	f04f 0000 	mov.w	r0, #0
 8002196:	f04f 0100 	mov.w	r1, #0
 800219a:	0159      	lsls	r1, r3, #5
 800219c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80021a0:	0150      	lsls	r0, r2, #5
 80021a2:	4602      	mov	r2, r0
 80021a4:	460b      	mov	r3, r1
 80021a6:	ebb2 080a 	subs.w	r8, r2, sl
 80021aa:	eb63 090b 	sbc.w	r9, r3, fp
 80021ae:	f04f 0200 	mov.w	r2, #0
 80021b2:	f04f 0300 	mov.w	r3, #0
 80021b6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80021ba:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80021be:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80021c2:	ebb2 0408 	subs.w	r4, r2, r8
 80021c6:	eb63 0509 	sbc.w	r5, r3, r9
 80021ca:	f04f 0200 	mov.w	r2, #0
 80021ce:	f04f 0300 	mov.w	r3, #0
 80021d2:	00eb      	lsls	r3, r5, #3
 80021d4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80021d8:	00e2      	lsls	r2, r4, #3
 80021da:	4614      	mov	r4, r2
 80021dc:	461d      	mov	r5, r3
 80021de:	eb14 030a 	adds.w	r3, r4, sl
 80021e2:	603b      	str	r3, [r7, #0]
 80021e4:	eb45 030b 	adc.w	r3, r5, fp
 80021e8:	607b      	str	r3, [r7, #4]
 80021ea:	f04f 0200 	mov.w	r2, #0
 80021ee:	f04f 0300 	mov.w	r3, #0
 80021f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80021f6:	4629      	mov	r1, r5
 80021f8:	028b      	lsls	r3, r1, #10
 80021fa:	4621      	mov	r1, r4
 80021fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002200:	4621      	mov	r1, r4
 8002202:	028a      	lsls	r2, r1, #10
 8002204:	4610      	mov	r0, r2
 8002206:	4619      	mov	r1, r3
 8002208:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800220a:	2200      	movs	r2, #0
 800220c:	60bb      	str	r3, [r7, #8]
 800220e:	60fa      	str	r2, [r7, #12]
 8002210:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002214:	f7fd ffd8 	bl	80001c8 <__aeabi_uldivmod>
 8002218:	4602      	mov	r2, r0
 800221a:	460b      	mov	r3, r1
 800221c:	4613      	mov	r3, r2
 800221e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002220:	4b0b      	ldr	r3, [pc, #44]	@ (8002250 <HAL_RCC_GetSysClockFreq+0x180>)
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	0c1b      	lsrs	r3, r3, #16
 8002226:	f003 0303 	and.w	r3, r3, #3
 800222a:	3301      	adds	r3, #1
 800222c:	005b      	lsls	r3, r3, #1
 800222e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002230:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002234:	fbb2 f3f3 	udiv	r3, r2, r3
 8002238:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800223a:	e002      	b.n	8002242 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800223c:	4b05      	ldr	r3, [pc, #20]	@ (8002254 <HAL_RCC_GetSysClockFreq+0x184>)
 800223e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002240:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002244:	4618      	mov	r0, r3
 8002246:	3740      	adds	r7, #64	@ 0x40
 8002248:	46bd      	mov	sp, r7
 800224a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800224e:	bf00      	nop
 8002250:	40023800 	.word	0x40023800
 8002254:	00f42400 	.word	0x00f42400
 8002258:	017d7840 	.word	0x017d7840

0800225c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d101      	bne.n	800226e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e07b      	b.n	8002366 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002272:	2b00      	cmp	r3, #0
 8002274:	d108      	bne.n	8002288 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800227e:	d009      	beq.n	8002294 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2200      	movs	r2, #0
 8002284:	61da      	str	r2, [r3, #28]
 8002286:	e005      	b.n	8002294 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2200      	movs	r2, #0
 8002292:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2200      	movs	r2, #0
 8002298:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d106      	bne.n	80022b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f7fe ff88 	bl	80011c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2202      	movs	r2, #2
 80022b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80022ca:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80022dc:	431a      	orrs	r2, r3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	68db      	ldr	r3, [r3, #12]
 80022e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80022e6:	431a      	orrs	r2, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	691b      	ldr	r3, [r3, #16]
 80022ec:	f003 0302 	and.w	r3, r3, #2
 80022f0:	431a      	orrs	r2, r3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	695b      	ldr	r3, [r3, #20]
 80022f6:	f003 0301 	and.w	r3, r3, #1
 80022fa:	431a      	orrs	r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	699b      	ldr	r3, [r3, #24]
 8002300:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002304:	431a      	orrs	r2, r3
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	69db      	ldr	r3, [r3, #28]
 800230a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800230e:	431a      	orrs	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a1b      	ldr	r3, [r3, #32]
 8002314:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002318:	ea42 0103 	orr.w	r1, r2, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002320:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	430a      	orrs	r2, r1
 800232a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	0c1b      	lsrs	r3, r3, #16
 8002332:	f003 0104 	and.w	r1, r3, #4
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800233a:	f003 0210 	and.w	r2, r3, #16
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	430a      	orrs	r2, r1
 8002344:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	69da      	ldr	r2, [r3, #28]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002354:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2201      	movs	r2, #1
 8002360:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002364:	2300      	movs	r3, #0
}
 8002366:	4618      	mov	r0, r3
 8002368:	3708      	adds	r7, #8
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}

0800236e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800236e:	b580      	push	{r7, lr}
 8002370:	b088      	sub	sp, #32
 8002372:	af00      	add	r7, sp, #0
 8002374:	60f8      	str	r0, [r7, #12]
 8002376:	60b9      	str	r1, [r7, #8]
 8002378:	603b      	str	r3, [r7, #0]
 800237a:	4613      	mov	r3, r2
 800237c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800237e:	f7ff f863 	bl	8001448 <HAL_GetTick>
 8002382:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002384:	88fb      	ldrh	r3, [r7, #6]
 8002386:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800238e:	b2db      	uxtb	r3, r3
 8002390:	2b01      	cmp	r3, #1
 8002392:	d001      	beq.n	8002398 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002394:	2302      	movs	r3, #2
 8002396:	e12a      	b.n	80025ee <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d002      	beq.n	80023a4 <HAL_SPI_Transmit+0x36>
 800239e:	88fb      	ldrh	r3, [r7, #6]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d101      	bne.n	80023a8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	e122      	b.n	80025ee <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d101      	bne.n	80023b6 <HAL_SPI_Transmit+0x48>
 80023b2:	2302      	movs	r3, #2
 80023b4:	e11b      	b.n	80025ee <HAL_SPI_Transmit+0x280>
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	2201      	movs	r2, #1
 80023ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	2203      	movs	r2, #3
 80023c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2200      	movs	r2, #0
 80023ca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	68ba      	ldr	r2, [r7, #8]
 80023d0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	88fa      	ldrh	r2, [r7, #6]
 80023d6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	88fa      	ldrh	r2, [r7, #6]
 80023dc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	2200      	movs	r2, #0
 80023e2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	2200      	movs	r2, #0
 80023e8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2200      	movs	r2, #0
 80023ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	2200      	movs	r2, #0
 80023f4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	2200      	movs	r2, #0
 80023fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002404:	d10f      	bne.n	8002426 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002414:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002424:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002430:	2b40      	cmp	r3, #64	@ 0x40
 8002432:	d007      	beq.n	8002444 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002442:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800244c:	d152      	bne.n	80024f4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d002      	beq.n	800245c <HAL_SPI_Transmit+0xee>
 8002456:	8b7b      	ldrh	r3, [r7, #26]
 8002458:	2b01      	cmp	r3, #1
 800245a:	d145      	bne.n	80024e8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002460:	881a      	ldrh	r2, [r3, #0]
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246c:	1c9a      	adds	r2, r3, #2
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002476:	b29b      	uxth	r3, r3
 8002478:	3b01      	subs	r3, #1
 800247a:	b29a      	uxth	r2, r3
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002480:	e032      	b.n	80024e8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	f003 0302 	and.w	r3, r3, #2
 800248c:	2b02      	cmp	r3, #2
 800248e:	d112      	bne.n	80024b6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002494:	881a      	ldrh	r2, [r3, #0]
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a0:	1c9a      	adds	r2, r3, #2
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80024aa:	b29b      	uxth	r3, r3
 80024ac:	3b01      	subs	r3, #1
 80024ae:	b29a      	uxth	r2, r3
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80024b4:	e018      	b.n	80024e8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80024b6:	f7fe ffc7 	bl	8001448 <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	683a      	ldr	r2, [r7, #0]
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d803      	bhi.n	80024ce <HAL_SPI_Transmit+0x160>
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80024cc:	d102      	bne.n	80024d4 <HAL_SPI_Transmit+0x166>
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d109      	bne.n	80024e8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2201      	movs	r2, #1
 80024d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2200      	movs	r2, #0
 80024e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80024e4:	2303      	movs	r3, #3
 80024e6:	e082      	b.n	80025ee <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80024ec:	b29b      	uxth	r3, r3
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d1c7      	bne.n	8002482 <HAL_SPI_Transmit+0x114>
 80024f2:	e053      	b.n	800259c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d002      	beq.n	8002502 <HAL_SPI_Transmit+0x194>
 80024fc:	8b7b      	ldrh	r3, [r7, #26]
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d147      	bne.n	8002592 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	330c      	adds	r3, #12
 800250c:	7812      	ldrb	r2, [r2, #0]
 800250e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002514:	1c5a      	adds	r2, r3, #1
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800251e:	b29b      	uxth	r3, r3
 8002520:	3b01      	subs	r3, #1
 8002522:	b29a      	uxth	r2, r3
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002528:	e033      	b.n	8002592 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	f003 0302 	and.w	r3, r3, #2
 8002534:	2b02      	cmp	r3, #2
 8002536:	d113      	bne.n	8002560 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	330c      	adds	r3, #12
 8002542:	7812      	ldrb	r2, [r2, #0]
 8002544:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254a:	1c5a      	adds	r2, r3, #1
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002554:	b29b      	uxth	r3, r3
 8002556:	3b01      	subs	r3, #1
 8002558:	b29a      	uxth	r2, r3
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800255e:	e018      	b.n	8002592 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002560:	f7fe ff72 	bl	8001448 <HAL_GetTick>
 8002564:	4602      	mov	r2, r0
 8002566:	69fb      	ldr	r3, [r7, #28]
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	683a      	ldr	r2, [r7, #0]
 800256c:	429a      	cmp	r2, r3
 800256e:	d803      	bhi.n	8002578 <HAL_SPI_Transmit+0x20a>
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002576:	d102      	bne.n	800257e <HAL_SPI_Transmit+0x210>
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d109      	bne.n	8002592 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2201      	movs	r2, #1
 8002582:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2200      	movs	r2, #0
 800258a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e02d      	b.n	80025ee <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002596:	b29b      	uxth	r3, r3
 8002598:	2b00      	cmp	r3, #0
 800259a:	d1c6      	bne.n	800252a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800259c:	69fa      	ldr	r2, [r7, #28]
 800259e:	6839      	ldr	r1, [r7, #0]
 80025a0:	68f8      	ldr	r0, [r7, #12]
 80025a2:	f000 f8b1 	bl	8002708 <SPI_EndRxTxTransaction>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d002      	beq.n	80025b2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2220      	movs	r2, #32
 80025b0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d10a      	bne.n	80025d0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80025ba:	2300      	movs	r3, #0
 80025bc:	617b      	str	r3, [r7, #20]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	617b      	str	r3, [r7, #20]
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	617b      	str	r3, [r7, #20]
 80025ce:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2201      	movs	r2, #1
 80025d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2200      	movs	r2, #0
 80025dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d001      	beq.n	80025ec <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	e000      	b.n	80025ee <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80025ec:	2300      	movs	r3, #0
  }
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3720      	adds	r7, #32
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
	...

080025f8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b088      	sub	sp, #32
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	60f8      	str	r0, [r7, #12]
 8002600:	60b9      	str	r1, [r7, #8]
 8002602:	603b      	str	r3, [r7, #0]
 8002604:	4613      	mov	r3, r2
 8002606:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002608:	f7fe ff1e 	bl	8001448 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002610:	1a9b      	subs	r3, r3, r2
 8002612:	683a      	ldr	r2, [r7, #0]
 8002614:	4413      	add	r3, r2
 8002616:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002618:	f7fe ff16 	bl	8001448 <HAL_GetTick>
 800261c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800261e:	4b39      	ldr	r3, [pc, #228]	@ (8002704 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	015b      	lsls	r3, r3, #5
 8002624:	0d1b      	lsrs	r3, r3, #20
 8002626:	69fa      	ldr	r2, [r7, #28]
 8002628:	fb02 f303 	mul.w	r3, r2, r3
 800262c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800262e:	e055      	b.n	80026dc <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002636:	d051      	beq.n	80026dc <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002638:	f7fe ff06 	bl	8001448 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	69bb      	ldr	r3, [r7, #24]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	69fa      	ldr	r2, [r7, #28]
 8002644:	429a      	cmp	r2, r3
 8002646:	d902      	bls.n	800264e <SPI_WaitFlagStateUntilTimeout+0x56>
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d13d      	bne.n	80026ca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	685a      	ldr	r2, [r3, #4]
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800265c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002666:	d111      	bne.n	800268c <SPI_WaitFlagStateUntilTimeout+0x94>
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002670:	d004      	beq.n	800267c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800267a:	d107      	bne.n	800268c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800268a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002690:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002694:	d10f      	bne.n	80026b6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80026a4:	601a      	str	r2, [r3, #0]
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80026b4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2201      	movs	r2, #1
 80026ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2200      	movs	r2, #0
 80026c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e018      	b.n	80026fc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d102      	bne.n	80026d6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80026d0:	2300      	movs	r3, #0
 80026d2:	61fb      	str	r3, [r7, #28]
 80026d4:	e002      	b.n	80026dc <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	3b01      	subs	r3, #1
 80026da:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	689a      	ldr	r2, [r3, #8]
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	4013      	ands	r3, r2
 80026e6:	68ba      	ldr	r2, [r7, #8]
 80026e8:	429a      	cmp	r2, r3
 80026ea:	bf0c      	ite	eq
 80026ec:	2301      	moveq	r3, #1
 80026ee:	2300      	movne	r3, #0
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	461a      	mov	r2, r3
 80026f4:	79fb      	ldrb	r3, [r7, #7]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d19a      	bne.n	8002630 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80026fa:	2300      	movs	r3, #0
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	3720      	adds	r7, #32
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	20000000 	.word	0x20000000

08002708 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b088      	sub	sp, #32
 800270c:	af02      	add	r7, sp, #8
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	60b9      	str	r1, [r7, #8]
 8002712:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	9300      	str	r3, [sp, #0]
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	2201      	movs	r2, #1
 800271c:	2102      	movs	r1, #2
 800271e:	68f8      	ldr	r0, [r7, #12]
 8002720:	f7ff ff6a 	bl	80025f8 <SPI_WaitFlagStateUntilTimeout>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d007      	beq.n	800273a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800272e:	f043 0220 	orr.w	r2, r3, #32
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	e032      	b.n	80027a0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800273a:	4b1b      	ldr	r3, [pc, #108]	@ (80027a8 <SPI_EndRxTxTransaction+0xa0>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a1b      	ldr	r2, [pc, #108]	@ (80027ac <SPI_EndRxTxTransaction+0xa4>)
 8002740:	fba2 2303 	umull	r2, r3, r2, r3
 8002744:	0d5b      	lsrs	r3, r3, #21
 8002746:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800274a:	fb02 f303 	mul.w	r3, r2, r3
 800274e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002758:	d112      	bne.n	8002780 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	9300      	str	r3, [sp, #0]
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	2200      	movs	r2, #0
 8002762:	2180      	movs	r1, #128	@ 0x80
 8002764:	68f8      	ldr	r0, [r7, #12]
 8002766:	f7ff ff47 	bl	80025f8 <SPI_WaitFlagStateUntilTimeout>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d016      	beq.n	800279e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002774:	f043 0220 	orr.w	r2, r3, #32
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800277c:	2303      	movs	r3, #3
 800277e:	e00f      	b.n	80027a0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d00a      	beq.n	800279c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	3b01      	subs	r3, #1
 800278a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002796:	2b80      	cmp	r3, #128	@ 0x80
 8002798:	d0f2      	beq.n	8002780 <SPI_EndRxTxTransaction+0x78>
 800279a:	e000      	b.n	800279e <SPI_EndRxTxTransaction+0x96>
        break;
 800279c:	bf00      	nop
  }

  return HAL_OK;
 800279e:	2300      	movs	r3, #0
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3718      	adds	r7, #24
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	20000000 	.word	0x20000000
 80027ac:	165e9f81 	.word	0x165e9f81

080027b0 <memset>:
 80027b0:	4402      	add	r2, r0
 80027b2:	4603      	mov	r3, r0
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d100      	bne.n	80027ba <memset+0xa>
 80027b8:	4770      	bx	lr
 80027ba:	f803 1b01 	strb.w	r1, [r3], #1
 80027be:	e7f9      	b.n	80027b4 <memset+0x4>

080027c0 <__libc_init_array>:
 80027c0:	b570      	push	{r4, r5, r6, lr}
 80027c2:	4d0d      	ldr	r5, [pc, #52]	@ (80027f8 <__libc_init_array+0x38>)
 80027c4:	4c0d      	ldr	r4, [pc, #52]	@ (80027fc <__libc_init_array+0x3c>)
 80027c6:	1b64      	subs	r4, r4, r5
 80027c8:	10a4      	asrs	r4, r4, #2
 80027ca:	2600      	movs	r6, #0
 80027cc:	42a6      	cmp	r6, r4
 80027ce:	d109      	bne.n	80027e4 <__libc_init_array+0x24>
 80027d0:	4d0b      	ldr	r5, [pc, #44]	@ (8002800 <__libc_init_array+0x40>)
 80027d2:	4c0c      	ldr	r4, [pc, #48]	@ (8002804 <__libc_init_array+0x44>)
 80027d4:	f000 f818 	bl	8002808 <_init>
 80027d8:	1b64      	subs	r4, r4, r5
 80027da:	10a4      	asrs	r4, r4, #2
 80027dc:	2600      	movs	r6, #0
 80027de:	42a6      	cmp	r6, r4
 80027e0:	d105      	bne.n	80027ee <__libc_init_array+0x2e>
 80027e2:	bd70      	pop	{r4, r5, r6, pc}
 80027e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80027e8:	4798      	blx	r3
 80027ea:	3601      	adds	r6, #1
 80027ec:	e7ee      	b.n	80027cc <__libc_init_array+0xc>
 80027ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80027f2:	4798      	blx	r3
 80027f4:	3601      	adds	r6, #1
 80027f6:	e7f2      	b.n	80027de <__libc_init_array+0x1e>
 80027f8:	08002838 	.word	0x08002838
 80027fc:	08002838 	.word	0x08002838
 8002800:	08002838 	.word	0x08002838
 8002804:	0800283c 	.word	0x0800283c

08002808 <_init>:
 8002808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800280a:	bf00      	nop
 800280c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800280e:	bc08      	pop	{r3}
 8002810:	469e      	mov	lr, r3
 8002812:	4770      	bx	lr

08002814 <_fini>:
 8002814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002816:	bf00      	nop
 8002818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800281a:	bc08      	pop	{r3}
 800281c:	469e      	mov	lr, r3
 800281e:	4770      	bx	lr
