Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4.2 (win64) Build 1494164 Fri Feb 26 04:18:56 MST 2016
| Date         : Mon Dec 04 15:01:03 2017
| Host         : windowsPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   151 |
| Minimum Number of register sites lost to control set restrictions |   459 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1092 |          277 |
| No           | No                    | Yes                    |             122 |           44 |
| No           | Yes                   | No                     |             406 |          124 |
| Yes          | No                    | No                     |             712 |          199 |
| Yes          | No                    | Yes                    |             216 |           47 |
| Yes          | Yes                   | No                     |             121 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal       |                                                                                                Enable Signal                                                                                                |                                                                                            Set/Reset Signal                                                                                           | Slice Load Count | Bel Load Count |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                  |                1 |              1 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  clk_wiz/inst/clk_out2    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                               |                                                                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              1 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp |                                                                                                                                                                                                             | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                             |                1 |              1 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              1 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              1 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                1 |              2 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              2 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0    |                1 |              2 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                      |                1 |              2 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[1]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              2 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 |                1 |              2 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                1 |              3 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                          |                                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_0                                                                                                                                                          |                                                                                                                                                                                                       |                1 |              3 |
|  clk_wiz/inst/clk_out2    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                    |                                                                                                                                                                                                       |                1 |              3 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clk_wiz/inst/clk_out2    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                    |                                                                                                                                                                                                       |                1 |              4 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_1_n_0                                                                                                                                  |                1 |              4 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                       |                1 |              4 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                2 |              4 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_1                                                                                                                                          |                                                                                                                                                                                                       |                1 |              4 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                               |                1 |              4 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg                                                                                                                                                            |                                                                                                                                                                                                       |                1 |              4 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][0]                                                                                                                                         |                1 |              4 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                2 |              4 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                            |                1 |              4 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clk_wiz/inst/clk_out2    | g_GENERATE_FOR[15].serdesii/FSM_onehot_current_state[4]_i_1__14_n_0                                                                                                                                         | g_GENERATE_FOR[0].serdesii/io_reset                                                                                                                                                                   |                2 |              5 |
|  clk_wiz/inst/clk_out2    | g_GENERATE_FOR[14].serdesii/FSM_onehot_current_state[4]_i_1__13_n_0                                                                                                                                         | g_GENERATE_FOR[0].serdesii/io_reset                                                                                                                                                                   |                1 |              5 |
|  clk_wiz/inst/clk_out2    | g_GENERATE_FOR[13].serdesii/FSM_onehot_current_state[4]_i_1__12_n_0                                                                                                                                         | g_GENERATE_FOR[0].serdesii/io_reset                                                                                                                                                                   |                1 |              5 |
|  clk_wiz/inst/clk_out2    | g_GENERATE_FOR[11].serdesii/FSM_onehot_current_state[4]_i_1__10_n_0                                                                                                                                         | g_GENERATE_FOR[0].serdesii/io_reset                                                                                                                                                                   |                1 |              5 |
|  clk_wiz/inst/clk_out2    | g_GENERATE_FOR[10].serdesii/FSM_onehot_current_state[4]_i_1__9_n_0                                                                                                                                          | g_GENERATE_FOR[0].serdesii/io_reset                                                                                                                                                                   |                1 |              5 |
|  clk_wiz/inst/clk_out2    | g_GENERATE_FOR[9].serdesii/FSM_onehot_current_state[4]_i_1__8_n_0                                                                                                                                           | g_GENERATE_FOR[0].serdesii/io_reset                                                                                                                                                                   |                1 |              5 |
|  clk_wiz/inst/clk_out2    | g_GENERATE_FOR[0].serdesii/FSM_onehot_current_state[4]_i_1_n_0                                                                                                                                              | g_GENERATE_FOR[0].serdesii/io_reset                                                                                                                                                                   |                2 |              5 |
|  clk_wiz/inst/clk_out2    | g_GENERATE_FOR[16].serdesii/FSM_onehot_current_state[4]_i_1__15_n_0                                                                                                                                         | g_GENERATE_FOR[0].serdesii/io_reset                                                                                                                                                                   |                1 |              5 |
|  clk_wiz/inst/clk_out2    | g_GENERATE_FOR[12].serdesii/FSM_onehot_current_state[4]_i_1__11_n_0                                                                                                                                         | g_GENERATE_FOR[0].serdesii/io_reset                                                                                                                                                                   |                2 |              5 |
|  clk_wiz/inst/clk_out2    | g_GENERATE_FOR[8].serdesii/FSM_onehot_current_state[4]_i_1__7_n_0                                                                                                                                           | g_GENERATE_FOR[0].serdesii/io_reset                                                                                                                                                                   |                1 |              5 |
|  clk_wiz/inst/clk_out2    | g_GENERATE_FOR[7].serdesii/FSM_onehot_current_state[4]_i_1__6_n_0                                                                                                                                           | g_GENERATE_FOR[0].serdesii/io_reset                                                                                                                                                                   |                2 |              5 |
|  clk_wiz/inst/clk_out2    | g_GENERATE_FOR[6].serdesii/FSM_onehot_current_state[4]_i_1__5_n_0                                                                                                                                           | g_GENERATE_FOR[0].serdesii/io_reset                                                                                                                                                                   |                1 |              5 |
|  clk_wiz/inst/clk_out2    | g_GENERATE_FOR[5].serdesii/FSM_onehot_current_state[4]_i_1__4_n_0                                                                                                                                           | g_GENERATE_FOR[0].serdesii/io_reset                                                                                                                                                                   |                1 |              5 |
|  clk_wiz/inst/clk_out2    | g_GENERATE_FOR[4].serdesii/FSM_onehot_current_state[4]_i_1__3_n_0                                                                                                                                           | g_GENERATE_FOR[0].serdesii/io_reset                                                                                                                                                                   |                1 |              5 |
|  clk_wiz/inst/clk_out2    | g_GENERATE_FOR[3].serdesii/FSM_onehot_current_state[4]_i_1__2_n_0                                                                                                                                           | g_GENERATE_FOR[0].serdesii/io_reset                                                                                                                                                                   |                1 |              5 |
|  clk_wiz/inst/clk_out2    | g_GENERATE_FOR[2].serdesii/FSM_onehot_current_state[4]_i_1__1_n_0                                                                                                                                           | g_GENERATE_FOR[0].serdesii/io_reset                                                                                                                                                                   |                2 |              5 |
|  clk_wiz/inst/clk_out2    | g_GENERATE_FOR[1].serdesii/FSM_onehot_current_state[4]_i_1__0_n_0                                                                                                                                           | g_GENERATE_FOR[0].serdesii/io_reset                                                                                                                                                                   |                1 |              5 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                 |                2 |              6 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT_reg[0][0]                                                                                                                                               |                1 |              6 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                 |                1 |              6 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              6 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                             |                2 |              7 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden0                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                         |                2 |              7 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                 |                2 |              7 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden1                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                         |                2 |              7 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                            |                2 |              8 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                     |                3 |              8 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              8 |
|  clk_wiz/inst/clk_out2    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gc0.count_reg[0][0]                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              8 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                |                5 |             10 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                  |                                                                                                                                                                                                       |                3 |             10 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[15][0]                                                                                                                                                      | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                             |                3 |             10 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                       |                2 |             10 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                            |                3 |             10 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                      |                3 |             10 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                             |                                                                                                                                                                                                       |                9 |             11 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                    |                6 |             11 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                    |                2 |             11 |
|  clk_wiz/inst/clk_out2    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                     |                4 |             12 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                        |                2 |             12 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                4 |             16 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]_0[0]                                                                                                                                               | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[15][0]    |                                                                                                                                                                                                       |                2 |             16 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[0][0] |                                                                                                                                                                                                       |                4 |             16 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                |                                                                                                                                                                                                       |                2 |             16 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                     |                                                                                                                                                                                                       |                4 |             16 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                     |                                                                                                                                                                                                       |                4 |             16 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                     |                                                                                                                                                                                                       |                4 |             16 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                     |                                                                                                                                                                                                       |                7 |             16 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                       |                6 |             16 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                      |                                                                                                                                                                                                       |                4 |             16 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                      |                                                                                                                                                                                                       |                6 |             16 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                    |                                                                                                                                                                                                       |                4 |             16 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                    |                                                                                                                                                                                                       |                6 |             16 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                       |                5 |             16 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                    |                                                                                                                                                                                                       |                5 |             16 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                    |                                                                                                                                                                                                       |                5 |             16 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                             |                                                                                                                                                                                                       |                4 |             16 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                     |                                                                                                                                                                                                       |                5 |             16 |
|  clk_wiz/inst/clk_out2    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0][0]                                                                                                                               |                                                                                                                                                                                                       |                3 |             16 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                    |                                                                                                                                                                                                       |                3 |             16 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                       |                                                                                                                                                                                                       |                7 |             16 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[15]_0                                                                                                                                      |                5 |             16 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | g_GENERATE_FOR[0].serdesii/io_reset                                                                                                                                                                   |               17 |             17 |
|  clk_wiz/inst/clk_out2    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                5 |             17 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                        |                4 |             17 |
|  clk_wiz/inst/clk_out2    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                5 |             17 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                3 |             18 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                     |                4 |             18 |
|  clk_wiz/inst/clk_out2    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                3 |             18 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                           |               10 |             19 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      |                                                                                                                                                                                                       |                3 |             24 |
|  clk_wiz/inst/clk_out2    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                |                                                                                                                                                                                                       |                3 |             24 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                6 |             25 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                5 |             25 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                5 |             25 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                6 |             25 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                8 |             25 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                6 |             25 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                6 |             25 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                7 |             25 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                7 |             25 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                8 |             25 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                6 |             25 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                6 |             25 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                6 |             25 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                       |                4 |             25 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                6 |             25 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                6 |             25 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                6 |             25 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |               13 |             27 |
|  clk_wiz/inst/clk_out2    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                4 |             28 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[27]                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                4 |             28 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                  |                                                                                                                                                                                                       |               11 |             33 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                8 |             41 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                      |               22 |             60 |
|  clk_wiz/inst/clk_out2    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                      |                                                                                                                                                                                                       |               28 |             99 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                               |               19 |            120 |
|  clk_wiz/inst/clk_out2    |                                                                                                                                                                                                             |                                                                                                                                                                                                       |              287 |           1220 |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


