#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00619AC8 .scope module, "Exemplo0041" "Exemplo0041" 2 16;
 .timescale 0 0;
v007C1B80_0 .net "clk", 0 0, v007C0A60_0; 1 drivers
S_00619BD8 .scope module, "CLK1" "clock" 2 18, 2 4, S_00619AC8;
 .timescale 0 0;
v007C0A60_0 .var "clk", 0 0;
S_00619B50 .scope module, "Exemplo0045" "Exemplo0045" 3 52;
 .timescale 0 0;
v00613040_0 .net "clock", 0 0, v0061E5D8_0; 1 drivers
v00613098_0 .net "p1", 0 0, v0061E580_0; 1 drivers
v00614130_0 .net "p2", 0 0, v0061E920_0; 1 drivers
v00614188_0 .net "p3", 0 0, v0061E870_0; 1 drivers
v006141E0_0 .net "p4", 0 0, v0061F4B8_0; 1 drivers
S_00619E80 .scope module, "clk" "clock" 3 54, 2 4, S_00619B50;
 .timescale 0 0;
v0061E5D8_0 .var "clk", 0 0;
S_00619DF8 .scope module, "pls1" "pulse1" 3 56, 3 5, S_00619B50;
 .timescale 0 0;
v0061E528_0 .alias "clock", 0 0, v00613040_0;
v0061E580_0 .var "signal", 0 0;
S_00619D70 .scope module, "pls2" "pulse2" 3 57, 3 19, S_00619B50;
 .timescale 0 0;
v0061E8C8_0 .alias "clock", 0 0, v00613040_0;
v0061E920_0 .var "signal", 0 0;
E_007C0E08 .event posedge, v0061F460_0;
S_00619CE8 .scope module, "pls3" "pulse3" 3 58, 3 29, S_00619B50;
 .timescale 0 0;
v0061F510_0 .alias "clock", 0 0, v00613040_0;
v0061E870_0 .var "signal", 0 0;
S_00619C60 .scope module, "pls4" "pulse4" 3 59, 3 40, S_00619B50;
 .timescale 0 0;
v0061F460_0 .alias "clock", 0 0, v00613040_0;
v0061F4B8_0 .var "signal", 0 0;
E_007C0BE8 .event negedge, v0061F460_0;
    .scope S_00619BD8;
T_0 ;
    %set/v v007C0A60_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00619BD8;
T_1 ;
    %delay 12, 0;
    %load/v 8, v007C0A60_0, 1;
    %inv 8, 1;
    %set/v v007C0A60_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00619AC8;
T_2 ;
    %delay 120, 0;
    %vpi_call 2 20 "$finish";
    %end;
    .thread T_2;
    .scope S_00619E80;
T_3 ;
    %set/v v0061E5D8_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_00619E80;
T_4 ;
    %delay 12, 0;
    %load/v 8, v0061E5D8_0, 1;
    %inv 8, 1;
    %set/v v0061E5D8_0, 8, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00619DF8;
T_5 ;
    %wait E_007C0E08;
    %set/v v0061E580_0, 1, 1;
    %delay 60, 0;
    %set/v v0061E580_0, 0, 1;
    %delay 60, 0;
    %set/v v0061E580_0, 1, 1;
    %delay 60, 0;
    %set/v v0061E580_0, 0, 1;
    %delay 60, 0;
    %set/v v0061E580_0, 1, 1;
    %delay 60, 0;
    %set/v v0061E580_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00619D70;
T_6 ;
    %wait E_007C0E08;
    %set/v v0061E920_0, 1, 1;
    %delay 60, 0;
    %set/v v0061E920_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_00619CE8;
T_7 ;
    %wait E_007C0BE8;
    %set/v v0061E870_0, 1, 1;
    %delay 60, 0;
    %set/v v0061E870_0, 0, 1;
    %delay 60, 0;
    %set/v v0061E870_0, 1, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00619C60;
T_8 ;
    %wait E_007C0BE8;
    %set/v v0061F4B8_0, 1, 1;
    %delay 60, 0;
    %set/v v0061F4B8_0, 0, 1;
    %delay 60, 0;
    %set/v v0061F4B8_0, 1, 1;
    %delay 60, 0;
    %set/v v0061F4B8_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_00619B50;
T_9 ;
    %vpi_call 3 61 "$dumpfile", "Exemplo0045.vcd";
    %vpi_call 3 62 "$dumpvars", 2'sb01, v00613040_0, v00613098_0, v00614130_0, v00614188_0, v006141E0_0;
    %delay 480, 0;
    %vpi_call 3 63 "$finish";
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./clock.v";
    "C:\Users\Filipe\Downloads\Faculdade\2° Periodo\Arquitetura de Computadores I\Programas e Ferramentas\Icarus_Verilog_v0_95\bin\Exemplo0045.v";
