// Seed: 1340272407
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11, id_12;
  assign id_3 = 1;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input tri0 id_2,
    input wor id_3,
    input wand id_4,
    input supply0 id_5,
    input wand id_6,
    input tri id_7,
    output supply1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    input tri0 id_12,
    output tri1 id_13,
    input tri0 id_14,
    input tri id_15,
    input tri id_16,
    input uwire id_17,
    input tri1 id_18,
    output supply1 id_19,
    input tri1 id_20,
    output wire id_21,
    output wire id_22,
    input supply1 id_23,
    input tri id_24,
    input tri id_25,
    input supply0 id_26,
    input uwire id_27,
    input uwire id_28,
    input uwire id_29,
    input wor id_30,
    output wor id_31,
    input uwire id_32,
    input uwire id_33,
    input tri id_34,
    input wand id_35,
    input wire id_36
);
  wire id_38;
  wire id_39;
  assign id_8 = (1);
  module_0(
      id_38, id_39, id_39, id_39, id_39, id_39, id_38, id_39, id_39, id_39
  );
endmodule
