$date
	Thu Dec  7 01:54:08 2023
$end
$version
	QuestaSim Version 2021.1
$end
$timescale
	1ns
$end

$scope module tb_processor $end

$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 1 # rf_en $end
$var reg 1 $ sel_pc $end
$var reg 1 % sel_opr_a $end
$var reg 1 & sel_opr_b $end
$var reg 1 ' sel_m $end
$var reg 2 ( sel_wb [1:0] $end
$var reg 3 ) imm_type [2:0] $end
$var reg 32 * pc_out [31:0] $end
$var reg 32 + inst [31:0] $end
$var reg 5 , rs2 [4:0] $end
$var reg 5 - rs1 [4:0] $end
$var reg 5 . rd [4:0] $end
$var reg 7 / opcode [6:0] $end
$var reg 3 0 func3 [2:0] $end
$var reg 7 1 func7 [6:0] $end
$var reg 32 2 addr [31:0] $end
$var reg 32 3 wdata [31:0] $end
$var reg 32 4 rdata [31:0] $end
$var reg 32 5 rdata1 [31:0] $end
$var reg 32 6 rdata2 [31:0] $end
$var reg 4 7 aluop [3:0] $end
$var reg 32 8 imm [31:0] $end
$var reg 32 9 opr_res [31:0] $end
$var reg 32 : mux_out_pc [31:0] $end
$var reg 32 ; mux_out_opr_a [31:0] $end
$var reg 32 < mux_out_opr_b [31:0] $end
$var reg 3 = br_type [2:0] $end
$var reg 1 > br_taken $end
$var reg 1 ? rd_en $end
$var reg 1 @ wr_en $end
$var reg 3 A mem_type [2:0] $end
$var reg 1 B timer_interupt $end
$var reg 1 C csr_rd $end
$var reg 1 D csr_wr $end
$var reg 32 E csr_rdata [31:0] $end
$var reg 32 F epc [31:0] $end
$var reg 1 G is_mret $end
$var reg 1 H epc_taken $end

$scope module PC_i $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 I pc_in [31] $end
$var wire 1 J pc_in [30] $end
$var wire 1 K pc_in [29] $end
$var wire 1 L pc_in [28] $end
$var wire 1 M pc_in [27] $end
$var wire 1 N pc_in [26] $end
$var wire 1 O pc_in [25] $end
$var wire 1 P pc_in [24] $end
$var wire 1 Q pc_in [23] $end
$var wire 1 R pc_in [22] $end
$var wire 1 S pc_in [21] $end
$var wire 1 T pc_in [20] $end
$var wire 1 U pc_in [19] $end
$var wire 1 V pc_in [18] $end
$var wire 1 W pc_in [17] $end
$var wire 1 X pc_in [16] $end
$var wire 1 Y pc_in [15] $end
$var wire 1 Z pc_in [14] $end
$var wire 1 [ pc_in [13] $end
$var wire 1 \ pc_in [12] $end
$var wire 1 ] pc_in [11] $end
$var wire 1 ^ pc_in [10] $end
$var wire 1 _ pc_in [9] $end
$var wire 1 ` pc_in [8] $end
$var wire 1 a pc_in [7] $end
$var wire 1 b pc_in [6] $end
$var wire 1 c pc_in [5] $end
$var wire 1 d pc_in [4] $end
$var wire 1 e pc_in [3] $end
$var wire 1 f pc_in [2] $end
$var wire 1 g pc_in [1] $end
$var wire 1 h pc_in [0] $end
$var reg 32 i pc_out [31:0] $end
$upscope $end

$scope module inst_mem_i $end
$var wire 1 j addr [31] $end
$var wire 1 k addr [30] $end
$var wire 1 l addr [29] $end
$var wire 1 m addr [28] $end
$var wire 1 n addr [27] $end
$var wire 1 o addr [26] $end
$var wire 1 p addr [25] $end
$var wire 1 q addr [24] $end
$var wire 1 r addr [23] $end
$var wire 1 s addr [22] $end
$var wire 1 t addr [21] $end
$var wire 1 u addr [20] $end
$var wire 1 v addr [19] $end
$var wire 1 w addr [18] $end
$var wire 1 x addr [17] $end
$var wire 1 y addr [16] $end
$var wire 1 z addr [15] $end
$var wire 1 { addr [14] $end
$var wire 1 | addr [13] $end
$var wire 1 } addr [12] $end
$var wire 1 ~ addr [11] $end
$var wire 1 !! addr [10] $end
$var wire 1 "! addr [9] $end
$var wire 1 #! addr [8] $end
$var wire 1 $! addr [7] $end
$var wire 1 %! addr [6] $end
$var wire 1 &! addr [5] $end
$var wire 1 '! addr [4] $end
$var wire 1 (! addr [3] $end
$var wire 1 )! addr [2] $end
$var wire 1 *! addr [1] $end
$var wire 1 +! addr [0] $end
$var reg 32 ,! data [31:0] $end
$upscope $end

$scope module inst_decode_i $end
$var wire 1 -! inst [31] $end
$var wire 1 .! inst [30] $end
$var wire 1 /! inst [29] $end
$var wire 1 0! inst [28] $end
$var wire 1 1! inst [27] $end
$var wire 1 2! inst [26] $end
$var wire 1 3! inst [25] $end
$var wire 1 4! inst [24] $end
$var wire 1 5! inst [23] $end
$var wire 1 6! inst [22] $end
$var wire 1 7! inst [21] $end
$var wire 1 8! inst [20] $end
$var wire 1 9! inst [19] $end
$var wire 1 :! inst [18] $end
$var wire 1 ;! inst [17] $end
$var wire 1 <! inst [16] $end
$var wire 1 =! inst [15] $end
$var wire 1 >! inst [14] $end
$var wire 1 ?! inst [13] $end
$var wire 1 @! inst [12] $end
$var wire 1 A! inst [11] $end
$var wire 1 B! inst [10] $end
$var wire 1 C! inst [9] $end
$var wire 1 D! inst [8] $end
$var wire 1 E! inst [7] $end
$var wire 1 F! inst [6] $end
$var wire 1 G! inst [5] $end
$var wire 1 H! inst [4] $end
$var wire 1 I! inst [3] $end
$var wire 1 J! inst [2] $end
$var wire 1 K! inst [1] $end
$var wire 1 L! inst [0] $end
$var reg 5 M! rd [4:0] $end
$var reg 5 N! rs1 [4:0] $end
$var reg 5 O! rs2 [4:0] $end
$var reg 7 P! opcode [6:0] $end
$var reg 3 Q! func3 [2:0] $end
$var reg 7 R! func7 [6:0] $end
$upscope $end

$scope module reg_file_i $end
$var wire 1 ! clk $end
$var wire 1 S! rf_en $end
$var wire 1 T! rs2 [4] $end
$var wire 1 U! rs2 [3] $end
$var wire 1 V! rs2 [2] $end
$var wire 1 W! rs2 [1] $end
$var wire 1 X! rs2 [0] $end
$var wire 1 Y! rs1 [4] $end
$var wire 1 Z! rs1 [3] $end
$var wire 1 [! rs1 [2] $end
$var wire 1 \! rs1 [1] $end
$var wire 1 ]! rs1 [0] $end
$var wire 1 ^! rd [4] $end
$var wire 1 _! rd [3] $end
$var wire 1 `! rd [2] $end
$var wire 1 a! rd [1] $end
$var wire 1 b! rd [0] $end
$var wire 1 c! wdata [31] $end
$var wire 1 d! wdata [30] $end
$var wire 1 e! wdata [29] $end
$var wire 1 f! wdata [28] $end
$var wire 1 g! wdata [27] $end
$var wire 1 h! wdata [26] $end
$var wire 1 i! wdata [25] $end
$var wire 1 j! wdata [24] $end
$var wire 1 k! wdata [23] $end
$var wire 1 l! wdata [22] $end
$var wire 1 m! wdata [21] $end
$var wire 1 n! wdata [20] $end
$var wire 1 o! wdata [19] $end
$var wire 1 p! wdata [18] $end
$var wire 1 q! wdata [17] $end
$var wire 1 r! wdata [16] $end
$var wire 1 s! wdata [15] $end
$var wire 1 t! wdata [14] $end
$var wire 1 u! wdata [13] $end
$var wire 1 v! wdata [12] $end
$var wire 1 w! wdata [11] $end
$var wire 1 x! wdata [10] $end
$var wire 1 y! wdata [9] $end
$var wire 1 z! wdata [8] $end
$var wire 1 {! wdata [7] $end
$var wire 1 |! wdata [6] $end
$var wire 1 }! wdata [5] $end
$var wire 1 ~! wdata [4] $end
$var wire 1 !" wdata [3] $end
$var wire 1 "" wdata [2] $end
$var wire 1 #" wdata [1] $end
$var wire 1 $" wdata [0] $end
$var reg 32 %" rdata1 [31:0] $end
$var reg 32 &" rdata2 [31:0] $end
$upscope $end

$scope module controller_i $end
$var wire 1 '" br_taken $end
$var wire 1 (" opcode [6] $end
$var wire 1 )" opcode [5] $end
$var wire 1 *" opcode [4] $end
$var wire 1 +" opcode [3] $end
$var wire 1 ," opcode [2] $end
$var wire 1 -" opcode [1] $end
$var wire 1 ." opcode [0] $end
$var wire 1 /" func7 [6] $end
$var wire 1 0" func7 [5] $end
$var wire 1 1" func7 [4] $end
$var wire 1 2" func7 [3] $end
$var wire 1 3" func7 [2] $end
$var wire 1 4" func7 [1] $end
$var wire 1 5" func7 [0] $end
$var wire 1 6" func3 [2] $end
$var wire 1 7" func3 [1] $end
$var wire 1 8" func3 [0] $end
$var reg 1 9" rf_en $end
$var reg 1 :" rd_en $end
$var reg 1 ;" wr_en $end
$var reg 1 <" sel_opr_a $end
$var reg 1 =" sel_opr_b $end
$var reg 1 >" sel_pc $end
$var reg 4 ?" aluop [3:0] $end
$var reg 3 @" br_type [2:0] $end
$var reg 3 A" mem_type [2:0] $end
$var reg 2 B" sel_wb [1:0] $end
$var reg 3 C" imm_type [2:0] $end
$var reg 1 D" csr_rd $end
$var reg 1 E" csr_wr $end
$var reg 1 F" is_mret $end
$upscope $end

$scope module alu_i $end
$var wire 1 G" aluop [3] $end
$var wire 1 H" aluop [2] $end
$var wire 1 I" aluop [1] $end
$var wire 1 J" aluop [0] $end
$var wire 1 K" opr_a [31] $end
$var wire 1 L" opr_a [30] $end
$var wire 1 M" opr_a [29] $end
$var wire 1 N" opr_a [28] $end
$var wire 1 O" opr_a [27] $end
$var wire 1 P" opr_a [26] $end
$var wire 1 Q" opr_a [25] $end
$var wire 1 R" opr_a [24] $end
$var wire 1 S" opr_a [23] $end
$var wire 1 T" opr_a [22] $end
$var wire 1 U" opr_a [21] $end
$var wire 1 V" opr_a [20] $end
$var wire 1 W" opr_a [19] $end
$var wire 1 X" opr_a [18] $end
$var wire 1 Y" opr_a [17] $end
$var wire 1 Z" opr_a [16] $end
$var wire 1 [" opr_a [15] $end
$var wire 1 \" opr_a [14] $end
$var wire 1 ]" opr_a [13] $end
$var wire 1 ^" opr_a [12] $end
$var wire 1 _" opr_a [11] $end
$var wire 1 `" opr_a [10] $end
$var wire 1 a" opr_a [9] $end
$var wire 1 b" opr_a [8] $end
$var wire 1 c" opr_a [7] $end
$var wire 1 d" opr_a [6] $end
$var wire 1 e" opr_a [5] $end
$var wire 1 f" opr_a [4] $end
$var wire 1 g" opr_a [3] $end
$var wire 1 h" opr_a [2] $end
$var wire 1 i" opr_a [1] $end
$var wire 1 j" opr_a [0] $end
$var wire 1 k" opr_b [31] $end
$var wire 1 l" opr_b [30] $end
$var wire 1 m" opr_b [29] $end
$var wire 1 n" opr_b [28] $end
$var wire 1 o" opr_b [27] $end
$var wire 1 p" opr_b [26] $end
$var wire 1 q" opr_b [25] $end
$var wire 1 r" opr_b [24] $end
$var wire 1 s" opr_b [23] $end
$var wire 1 t" opr_b [22] $end
$var wire 1 u" opr_b [21] $end
$var wire 1 v" opr_b [20] $end
$var wire 1 w" opr_b [19] $end
$var wire 1 x" opr_b [18] $end
$var wire 1 y" opr_b [17] $end
$var wire 1 z" opr_b [16] $end
$var wire 1 {" opr_b [15] $end
$var wire 1 |" opr_b [14] $end
$var wire 1 }" opr_b [13] $end
$var wire 1 ~" opr_b [12] $end
$var wire 1 !# opr_b [11] $end
$var wire 1 "# opr_b [10] $end
$var wire 1 ## opr_b [9] $end
$var wire 1 $# opr_b [8] $end
$var wire 1 %# opr_b [7] $end
$var wire 1 &# opr_b [6] $end
$var wire 1 '# opr_b [5] $end
$var wire 1 (# opr_b [4] $end
$var wire 1 )# opr_b [3] $end
$var wire 1 *# opr_b [2] $end
$var wire 1 +# opr_b [1] $end
$var wire 1 ,# opr_b [0] $end
$var reg 32 -# opr_res [31:0] $end
$var reg 1 .# sra $end
$upscope $end

$scope module imm_gen_i $end
$var wire 1 /# inst [31] $end
$var wire 1 0# inst [30] $end
$var wire 1 1# inst [29] $end
$var wire 1 2# inst [28] $end
$var wire 1 3# inst [27] $end
$var wire 1 4# inst [26] $end
$var wire 1 5# inst [25] $end
$var wire 1 6# inst [24] $end
$var wire 1 7# inst [23] $end
$var wire 1 8# inst [22] $end
$var wire 1 9# inst [21] $end
$var wire 1 :# inst [20] $end
$var wire 1 ;# inst [19] $end
$var wire 1 <# inst [18] $end
$var wire 1 =# inst [17] $end
$var wire 1 ># inst [16] $end
$var wire 1 ?# inst [15] $end
$var wire 1 @# inst [14] $end
$var wire 1 A# inst [13] $end
$var wire 1 B# inst [12] $end
$var wire 1 C# inst [11] $end
$var wire 1 D# inst [10] $end
$var wire 1 E# inst [9] $end
$var wire 1 F# inst [8] $end
$var wire 1 G# inst [7] $end
$var wire 1 H# inst [6] $end
$var wire 1 I# inst [5] $end
$var wire 1 J# inst [4] $end
$var wire 1 K# inst [3] $end
$var wire 1 L# inst [2] $end
$var wire 1 M# inst [1] $end
$var wire 1 N# inst [0] $end
$var wire 1 O# imm_type [2] $end
$var wire 1 P# imm_type [1] $end
$var wire 1 Q# imm_type [0] $end
$var reg 32 R# imm [31:0] $end
$var reg 32 S# i_imm [31:0] $end
$var reg 32 T# j_imm [31:0] $end
$var reg 32 U# u_imm [31:0] $end
$var reg 32 V# b_imm [31:0] $end
$var reg 32 W# s_imm [31:0] $end
$upscope $end

$scope module Branch_comp_i $end
$var wire 1 X# br_type [2] $end
$var wire 1 Y# br_type [1] $end
$var wire 1 Z# br_type [0] $end
$var wire 1 [# opr_a [31] $end
$var wire 1 \# opr_a [30] $end
$var wire 1 ]# opr_a [29] $end
$var wire 1 ^# opr_a [28] $end
$var wire 1 _# opr_a [27] $end
$var wire 1 `# opr_a [26] $end
$var wire 1 a# opr_a [25] $end
$var wire 1 b# opr_a [24] $end
$var wire 1 c# opr_a [23] $end
$var wire 1 d# opr_a [22] $end
$var wire 1 e# opr_a [21] $end
$var wire 1 f# opr_a [20] $end
$var wire 1 g# opr_a [19] $end
$var wire 1 h# opr_a [18] $end
$var wire 1 i# opr_a [17] $end
$var wire 1 j# opr_a [16] $end
$var wire 1 k# opr_a [15] $end
$var wire 1 l# opr_a [14] $end
$var wire 1 m# opr_a [13] $end
$var wire 1 n# opr_a [12] $end
$var wire 1 o# opr_a [11] $end
$var wire 1 p# opr_a [10] $end
$var wire 1 q# opr_a [9] $end
$var wire 1 r# opr_a [8] $end
$var wire 1 s# opr_a [7] $end
$var wire 1 t# opr_a [6] $end
$var wire 1 u# opr_a [5] $end
$var wire 1 v# opr_a [4] $end
$var wire 1 w# opr_a [3] $end
$var wire 1 x# opr_a [2] $end
$var wire 1 y# opr_a [1] $end
$var wire 1 z# opr_a [0] $end
$var wire 1 {# opr_b [31] $end
$var wire 1 |# opr_b [30] $end
$var wire 1 }# opr_b [29] $end
$var wire 1 ~# opr_b [28] $end
$var wire 1 !$ opr_b [27] $end
$var wire 1 "$ opr_b [26] $end
$var wire 1 #$ opr_b [25] $end
$var wire 1 $$ opr_b [24] $end
$var wire 1 %$ opr_b [23] $end
$var wire 1 &$ opr_b [22] $end
$var wire 1 '$ opr_b [21] $end
$var wire 1 ($ opr_b [20] $end
$var wire 1 )$ opr_b [19] $end
$var wire 1 *$ opr_b [18] $end
$var wire 1 +$ opr_b [17] $end
$var wire 1 ,$ opr_b [16] $end
$var wire 1 -$ opr_b [15] $end
$var wire 1 .$ opr_b [14] $end
$var wire 1 /$ opr_b [13] $end
$var wire 1 0$ opr_b [12] $end
$var wire 1 1$ opr_b [11] $end
$var wire 1 2$ opr_b [10] $end
$var wire 1 3$ opr_b [9] $end
$var wire 1 4$ opr_b [8] $end
$var wire 1 5$ opr_b [7] $end
$var wire 1 6$ opr_b [6] $end
$var wire 1 7$ opr_b [5] $end
$var wire 1 8$ opr_b [4] $end
$var wire 1 9$ opr_b [3] $end
$var wire 1 :$ opr_b [2] $end
$var wire 1 ;$ opr_b [1] $end
$var wire 1 <$ opr_b [0] $end
$var reg 1 =$ br_taken $end
$upscope $end

$scope module data_mem_i $end
$var wire 1 ! clk $end
$var wire 1 >$ rd_en $end
$var wire 1 ?$ wr_en $end
$var wire 1 @$ mem_type [2] $end
$var wire 1 A$ mem_type [1] $end
$var wire 1 B$ mem_type [0] $end
$var wire 1 C$ addr [31] $end
$var wire 1 D$ addr [30] $end
$var wire 1 E$ addr [29] $end
$var wire 1 F$ addr [28] $end
$var wire 1 G$ addr [27] $end
$var wire 1 H$ addr [26] $end
$var wire 1 I$ addr [25] $end
$var wire 1 J$ addr [24] $end
$var wire 1 K$ addr [23] $end
$var wire 1 L$ addr [22] $end
$var wire 1 M$ addr [21] $end
$var wire 1 N$ addr [20] $end
$var wire 1 O$ addr [19] $end
$var wire 1 P$ addr [18] $end
$var wire 1 Q$ addr [17] $end
$var wire 1 R$ addr [16] $end
$var wire 1 S$ addr [15] $end
$var wire 1 T$ addr [14] $end
$var wire 1 U$ addr [13] $end
$var wire 1 V$ addr [12] $end
$var wire 1 W$ addr [11] $end
$var wire 1 X$ addr [10] $end
$var wire 1 Y$ addr [9] $end
$var wire 1 Z$ addr [8] $end
$var wire 1 [$ addr [7] $end
$var wire 1 \$ addr [6] $end
$var wire 1 ]$ addr [5] $end
$var wire 1 ^$ addr [4] $end
$var wire 1 _$ addr [3] $end
$var wire 1 `$ addr [2] $end
$var wire 1 a$ addr [1] $end
$var wire 1 b$ addr [0] $end
$var wire 1 c$ wdata [31] $end
$var wire 1 d$ wdata [30] $end
$var wire 1 e$ wdata [29] $end
$var wire 1 f$ wdata [28] $end
$var wire 1 g$ wdata [27] $end
$var wire 1 h$ wdata [26] $end
$var wire 1 i$ wdata [25] $end
$var wire 1 j$ wdata [24] $end
$var wire 1 k$ wdata [23] $end
$var wire 1 l$ wdata [22] $end
$var wire 1 m$ wdata [21] $end
$var wire 1 n$ wdata [20] $end
$var wire 1 o$ wdata [19] $end
$var wire 1 p$ wdata [18] $end
$var wire 1 q$ wdata [17] $end
$var wire 1 r$ wdata [16] $end
$var wire 1 s$ wdata [15] $end
$var wire 1 t$ wdata [14] $end
$var wire 1 u$ wdata [13] $end
$var wire 1 v$ wdata [12] $end
$var wire 1 w$ wdata [11] $end
$var wire 1 x$ wdata [10] $end
$var wire 1 y$ wdata [9] $end
$var wire 1 z$ wdata [8] $end
$var wire 1 {$ wdata [7] $end
$var wire 1 |$ wdata [6] $end
$var wire 1 }$ wdata [5] $end
$var wire 1 ~$ wdata [4] $end
$var wire 1 !% wdata [3] $end
$var wire 1 "% wdata [2] $end
$var wire 1 #% wdata [1] $end
$var wire 1 $% wdata [0] $end
$var reg 32 %% rdata [31:0] $end
$upscope $end

$scope module csr_reg_i $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 &% addr [31] $end
$var wire 1 '% addr [30] $end
$var wire 1 (% addr [29] $end
$var wire 1 )% addr [28] $end
$var wire 1 *% addr [27] $end
$var wire 1 +% addr [26] $end
$var wire 1 ,% addr [25] $end
$var wire 1 -% addr [24] $end
$var wire 1 .% addr [23] $end
$var wire 1 /% addr [22] $end
$var wire 1 0% addr [21] $end
$var wire 1 1% addr [20] $end
$var wire 1 2% addr [19] $end
$var wire 1 3% addr [18] $end
$var wire 1 4% addr [17] $end
$var wire 1 5% addr [16] $end
$var wire 1 6% addr [15] $end
$var wire 1 7% addr [14] $end
$var wire 1 8% addr [13] $end
$var wire 1 9% addr [12] $end
$var wire 1 :% addr [11] $end
$var wire 1 ;% addr [10] $end
$var wire 1 <% addr [9] $end
$var wire 1 =% addr [8] $end
$var wire 1 >% addr [7] $end
$var wire 1 ?% addr [6] $end
$var wire 1 @% addr [5] $end
$var wire 1 A% addr [4] $end
$var wire 1 B% addr [3] $end
$var wire 1 C% addr [2] $end
$var wire 1 D% addr [1] $end
$var wire 1 E% addr [0] $end
$var wire 1 F% wdata [31] $end
$var wire 1 G% wdata [30] $end
$var wire 1 H% wdata [29] $end
$var wire 1 I% wdata [28] $end
$var wire 1 J% wdata [27] $end
$var wire 1 K% wdata [26] $end
$var wire 1 L% wdata [25] $end
$var wire 1 M% wdata [24] $end
$var wire 1 N% wdata [23] $end
$var wire 1 O% wdata [22] $end
$var wire 1 P% wdata [21] $end
$var wire 1 Q% wdata [20] $end
$var wire 1 R% wdata [19] $end
$var wire 1 S% wdata [18] $end
$var wire 1 T% wdata [17] $end
$var wire 1 U% wdata [16] $end
$var wire 1 V% wdata [15] $end
$var wire 1 W% wdata [14] $end
$var wire 1 X% wdata [13] $end
$var wire 1 Y% wdata [12] $end
$var wire 1 Z% wdata [11] $end
$var wire 1 [% wdata [10] $end
$var wire 1 \% wdata [9] $end
$var wire 1 ]% wdata [8] $end
$var wire 1 ^% wdata [7] $end
$var wire 1 _% wdata [6] $end
$var wire 1 `% wdata [5] $end
$var wire 1 a% wdata [4] $end
$var wire 1 b% wdata [3] $end
$var wire 1 c% wdata [2] $end
$var wire 1 d% wdata [1] $end
$var wire 1 e% wdata [0] $end
$var wire 1 f% pc [31] $end
$var wire 1 g% pc [30] $end
$var wire 1 h% pc [29] $end
$var wire 1 i% pc [28] $end
$var wire 1 j% pc [27] $end
$var wire 1 k% pc [26] $end
$var wire 1 l% pc [25] $end
$var wire 1 m% pc [24] $end
$var wire 1 n% pc [23] $end
$var wire 1 o% pc [22] $end
$var wire 1 p% pc [21] $end
$var wire 1 q% pc [20] $end
$var wire 1 r% pc [19] $end
$var wire 1 s% pc [18] $end
$var wire 1 t% pc [17] $end
$var wire 1 u% pc [16] $end
$var wire 1 v% pc [15] $end
$var wire 1 w% pc [14] $end
$var wire 1 x% pc [13] $end
$var wire 1 y% pc [12] $end
$var wire 1 z% pc [11] $end
$var wire 1 {% pc [10] $end
$var wire 1 |% pc [9] $end
$var wire 1 }% pc [8] $end
$var wire 1 ~% pc [7] $end
$var wire 1 !& pc [6] $end
$var wire 1 "& pc [5] $end
$var wire 1 #& pc [4] $end
$var wire 1 $& pc [3] $end
$var wire 1 %& pc [2] $end
$var wire 1 && pc [1] $end
$var wire 1 '& pc [0] $end
$var wire 1 (& trap_handle $end
$var wire 1 )& csr_rd $end
$var wire 1 *& csr_wr $end
$var wire 1 +& is_mret $end
$var wire 1 ,& inst [31] $end
$var wire 1 -& inst [30] $end
$var wire 1 .& inst [29] $end
$var wire 1 /& inst [28] $end
$var wire 1 0& inst [27] $end
$var wire 1 1& inst [26] $end
$var wire 1 2& inst [25] $end
$var wire 1 3& inst [24] $end
$var wire 1 4& inst [23] $end
$var wire 1 5& inst [22] $end
$var wire 1 6& inst [21] $end
$var wire 1 7& inst [20] $end
$var wire 1 8& inst [19] $end
$var wire 1 9& inst [18] $end
$var wire 1 :& inst [17] $end
$var wire 1 ;& inst [16] $end
$var wire 1 <& inst [15] $end
$var wire 1 =& inst [14] $end
$var wire 1 >& inst [13] $end
$var wire 1 ?& inst [12] $end
$var wire 1 @& inst [11] $end
$var wire 1 A& inst [10] $end
$var wire 1 B& inst [9] $end
$var wire 1 C& inst [8] $end
$var wire 1 D& inst [7] $end
$var wire 1 E& inst [6] $end
$var wire 1 F& inst [5] $end
$var wire 1 G& inst [4] $end
$var wire 1 H& inst [3] $end
$var wire 1 I& inst [2] $end
$var wire 1 J& inst [1] $end
$var wire 1 K& inst [0] $end
$var reg 32 L& rdata [31:0] $end
$var reg 32 M& epc [31:0] $end
$var reg 1 N& epc_taken $end
$var reg 32 O& mcause [31:0] $end
$var reg 32 P& mtvec [31:0] $end
$upscope $end

$scope module timer_i $end
$var parameter 32 Q& TIMER_LIMIT $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 1 R& timer_interupt $end
$var reg 32 S& timer_counter [31:0] $end
$var reg 1 T& single_cycle $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0$
0%
0&
x'
b0 (
b0 )
bx *
bx +
bx ,
bx -
bx .
bx /
bx 0
bx 1
bx 2
b0 3
bx 4
bx 5
bx 6
bx 7
bx 8
b0 9
bx :
bx ;
bx <
bx =
0>
0?
0@
bx A
xB
0C
0D
bx E
b0 F
xG
0H
bx i
bx ,!
bx M!
bx N!
bx O!
bx P!
bx Q!
bx R!
bx %"
bx &"
09"
0:"
0;"
0<"
0="
0>"
bx ?"
bx @"
bx A"
b0 B"
b0 C"
0D"
0E"
xF"
b0 -#
x.#
bx R#
bx S#
bx0 T#
bx000000000000 U#
b0xxxxxxxxxxxxxxxxxxxxxxx0 V#
bx W#
0=$
bx %%
bx L&
b0 M&
0N&
b0 O&
b0 P&
xR&
b0 S&
1T&
b10 Q&
1"
0!
xK&
xJ&
xI&
xH&
xG&
xF&
xE&
xD&
xC&
xB&
xA&
x@&
x?&
x>&
x=&
x<&
x;&
x:&
x9&
x8&
x7&
x6&
x5&
x4&
x3&
x2&
x1&
x0&
x/&
x.&
x-&
x,&
x+&
0*&
0)&
x(&
x'&
x&&
x%&
x$&
x#&
x"&
x!&
x~%
x}%
x|%
x{%
xz%
xy%
xx%
xw%
xv%
xu%
xt%
xs%
xr%
xq%
xp%
xo%
xn%
xm%
xl%
xk%
xj%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
xB$
xA$
x@$
0?$
0>$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
0Q#
0P#
0O#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
0'"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
xb!
xa!
x`!
x_!
x^!
x]!
x\!
x[!
xZ!
xY!
xX!
xW!
xV!
xU!
xT!
0S!
xL!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
x2!
x1!
x0!
x/!
x.!
x-!
x+!
x*!
x)!
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
$end
#5
1!
b0 i
b0 *
0'&
0&&
0%&
0$&
0#&
0"&
0!&
0~%
0}%
0|%
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
0o%
0n%
0m%
0l%
0k%
0j%
0i%
0h%
0g%
0f%
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
b110000010000001000000001110011 ,!
b100 :
b110000010000001000000001110011 +
0h
0g
1f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
1K&
1J&
0I&
0H&
1G&
1F&
1E&
0D&
0C&
0B&
0A&
0@&
0?&
0>&
0=&
1<&
0;&
0:&
09&
08&
07&
06&
15&
04&
03&
02&
01&
00&
1/&
1.&
0-&
0,&
1L!
1K!
0J!
0I!
1H!
1G!
1F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
1=!
0<!
0;!
0:!
09!
08!
07!
16!
05!
04!
03!
02!
01!
10!
1/!
0.!
0-!
b11000 R!
b100 O!
b1 N!
b0 Q!
b0 M!
b1110011 P!
b1110011 /
b0 .
b0 0
b1 -
b100 ,
b11000 1
0b!
0a!
0`!
0_!
0^!
05"
04"
03"
12"
11"
00"
0/"
0X!
0W!
1V!
0U!
0T!
1]!
0\!
0[!
0Z!
0Y!
08"
07"
06"
1."
1-"
0,"
0+"
1*"
1)"
1("
1N#
1M#
0L#
0K#
1J#
1I#
1H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
1?#
0>#
0=#
0<#
0;#
0:#
09#
18#
07#
06#
05#
04#
03#
12#
11#
00#
0/#
b1100000100 S#
b110000010000001000 U#
b110000010000001000000000000000 U#
b1000001100000100 T#
b1100000000 V#
b1100000000 W#
b10000000 %"
b101 &"
19"
1="
b11 B"
1D"
1E"
0F"
b1010 ?"
b1010 7
0G
1D
1C
b11 (
1&
1#
b101 6
b10000000 5
b10000000 ;
1*&
1S!
0e%
0d%
0c%
0b%
0a%
0`%
0_%
1^%
0]%
0\%
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
0F%
1$%
0#%
1"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0+&
1)&
0z#
0y#
0x#
0w#
0v#
0u#
0t#
1s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0j"
0i"
0h"
0g"
0f"
0e"
0d"
1c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
1I"
0H"
1G"
bx -#
b0 L&
bx 3
b1100000100 R#
b1100000100 8
b0 E
bx 9
x$"
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
xs!
xr!
xq!
xp!
xo!
xn!
xm!
xl!
xk!
xj!
xi!
xh!
xg!
xf!
xe!
xd!
xc!
b1100000100 <
0<$
0;$
1:$
09$
08$
07$
06$
05$
14$
13$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0,#
0+#
1*#
0)#
0(#
0'#
0&#
0%#
1$#
1##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
b1100000100 -#
b0 3
b1100000100 9
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0E%
0D%
1C%
0B%
0A%
0@%
0?%
0>%
1=%
1<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0b$
0a$
1`$
0_$
0^$
0]$
0\$
0[$
1Z$
1Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
b10000000 L&
b10000000 E
b10000000 3
1{!
#10
0"
0!
#15
1!
b1 S&
0R&
b100 i
b100 *
0B
1%&
1)!
0(&
bx ,!
b1000 :
bx +
0f
1e
xK&
xJ&
xI&
xH&
xG&
xF&
xE&
xD&
xC&
xB&
xA&
x@&
x?&
x>&
x=&
x<&
x;&
x:&
x9&
x8&
x7&
x6&
x5&
x4&
x3&
x2&
x1&
x0&
x/&
x.&
x-&
x,&
xL!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
x2!
x1!
x0!
x/!
x.!
x-!
bx R!
bx O!
bx N!
bx Q!
bx M!
bx P!
bx /
bx .
bx 0
bx -
bx ,
bx 1
xb!
xa!
x`!
x_!
x^!
x5"
x4"
x3"
x2"
x1"
x0"
x/"
xX!
xW!
xV!
xU!
xT!
x]!
x\!
x[!
xZ!
xY!
x8"
x7"
x6"
x."
x-"
x,"
x+"
x*"
x)"
x("
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
bx S#
bx U#
bx000000000000 U#
bx0 T#
b0xxxxxxxxxxxxxxxxxxxxxxx0 V#
bx W#
bx %"
bx &"
09"
0="
b0 B"
0D"
0E"
0D
0C
b0 (
0&
0#
bx 6
bx 5
bx ;
bx <
0*&
0S!
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
0)&
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
bx -#
b1100000100 3
bx R#
bx 8
bx 9
1""
0{!
1z!
1y!
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
bx 3
x$"
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
xs!
xr!
xq!
xp!
xo!
xn!
xm!
xl!
xk!
xj!
xi!
xh!
xg!
xf!
xe!
xd!
xc!
#20
0!
#25
1!
b10 S&
b1000 i
b1000 *
0%&
1$&
0)!
1(!
b1100 :
1f
#30
0!
#35
1!
0T&
b11 S&
b0 S&
1R&
b1100 i
b1100 *
1B
1%&
1)!
1(&
1N&
b10000 :
1H
0f
0e
1d
b0 :
0d
#40
0!
#45
1!
b1 S&
0R&
b0 i
b0 *
0B
0%&
0$&
0)!
0(!
0(&
0N&
b110000010000001000000001110011 ,!
b110000010000001000000001110011 +
0H
1K&
1J&
0I&
0H&
1G&
1F&
1E&
0D&
0C&
0B&
0A&
0@&
0?&
0>&
0=&
1<&
0;&
0:&
09&
08&
07&
06&
15&
04&
03&
02&
01&
00&
1/&
1.&
0-&
0,&
1L!
1K!
0J!
0I!
1H!
1G!
1F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
1=!
0<!
0;!
0:!
09!
08!
07!
16!
05!
04!
03!
02!
01!
10!
1/!
0.!
0-!
b11000 R!
b100 O!
b1 N!
b0 Q!
b0 M!
b1110011 P!
b1110011 /
b0 .
b0 0
b1 -
b100 ,
b11000 1
0b!
0a!
0`!
0_!
0^!
05"
04"
03"
12"
11"
00"
0/"
0X!
0W!
1V!
0U!
0T!
1]!
0\!
0[!
0Z!
0Y!
08"
07"
06"
1."
1-"
0,"
0+"
1*"
1)"
1("
1N#
1M#
0L#
0K#
1J#
1I#
1H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
1?#
0>#
0=#
0<#
0;#
0:#
09#
18#
07#
06#
05#
04#
03#
12#
11#
00#
0/#
b1100000100 S#
b110000010000001000 U#
b110000010000001000000000000000 U#
b1000001100000100 T#
b1100000000 V#
b1100000000 W#
b10000000 %"
b101 &"
19"
1="
b11 B"
1D"
1E"
b100 :
1D
1C
b11 (
1&
1#
b101 6
b10000000 5
1f
b10000000 ;
1*&
1S!
0e%
0d%
0c%
0b%
0a%
0`%
0_%
1^%
0]%
0\%
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
0F%
1$%
0#%
1"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
1)&
0z#
0y#
0x#
0w#
0v#
0u#
0t#
1s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0j"
0i"
0h"
0g"
0f"
0e"
0d"
1c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
b0 L&
b10000000 3
b1100000100 R#
b1100000100 8
b0 E
0$"
0#"
0""
0!"
0~!
0}!
0|!
1{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
b1100000100 <
0<$
0;$
1:$
09$
08$
07$
06$
05$
14$
13$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0,#
0+#
1*#
0)#
0(#
0'#
0&#
0%#
1$#
1##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
b1100000100 -#
b0 3
b1100000100 9
0{!
0E%
0D%
1C%
0B%
0A%
0@%
0?%
0>%
1=%
1<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0b$
0a$
1`$
0_$
0^$
0]$
0\$
0[$
1Z$
1Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
b10000000 L&
b10000000 E
b10000000 3
1{!
#50
0!
#55
1!
b10 S&
b100 i
b100 *
1%&
1)!
bx ,!
b1000 :
bx +
0f
1e
xK&
xJ&
xI&
xH&
xG&
xF&
xE&
xD&
xC&
xB&
xA&
x@&
x?&
x>&
x=&
x<&
x;&
x:&
x9&
x8&
x7&
x6&
x5&
x4&
x3&
x2&
x1&
x0&
x/&
x.&
x-&
x,&
xL!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
x2!
x1!
x0!
x/!
x.!
x-!
bx R!
bx O!
bx N!
bx Q!
bx M!
bx P!
bx /
bx .
bx 0
bx -
bx ,
bx 1
xb!
xa!
x`!
x_!
x^!
x5"
x4"
x3"
x2"
x1"
x0"
x/"
xX!
xW!
xV!
xU!
xT!
x]!
x\!
x[!
xZ!
xY!
x8"
x7"
x6"
x."
x-"
x,"
x+"
x*"
x)"
x("
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
bx S#
bx U#
bx000000000000 U#
bx0 T#
b0xxxxxxxxxxxxxxxxxxxxxxx0 V#
bx W#
bx %"
bx &"
09"
0="
b0 B"
0D"
0E"
0D
0C
b0 (
0&
0#
bx 6
bx 5
bx ;
bx <
0*&
0S!
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
0)&
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
bx -#
b1100000100 3
bx R#
bx 8
bx 9
1""
0{!
1z!
1y!
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
bx 3
x$"
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xx!
xw!
xv!
xu!
xt!
xs!
xr!
xq!
xp!
xo!
xn!
xm!
xl!
xk!
xj!
xi!
xh!
xg!
xf!
xe!
xd!
xc!
#60
0!
#65
1!
b11 S&
b1000 i
b1000 *
0%&
1$&
0)!
1(!
b1100 :
1f
#70
0!
#75
1!
b100 S&
b1100 i
b1100 *
1%&
1)!
b10000 :
0f
0e
1d
#80
0!
#85
1!
b101 S&
b10000 i
b10000 *
0%&
0$&
1#&
0)!
0(!
1'!
b10100 :
1f
#90
0!
#95
1!
b110 S&
b10100 i
b10100 *
1%&
1)!
b11000 :
0f
1e
#100
0!
#105
1!
b111 S&
b11000 i
b11000 *
0%&
1$&
0)!
1(!
b11100 :
1f
#110
0!
#115
1!
b1000 S&
b11100 i
b11100 *
1%&
1)!
b100000 :
0f
0e
0d
1c
#120
0!
#125
1!
b1001 S&
b100000 i
b100000 *
0%&
0$&
0#&
1"&
0)!
0(!
0'!
1&!
b100100 :
1f
#130
0!
#135
1!
b1010 S&
b100100 i
b100100 *
1%&
1)!
b101000 :
0f
1e
#140
0!
#145
1!
b1011 S&
b101000 i
b101000 *
0%&
1$&
0)!
1(!
b101100 :
1f
#150
0!
#155
1!
b1100 S&
b101100 i
b101100 *
1%&
1)!
b110000 :
0f
0e
1d
#160
0!
#165
1!
b1101 S&
b110000 i
b110000 *
0%&
0$&
1#&
0)!
0(!
1'!
b110100 :
1f
#170
0!
#175
1!
b1110 S&
b110100 i
b110100 *
1%&
1)!
b111000 :
0f
1e
#180
0!
#185
1!
b1111 S&
b111000 i
b111000 *
0%&
1$&
0)!
1(!
b111100 :
1f
#190
0!
#195
1!
b10000 S&
b111100 i
b111100 *
1%&
1)!
b1000000 :
0f
0e
0d
0c
1b
#200
0!
#205
1!
b10001 S&
b1000000 i
b1000000 *
0%&
0$&
0#&
0"&
1!&
0)!
0(!
0'!
0&!
1%!
b1000100 :
1f
#210
0!
#215
1!
b10010 S&
b1000100 i
b1000100 *
1%&
1)!
b1001000 :
0f
1e
#220
0!
#225
1!
b10011 S&
b1001000 i
b1001000 *
0%&
1$&
0)!
1(!
b1001100 :
1f
#230
0!
#235
1!
b10100 S&
b1001100 i
b1001100 *
1%&
1)!
b1010000 :
0f
0e
1d
#240
0!
#245
1!
b10101 S&
b1010000 i
b1010000 *
0%&
0$&
1#&
0)!
0(!
1'!
b1010100 :
1f
#250
0!
#255
1!
b10110 S&
b1010100 i
b1010100 *
1%&
1)!
b1011000 :
0f
1e
#260
0!
#265
1!
b10111 S&
b1011000 i
b1011000 *
0%&
1$&
0)!
1(!
b1011100 :
1f
#270
0!
#275
1!
b11000 S&
b1011100 i
b1011100 *
1%&
1)!
b1100000 :
0f
0e
0d
1c
#280
0!
#285
1!
b11001 S&
b1100000 i
b1100000 *
0%&
0$&
0#&
1"&
0)!
0(!
0'!
1&!
b1100100 :
1f
#290
0!
#295
1!
b11010 S&
b1100100 i
b1100100 *
1%&
1)!
b1101000 :
0f
1e
#300
0!
#305
1!
b11011 S&
b1101000 i
b1101000 *
0%&
1$&
0)!
1(!
b1101100 :
1f
#310
0!
#315
1!
b11100 S&
b1101100 i
b1101100 *
1%&
1)!
b1110000 :
0f
0e
1d
#320
0!
#325
1!
b11101 S&
b1110000 i
b1110000 *
0%&
0$&
1#&
0)!
0(!
1'!
b1110100 :
1f
#330
0!
#335
1!
b11110 S&
b1110100 i
b1110100 *
1%&
1)!
b1111000 :
0f
1e
#340
0!
#345
1!
b11111 S&
b1111000 i
b1111000 *
0%&
1$&
0)!
1(!
b1111100 :
1f
#350
0!
#355
1!
b100000 S&
b1111100 i
b1111100 *
1%&
1)!
b10000000 :
0f
0e
0d
0c
0b
1a
#360
0!
#365
1!
b100001 S&
b10000000 i
b10000000 *
0%&
0$&
0#&
0"&
0!&
1~%
0)!
0(!
0'!
0&!
0%!
1$!
b10000100 :
1f
#370
0!
#375
1!
b100010 S&
b10000100 i
b10000100 *
1%&
1)!
b10001000 :
0f
1e
#380
0!
#385
1!
b100011 S&
b10001000 i
b10001000 *
0%&
1$&
0)!
1(!
b10001100 :
1f
#390
0!
#395
1!
b100100 S&
b10001100 i
b10001100 *
1%&
1)!
b10010000 :
0f
0e
1d
#400
0!
#405
1!
b100101 S&
b10010000 i
b10010000 *
0%&
0$&
1#&
0)!
0(!
1'!
b10010100 :
1f
#410
0!
#415
1!
b100110 S&
b10010100 i
b10010100 *
1%&
1)!
b10011000 :
0f
1e
#420
0!
#425
1!
b100111 S&
b10011000 i
b10011000 *
0%&
1$&
0)!
1(!
b10011100 :
1f
#430
0!
#435
1!
b101000 S&
b10011100 i
b10011100 *
1%&
1)!
b10100000 :
0f
0e
0d
1c
#440
0!
#445
1!
b101001 S&
b10100000 i
b10100000 *
0%&
0$&
0#&
1"&
0)!
0(!
0'!
1&!
b10100100 :
1f
#450
0!
#455
1!
b101010 S&
b10100100 i
b10100100 *
1%&
1)!
b10101000 :
0f
1e
#460
0!
#465
1!
b101011 S&
b10101000 i
b10101000 *
0%&
1$&
0)!
1(!
b10101100 :
1f
#470
0!
#475
1!
b101100 S&
b10101100 i
b10101100 *
1%&
1)!
b10110000 :
0f
0e
1d
#480
0!
#485
1!
b101101 S&
b10110000 i
b10110000 *
0%&
0$&
1#&
0)!
0(!
1'!
b10110100 :
1f
#490
0!
#495
1!
b101110 S&
b10110100 i
b10110100 *
1%&
1)!
b10111000 :
0f
1e
#500
0!
#505
1!
b101111 S&
b10111000 i
b10111000 *
0%&
1$&
0)!
1(!
b10111100 :
1f
#510
0!
#515
1!
b110000 S&
b10111100 i
b10111100 *
1%&
1)!
b11000000 :
0f
0e
0d
0c
1b
#520
0!
#525
1!
b110001 S&
b11000000 i
b11000000 *
0%&
0$&
0#&
0"&
1!&
0)!
0(!
0'!
0&!
1%!
b11000100 :
1f
#530
0!
#535
1!
b110010 S&
b11000100 i
b11000100 *
1%&
1)!
b11001000 :
0f
1e
#540
0!
#545
1!
b110011 S&
b11001000 i
b11001000 *
0%&
1$&
0)!
1(!
b11001100 :
1f
#550
0!
#555
1!
b110100 S&
b11001100 i
b11001100 *
1%&
1)!
b11010000 :
0f
0e
1d
#560
0!
#565
1!
b110101 S&
b11010000 i
b11010000 *
0%&
0$&
1#&
0)!
0(!
1'!
b11010100 :
1f
#570
0!
#575
1!
b110110 S&
b11010100 i
b11010100 *
1%&
1)!
b11011000 :
0f
1e
#580
0!
#585
1!
b110111 S&
b11011000 i
b11011000 *
0%&
1$&
0)!
1(!
b11011100 :
1f
#590
0!
#595
1!
b111000 S&
b11011100 i
b11011100 *
1%&
1)!
b11100000 :
0f
0e
0d
1c
#600
0!
#605
1!
b111001 S&
b11100000 i
b11100000 *
0%&
0$&
0#&
1"&
0)!
0(!
0'!
1&!
b11100100 :
1f
#610
0!
#615
1!
b111010 S&
b11100100 i
b11100100 *
1%&
1)!
b11101000 :
0f
1e
#620
0!
#625
1!
b111011 S&
b11101000 i
b11101000 *
0%&
1$&
0)!
1(!
b11101100 :
1f
#630
0!
#635
1!
b111100 S&
b11101100 i
b11101100 *
1%&
1)!
b11110000 :
0f
0e
1d
#640
0!
#645
1!
b111101 S&
b11110000 i
b11110000 *
0%&
0$&
1#&
0)!
0(!
1'!
b11110100 :
1f
#650
0!
#655
1!
b111110 S&
b11110100 i
b11110100 *
1%&
1)!
b11111000 :
0f
1e
#660
0!
#665
1!
b111111 S&
b11111000 i
b11111000 *
0%&
1$&
0)!
1(!
b11111100 :
1f
#670
0!
#675
1!
b1000000 S&
b11111100 i
b11111100 *
1%&
1)!
b100000000 :
0f
0e
0d
0c
0b
0a
1`
#680
0!
#685
1!
b1000001 S&
b100000000 i
b100000000 *
0%&
0$&
0#&
0"&
0!&
0~%
1}%
0)!
0(!
0'!
0&!
0%!
0$!
1#!
b100000100 :
1f
#690
0!
#695
1!
b1000010 S&
b100000100 i
b100000100 *
1%&
1)!
b100001000 :
0f
1e
#700
0!
#705
1!
b1000011 S&
b100001000 i
b100001000 *
0%&
1$&
0)!
1(!
b100001100 :
1f
#710
0!
#715
1!
b1000100 S&
b100001100 i
b100001100 *
1%&
1)!
b100010000 :
0f
0e
1d
#720
0!
#725
1!
b1000101 S&
b100010000 i
b100010000 *
0%&
0$&
1#&
0)!
0(!
1'!
b100010100 :
1f
#730
0!
#735
1!
b1000110 S&
b100010100 i
b100010100 *
1%&
1)!
b100011000 :
0f
1e
#740
0!
#745
1!
b1000111 S&
b100011000 i
b100011000 *
0%&
1$&
0)!
1(!
b100011100 :
1f
#750
0!
#755
1!
b1001000 S&
b100011100 i
b100011100 *
1%&
1)!
b100100000 :
0f
0e
0d
1c
#760
0!
#765
1!
b1001001 S&
b100100000 i
b100100000 *
0%&
0$&
0#&
1"&
0)!
0(!
0'!
1&!
b100100100 :
1f
#770
0!
#775
1!
b1001010 S&
b100100100 i
b100100100 *
1%&
1)!
b100101000 :
0f
1e
#780
0!
#785
1!
b1001011 S&
b100101000 i
b100101000 *
0%&
1$&
0)!
1(!
b100101100 :
1f
#790
0!
#795
1!
b1001100 S&
b100101100 i
b100101100 *
1%&
1)!
b100110000 :
0f
0e
1d
#800
0!
#805
1!
b1001101 S&
b100110000 i
b100110000 *
0%&
0$&
1#&
0)!
0(!
1'!
b100110100 :
1f
#810
0!
#815
1!
b1001110 S&
b100110100 i
b100110100 *
1%&
1)!
b100111000 :
0f
1e
#820
0!
#825
1!
b1001111 S&
b100111000 i
b100111000 *
0%&
1$&
0)!
1(!
b100111100 :
1f
#830
0!
#835
1!
b1010000 S&
b100111100 i
b100111100 *
1%&
1)!
b101000000 :
0f
0e
0d
0c
1b
#840
0!
#845
1!
b1010001 S&
b101000000 i
b101000000 *
0%&
0$&
0#&
0"&
1!&
0)!
0(!
0'!
0&!
1%!
b101000100 :
1f
#850
0!
#855
1!
b1010010 S&
b101000100 i
b101000100 *
1%&
1)!
b101001000 :
0f
1e
#860
0!
#865
1!
b1010011 S&
b101001000 i
b101001000 *
0%&
1$&
0)!
1(!
b101001100 :
1f
#870
0!
#875
1!
b1010100 S&
b101001100 i
b101001100 *
1%&
1)!
b101010000 :
0f
0e
1d
#880
0!
#885
1!
b1010101 S&
b101010000 i
b101010000 *
0%&
0$&
1#&
0)!
0(!
1'!
b101010100 :
1f
#890
0!
#895
1!
b1010110 S&
b101010100 i
b101010100 *
1%&
1)!
b101011000 :
0f
1e
#900
0!
#905
1!
b1010111 S&
b101011000 i
b101011000 *
0%&
1$&
0)!
1(!
b101011100 :
1f
#910
0!
#915
1!
b1011000 S&
b101011100 i
b101011100 *
1%&
1)!
b101100000 :
0f
0e
0d
1c
#920
0!
#925
1!
b1011001 S&
b101100000 i
b101100000 *
0%&
0$&
0#&
1"&
0)!
0(!
0'!
1&!
b101100100 :
1f
#930
0!
#935
1!
b1011010 S&
b101100100 i
b101100100 *
1%&
1)!
b101101000 :
0f
1e
#940
0!
#945
1!
b1011011 S&
b101101000 i
b101101000 *
0%&
1$&
0)!
1(!
b101101100 :
1f
#950
0!
#955
1!
b1011100 S&
b101101100 i
b101101100 *
1%&
1)!
b101110000 :
0f
0e
1d
#960
0!
#965
1!
b1011101 S&
b101110000 i
b101110000 *
0%&
0$&
1#&
0)!
0(!
1'!
b101110100 :
1f
#970
0!
#975
1!
b1011110 S&
b101110100 i
b101110100 *
1%&
1)!
b101111000 :
0f
1e
#980
0!
#985
1!
b1011111 S&
b101111000 i
b101111000 *
0%&
1$&
0)!
1(!
b101111100 :
1f
#990
0!
#995
1!
b1100000 S&
b101111100 i
b101111100 *
1%&
1)!
b110000000 :
0f
0e
0d
0c
0b
1a
#1000
0!
#1005
1!
b1100001 S&
b110000000 i
b110000000 *
0%&
0$&
0#&
0"&
0!&
1~%
0)!
0(!
0'!
0&!
0%!
1$!
b110000100 :
1f
