<dec f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='349' type='unsigned int llvm::MCRegisterInfo::getSubReg(unsigned int Reg, unsigned int Idx) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='346'>/// Returns the physical register number of sub-register &quot;Index&quot;
  /// for physical register RegNo. Return zero if the sub-register does not
  /// exist.</doc>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='668' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker25FindSuitableFreeRegistersEjRSt3mapIPKNS_19TargetRegisterClassEjSt4lessIS4_ESaISt4pairIKS4_jEEERS1_IjjS5_IjESaIS7_IKjjEEE'/>
<use f='llvm/llvm/lib/CodeGen/CalcSpillWeights.cpp' l='72' u='c' c='_ZL8copyHintPKN4llvm12MachineInstrEjRKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/ExpandPostRAPseudos.cpp' l='88' u='c' c='_ZN12_GLOBAL__N_112ExpandPostRA16LowerSubregToRegEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1150' u='c' c='_ZN4llvm12MachineInstr18substituteRegisterEjjjRKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='87' u='c' c='_ZN4llvm14MachineOperand12substPhysRegEjRKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='771' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast17allocVirtRegUndefERN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='869' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='422' u='c' c='_ZN4llvm13CoalescerPair12setRegistersEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='516' u='c' c='_ZNK4llvm13CoalescerPair13isCoalescableEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='521' u='c' c='_ZNK4llvm13CoalescerPair13isCoalescableEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1256' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='547' u='c' c='_ZN4llvm12InstrEmitter14EmitSubregNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEEbb'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='564' u='c' c='_ZN12_GLOBAL__N_115VirtRegRewriter7rewriteEv'/>
<use f='llvm/llvm/lib/MC/MCRegisterInfo.cpp' l='26' u='c' c='_ZNK4llvm14MCRegisterInfo19getMatchingSuperRegEjjPKNS_15MCRegisterClassE'/>
<def f='llvm/llvm/lib/MC/MCRegisterInfo.cpp' l='31' ll='41' type='unsigned int llvm::MCRegisterInfo::getSubReg(unsigned int Reg, unsigned int Idx) const'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='2339' u='c' c='_ZL9AddSubRegRKN4llvm19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='2711' u='c' c='_ZL23storeRegPairToStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCInst6193648'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='2713' u='c' c='_ZL23storeRegPairToStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCInst6193648'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='2841' u='c' c='_ZL24loadRegPairFromStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCIns10289200'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='2843' u='c' c='_ZL24loadRegPairFromStackSlotRKN4llvm18TargetRegisterInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_11MCIns10289200'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp' l='1244' u='c' c='_ZN4llvm18AArch64InstPrinter28printGPRSeqPairsClassOperandEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp' l='1245' u='c' c='_ZN4llvm18AArch64InstPrinter28printGPRSeqPairsClassOperandEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='788' u='c' c='_ZN4llvm6AMDGPU6isSGPREjPKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='969' u='c' c='_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='496' u='c' c='_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVLDERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/BitTracker.cpp' l='343' u='c' c='_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp' l='136' u='c' c='_ZN4llvm17HexagonAsmPrinter15PrintAsmOperandEPKNS_12MachineInstrEjPKcRNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='592' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets16getCondTfrOpcodeERKN4llvm14MachineOperandEb'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFGraph.cpp' l='969' u='c' c='_ZNK4llvm3rdf13DataFlowGraph10makeRegRefEjj'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZShortenInst.cpp' l='88' u='c' c='_ZN12_GLOBAL__N_118SystemZShortenInst10shortenIIFERN4llvm12MachineInstrEjj'/>
