$comment
	File created using the following command:
		vcd file seq_ckt.msim.vcd -direction
$end
$date
	Tue Oct 19 19:23:34 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module T_ff_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " T $end
$var wire 1 # q $end
$var wire 1 $ q_bar $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + q~output_o $end
$var wire 1 , q_bar~output_o $end
$var wire 1 - CLK~input_o $end
$var wire 1 . CLK~inputclkctrl_outclk $end
$var wire 1 / q~0_combout $end
$var wire 1 0 T~input_o $end
$var wire 1 1 q~reg0_q $end
$var wire 1 2 q_bar~0_combout $end
$var wire 1 3 q_bar~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
0%
1&
x'
1(
1)
1*
0+
1,
0-
0.
1/
00
01
12
03
$end
#50000
1!
1-
1.
#100000
1"
0!
10
0-
0.
#150000
1!
1-
1.
13
11
1+
0,
0$
1#
02
0/
#200000
0"
0!
00
0-
0.
#250000
1!
1-
1.
#300000
1"
0!
10
0-
0.
#350000
1!
1-
1.
03
01
0+
1,
1$
0#
12
1/
#400000
0"
0!
00
0-
0.
#450000
1!
1-
1.
#500000
1"
0!
10
0-
0.
#550000
1!
1-
1.
13
11
1+
0,
0$
1#
02
0/
#600000
0"
0!
00
0-
0.
#650000
1!
1-
1.
#700000
1"
0!
10
0-
0.
#750000
1!
1-
1.
03
01
0+
1,
1$
0#
12
1/
#800000
0"
0!
00
0-
0.
#850000
1!
1-
1.
#900000
1"
0!
10
0-
0.
#950000
1!
1-
1.
13
11
1+
0,
0$
1#
02
0/
#1000000
