@I [HLS-0] Workspace /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1 opened at Thu Oct 24 14:44:05 EDT 2019
@I [HLS-100] Execute       config_clock -quiet -name default -period 4.12 -default=false 
@I [SYN-201] Setting up clock 'default' with a period of 4.12ns.
@I [HLS-100] Command       config_clock returned 0; 0.01 sec.
@I [HLS-100] Execute       open_platform DefaultPlatform 
@I [HLS-100] Command       open_platform returned 0; 0 sec.
@I [HLS-100] Execute       import_lib /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/virtex7/virtex7 
@I [HLS-100] Execute         source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.lib 
@I [HLS-100] Execute           source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/interface/xilinx_interface.lib 
@I [HLS-100] Execute             source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/interface/plb46.lib 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/interface/fsl.lib 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/interface/axi4.lib 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.lib 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.lib 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfft.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfir.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/ip/dds_compiler.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Command         ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute         source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_old.lib 
@I [HLS-100] Command         ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute         source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_vivado.lib 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.hlp 
@I [HLS-100] Execute           source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/common/target_info.tcl 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/interface/xilinx_interface.hlp 
@I [HLS-100] Execute             source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.hlp 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.hlp 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Execute           source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.hlp 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Command         ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute         source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/virtex7/dsp48e1.hlp 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Execute         get_default_platform 
@I [HLS-100] Command         get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute         config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
@I [HLS-100] Command         config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute         config_chip_info -quiet -speed medium 
@I [HLS-100] Command         config_chip_info returned 0; 0 sec.
@I [HLS-100] Command       import_lib returned 0; 0.03 sec.
@I [HLS-100] Execute       source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/virtex7/virtex7.gen 
@I [HLS-100] Execute         source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/common/virtex.gen 
@I [HLS-100] Execute           source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.gen 
@I [HLS-100] Execute             source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/interface/plb46.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/interface/fsl.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/interface/axi4.gen 
@I [HLS-100] Command             ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute             source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/interface/nativeAXI4.gen 
@I [HLS-100] Execute               source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.gen 
@I [HLS-100] Command               ap_source returned 0; 0 sec.
@I [HLS-100] Execute               source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.gen 
@I [HLS-100] Command               ap_source returned 0; 0.01 sec.
@I [HLS-100] Command             ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute             source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
@I [HLS-100] Command             ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute             source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
@I [HLS-100] Command             ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute             source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/ip/dds_compiler.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/ip/util.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfft.gen 
@I [HLS-100] Command             ap_source returned 0; 0.1 sec.
@I [HLS-100] Execute             source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfir.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Command           ap_source returned 0; 0.14 sec.
@I [HLS-100] Execute           source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Command         ap_source returned 0; 0.15 sec.
@I [HLS-100] Command       ap_source returned 0; 0.15 sec.
@I [HLS-100] Execute       open_platform DefaultPlatform 
@I [HLS-100] Command       open_platform returned 0; 0 sec.
@I [HLS-100] Execute       import_lib /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/virtex7/virtex7_fpv6 
@I [HLS-100] Execute         source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_fpv7.lib 
@I [HLS-100] Execute           source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_hp.lib 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Command         ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute         source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_fpv.hlp 
@I [HLS-100] Execute           source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.hlp 
@I [HLS-100] Execute             source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/common/target_info.tcl 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/interface/xilinx_interface.hlp 
@I [HLS-100] Execute               source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.hlp 
@I [HLS-100] Command               ap_source returned 0; 0 sec.
@I [HLS-100] Execute               source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.hlp 
@I [HLS-100] Command               ap_source returned 0; 0 sec.
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.hlp 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Command           ap_source returned 0; 0.01 sec.
@I [HLS-100] Command         ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute         source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/virtex7/virtex7_hp.hlp 
@I [HLS-100] Command         ap_source returned 0; 0 sec.
@I [HLS-100] Command       import_lib returned 0; 0.02 sec.
@I [HLS-100] Execute       source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
@I [HLS-100] Execute         source /data/tools/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_fpv6.gen 
@I [HLS-100] Command         ap_source returned 0; 0.01 sec.
@I [HLS-100] Command       ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute       set_part xc7vx690tffg1927-2 
@I [HLS-100] Execute         add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1927:-2 
@I [HLS-100] Execute           get_default_platform 
@I [HLS-100] Command           get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute           license_isbetapart xc7vx690t 
@I [HLS-100] Command           license_isbetapart returned 1; 0.01 sec.
@I [HLS-100] Execute           get_default_platform 
@I [HLS-100] Command           get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute           config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
@I [HLS-100] Command           config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute           config_chip_info -quiet -speed medium 
@I [HLS-100] Command           config_chip_info returned 0; 0 sec.
@I [HLS-100] Command         add_library returned 0; 0.01 sec.
@I [HLS-100] Execute         add_library xilinx/virtex7/virtex7_fpv6 
@I [HLS-100] Execute           get_default_platform 
@I [HLS-100] Command           get_default_platform returned 0; 0 sec.
@I [HLS-100] Command         add_library returned 0; 0.01 sec.
@I [HLS-10] Setting target device to 'xc7vx690tffg1927-2'
@I [HLS-100] Command       set_part returned 0; 0.02 sec.
@I [HLS-100] Execute       get_default_platform 
@I [HLS-100] Command       get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute       config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
@I [HLS-100] Command       config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute       config_chip_info -quiet -speed medium 
@I [HLS-100] Command       config_chip_info returned 0; 0 sec.
@I [HLS-100] Command     open_solution returned 0; 0.25 sec.
@I [HLS-100] Execute     set_part xc7vx690tffg1927-2 -tool vivado 
@I [HLS-100] Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1927:-2 
@I [HLS-100] Execute         get_default_platform 
@I [HLS-100] Command         get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute         license_isbetapart xc7vx690t 
@I [HLS-100] Command         license_isbetapart returned 1; 0 sec.
@I [HLS-100] Execute         get_default_platform 
@I [HLS-100] Command         get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
@I [HLS-100] Command         config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute         config_chip_info -quiet -speed medium 
@I [HLS-100] Command         config_chip_info returned 0; 0 sec.
@I [HLS-100] Command       add_library returned 0; 0.01 sec.
@I [HLS-100] Execute       add_library xilinx/virtex7/virtex7_fpv6 
@I [HLS-100] Execute         get_default_platform 
@I [HLS-100] Command         get_default_platform returned 0; 0 sec.
@I [HLS-100] Command       add_library returned 0; 0 sec.
@I [HLS-100] Command     set_part returned 0; 0.01 sec.
@I [HLS-100] Execute     create_clock -period 4.12 -name default 
@I [HLS-100] Command     create_clock returned 0; 0.01 sec.
@I [HLS-100] Execute     csim_design 
@I [HLS-100] Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [SIM-2] *************** CSIM start ***************
@I [SIM-4] CSIM will launch GCC as the compiler.
@I [HLS-100] Execute       source csim/.lst_opt.tcl 
@I [HLS-100] Command       ap_source returned 0; 0 sec.
@I [HLS-100] Execute       is_encrypted /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/myproject_test1.cpp 
@I [HLS-100] Command       is_encrypted returned 0; 0 sec.
@I [HLS-100] Execute       is_xip /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/myproject_test1.cpp 
@I [HLS-100] Command       is_xip returned 0; 0 sec.
@I [HLS-100] Execute       is_encrypted /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/parameters.h 
@I [HLS-100] Command       is_encrypted returned 0; 0 sec.
@I [HLS-100] Execute       is_xip /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/parameters.h 
@I [HLS-100] Command       is_xip returned 0; 0 sec.
@I [HLS-100] Execute       is_encrypted /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/myproject.h 
@I [HLS-100] Command       is_encrypted returned 0; 0 sec.
@I [HLS-100] Execute       is_xip /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/myproject.h 
@I [HLS-100] Command       is_xip returned 0; 0 sec.
@I [HLS-100] Execute       is_encrypted /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/myproject.cpp 
@I [HLS-100] Command       is_encrypted returned 0; 0 sec.
@I [HLS-100] Execute       is_xip /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/myproject.cpp 
@I [HLS-100] Command       is_xip returned 0; 0 sec.
@I [HLS-100] Execute       is_encrypted /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/BDT.h 
@I [HLS-100] Command       is_encrypted returned 0; 0 sec.
@I [HLS-100] Execute       is_xip /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/BDT.h 
@I [HLS-100] Command       is_xip returned 0; 0 sec.
@I [HLS-100] Execute       is_encrypted /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/input.txt 
@I [HLS-100] Command       is_encrypted returned 0; 0 sec.
@I [HLS-100] Execute       is_xip /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/input.txt 
@I [HLS-100] Command       is_xip returned 0; 0 sec.
@I [HLS-100] Execute       is_encrypted /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/PF_Tau.hpp 
@I [HLS-100] Command       is_encrypted returned 0; 0 sec.
@I [HLS-100] Execute       is_xip /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/PF_Tau.hpp 
@I [HLS-100] Command       is_xip returned 0; 0 sec.
@I [HLS-100] Execute       is_encrypted /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/PF_Tau.cc 
@I [HLS-100] Command       is_encrypted returned 0; 0 sec.
@I [HLS-100] Execute       is_xip /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/PF_Tau.cc 
@I [HLS-100] Command       is_xip returned 0; 0 sec.
@I [HLS-100] Execute       source run_sim.tcl 
@E Simulation failed: Function 'main' returns nonzero value '1'.
@I [HLS-100] Command       ap_source returned 1; 0.01 sec.
@E [SIM-100] 'csim_design' failed: nonzero return value.
@I [SIM-3] *************** CSIM finish ***************
@I [HLS-100] Command     csim_design returned 2; 0.2 sec.
@I [HLS-100] Command   ap_source returned 1; 0.5 sec.
4
    while executing
"source [lindex $::argv 1] "
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 { source [lindex $::argv 1] } "

@I [HLS-100] Execute   cleanup_all 
@I [HLS-100] Command   cleanup_all returned 0; 0 sec.
INFO-FLOW: Workspace /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1 opened at Thu Oct 24 14:44:51 EDT 2019
Execute       config_clock -quiet -name default -period 4.12 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.12ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.11 sec.
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute       source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7vx690tffg1927-2 
Execute         add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1927:-2 
Execute           get_default_platform 
Execute           license_isbetapart xc7vx690t 
Command           license_isbetapart done; error code: 1; 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute           config_chip_info -quiet -speed medium 
Execute         add_library xilinx/virtex7/virtex7_fpv6 
Execute           get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1927-2'
Execute         get_default_platform 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 0.22 sec.
Execute     set_part xc7vx690tffg1927-2 -tool vivado 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1927:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx690t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute       get_default_platform 
Execute     create_clock -period 4.12 -name default 
Execute     csim_design 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/myproject_test1.cpp 
Execute       is_xip /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/myproject_test1.cpp 
Execute       is_encrypted /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/parameters.h 
Execute       is_xip /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/parameters.h 
Execute       is_encrypted /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/myproject.h 
Execute       is_xip /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/myproject.h 
Execute       is_encrypted /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/myproject.cpp 
Execute       is_xip /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/myproject.cpp 
Execute       is_encrypted /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/BDT.h 
Execute       is_xip /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/BDT.h 
Execute       is_encrypted /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/input.txt 
Execute       is_xip /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/input.txt 
Execute       is_encrypted /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/PF_Tau.hpp 
Execute       is_xip /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/PF_Tau.hpp 
Execute       is_encrypted /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/PF_Tau.cc 
Execute       is_xip /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/PF_Tau.cc 
Execute       get_default_platform 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 0.27 sec.
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
WARNING: [HLS 200-40] Skipped source file 'input.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'hls_taus/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling hls_taus/myproject.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted hls_taus/myproject.cpp 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/data/tools/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "hls_taus/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E hls_taus/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot -I /data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.77 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/data/tools/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot -I /data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.pp.0.cpp -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/useless.bc
Command         clang done; 2.75 sec.
INFO-FLOW: GCC PP time: 4 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.82 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/solution1.json 
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/solution1.json -quiet -fix-errors /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.73 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.93 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 6.64 sec.
INFO-FLOW: tidy-3.1 time 11 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.91 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/data/tools/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.pragma.1.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.pragma.2.cpp" 
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.pragma.1.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot -I /data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.pragma.2.cpp
Command         clang done; 1.7 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot -I /data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.93 sec.
INFO: [HLS 200-10] Analyzing design file 'hls_taus/PF_Tau.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling hls_taus/PF_Tau.cc as C++
Execute         get_default_platform 
Execute         is_encrypted hls_taus/PF_Tau.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/data/tools/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "hls_taus/PF_Tau.cc"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.pp.0.cc" 
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E hls_taus/PF_Tau.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot -I /data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.pp.0.cc
Command         clang done; 1.75 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/data/tools/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.pp.0.cc"  -o "/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot -I /data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.pp.0.cc -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/useless.bc
Command         clang done; 2.36 sec.
INFO-FLOW: GCC PP time: 4 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.pp.0.cc std=gnu++98 -directive=/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.44 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.pp.0.cc std=gnu++98 -directive=/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/solution1.json 
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/solution1.json -quiet -fix-errors /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.45 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/xilinx-dataflow-lawyer.PF_Tau.pp.0.cc.diag.yml /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/xilinx-dataflow-lawyer.PF_Tau.pp.0.cc.out.log 2> /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/xilinx-dataflow-lawyer.PF_Tau.pp.0.cc.err.log 
Command         ap_eval done; 1.03 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.pp.0.cc std=gnu++98 
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 3.58 sec.
INFO-FLOW: tidy-3.1 time 6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.pragma.1.cc std=gnu++98 
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.pragma.1.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2.46 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/data/tools/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.pragma.1.cc"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.pragma.2.cc" 
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.pragma.1.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot -I /data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.pragma.2.cc
Command         clang done; 1.8 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.pragma.2.cc"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.bc" 
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/tools/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.pragma.2.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot -I /data/tools/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.bc
Command         clang done; 2.69 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.g.bc /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/PF_Tau.g.bc -hls-opt -except-internalize myproject -L/data/tools/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.36 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 456.137 ; gain = 0.316 ; free physical = 573 ; free virtual = 72068
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 456.137 ; gain = 0.316 ; free physical = 572 ; free virtual = 72067
Execute         ::config_rtl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/a.pp.bc -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.21 sec.
Execute           llvm-ld /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/tools/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.31 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/a.g.0.bc -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 2.61 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 648.027 ; gain = 192.207 ; free physical = 395 ; free virtual = 71915
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/a.g.1.bc -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'BDT::fn_classes' into 'BDT::BDT<226, 3, 2, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' (hls_taus/BDT.h:121) automatically.
Command           transform done; 0.15 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/a.g.2.prechk.bc -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 648.938 ; gain = 193.117 ; free physical = 388 ; free virtual = 71915
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/a.g.1.bc to /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/a.o.1.bc -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'BDT::BDT<226, 3, 2, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' (hls_taus/BDT.h:119).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'BDT::Tree<3, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' (hls_taus/BDT.h:40).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (hls_taus/BDT.h:121) in function 'BDT::BDT<226, 3, 2, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'Trees' (hls_taus/BDT.h:125) in function 'BDT::BDT<226, 3, 2, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'Classes' (hls_taus/BDT.h:127) in function 'BDT::BDT<226, 3, 2, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (hls_taus/BDT.h:131) in function 'BDT::BDT<226, 3, 2, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'Compare' (hls_taus/BDT.h:68) in function 'BDT::Tree<3, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'Activate' (hls_taus/BDT.h:80) in function 'BDT::Tree<3, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (hls_taus/BDT.h:102) in function 'BDT::Tree<3, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely.
INFO: [XFORM 203-101] Partitioning array 'x.V' (hls_taus/myproject.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'score.V' (hls_taus/myproject.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.feature'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.threshold.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.value.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.children_left'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.children_right'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.parent'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'comparison' (hls_taus/BDT.h:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'activation' (hls_taus/BDT.h:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'activation_leaf' (hls_taus/BDT.h:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value_leaf.V' (hls_taus/BDT.h:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.feature'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.threshold.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.value.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.children_left'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.children_right'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.parent'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.feature'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.threshold.V'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.value.V'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.children_left'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.children_right'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.parent'  in dimension 3 completely.
Command           transform done; 800.07 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/a.o.1.tmp.bc -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hls_taus/BDT.h:108:2) in function 'BDT::Tree<3, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function'... converting 319 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'BDT::BDT<226, 3, 2, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' (hls_taus/BDT.h:119)...225 expression(s) balanced.
Command           transform done; 14.29 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:14:25 ; elapsed = 00:14:29 . Memory (MB): peak = 2200.047 ; gain = 1744.227 ; free physical = 444 ; free virtual = 71906
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/a.o.2.bc -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'BDT::Tree<3, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' to 'decision_function' (hls_taus/BDT.h:40)
WARNING: [XFORM 203-631] Renaming function 'BDT::BDT<226, 3, 2, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' to 'decision_function.1' (hls_taus/BDT.h:128:2)
Command           transform done; 17.55 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:14:42 ; elapsed = 00:14:47 . Memory (MB): peak = 2200.047 ; gain = 1744.227 ; free physical = 363 ; free virtual = 71905
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 836.36 sec.
Command       elaborate done; 885.72 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'decision_function.1' to 'decision_function_1'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model decision_function.1 
Execute         preproc_iomode -model decision_function 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: decision_function decision_function.1 myproject
INFO-FLOW: Configuring Module : decision_function ...
Execute         set_default_model decision_function 
Execute         apply_spec_resource_limit decision_function 
INFO-FLOW: Configuring Module : decision_function.1 ...
Execute         set_default_model decision_function.1 
Execute         apply_spec_resource_limit decision_function.1 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: decision_function decision_function.1 myproject
INFO-FLOW: Preprocessing Module: decision_function ...
Execute         set_default_model decision_function 
Execute         cdfg_preprocess -model decision_function 
Execute         rtl_gen_preprocess decision_function 
INFO-FLOW: Preprocessing Module: decision_function.1 ...
Execute         set_default_model decision_function.1 
Execute         cdfg_preprocess -model decision_function.1 
Execute         rtl_gen_preprocess decision_function.1 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: decision_function decision_function.1 myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decision_function 
Execute         schedule -model decision_function 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.44 sec.
INFO: [HLS 200-111]  Elapsed time: 888.11 seconds; current allocated memory: 264.460 MB.
Execute         report -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function.verbose.sched.rpt -verbose -f 
Command         report done; 0.67 sec.
Execute         db_write -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function.sched.adb -f 
Command         db_write done; 0.4 sec.
INFO-FLOW: Finish scheduling decision_function.
Execute         set_default_model decision_function 
Execute         bind -model decision_function 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=decision_function
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.59 sec.
INFO: [HLS 200-111]  Elapsed time: 1.68 seconds; current allocated memory: 269.906 MB.
Execute         report -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function.verbose.bind.rpt -verbose -f 
Command         report done; 2.28 sec.
Execute         db_write -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function.bind.adb -f 
Command         db_write done; 0.47 sec.
INFO-FLOW: Finish binding decision_function.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decision_function.1 
Execute         schedule -model decision_function.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.8 sec.
INFO: [HLS 200-111]  Elapsed time: 3.57 seconds; current allocated memory: 275.353 MB.
Execute         report -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function_1.verbose.sched.rpt -verbose -f 
Command         report done; 0.82 sec.
Execute         db_write -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function_1.sched.adb -f 
Command         db_write done; 1.06 sec.
INFO-FLOW: Finish scheduling decision_function.1.
Execute         set_default_model decision_function.1 
Execute         bind -model decision_function.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=decision_function.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 122.69 sec.
INFO: [HLS 200-111]  Elapsed time: 124.57 seconds; current allocated memory: 421.169 MB.
Execute         report -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function_1.verbose.bind.rpt -verbose -f 
Command         report done; 364.56 sec.
Execute         db_write -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function_1.bind.adb -f 
Command         db_write done; 1.4 sec.
INFO-FLOW: Finish binding decision_function.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 366.01 seconds; current allocated memory: 675.511 MB.
Execute         report -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.verbose.sched.rpt -verbose -f 
Execute         db_write -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=myproject
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 122.67 sec.
INFO: [HLS 200-111]  Elapsed time: 122.8 seconds; current allocated memory: 760.362 MB.
Execute         report -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.verbose.bind.rpt -verbose -f 
Command         report done; 365.12 sec.
Execute         db_write -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess decision_function 
Execute         rtl_gen_preprocess decision_function.1 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: decision_function decision_function.1 myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model decision_function -vendor xilinx -mg_file /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'myproject_mux_94_18_1_1' to 'myproject_mux_94_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myproject_mux_154_32_1_1' to 'myproject_mux_154cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myproject_mux_154_1_1_1' to 'myproject_mux_154dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myproject_mux_83_18_1_1' to 'myproject_mux_83_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_154cud': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_154dEe': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_83_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_94_bkb': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function'.
Command         create_rtl_model done; 0.55 sec.
INFO: [HLS 200-111]  Elapsed time: 365.81 seconds; current allocated memory: 1.001 GB.
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl decision_function -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/syn/systemc/decision_function -synmodules decision_function decision_function.1 myproject 
Execute         gen_rtl decision_function -style xilinx -f -lang vhdl -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/syn/vhdl/decision_function 
Execute         gen_rtl decision_function -style xilinx -f -lang vlog -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/syn/verilog/decision_function 
Execute         gen_tb_info decision_function -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function -p /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db 
Command         gen_tb_info done; 0.61 sec.
Execute         report -model decision_function -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/syn/report/decision_function_csynth.rpt -f 
Command         report done; 0.63 sec.
Execute         report -model decision_function -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/syn/report/decision_function_csynth.xml -f -x 
Command         report done; 0.61 sec.
Execute         report -model decision_function -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function.verbose.rpt -verbose -f 
Command         report done; 2.91 sec.
Execute         db_write -model decision_function -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function.adb -f 
Command         db_write done; 1.44 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model decision_function.1 -vendor xilinx -mg_file /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'myproject_mul_mul_18s_10ns_28_3_0' to 'myproject_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mulfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_1'.
Command         create_rtl_model done; 177.73 sec.
INFO: [HLS 200-111]  Elapsed time: 184.39 seconds; current allocated memory: 1.069 GB.
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl decision_function.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/syn/systemc/decision_function_1 -synmodules decision_function decision_function.1 myproject 
Execute         gen_rtl decision_function.1 -style xilinx -f -lang vhdl -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/syn/vhdl/decision_function_1 
Execute         gen_rtl decision_function.1 -style xilinx -f -lang vlog -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/syn/verilog/decision_function_1 
Execute         gen_tb_info decision_function.1 -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function_1 -p /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db 
Command         gen_tb_info done; 0.35 sec.
Execute         report -model decision_function.1 -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/syn/report/decision_function_1_csynth.rpt -f 
Command         report done; 0.19 sec.
Execute         report -model decision_function.1 -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/syn/report/decision_function_1_csynth.xml -f -x 
Command         report done; 0.18 sec.
Execute         report -model decision_function.1 -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function_1.verbose.rpt -verbose -f 
Command         report done; 361.22 sec.
Execute         db_write -model decision_function.1 -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function_1.adb -f 
Command         db_write done; 2.14 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/x_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/x_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/x_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/x_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/x_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/x_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/x_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/x_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/x_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/score_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/score_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myproject/score_1_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 364.87 seconds; current allocated memory: 1.347 GB.
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/syn/systemc/myproject -synmodules decision_function decision_function.1 myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/syn/verilog/myproject 
Execute         export_constraint_db -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.constraint.tcl -f -tool general 
Execute         report -model myproject -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.design.xml -verbose -f -dv 
Command         report done; 1.58 sec.
Execute         report -model myproject -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info myproject -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject -p /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db 
Command         gen_tb_info done; 0.19 sec.
Execute         report -model myproject -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/syn/report/myproject_csynth.rpt -f 
Execute         report -model myproject -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/syn/report/myproject_csynth.xml -f -x 
Execute         report -model myproject -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.verbose.rpt -verbose -f 
Command         report done; 354.06 sec.
Execute         db_write -model myproject -o /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.adb -f 
Command         db_write done; 0.46 sec.
Execute         sc_get_clocks myproject 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: decision_function decision_function.1 myproject
INFO-FLOW: Handling components in module [decision_function] ... 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function.compgen.tcl 
INFO-FLOW: Found component myproject_mux_94_bkb.
INFO-FLOW: Append model myproject_mux_94_bkb
INFO-FLOW: Found component myproject_mux_154cud.
INFO-FLOW: Append model myproject_mux_154cud
INFO-FLOW: Found component myproject_mux_154dEe.
INFO-FLOW: Append model myproject_mux_154dEe
INFO-FLOW: Found component myproject_mux_154dEe.
INFO-FLOW: Append model myproject_mux_154dEe
INFO-FLOW: Found component myproject_mux_83_eOg.
INFO-FLOW: Append model myproject_mux_83_eOg
INFO-FLOW: Handling components in module [decision_function_1] ... 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function_1.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mulfYi.
INFO-FLOW: Append model myproject_mul_mulfYi
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model decision_function
INFO-FLOW: Append model decision_function_1
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mux_94_bkb myproject_mux_154cud myproject_mux_154dEe myproject_mux_154dEe myproject_mux_83_eOg myproject_mul_mulfYi decision_function decision_function_1 myproject
INFO-FLOW: To file: write model myproject_mux_94_bkb
INFO-FLOW: To file: write model myproject_mux_154cud
INFO-FLOW: To file: write model myproject_mux_154dEe
INFO-FLOW: To file: write model myproject_mux_154dEe
INFO-FLOW: To file: write model myproject_mux_83_eOg
INFO-FLOW: To file: write model myproject_mul_mulfYi
INFO-FLOW: To file: write model decision_function
INFO-FLOW: To file: write model decision_function_1
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_config_sdx -target 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.11 sec.
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function.compgen.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function_1.compgen.tcl 
Command         ap_source done; 0.15 sec.
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         get_config_sdx -target 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.15 sec.
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.15 sec.
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function.compgen.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function_1.compgen.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function.compgen.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function_1.compgen.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function.compgen.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function_1.compgen.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:35:24 ; elapsed = 00:46:25 . Memory (MB): peak = 2200.047 ; gain = 1744.227 ; free physical = 474 ; free virtual = 72576
INFO: [SYSC 207-301] Generating SystemC RTL for myproject.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 1898.68 sec.
Command     csynth_design done; 2784.41 sec.
Execute     export_design -format ip_catalog 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.14 sec.
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.12 sec.
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function.compgen.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function_1.compgen.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function.compgen.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function_1.compgen.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function.compgen.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/decision_function_1.compgen.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/tools/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /afs/cern.ch/user/s/skkwan/Public/triggerDevel/hls_taus/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.15 sec.
Execute           source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /data/tools/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Command     export_design done; 25.9 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.31 sec.
