// Seed: 2169006486
module module_0 (
    output tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input uwire id_6,
    input tri1 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input supply0 id_10,
    output wor id_11,
    input wor id_12,
    input supply0 id_13,
    input wor void id_14,
    output wor id_15,
    input wire id_16,
    output tri0 id_17
);
  assign id_11 = id_4 == 1;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input wire id_2,
    output uwire id_3,
    input wire id_4,
    input tri0 id_5,
    input tri id_6,
    input supply1 id_7,
    id_9
);
  wire id_10;
  assign #1 id_3 = id_5;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_4,
      id_1,
      id_4,
      id_5,
      id_6,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_2,
      id_1,
      id_4,
      id_3,
      id_7,
      id_3
  );
  assign modCall_1.id_16 = 0;
endmodule
