{'r_next': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['reset', 'feedback_value', 'r_reg', 'q', 'r_reg']],
            'DLines': ['16:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f570c1e3d10>]},
 'r_reg': {'CDeps': [[[], [], ['reset']], [[], [], ['reset']]],
           'CLines': [[None, None, '19:C'], [None, None, '19:C']],
           'Clocked': True,
           'DDeps': [['r_next'], []],
           'DLines': ['25:D', '21:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f570c1e6ad0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f570c1fdc50>]}}
