Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Mar 30 00:24:56 2021
| Host         : noodle-box running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_methodology -file arm_control_system_methodology_drc_routed.rpt -pb arm_control_system_methodology_drc_routed.pb -rpx arm_control_system_methodology_drc_routed.rpx
| Design       : arm_control_system
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 29
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 3          |
| TIMING-20 | Warning  | Non-clocked latch             | 26         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on lidar_motor relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on tx_o relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch delay_nxt_reg[0] cannot be properly analyzed as its control pin delay_nxt_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch delay_nxt_reg[10] cannot be properly analyzed as its control pin delay_nxt_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch delay_nxt_reg[11] cannot be properly analyzed as its control pin delay_nxt_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch delay_nxt_reg[12] cannot be properly analyzed as its control pin delay_nxt_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch delay_nxt_reg[13] cannot be properly analyzed as its control pin delay_nxt_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch delay_nxt_reg[14] cannot be properly analyzed as its control pin delay_nxt_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch delay_nxt_reg[15] cannot be properly analyzed as its control pin delay_nxt_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch delay_nxt_reg[16] cannot be properly analyzed as its control pin delay_nxt_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch delay_nxt_reg[17] cannot be properly analyzed as its control pin delay_nxt_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch delay_nxt_reg[18] cannot be properly analyzed as its control pin delay_nxt_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch delay_nxt_reg[19] cannot be properly analyzed as its control pin delay_nxt_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch delay_nxt_reg[1] cannot be properly analyzed as its control pin delay_nxt_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch delay_nxt_reg[20] cannot be properly analyzed as its control pin delay_nxt_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch delay_nxt_reg[21] cannot be properly analyzed as its control pin delay_nxt_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch delay_nxt_reg[22] cannot be properly analyzed as its control pin delay_nxt_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch delay_nxt_reg[23] cannot be properly analyzed as its control pin delay_nxt_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch delay_nxt_reg[24] cannot be properly analyzed as its control pin delay_nxt_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch delay_nxt_reg[25] cannot be properly analyzed as its control pin delay_nxt_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch delay_nxt_reg[2] cannot be properly analyzed as its control pin delay_nxt_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch delay_nxt_reg[3] cannot be properly analyzed as its control pin delay_nxt_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch delay_nxt_reg[4] cannot be properly analyzed as its control pin delay_nxt_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch delay_nxt_reg[5] cannot be properly analyzed as its control pin delay_nxt_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch delay_nxt_reg[6] cannot be properly analyzed as its control pin delay_nxt_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch delay_nxt_reg[7] cannot be properly analyzed as its control pin delay_nxt_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch delay_nxt_reg[8] cannot be properly analyzed as its control pin delay_nxt_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch delay_nxt_reg[9] cannot be properly analyzed as its control pin delay_nxt_reg[9]/G is not reached by a timing clock
Related violations: <none>


