// Seed: 3093775368
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_4 = 1;
  assign module_1.id_43 = 0;
  wire id_7;
  wire id_8 = 1;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input tri id_2,
    input supply1 id_3,
    input wor id_4,
    input wor id_5,
    input wire id_6,
    output wand id_7,
    output uwire id_8,
    input supply0 id_9,
    input wor id_10,
    input wand id_11,
    input supply0 id_12,
    output supply1 id_13,
    output wand id_14,
    output wand id_15,
    output supply0 id_16,
    output wor id_17,
    input supply0 id_18,
    input supply1 id_19,
    output supply1 id_20,
    output tri id_21,
    input wand id_22,
    output supply0 id_23,
    input wire id_24,
    output uwire id_25,
    output tri0 id_26,
    output wand id_27,
    input wor id_28,
    input tri1 id_29,
    input tri1 id_30,
    input wire id_31,
    output uwire id_32,
    output tri id_33,
    input supply1 id_34,
    input tri id_35
    , id_46,
    output wire id_36,
    input tri0 id_37,
    output wire id_38,
    output tri1 id_39,
    output wire id_40,
    input wand id_41,
    input wire id_42,
    input wire id_43,
    input tri0 id_44
);
  assign id_26 = id_37 ? {id_12, id_30, 1'b0} : id_3;
  generate
    tri id_47 = id_43;
  endgenerate
  xor primCall (
      id_23,
      id_34,
      id_4,
      id_1,
      id_35,
      id_9,
      id_28,
      id_11,
      id_31,
      id_44,
      id_19,
      id_3,
      id_46,
      id_18,
      id_5,
      id_37,
      id_12,
      id_42,
      id_6,
      id_2,
      id_24,
      id_0,
      id_47,
      id_41,
      id_22,
      id_29,
      id_10
  );
  assign id_26 = id_12;
  module_0 modCall_1 (
      id_46,
      id_46,
      id_46,
      id_46,
      id_46
  );
  wire id_48;
endmodule
