TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/MD5Core_Std.v

TOPLEVEL=MD5Core_Std
MODULE=MD5CoreStdTester

include ../../common/Makefile.sim
