CxlResult:/home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_clock_converter_v2_1_17/.cxl.verilog.axi_clock_converter_v2_1_17.axi_clock_converter_v2_1_17.lin64.rpt =
	ExecutionPlatform = lin64 ,
	SourceLibrary = axi_clock_converter_v2_1_17 ,
	SourcePath = /opt/Xilinx/Vivado/2018.3/data ,
	Simulator = modelsim ,
	SimulatorVersion = 10.6b ,
	CompiledLibrary = axi_clock_converter_v2_1_17 ,
	CompiledPath = /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_clock_converter_v2_1_17 ,
	Timestamp = Fri May  3 12:58:47 2019 ,
	Time = 1556884727 ,
	Language = verilog ,
	XilinxVersion = 2018.3 ,
	LogFile = /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_clock_converter_v2_1_17/.cxl.verilog.axi_clock_converter_v2_1_17.axi_clock_converter_v2_1_17.lin64.log ,
	NumOfErrors = 0 ,
	NumOfWarnings = 0 ,
