#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat May 17 17:36:17 2025
# Process ID         : 61315
# Current directory  : /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project
# Command line       : vivado project_provadesame.xpr
# Log file           : /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/vivado.log
# Journal file       : /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/vivado.jou
# Running On         : cesare-desktop
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 5 7600X 6-Core Processor
# CPU Frequency      : 5445.203 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 32792 MB
# Swap memory        : 8589 MB
# Total Virtual      : 41382 MB
# Available Virtual  : 35690 MB
#-----------------------------------------------------------
start_gui
open_project project_provadesame.xpr
update_compile_order -fileset sources_1
add_files {/home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/contatore_mod_N.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/uo_b.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/A.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/uc_b.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/uo_a.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/system.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/uc_a.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/B.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files {/home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/contatore_mod_N.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/ROM_A.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/uo_b.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/A.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/uc_b.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/uo_a.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/system.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/uc_a.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/B.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -top A -part xc7a100tcsg324-1 -lint 
synth_design -top A -part xc7a100tcsg324-1 -lint 
synth_design -top A -part xc7a100tcsg324-1 -lint 
update_compile_order -fileset sources_1
close [ open /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/sommatore_cla.vhd w ]
add_files /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/sommatore_cla.vhd
close [ open /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/carry_look_ahead.vhd w ]
add_files /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/carry_look_ahead.vhd
close [ open /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/generazione_propagazione.vhd w ]
add_files /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/generazione_propagazione.vhd
update_compile_order -fileset sources_1
synth_design -top system -part xc7a100tcsg324-1 -lint 
add_files {/home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/contatore_mod_N.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/register.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/carry_look_ahead.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/uo_a.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/system.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/uc_a.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/ROM_A.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/uo_b.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/A.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/sommatore_cla.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/uc_b.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/generazione_propagazione.vhd /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/B.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -top system -part xc7a100tcsg324-1 -lint 
synth_design -top system -part xc7a100tcsg324-1 -lint 
synth_design -top system -part xc7a100tcsg324-1 -lint 
synth_design -top system -part xc7a100tcsg324-1 -lint 
synth_design -top system -part xc7a100tcsg324-1 -lint 
synth_design -top system -part xc7a100tcsg324-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/sys_tb.vhd w ]
add_files -fileset sim_1 /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Codice/sys_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source sys_tb.tcl
close_sim
launch_simulation
source sys_tb.tcl
current_wave_config {}
add_wave {{/sys_tb/uut/b_unit/uo/reg_out}} 
save_wave_config {/home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/sys_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/sys_tb_behav.wcfg
set_property xsim.view /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/sys_tb_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/sys_tb_behav.wcfg
source sys_tb.tcl
current_wave_config {sys_tb_behav.wcfg}
add_wave {{/sys_tb/uut/b_unit/uo/cla/x}} {{/sys_tb/uut/b_unit/uo/cla/y}} {{/sys_tb/uut/b_unit/uo/cla/s}} 
save_wave_config {/home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/sys_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/sys_tb_behav.wcfg
source sys_tb.tcl
close_sim
launch_simulation
open_wave_config /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/sys_tb_behav.wcfg
source sys_tb.tcl
close_sim
launch_simulation
open_wave_config /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/sys_tb_behav.wcfg
source sys_tb.tcl
close_sim
launch_simulation
open_wave_config /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/sys_tb_behav.wcfg
source sys_tb.tcl
close_sim
launch_simulation
open_wave_config /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/sys_tb_behav.wcfg
source sys_tb.tcl
close_sim
launch_simulation
open_wave_config /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/sys_tb_behav.wcfg
source sys_tb.tcl
close_sim
launch_simulation
open_wave_config /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/sys_tb_behav.wcfg
source sys_tb.tcl
close_sim
