Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Wed Oct 11 02:02:57 2017
| Host         : ZhenyuPan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TOP_module_timing_summary_routed.rpt -rpx TOP_module_timing_summary_routed.rpx
| Design       : TOP_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.18 2017-07-26
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SW[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SW[3] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SW[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SW[5] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/U_clock_generate_4Hz/clk_4Hz_buffer_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U1/hcounter_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U1/hcounter_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U1/hcounter_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U1/hcounter_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U1/hcounter_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U1/hcounter_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U1/hcounter_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U1/hcounter_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U1/hcounter_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U1/hcounter_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U1/hcounter_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U1/vcounter_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U1/vcounter_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U1/vcounter_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U1/vcounter_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U1/vcounter_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U1/vcounter_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U1/vcounter_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U1/vcounter_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U1/vcounter_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U1/vcounter_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U1/vcounter_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U2/U2/clk_motion_control_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U2/counter_x_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U2/counter_x_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U2/counter_x_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U2/counter_x_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U2/counter_x_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U2/counter_x_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U2/counter_y_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U2/counter_y_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U2/counter_y_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U2/counter_y_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U2/counter_y_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U2/counter_y_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U2/counter_y_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/U2/counter_y_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: U3/U1/clk_1MHz_buffer_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U4/U0/data_out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U4/U0/data_out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U4/U0/data_out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U4/U0/data_out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U4/U0/data_out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U4/U0/data_out_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U4/U0/data_out_reg[6]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: U4/U_clock_500Hz/clk_500Hz_buffer_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 208 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.480        0.000                      0                  161        0.169        0.000                      0                  161        3.000        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
U0/U_mmcm_clock/inst/clk_fpga  {0.000 5.000}      10.000          100.000         
  clk_25MHz_clk_wiz_0          {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0           {0.000 5.000}      10.000          100.000         
sys_clk_pin                    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U0/U_mmcm_clock/inst/clk_fpga                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25MHz_clk_wiz_0               35.161        0.000                      0                   82        0.246        0.000                      0                   82       19.500        0.000                       0                    63  
  clkfbout_clk_wiz_0                                                                                                                                                             7.845        0.000                       0                     3  
sys_clk_pin                          6.106        0.000                      0                   55        0.169        0.000                      0                   55        4.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25MHz_clk_wiz_0  sys_clk_pin                3.480        0.000                      0                   24        0.169        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U0/U_mmcm_clock/inst/clk_fpga
  To Clock:  U0/U_mmcm_clock/inst/clk_fpga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U0/U_mmcm_clock/inst/clk_fpga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U0/U_mmcm_clock/inst/clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.161ns  (required time - arrival time)
  Source:                 U2/U1/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/U1/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.118ns (26.082%)  route 3.168ns (73.918%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 41.591 - 40.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     1.809    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.709     1.711    U2/U1/CLK
    SLICE_X6Y107         FDRE                                         r  U2/U1/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDRE (Prop_fdre_C_Q)         0.518     2.229 r  U2/U1/vcounter_reg[2]/Q
                         net (fo=13, routed)          1.198     3.427    U2/U1/vcount_out[2]
    SLICE_X5Y108         LUT2 (Prop_lut2_I0_O)        0.150     3.577 r  U2/U1/vcounter[10]_i_9/O
                         net (fo=1, routed)           0.667     4.243    U2/U1/vcounter[10]_i_9_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I2_O)        0.326     4.569 r  U2/U1/vcounter[10]_i_4/O
                         net (fo=1, routed)           0.488     5.057    U2/U1/vcounter[10]_i_4_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I0_O)        0.124     5.181 r  U2/U1/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.816     5.997    U2/U1/vcounter[10]_i_1_n_0
    SLICE_X4Y109         FDRE                                         r  U2/U1/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.683    41.683    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.588    41.591    U2/U1/CLK
    SLICE_X4Y109         FDRE                                         r  U2/U1/vcounter_reg[0]/C
                         clock pessimism              0.094    41.685    
                         clock uncertainty           -0.098    41.587    
    SLICE_X4Y109         FDRE (Setup_fdre_C_R)       -0.429    41.158    U2/U1/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                 35.161    

Slack (MET) :             35.161ns  (required time - arrival time)
  Source:                 U2/U1/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/U1/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.118ns (26.082%)  route 3.168ns (73.918%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 41.591 - 40.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     1.809    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.709     1.711    U2/U1/CLK
    SLICE_X6Y107         FDRE                                         r  U2/U1/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDRE (Prop_fdre_C_Q)         0.518     2.229 r  U2/U1/vcounter_reg[2]/Q
                         net (fo=13, routed)          1.198     3.427    U2/U1/vcount_out[2]
    SLICE_X5Y108         LUT2 (Prop_lut2_I0_O)        0.150     3.577 r  U2/U1/vcounter[10]_i_9/O
                         net (fo=1, routed)           0.667     4.243    U2/U1/vcounter[10]_i_9_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I2_O)        0.326     4.569 r  U2/U1/vcounter[10]_i_4/O
                         net (fo=1, routed)           0.488     5.057    U2/U1/vcounter[10]_i_4_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I0_O)        0.124     5.181 r  U2/U1/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.816     5.997    U2/U1/vcounter[10]_i_1_n_0
    SLICE_X4Y109         FDRE                                         r  U2/U1/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.683    41.683    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.588    41.591    U2/U1/CLK
    SLICE_X4Y109         FDRE                                         r  U2/U1/vcounter_reg[10]/C
                         clock pessimism              0.094    41.685    
                         clock uncertainty           -0.098    41.587    
    SLICE_X4Y109         FDRE (Setup_fdre_C_R)       -0.429    41.158    U2/U1/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                 35.161    

Slack (MET) :             35.161ns  (required time - arrival time)
  Source:                 U2/U1/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/U1/vcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.118ns (26.082%)  route 3.168ns (73.918%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 41.591 - 40.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     1.809    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.709     1.711    U2/U1/CLK
    SLICE_X6Y107         FDRE                                         r  U2/U1/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDRE (Prop_fdre_C_Q)         0.518     2.229 r  U2/U1/vcounter_reg[2]/Q
                         net (fo=13, routed)          1.198     3.427    U2/U1/vcount_out[2]
    SLICE_X5Y108         LUT2 (Prop_lut2_I0_O)        0.150     3.577 r  U2/U1/vcounter[10]_i_9/O
                         net (fo=1, routed)           0.667     4.243    U2/U1/vcounter[10]_i_9_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I2_O)        0.326     4.569 r  U2/U1/vcounter[10]_i_4/O
                         net (fo=1, routed)           0.488     5.057    U2/U1/vcounter[10]_i_4_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I0_O)        0.124     5.181 r  U2/U1/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.816     5.997    U2/U1/vcounter[10]_i_1_n_0
    SLICE_X4Y109         FDRE                                         r  U2/U1/vcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.683    41.683    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.588    41.591    U2/U1/CLK
    SLICE_X4Y109         FDRE                                         r  U2/U1/vcounter_reg[9]/C
                         clock pessimism              0.094    41.685    
                         clock uncertainty           -0.098    41.587    
    SLICE_X4Y109         FDRE (Setup_fdre_C_R)       -0.429    41.158    U2/U1/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                 35.161    

Slack (MET) :             35.165ns  (required time - arrival time)
  Source:                 U2/U1/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/U1/vcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 1.118ns (26.109%)  route 3.164ns (73.891%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 41.591 - 40.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     1.809    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.709     1.711    U2/U1/CLK
    SLICE_X6Y107         FDRE                                         r  U2/U1/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDRE (Prop_fdre_C_Q)         0.518     2.229 r  U2/U1/vcounter_reg[2]/Q
                         net (fo=13, routed)          1.198     3.427    U2/U1/vcount_out[2]
    SLICE_X5Y108         LUT2 (Prop_lut2_I0_O)        0.150     3.577 r  U2/U1/vcounter[10]_i_9/O
                         net (fo=1, routed)           0.667     4.243    U2/U1/vcounter[10]_i_9_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I2_O)        0.326     4.569 r  U2/U1/vcounter[10]_i_4/O
                         net (fo=1, routed)           0.488     5.057    U2/U1/vcounter[10]_i_4_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I0_O)        0.124     5.181 r  U2/U1/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.812     5.993    U2/U1/vcounter[10]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  U2/U1/vcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.683    41.683    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.588    41.591    U2/U1/CLK
    SLICE_X5Y109         FDRE                                         r  U2/U1/vcounter_reg[1]/C
                         clock pessimism              0.094    41.685    
                         clock uncertainty           -0.098    41.587    
    SLICE_X5Y109         FDRE (Setup_fdre_C_R)       -0.429    41.158    U2/U1/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                 35.165    

Slack (MET) :             35.165ns  (required time - arrival time)
  Source:                 U2/U1/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/U1/vcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 1.118ns (26.109%)  route 3.164ns (73.891%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 41.591 - 40.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     1.809    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.709     1.711    U2/U1/CLK
    SLICE_X6Y107         FDRE                                         r  U2/U1/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDRE (Prop_fdre_C_Q)         0.518     2.229 r  U2/U1/vcounter_reg[2]/Q
                         net (fo=13, routed)          1.198     3.427    U2/U1/vcount_out[2]
    SLICE_X5Y108         LUT2 (Prop_lut2_I0_O)        0.150     3.577 r  U2/U1/vcounter[10]_i_9/O
                         net (fo=1, routed)           0.667     4.243    U2/U1/vcounter[10]_i_9_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I2_O)        0.326     4.569 r  U2/U1/vcounter[10]_i_4/O
                         net (fo=1, routed)           0.488     5.057    U2/U1/vcounter[10]_i_4_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I0_O)        0.124     5.181 r  U2/U1/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.812     5.993    U2/U1/vcounter[10]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  U2/U1/vcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.683    41.683    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.588    41.591    U2/U1/CLK
    SLICE_X5Y109         FDRE                                         r  U2/U1/vcounter_reg[6]/C
                         clock pessimism              0.094    41.685    
                         clock uncertainty           -0.098    41.587    
    SLICE_X5Y109         FDRE (Setup_fdre_C_R)       -0.429    41.158    U2/U1/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                 35.165    

Slack (MET) :             35.251ns  (required time - arrival time)
  Source:                 U2/U1/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/U1/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 1.263ns (30.779%)  route 2.840ns (69.221%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 41.593 - 40.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     1.809    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.708     1.710    U2/U1/CLK
    SLICE_X2Y111         FDRE                                         r  U2/U1/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.478     2.188 f  U2/U1/hcounter_reg[4]/Q
                         net (fo=9, routed)           1.049     3.237    U2/U1/hcount_out[4]
    SLICE_X0Y111         LUT5 (Prop_lut5_I0_O)        0.329     3.566 f  U2/U1/vcounter[10]_i_5/O
                         net (fo=7, routed)           0.749     4.315    U2/U1/vcounter[10]_i_5_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I5_O)        0.332     4.647 r  U2/U1/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.478     5.125    U2/U1/vcounter[10]_i_2_n_0
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     5.249 r  U2/U1/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.564     5.813    U2/U1/hcounter[10]_i_1_n_0
    SLICE_X2Y109         FDRE                                         r  U2/U1/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.683    41.683    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.590    41.593    U2/U1/CLK
    SLICE_X2Y109         FDRE                                         r  U2/U1/hcounter_reg[10]/C
                         clock pessimism              0.093    41.686    
                         clock uncertainty           -0.098    41.588    
    SLICE_X2Y109         FDRE (Setup_fdre_C_R)       -0.524    41.064    U2/U1/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         41.064    
                         arrival time                          -5.813    
  -------------------------------------------------------------------
                         slack                                 35.251    

Slack (MET) :             35.251ns  (required time - arrival time)
  Source:                 U2/U1/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/U1/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 1.263ns (30.779%)  route 2.840ns (69.221%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 41.593 - 40.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     1.809    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.708     1.710    U2/U1/CLK
    SLICE_X2Y111         FDRE                                         r  U2/U1/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.478     2.188 f  U2/U1/hcounter_reg[4]/Q
                         net (fo=9, routed)           1.049     3.237    U2/U1/hcount_out[4]
    SLICE_X0Y111         LUT5 (Prop_lut5_I0_O)        0.329     3.566 f  U2/U1/vcounter[10]_i_5/O
                         net (fo=7, routed)           0.749     4.315    U2/U1/vcounter[10]_i_5_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I5_O)        0.332     4.647 r  U2/U1/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.478     5.125    U2/U1/vcounter[10]_i_2_n_0
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     5.249 r  U2/U1/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.564     5.813    U2/U1/hcounter[10]_i_1_n_0
    SLICE_X2Y109         FDRE                                         r  U2/U1/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.683    41.683    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.590    41.593    U2/U1/CLK
    SLICE_X2Y109         FDRE                                         r  U2/U1/hcounter_reg[9]/C
                         clock pessimism              0.093    41.686    
                         clock uncertainty           -0.098    41.588    
    SLICE_X2Y109         FDRE (Setup_fdre_C_R)       -0.524    41.064    U2/U1/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         41.064    
                         arrival time                          -5.813    
  -------------------------------------------------------------------
                         slack                                 35.251    

Slack (MET) :             35.256ns  (required time - arrival time)
  Source:                 U2/U1/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/U1/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.263ns (30.124%)  route 2.930ns (69.876%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 41.592 - 40.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     1.809    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.708     1.710    U2/U1/CLK
    SLICE_X2Y111         FDRE                                         r  U2/U1/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.478     2.188 f  U2/U1/hcounter_reg[4]/Q
                         net (fo=9, routed)           1.049     3.237    U2/U1/hcount_out[4]
    SLICE_X0Y111         LUT5 (Prop_lut5_I0_O)        0.329     3.566 f  U2/U1/vcounter[10]_i_5/O
                         net (fo=7, routed)           0.749     4.315    U2/U1/vcounter[10]_i_5_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I5_O)        0.332     4.647 r  U2/U1/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.478     5.125    U2/U1/vcounter[10]_i_2_n_0
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     5.249 r  U2/U1/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.654     5.903    U2/U1/hcounter[10]_i_1_n_0
    SLICE_X0Y111         FDRE                                         r  U2/U1/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.683    41.683    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.589    41.592    U2/U1/CLK
    SLICE_X0Y111         FDRE                                         r  U2/U1/hcounter_reg[0]/C
                         clock pessimism              0.093    41.685    
                         clock uncertainty           -0.098    41.587    
    SLICE_X0Y111         FDRE (Setup_fdre_C_R)       -0.429    41.158    U2/U1/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                 35.256    

Slack (MET) :             35.256ns  (required time - arrival time)
  Source:                 U2/U1/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/U1/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.263ns (30.124%)  route 2.930ns (69.876%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 41.592 - 40.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     1.809    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.708     1.710    U2/U1/CLK
    SLICE_X2Y111         FDRE                                         r  U2/U1/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.478     2.188 f  U2/U1/hcounter_reg[4]/Q
                         net (fo=9, routed)           1.049     3.237    U2/U1/hcount_out[4]
    SLICE_X0Y111         LUT5 (Prop_lut5_I0_O)        0.329     3.566 f  U2/U1/vcounter[10]_i_5/O
                         net (fo=7, routed)           0.749     4.315    U2/U1/vcounter[10]_i_5_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I5_O)        0.332     4.647 r  U2/U1/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.478     5.125    U2/U1/vcounter[10]_i_2_n_0
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     5.249 r  U2/U1/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.654     5.903    U2/U1/hcounter[10]_i_1_n_0
    SLICE_X0Y111         FDRE                                         r  U2/U1/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.683    41.683    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.589    41.592    U2/U1/CLK
    SLICE_X0Y111         FDRE                                         r  U2/U1/hcounter_reg[1]/C
                         clock pessimism              0.093    41.685    
                         clock uncertainty           -0.098    41.587    
    SLICE_X0Y111         FDRE (Setup_fdre_C_R)       -0.429    41.158    U2/U1/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                 35.256    

Slack (MET) :             35.256ns  (required time - arrival time)
  Source:                 U2/U1/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/U1/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.263ns (30.124%)  route 2.930ns (69.876%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 41.592 - 40.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     1.809    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.708     1.710    U2/U1/CLK
    SLICE_X2Y111         FDRE                                         r  U2/U1/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.478     2.188 f  U2/U1/hcounter_reg[4]/Q
                         net (fo=9, routed)           1.049     3.237    U2/U1/hcount_out[4]
    SLICE_X0Y111         LUT5 (Prop_lut5_I0_O)        0.329     3.566 f  U2/U1/vcounter[10]_i_5/O
                         net (fo=7, routed)           0.749     4.315    U2/U1/vcounter[10]_i_5_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I5_O)        0.332     4.647 r  U2/U1/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.478     5.125    U2/U1/vcounter[10]_i_2_n_0
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     5.249 r  U2/U1/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.654     5.903    U2/U1/hcounter[10]_i_1_n_0
    SLICE_X0Y111         FDRE                                         r  U2/U1/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.683    41.683    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.589    41.592    U2/U1/CLK
    SLICE_X0Y111         FDRE                                         r  U2/U1/hcounter_reg[2]/C
                         clock pessimism              0.093    41.685    
                         clock uncertainty           -0.098    41.587    
    SLICE_X0Y111         FDRE (Setup_fdre_C_R)       -0.429    41.158    U2/U1/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                 35.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U2/U1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/U1/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.624     0.624    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.598     0.600    U2/U1/CLK
    SLICE_X5Y109         FDRE                                         r  U2/U1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     0.741 r  U2/U1/vcounter_reg[1]/Q
                         net (fo=13, routed)          0.168     0.909    U2/U1/vcount_out[1]
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.042     0.951 r  U2/U1/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.951    U2/U1/plusOp__0[1]
    SLICE_X5Y109         FDRE                                         r  U2/U1/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.898     0.898    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.868     0.870    U2/U1/CLK
    SLICE_X5Y109         FDRE                                         r  U2/U1/vcounter_reg[1]/C
                         clock pessimism             -0.271     0.600    
    SLICE_X5Y109         FDRE (Hold_fdre_C_D)         0.105     0.705    U2/U1/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U2/U1/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/U1/hcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.528%)  route 0.168ns (47.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.624     0.624    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.598     0.600    U2/U1/CLK
    SLICE_X0Y111         FDRE                                         r  U2/U1/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141     0.741 f  U2/U1/hcounter_reg[0]/Q
                         net (fo=11, routed)          0.168     0.909    U2/U1/hcount_out[0]
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.045     0.954 r  U2/U1/hcounter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.954    U2/U1/hcounter[0]_i_1_n_0
    SLICE_X0Y111         FDRE                                         r  U2/U1/hcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.898     0.898    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.871     0.873    U2/U1/CLK
    SLICE_X0Y111         FDRE                                         r  U2/U1/hcounter_reg[0]/C
                         clock pessimism             -0.273     0.600    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.092     0.692    U2/U1/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U2/U1/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/U1/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.597%)  route 0.182ns (49.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.624     0.624    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.598     0.600    U2/U1/CLK
    SLICE_X5Y109         FDRE                                         r  U2/U1/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     0.741 r  U2/U1/vcounter_reg[6]/Q
                         net (fo=16, routed)          0.182     0.922    U2/U1/vcounter_reg[10]_0[3]
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.045     0.967 r  U2/U1/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.967    U2/U1/plusOp__0[9]
    SLICE_X4Y109         FDRE                                         r  U2/U1/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.898     0.898    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.868     0.870    U2/U1/CLK
    SLICE_X4Y109         FDRE                                         r  U2/U1/vcounter_reg[9]/C
                         clock pessimism             -0.258     0.613    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.091     0.704    U2/U1/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U2/U1/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/U1/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.247ns (63.857%)  route 0.140ns (36.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.624     0.624    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.598     0.600    U2/U1/CLK
    SLICE_X2Y111         FDRE                                         r  U2/U1/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.148     0.748 r  U2/U1/hcounter_reg[4]/Q
                         net (fo=9, routed)           0.140     0.888    U2/U1/hcount_out[4]
    SLICE_X2Y111         LUT6 (Prop_lut6_I0_O)        0.099     0.987 r  U2/U1/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.987    U2/U1/plusOp[5]
    SLICE_X2Y111         FDRE                                         r  U2/U1/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.898     0.898    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.871     0.873    U2/U1/CLK
    SLICE_X2Y111         FDRE                                         r  U2/U1/hcounter_reg[5]/C
                         clock pessimism             -0.273     0.600    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.121     0.721    U2/U1/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U2/U1/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/U1/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.553%)  route 0.182ns (49.447%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.624     0.624    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.598     0.600    U2/U1/CLK
    SLICE_X4Y109         FDRE                                         r  U2/U1/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     0.741 r  U2/U1/vcounter_reg[9]/Q
                         net (fo=13, routed)          0.182     0.923    U2/U1/vcounter_reg[10]_0[6]
    SLICE_X4Y109         LUT4 (Prop_lut4_I1_O)        0.045     0.968 r  U2/U1/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000     0.968    U2/U1/plusOp__0[10]
    SLICE_X4Y109         FDRE                                         r  U2/U1/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.898     0.898    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.868     0.870    U2/U1/CLK
    SLICE_X4Y109         FDRE                                         r  U2/U1/vcounter_reg[10]/C
                         clock pessimism             -0.271     0.600    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.092     0.692    U2/U1/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 U2/U1/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/U1/hcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.239%)  route 0.184ns (49.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.624     0.624    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.598     0.600    U2/U1/CLK
    SLICE_X0Y111         FDRE                                         r  U2/U1/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141     0.741 r  U2/U1/hcounter_reg[6]/Q
                         net (fo=14, routed)          0.184     0.925    U2/U1/Q[1]
    SLICE_X0Y111         LUT3 (Prop_lut3_I2_O)        0.045     0.970 r  U2/U1/hcounter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.970    U2/U1/plusOp[6]
    SLICE_X0Y111         FDRE                                         r  U2/U1/hcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.898     0.898    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.871     0.873    U2/U1/CLK
    SLICE_X0Y111         FDRE                                         r  U2/U1/hcounter_reg[6]/C
                         clock pessimism             -0.273     0.600    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.092     0.692    U2/U1/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 U2/U1/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/U1/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.212ns (51.760%)  route 0.198ns (48.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.624     0.624    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.598     0.600    U2/U1/CLK
    SLICE_X2Y111         FDRE                                         r  U2/U1/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.164     0.764 r  U2/U1/hcounter_reg[3]/Q
                         net (fo=9, routed)           0.198     0.961    U2/U1/hcount_out[3]
    SLICE_X2Y111         LUT5 (Prop_lut5_I0_O)        0.048     1.009 r  U2/U1/hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.009    U2/U1/plusOp[4]
    SLICE_X2Y111         FDRE                                         r  U2/U1/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.898     0.898    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.871     0.873    U2/U1/CLK
    SLICE_X2Y111         FDRE                                         r  U2/U1/hcounter_reg[4]/C
                         clock pessimism             -0.273     0.600    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.131     0.731    U2/U1/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U2/U1/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/U1/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.327%)  route 0.204ns (52.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.624     0.624    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.598     0.600    U2/U1/CLK
    SLICE_X3Y110         FDRE                                         r  U2/U1/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     0.741 r  U2/U1/hcounter_reg[7]/Q
                         net (fo=19, routed)          0.204     0.944    U2/U1/Q[2]
    SLICE_X3Y110         LUT3 (Prop_lut3_I0_O)        0.042     0.986 r  U2/U1/hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.986    U2/U1/plusOp[8]
    SLICE_X3Y110         FDRE                                         r  U2/U1/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.898     0.898    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.871     0.873    U2/U1/CLK
    SLICE_X3Y110         FDRE                                         r  U2/U1/hcounter_reg[8]/C
                         clock pessimism             -0.273     0.600    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.107     0.707    U2/U1/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U2/U1/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/U1/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.404%)  route 0.198ns (48.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.624     0.624    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.598     0.600    U2/U1/CLK
    SLICE_X2Y111         FDRE                                         r  U2/U1/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.164     0.764 r  U2/U1/hcounter_reg[3]/Q
                         net (fo=9, routed)           0.198     0.961    U2/U1/hcount_out[3]
    SLICE_X2Y111         LUT4 (Prop_lut4_I3_O)        0.045     1.006 r  U2/U1/hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.006    U2/U1/plusOp[3]
    SLICE_X2Y111         FDRE                                         r  U2/U1/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.898     0.898    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.871     0.873    U2/U1/CLK
    SLICE_X2Y111         FDRE                                         r  U2/U1/hcounter_reg[3]/C
                         clock pessimism             -0.273     0.600    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.121     0.721    U2/U1/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 U2/U2/clk_motion_control_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/U2/clk_motion_control_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.951%)  route 0.194ns (51.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.624     0.624    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.567     0.569    U2/U2/CLK
    SLICE_X9Y113         FDCE                                         r  U2/U2/clk_motion_control_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  U2/U2/clk_motion_control_reg/Q
                         net (fo=25, routed)          0.194     0.904    U2/U2/clk
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.045     0.949 r  U2/U2/clk_motion_control_i_1/O
                         net (fo=1, routed)           0.000     0.949    U2/U2/clk_motion_control_i_1_n_0
    SLICE_X9Y113         FDCE                                         r  U2/U2/clk_motion_control_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.898     0.898    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.836     0.838    U2/U2/CLK
    SLICE_X9Y113         FDCE                                         r  U2/U2/clk_motion_control_reg/C
                         clock pessimism             -0.270     0.569    
    SLICE_X9Y113         FDCE (Hold_fdce_C_D)         0.091     0.660    U2/U2/clk_motion_control_reg
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    U0/U_mmcm_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y111     U2/U1/hcounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y109     U2/U1/hcounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y111     U2/U1/hcounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y111     U2/U1/hcounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y111     U2/U1/hcounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y111     U2/U1/hcounter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y111     U2/U1/hcounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y111     U2/U1/hcounter_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y116    U2/U2/counter_5M_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y116     U2/U2/counter_5M_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y116    U2/U2/counter_5M_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y116    U2/U2/counter_5M_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y116    U2/U2/counter_5M_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y102     U2/U2/Uy/position_h_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y102     U2/U2/Uy/position_h_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y102     U2/U2/Uy/position_l_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y102     U2/U2/Uy/position_l_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y102     U2/U2/Uy/position_l_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y111     U2/U1/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y111     U2/U1/hcounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y111     U2/U1/hcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y111     U2/U1/hcounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y111     U2/U1/hcounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y111     U2/U1/hcounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y111     U2/U1/hcounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y109     U2/U1/vcounter_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y114    U2/U2/counter_5M_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y116     U2/U2/counter_5M_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    U0/U_mmcm_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 U4/U_clock_500Hz/counter_4M_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/U_clock_500Hz/counter_4M_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 2.083ns (53.310%)  route 1.824ns (46.690%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.705     5.307    U4/U_clock_500Hz/clk_fpga
    SLICE_X2Y112         FDCE                                         r  U4/U_clock_500Hz/counter_4M_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     5.825 r  U4/U_clock_500Hz/counter_4M_reg[2]/Q
                         net (fo=3, routed)           0.867     6.693    U4/U_clock_500Hz/counter_4M[2]
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.367 r  U4/U_clock_500Hz/counter_4M0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.367    U4/U_clock_500Hz/counter_4M0_carry_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  U4/U_clock_500Hz/counter_4M0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.481    U4/U_clock_500Hz/counter_4M0_carry__0_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  U4/U_clock_500Hz/counter_4M0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.595    U4/U_clock_500Hz/counter_4M0_carry__1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.709 r  U4/U_clock_500Hz/counter_4M0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.709    U4/U_clock_500Hz/counter_4M0_carry__2_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.931 r  U4/U_clock_500Hz/counter_4M0_carry__3/O[0]
                         net (fo=1, routed)           0.957     8.888    U4/U_clock_500Hz/data0[17]
    SLICE_X1Y114         LUT2 (Prop_lut2_I1_O)        0.327     9.215 r  U4/U_clock_500Hz/counter_4M[17]_i_1/O
                         net (fo=1, routed)           0.000     9.215    U4/U_clock_500Hz/counter_4M_0[17]
    SLICE_X1Y114         FDCE                                         r  U4/U_clock_500Hz/counter_4M_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.584    15.006    U4/U_clock_500Hz/clk_fpga
    SLICE_X1Y114         FDCE                                         r  U4/U_clock_500Hz/counter_4M_reg[17]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y114         FDCE (Setup_fdce_C_D)        0.075    15.321    U4/U_clock_500Hz/counter_4M_reg[17]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 U1/U_clock_generate_4Hz/counter_100M_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U_clock_generate_4Hz/counter_100M_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 1.087ns (28.844%)  route 2.682ns (71.156%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.704     5.306    U1/U_clock_generate_4Hz/clk_fpga
    SLICE_X7Y112         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.419     5.725 r  U1/U_clock_generate_4Hz/counter_100M_reg[4]/Q
                         net (fo=2, routed)           0.815     6.540    U1/U_clock_generate_4Hz/counter_100M[4]
    SLICE_X7Y113         LUT4 (Prop_lut4_I0_O)        0.296     6.836 r  U1/U_clock_generate_4Hz/clk_4Hz_buffer_i_5/O
                         net (fo=1, routed)           0.294     7.131    U1/U_clock_generate_4Hz/clk_4Hz_buffer_i_5_n_0
    SLICE_X7Y114         LUT6 (Prop_lut6_I5_O)        0.124     7.255 r  U1/U_clock_generate_4Hz/clk_4Hz_buffer_i_2/O
                         net (fo=2, routed)           0.412     7.667    U1/U_clock_generate_4Hz/clk_4Hz_buffer_i_2_n_0
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.791 r  U1/U_clock_generate_4Hz/counter_100M[26]_i_2/O
                         net (fo=26, routed)          1.160     8.951    U1/U_clock_generate_4Hz/counter_100M[26]_i_2_n_0
    SLICE_X7Y114         LUT2 (Prop_lut2_I0_O)        0.124     9.075 r  U1/U_clock_generate_4Hz/counter_100M[11]_i_1/O
                         net (fo=1, routed)           0.000     9.075    U1/U_clock_generate_4Hz/counter_100M_0[11]
    SLICE_X7Y114         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.582    15.004    U1/U_clock_generate_4Hz/clk_fpga
    SLICE_X7Y114         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[11]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X7Y114         FDCE (Setup_fdce_C_D)        0.031    15.276    U1/U_clock_generate_4Hz/counter_100M_reg[11]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 U1/U_clock_generate_4Hz/counter_100M_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U_clock_generate_4Hz/counter_100M_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.115ns (29.369%)  route 2.682ns (70.631%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.704     5.306    U1/U_clock_generate_4Hz/clk_fpga
    SLICE_X7Y112         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.419     5.725 r  U1/U_clock_generate_4Hz/counter_100M_reg[4]/Q
                         net (fo=2, routed)           0.815     6.540    U1/U_clock_generate_4Hz/counter_100M[4]
    SLICE_X7Y113         LUT4 (Prop_lut4_I0_O)        0.296     6.836 r  U1/U_clock_generate_4Hz/clk_4Hz_buffer_i_5/O
                         net (fo=1, routed)           0.294     7.131    U1/U_clock_generate_4Hz/clk_4Hz_buffer_i_5_n_0
    SLICE_X7Y114         LUT6 (Prop_lut6_I5_O)        0.124     7.255 r  U1/U_clock_generate_4Hz/clk_4Hz_buffer_i_2/O
                         net (fo=2, routed)           0.412     7.667    U1/U_clock_generate_4Hz/clk_4Hz_buffer_i_2_n_0
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.791 r  U1/U_clock_generate_4Hz/counter_100M[26]_i_2/O
                         net (fo=26, routed)          1.160     8.951    U1/U_clock_generate_4Hz/counter_100M[26]_i_2_n_0
    SLICE_X7Y114         LUT2 (Prop_lut2_I0_O)        0.152     9.103 r  U1/U_clock_generate_4Hz/counter_100M[21]_i_1/O
                         net (fo=1, routed)           0.000     9.103    U1/U_clock_generate_4Hz/counter_100M_0[21]
    SLICE_X7Y114         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.582    15.004    U1/U_clock_generate_4Hz/clk_fpga
    SLICE_X7Y114         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[21]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X7Y114         FDCE (Setup_fdce_C_D)        0.075    15.320    U1/U_clock_generate_4Hz/counter_100M_reg[21]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 U1/U_clock_generate_4Hz/counter_100M_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U_clock_generate_4Hz/counter_100M_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 2.378ns (62.806%)  route 1.408ns (37.194%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.704     5.306    U1/U_clock_generate_4Hz/clk_fpga
    SLICE_X7Y112         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.419     5.725 r  U1/U_clock_generate_4Hz/counter_100M_reg[2]/Q
                         net (fo=2, routed)           0.456     6.181    U1/U_clock_generate_4Hz/counter_100M[2]
    SLICE_X6Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     7.013 r  U1/U_clock_generate_4Hz/counter_100M0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.013    U1/U_clock_generate_4Hz/counter_100M0_carry_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.130 r  U1/U_clock_generate_4Hz/counter_100M0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.130    U1/U_clock_generate_4Hz/counter_100M0_carry__0_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  U1/U_clock_generate_4Hz/counter_100M0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.247    U1/U_clock_generate_4Hz/counter_100M0_carry__1_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  U1/U_clock_generate_4Hz/counter_100M0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.364    U1/U_clock_generate_4Hz/counter_100M0_carry__2_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.481 r  U1/U_clock_generate_4Hz/counter_100M0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.481    U1/U_clock_generate_4Hz/counter_100M0_carry__3_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.598 r  U1/U_clock_generate_4Hz/counter_100M0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.598    U1/U_clock_generate_4Hz/counter_100M0_carry__4_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.817 r  U1/U_clock_generate_4Hz/counter_100M0_carry__5/O[0]
                         net (fo=1, routed)           0.953     8.770    U1/U_clock_generate_4Hz/data0[25]
    SLICE_X7Y115         LUT2 (Prop_lut2_I1_O)        0.323     9.093 r  U1/U_clock_generate_4Hz/counter_100M[25]_i_1/O
                         net (fo=1, routed)           0.000     9.093    U1/U_clock_generate_4Hz/counter_100M_0[25]
    SLICE_X7Y115         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.581    15.003    U1/U_clock_generate_4Hz/clk_fpga
    SLICE_X7Y115         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[25]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X7Y115         FDCE (Setup_fdce_C_D)        0.075    15.319    U1/U_clock_generate_4Hz/counter_100M_reg[25]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 U1/U_clock_generate_4Hz/counter_100M_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U_clock_generate_4Hz/counter_100M_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 2.369ns (62.847%)  route 1.400ns (37.153%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.704     5.306    U1/U_clock_generate_4Hz/clk_fpga
    SLICE_X7Y112         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.419     5.725 r  U1/U_clock_generate_4Hz/counter_100M_reg[2]/Q
                         net (fo=2, routed)           0.456     6.181    U1/U_clock_generate_4Hz/counter_100M[2]
    SLICE_X6Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     7.013 r  U1/U_clock_generate_4Hz/counter_100M0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.013    U1/U_clock_generate_4Hz/counter_100M0_carry_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.130 r  U1/U_clock_generate_4Hz/counter_100M0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.130    U1/U_clock_generate_4Hz/counter_100M0_carry__0_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  U1/U_clock_generate_4Hz/counter_100M0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.247    U1/U_clock_generate_4Hz/counter_100M0_carry__1_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  U1/U_clock_generate_4Hz/counter_100M0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.364    U1/U_clock_generate_4Hz/counter_100M0_carry__2_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.481 r  U1/U_clock_generate_4Hz/counter_100M0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.481    U1/U_clock_generate_4Hz/counter_100M0_carry__3_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.796 r  U1/U_clock_generate_4Hz/counter_100M0_carry__4/O[3]
                         net (fo=1, routed)           0.945     8.741    U1/U_clock_generate_4Hz/data0[24]
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.335     9.076 r  U1/U_clock_generate_4Hz/counter_100M[24]_i_1/O
                         net (fo=1, routed)           0.000     9.076    U1/U_clock_generate_4Hz/counter_100M_0[24]
    SLICE_X7Y114         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.582    15.004    U1/U_clock_generate_4Hz/clk_fpga
    SLICE_X7Y114         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[24]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X7Y114         FDCE (Setup_fdce_C_D)        0.075    15.320    U1/U_clock_generate_4Hz/counter_100M_reg[24]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.277ns  (required time - arrival time)
  Source:                 U1/U_clock_generate_4Hz/counter_100M_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U_clock_generate_4Hz/counter_100M_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 2.494ns (66.758%)  route 1.242ns (33.242%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.704     5.306    U1/U_clock_generate_4Hz/clk_fpga
    SLICE_X7Y112         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.419     5.725 r  U1/U_clock_generate_4Hz/counter_100M_reg[2]/Q
                         net (fo=2, routed)           0.456     6.181    U1/U_clock_generate_4Hz/counter_100M[2]
    SLICE_X6Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     7.013 r  U1/U_clock_generate_4Hz/counter_100M0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.013    U1/U_clock_generate_4Hz/counter_100M0_carry_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.130 r  U1/U_clock_generate_4Hz/counter_100M0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.130    U1/U_clock_generate_4Hz/counter_100M0_carry__0_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  U1/U_clock_generate_4Hz/counter_100M0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.247    U1/U_clock_generate_4Hz/counter_100M0_carry__1_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  U1/U_clock_generate_4Hz/counter_100M0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.364    U1/U_clock_generate_4Hz/counter_100M0_carry__2_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.481 r  U1/U_clock_generate_4Hz/counter_100M0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.481    U1/U_clock_generate_4Hz/counter_100M0_carry__3_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.598 r  U1/U_clock_generate_4Hz/counter_100M0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.598    U1/U_clock_generate_4Hz/counter_100M0_carry__4_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.921 r  U1/U_clock_generate_4Hz/counter_100M0_carry__5/O[1]
                         net (fo=1, routed)           0.786     8.707    U1/U_clock_generate_4Hz/data0[26]
    SLICE_X7Y115         LUT2 (Prop_lut2_I1_O)        0.335     9.042 r  U1/U_clock_generate_4Hz/counter_100M[26]_i_1/O
                         net (fo=1, routed)           0.000     9.042    U1/U_clock_generate_4Hz/counter_100M_0[26]
    SLICE_X7Y115         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.581    15.003    U1/U_clock_generate_4Hz/clk_fpga
    SLICE_X7Y115         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[26]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X7Y115         FDCE (Setup_fdce_C_D)        0.075    15.319    U1/U_clock_generate_4Hz/counter_100M_reg[26]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  6.277    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 U1/U_clock_generate_4Hz/counter_100M_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U_clock_generate_4Hz/counter_100M_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 2.259ns (60.885%)  route 1.451ns (39.115%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.704     5.306    U1/U_clock_generate_4Hz/clk_fpga
    SLICE_X7Y112         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.419     5.725 r  U1/U_clock_generate_4Hz/counter_100M_reg[2]/Q
                         net (fo=2, routed)           0.456     6.181    U1/U_clock_generate_4Hz/counter_100M[2]
    SLICE_X6Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     7.013 r  U1/U_clock_generate_4Hz/counter_100M0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.013    U1/U_clock_generate_4Hz/counter_100M0_carry_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.130 r  U1/U_clock_generate_4Hz/counter_100M0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.130    U1/U_clock_generate_4Hz/counter_100M0_carry__0_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  U1/U_clock_generate_4Hz/counter_100M0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.247    U1/U_clock_generate_4Hz/counter_100M0_carry__1_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  U1/U_clock_generate_4Hz/counter_100M0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.364    U1/U_clock_generate_4Hz/counter_100M0_carry__2_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.687 r  U1/U_clock_generate_4Hz/counter_100M0_carry__3/O[1]
                         net (fo=1, routed)           0.996     8.683    U1/U_clock_generate_4Hz/data0[18]
    SLICE_X5Y115         LUT2 (Prop_lut2_I1_O)        0.334     9.017 r  U1/U_clock_generate_4Hz/counter_100M[18]_i_1/O
                         net (fo=1, routed)           0.000     9.017    U1/U_clock_generate_4Hz/counter_100M_0[18]
    SLICE_X5Y115         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.581    15.003    U1/U_clock_generate_4Hz/clk_fpga
    SLICE_X5Y115         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[18]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y115         FDCE (Setup_fdce_C_D)        0.075    15.319    U1/U_clock_generate_4Hz/counter_100M_reg[18]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 U4/U_clock_500Hz/counter_4M_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/U_clock_500Hz/counter_4M_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 1.761ns (47.301%)  route 1.962ns (52.699%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.705     5.307    U4/U_clock_500Hz/clk_fpga
    SLICE_X2Y112         FDCE                                         r  U4/U_clock_500Hz/counter_4M_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     5.825 r  U4/U_clock_500Hz/counter_4M_reg[2]/Q
                         net (fo=3, routed)           0.867     6.693    U4/U_clock_500Hz/counter_4M[2]
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.367 r  U4/U_clock_500Hz/counter_4M0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.367    U4/U_clock_500Hz/counter_4M0_carry_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.606 r  U4/U_clock_500Hz/counter_4M0_carry__0/O[2]
                         net (fo=1, routed)           1.095     8.700    U4/U_clock_500Hz/data0[7]
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.330     9.030 r  U4/U_clock_500Hz/counter_4M[7]_i_1/O
                         net (fo=1, routed)           0.000     9.030    U4/U_clock_500Hz/counter_4M_0[7]
    SLICE_X2Y114         FDCE                                         r  U4/U_clock_500Hz/counter_4M_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.584    15.006    U4/U_clock_500Hz/clk_fpga
    SLICE_X2Y114         FDCE                                         r  U4/U_clock_500Hz/counter_4M_reg[7]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y114         FDCE (Setup_fdce_C_D)        0.118    15.364    U4/U_clock_500Hz/counter_4M_reg[7]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.346ns  (required time - arrival time)
  Source:                 U4/U_clock_500Hz/counter_4M_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/U_clock_500Hz/counter_4M_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 2.039ns (56.263%)  route 1.585ns (43.737%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.705     5.307    U4/U_clock_500Hz/clk_fpga
    SLICE_X2Y112         FDCE                                         r  U4/U_clock_500Hz/counter_4M_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     5.825 r  U4/U_clock_500Hz/counter_4M_reg[2]/Q
                         net (fo=3, routed)           0.867     6.693    U4/U_clock_500Hz/counter_4M[2]
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.367 r  U4/U_clock_500Hz/counter_4M0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.367    U4/U_clock_500Hz/counter_4M0_carry_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  U4/U_clock_500Hz/counter_4M0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.481    U4/U_clock_500Hz/counter_4M0_carry__0_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  U4/U_clock_500Hz/counter_4M0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.595    U4/U_clock_500Hz/counter_4M0_carry__1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.908 r  U4/U_clock_500Hz/counter_4M0_carry__2/O[3]
                         net (fo=1, routed)           0.718     8.625    U4/U_clock_500Hz/data0[16]
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.306     8.931 r  U4/U_clock_500Hz/counter_4M[16]_i_1/O
                         net (fo=1, routed)           0.000     8.931    U4/U_clock_500Hz/counter_4M_0[16]
    SLICE_X1Y113         FDCE                                         r  U4/U_clock_500Hz/counter_4M_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.584    15.006    U4/U_clock_500Hz/clk_fpga
    SLICE_X1Y113         FDCE                                         r  U4/U_clock_500Hz/counter_4M_reg[16]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y113         FDCE (Setup_fdce_C_D)        0.031    15.277    U4/U_clock_500Hz/counter_4M_reg[16]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  6.346    

Slack (MET) :             6.346ns  (required time - arrival time)
  Source:                 U1/U_clock_generate_4Hz/counter_100M_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U_clock_generate_4Hz/counter_100M_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 1.087ns (30.024%)  route 2.533ns (69.976%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.704     5.306    U1/U_clock_generate_4Hz/clk_fpga
    SLICE_X7Y112         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.419     5.725 r  U1/U_clock_generate_4Hz/counter_100M_reg[4]/Q
                         net (fo=2, routed)           0.815     6.540    U1/U_clock_generate_4Hz/counter_100M[4]
    SLICE_X7Y113         LUT4 (Prop_lut4_I0_O)        0.296     6.836 r  U1/U_clock_generate_4Hz/clk_4Hz_buffer_i_5/O
                         net (fo=1, routed)           0.294     7.131    U1/U_clock_generate_4Hz/clk_4Hz_buffer_i_5_n_0
    SLICE_X7Y114         LUT6 (Prop_lut6_I5_O)        0.124     7.255 r  U1/U_clock_generate_4Hz/clk_4Hz_buffer_i_2/O
                         net (fo=2, routed)           0.412     7.667    U1/U_clock_generate_4Hz/clk_4Hz_buffer_i_2_n_0
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.791 r  U1/U_clock_generate_4Hz/counter_100M[26]_i_2/O
                         net (fo=26, routed)          1.012     8.803    U1/U_clock_generate_4Hz/counter_100M[26]_i_2_n_0
    SLICE_X7Y115         LUT2 (Prop_lut2_I0_O)        0.124     8.927 r  U1/U_clock_generate_4Hz/counter_100M[13]_i_1/O
                         net (fo=1, routed)           0.000     8.927    U1/U_clock_generate_4Hz/counter_100M_0[13]
    SLICE_X7Y115         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.581    15.003    U1/U_clock_generate_4Hz/clk_fpga
    SLICE_X7Y115         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[13]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X7Y115         FDCE (Setup_fdce_C_D)        0.029    15.273    U1/U_clock_generate_4Hz/counter_100M_reg[13]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  6.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U3/U1/count_100_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/count_100_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.343%)  route 0.124ns (39.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.591     1.510    U3/U1/clk_fpga
    SLICE_X3Y118         FDCE                                         r  U3/U1/count_100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.141     1.651 f  U3/U1/count_100_reg[4]/Q
                         net (fo=5, routed)           0.124     1.776    U3/U1/count_100[4]
    SLICE_X2Y118         LUT5 (Prop_lut5_I1_O)        0.048     1.824 r  U3/U1/count_100[1]_i_1/O
                         net (fo=1, routed)           0.000     1.824    U3/U1/count_100_0[1]
    SLICE_X2Y118         FDCE                                         r  U3/U1/count_100_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.862     2.027    U3/U1/clk_fpga
    SLICE_X2Y118         FDCE                                         r  U3/U1/count_100_reg[1]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X2Y118         FDCE (Hold_fdce_C_D)         0.131     1.654    U3/U1/count_100_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U3/U1/count_100_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/clk_1MHz_buffer_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.591     1.510    U3/U1/clk_fpga
    SLICE_X3Y118         FDCE                                         r  U3/U1/count_100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  U3/U1/count_100_reg[4]/Q
                         net (fo=5, routed)           0.120     1.772    U3/U1/count_100[4]
    SLICE_X2Y118         LUT6 (Prop_lut6_I4_O)        0.045     1.817 r  U3/U1/clk_1MHz_buffer_i_1/O
                         net (fo=1, routed)           0.000     1.817    U3/U1/clk_1MHz_buffer_i_1_n_0
    SLICE_X2Y118         FDCE                                         r  U3/U1/clk_1MHz_buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.862     2.027    U3/U1/clk_fpga
    SLICE_X2Y118         FDCE                                         r  U3/U1/clk_1MHz_buffer_reg/C
                         clock pessimism             -0.503     1.523    
    SLICE_X2Y118         FDCE (Hold_fdce_C_D)         0.120     1.643    U3/U1/clk_1MHz_buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U3/U1/count_100_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/count_100_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.251ns (69.741%)  route 0.109ns (30.259%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.591     1.510    U3/U1/clk_fpga
    SLICE_X2Y118         FDCE                                         r  U3/U1/count_100_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDCE (Prop_fdce_C_Q)         0.148     1.658 r  U3/U1/count_100_reg[1]/Q
                         net (fo=7, routed)           0.109     1.767    U3/U1/count_100[1]
    SLICE_X2Y118         LUT4 (Prop_lut4_I2_O)        0.103     1.870 r  U3/U1/count_100[3]_i_1/O
                         net (fo=1, routed)           0.000     1.870    U3/U1/count_100_0[3]
    SLICE_X2Y118         FDCE                                         r  U3/U1/count_100_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.862     2.027    U3/U1/clk_fpga
    SLICE_X2Y118         FDCE                                         r  U3/U1/count_100_reg[3]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X2Y118         FDCE (Hold_fdce_C_D)         0.131     1.641    U3/U1/count_100_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U3/U1/count_100_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/count_100_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.247ns (69.401%)  route 0.109ns (30.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.591     1.510    U3/U1/clk_fpga
    SLICE_X2Y118         FDCE                                         r  U3/U1/count_100_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDCE (Prop_fdce_C_Q)         0.148     1.658 r  U3/U1/count_100_reg[1]/Q
                         net (fo=7, routed)           0.109     1.767    U3/U1/count_100[1]
    SLICE_X2Y118         LUT3 (Prop_lut3_I0_O)        0.099     1.866 r  U3/U1/count_100[2]_i_1/O
                         net (fo=1, routed)           0.000     1.866    U3/U1/count_100_0[2]
    SLICE_X2Y118         FDCE                                         r  U3/U1/count_100_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.862     2.027    U3/U1/clk_fpga
    SLICE_X2Y118         FDCE                                         r  U3/U1/count_100_reg[2]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X2Y118         FDCE (Hold_fdce_C_D)         0.121     1.631    U3/U1/count_100_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U3/U1/count_100_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/count_100_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.588%)  route 0.143ns (43.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.591     1.510    U3/U1/clk_fpga
    SLICE_X3Y118         FDCE                                         r  U3/U1/count_100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  U3/U1/count_100_reg[4]/Q
                         net (fo=5, routed)           0.143     1.794    U3/U1/count_100[4]
    SLICE_X3Y118         LUT4 (Prop_lut4_I0_O)        0.045     1.839 r  U3/U1/count_100[6]_i_1/O
                         net (fo=1, routed)           0.000     1.839    U3/U1/count_100_0[6]
    SLICE_X3Y118         FDCE                                         r  U3/U1/count_100_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.862     2.027    U3/U1/clk_fpga
    SLICE_X3Y118         FDCE                                         r  U3/U1/count_100_reg[6]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X3Y118         FDCE (Hold_fdce_C_D)         0.092     1.602    U3/U1/count_100_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 U1/U_clock_generate_4Hz/counter_100M_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U_clock_generate_4Hz/counter_100M_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.593     1.512    U1/U_clock_generate_4Hz/clk_fpga
    SLICE_X5Y114         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDCE (Prop_fdce_C_Q)         0.141     1.653 f  U1/U_clock_generate_4Hz/counter_100M_reg[0]/Q
                         net (fo=4, routed)           0.180     1.834    U1/U_clock_generate_4Hz/counter_100M[0]
    SLICE_X5Y114         LUT1 (Prop_lut1_I0_O)        0.042     1.876 r  U1/U_clock_generate_4Hz/counter_100M[0]_i_1/O
                         net (fo=1, routed)           0.000     1.876    U1/U_clock_generate_4Hz/counter_100M_0[0]
    SLICE_X5Y114         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.862     2.028    U1/U_clock_generate_4Hz/clk_fpga
    SLICE_X5Y114         FDCE                                         r  U1/U_clock_generate_4Hz/counter_100M_reg[0]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X5Y114         FDCE (Hold_fdce_C_D)         0.105     1.617    U1/U_clock_generate_4Hz/counter_100M_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U4/U_clock_500Hz/clk_500Hz_buffer_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/U_clock_500Hz/clk_500Hz_buffer_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.595     1.514    U4/U_clock_500Hz/clk_fpga
    SLICE_X2Y112         FDCE                                         r  U4/U_clock_500Hz/clk_500Hz_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  U4/U_clock_500Hz/clk_500Hz_buffer_reg/Q
                         net (fo=27, routed)          0.175     1.854    U4/U_clock_500Hz/clk_500Hz
    SLICE_X2Y112         LUT4 (Prop_lut4_I3_O)        0.045     1.899 r  U4/U_clock_500Hz/clk_500Hz_buffer_i_1/O
                         net (fo=1, routed)           0.000     1.899    U4/U_clock_500Hz/clk_500Hz_buffer_i_1_n_0
    SLICE_X2Y112         FDCE                                         r  U4/U_clock_500Hz/clk_500Hz_buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.867     2.032    U4/U_clock_500Hz/clk_fpga
    SLICE_X2Y112         FDCE                                         r  U4/U_clock_500Hz/clk_500Hz_buffer_reg/C
                         clock pessimism             -0.517     1.514    
    SLICE_X2Y112         FDCE (Hold_fdce_C_D)         0.120     1.634    U4/U_clock_500Hz/clk_500Hz_buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U3/U1/count_100_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/count_100_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.166%)  route 0.189ns (50.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.591     1.510    U3/U1/clk_fpga
    SLICE_X3Y118         FDCE                                         r  U3/U1/count_100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  U3/U1/count_100_reg[4]/Q
                         net (fo=5, routed)           0.189     1.841    U3/U1/count_100[4]
    SLICE_X3Y118         LUT4 (Prop_lut4_I0_O)        0.042     1.883 r  U3/U1/count_100[5]_i_1/O
                         net (fo=1, routed)           0.000     1.883    U3/U1/count_100_0[5]
    SLICE_X3Y118         FDCE                                         r  U3/U1/count_100_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.862     2.027    U3/U1/clk_fpga
    SLICE_X3Y118         FDCE                                         r  U3/U1/count_100_reg[5]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X3Y118         FDCE (Hold_fdce_C_D)         0.107     1.617    U3/U1/count_100_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 U3/U1/count_100_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/count_100_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.591     1.510    U3/U1/clk_fpga
    SLICE_X3Y118         FDCE                                         r  U3/U1/count_100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  U3/U1/count_100_reg[4]/Q
                         net (fo=5, routed)           0.189     1.841    U3/U1/count_100[4]
    SLICE_X3Y118         LUT5 (Prop_lut5_I3_O)        0.045     1.886 r  U3/U1/count_100[4]_i_1/O
                         net (fo=1, routed)           0.000     1.886    U3/U1/count_100_0[4]
    SLICE_X3Y118         FDCE                                         r  U3/U1/count_100_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.862     2.027    U3/U1/clk_fpga
    SLICE_X3Y118         FDCE                                         r  U3/U1/count_100_reg[4]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X3Y118         FDCE (Hold_fdce_C_D)         0.091     1.601    U3/U1/count_100_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U1/U_clock_generate_4Hz/clk_4Hz_buffer_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U_clock_generate_4Hz/clk_4Hz_buffer_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.322%)  route 0.224ns (54.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.593     1.512    U1/U_clock_generate_4Hz/clk_fpga
    SLICE_X4Y114         FDCE                                         r  U1/U_clock_generate_4Hz/clk_4Hz_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  U1/U_clock_generate_4Hz/clk_4Hz_buffer_reg/Q
                         net (fo=9, routed)           0.224     1.878    U1/U_clock_generate_4Hz/CLK
    SLICE_X4Y114         LUT3 (Prop_lut3_I2_O)        0.045     1.923 r  U1/U_clock_generate_4Hz/clk_4Hz_buffer_i_1/O
                         net (fo=1, routed)           0.000     1.923    U1/U_clock_generate_4Hz/clk_4Hz_buffer_i_1_n_0
    SLICE_X4Y114         FDCE                                         r  U1/U_clock_generate_4Hz/clk_4Hz_buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.862     2.028    U1/U_clock_generate_4Hz/clk_fpga
    SLICE_X4Y114         FDCE                                         r  U1/U_clock_generate_4Hz/clk_4Hz_buffer_reg/C
                         clock pessimism             -0.515     1.512    
    SLICE_X4Y114         FDCE (Hold_fdce_C_D)         0.091     1.603    U1/U_clock_generate_4Hz/clk_4Hz_buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_fpga_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y114    U1/U_clock_generate_4Hz/counter_100M_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y114    U1/U_clock_generate_4Hz/counter_100M_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y114    U1/U_clock_generate_4Hz/counter_100M_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y115    U1/U_clock_generate_4Hz/counter_100M_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y115    U1/U_clock_generate_4Hz/counter_100M_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y115    U1/U_clock_generate_4Hz/counter_100M_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y115    U1/U_clock_generate_4Hz/counter_100M_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y115    U1/U_clock_generate_4Hz/counter_100M_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y115    U1/U_clock_generate_4Hz/counter_100M_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    U1/U_clock_generate_4Hz/counter_100M_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y114    U1/U_clock_generate_4Hz/counter_100M_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y114    U1/U_clock_generate_4Hz/counter_100M_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y114    U1/U_clock_generate_4Hz/counter_100M_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y114    U1/U_clock_generate_4Hz/counter_100M_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y114    U1/U_clock_generate_4Hz/counter_100M_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y113    U1/U_clock_generate_4Hz/counter_100M_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y113    U1/U_clock_generate_4Hz/counter_100M_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y113    U1/U_clock_generate_4Hz/counter_100M_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y113    U1/U_clock_generate_4Hz/counter_100M_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y112    U1/U_clock_generate_4Hz/counter_100M_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y112    U1/U_clock_generate_4Hz/counter_100M_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y112    U1/U_clock_generate_4Hz/counter_100M_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y112    U1/U_clock_generate_4Hz/counter_100M_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    U4/U_clock_500Hz/clk_500Hz_buffer_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    U4/U_clock_500Hz/counter_4M_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    U4/U_clock_500Hz/counter_4M_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    U4/U_clock_500Hz/counter_4M_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    U4/U_clock_500Hz/counter_4M_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    U1/U_clock_generate_4Hz/counter_100M_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 U2/U2/Uy/position_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U4/U1/data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.643ns  (logic 0.580ns (6.015%)  route 9.063ns (93.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     1.809    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711     1.713    U2/U2/Uy/CLK
    SLICE_X4Y102         FDCE                                         r  U2/U2/Uy/position_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.456     2.169 f  U2/U2/Uy/position_h_reg[0]/Q
                         net (fo=4, routed)           9.063    11.232    U2/U2/Uy/data_out_reg[4][2]
    SLICE_X5Y103         LUT2 (Prop_lut2_I1_O)        0.124    11.356 r  U2/U2/Uy/data_out[2]_i_1__2/O
                         net (fo=1, routed)           0.000    11.356    U4/U1/position_h_reg[0][0]
    SLICE_X5Y103         FDCE                                         r  U4/U1/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.587    15.009    U4/U1/clk_fpga
    SLICE_X5Y103         FDCE                                         r  U4/U1/data_out_reg[2]/C
                         clock pessimism              0.000    15.009    
                         clock uncertainty           -0.202    14.807    
    SLICE_X5Y103         FDCE (Setup_fdce_C_D)        0.029    14.836    U4/U1/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -11.356    
  -------------------------------------------------------------------
                         slack                                  3.480    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 U2/U2/Uy/position_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U4/U1/data_out_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.671ns  (logic 0.608ns (6.287%)  route 9.063ns (93.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     1.809    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711     1.713    U2/U2/Uy/CLK
    SLICE_X4Y102         FDCE                                         r  U2/U2/Uy/position_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.456     2.169 r  U2/U2/Uy/position_h_reg[0]/Q
                         net (fo=4, routed)           9.063    11.232    U2/U2/Uy/data_out_reg[4][2]
    SLICE_X5Y103         LUT2 (Prop_lut2_I0_O)        0.152    11.384 r  U2/U2/Uy/data_out[3]_i_1__2/O
                         net (fo=1, routed)           0.000    11.384    U4/U1/position_h_reg[0][1]
    SLICE_X5Y103         FDPE                                         r  U4/U1/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.587    15.009    U4/U1/clk_fpga
    SLICE_X5Y103         FDPE                                         r  U4/U1/data_out_reg[3]/C
                         clock pessimism              0.000    15.009    
                         clock uncertainty           -0.202    14.807    
    SLICE_X5Y103         FDPE (Setup_fdpe_C_D)        0.075    14.882    U4/U1/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -11.384    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 U2/U2/Ux/position_l_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U4/U2/data_out_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 0.716ns (7.887%)  route 8.362ns (92.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     1.809    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.710     1.712    U2/U2/Ux/CLK
    SLICE_X7Y105         FDCE                                         r  U2/U2/Ux/position_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDCE (Prop_fdce_C_Q)         0.419     2.131 r  U2/U2/Ux/position_l_reg[0]/Q
                         net (fo=7, routed)           8.362    10.493    U4/U2/position_l_reg[3][0]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.297    10.790 r  U4/U2/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000    10.790    U4/U2/data_out[0]
    SLICE_X6Y103         FDPE                                         r  U4/U2/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.587    15.009    U4/U2/clk_fpga
    SLICE_X6Y103         FDPE                                         r  U4/U2/data_out_reg[0]/C
                         clock pessimism              0.000    15.009    
                         clock uncertainty           -0.202    14.807    
    SLICE_X6Y103         FDPE (Setup_fdpe_C_D)        0.077    14.884    U4/U2/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.111ns  (required time - arrival time)
  Source:                 U2/U2/Ux/position_l_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U4/U2/data_out_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 0.740ns (8.130%)  route 8.362ns (91.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     1.809    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.710     1.712    U2/U2/Ux/CLK
    SLICE_X7Y105         FDCE                                         r  U2/U2/Ux/position_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDCE (Prop_fdce_C_Q)         0.419     2.131 r  U2/U2/Ux/position_l_reg[0]/Q
                         net (fo=7, routed)           8.362    10.493    U4/U2/position_l_reg[3][0]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.321    10.814 r  U4/U2/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000    10.814    U4/U2/data_out[3]
    SLICE_X6Y103         FDPE                                         r  U4/U2/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.587    15.009    U4/U2/clk_fpga
    SLICE_X6Y103         FDPE                                         r  U4/U2/data_out_reg[3]/C
                         clock pessimism              0.000    15.009    
                         clock uncertainty           -0.202    14.807    
    SLICE_X6Y103         FDPE (Setup_fdpe_C_D)        0.118    14.925    U4/U2/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -10.814    
  -------------------------------------------------------------------
                         slack                                  4.111    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 U2/U2/Ux/position_l_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U4/U2/data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.929ns  (logic 0.716ns (8.019%)  route 8.213ns (91.981%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     1.809    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.710     1.712    U2/U2/Ux/CLK
    SLICE_X7Y105         FDCE                                         r  U2/U2/Ux/position_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDCE (Prop_fdce_C_Q)         0.419     2.131 r  U2/U2/Ux/position_l_reg[0]/Q
                         net (fo=7, routed)           8.213    10.344    U4/U2/position_l_reg[3][0]
    SLICE_X6Y104         LUT4 (Prop_lut4_I3_O)        0.297    10.641 r  U4/U2/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000    10.641    U4/U2/data_out[1]
    SLICE_X6Y104         FDCE                                         r  U4/U2/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.587    15.009    U4/U2/clk_fpga
    SLICE_X6Y104         FDCE                                         r  U4/U2/data_out_reg[1]/C
                         clock pessimism              0.000    15.009    
                         clock uncertainty           -0.202    14.807    
    SLICE_X6Y104         FDCE (Setup_fdce_C_D)        0.077    14.884    U4/U2/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 U2/U2/Uy/position_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U4/U1/data_out_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 0.580ns (6.535%)  route 8.295ns (93.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     1.809    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711     1.713    U2/U2/Uy/CLK
    SLICE_X4Y102         FDCE                                         r  U2/U2/Uy/position_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.456     2.169 r  U2/U2/Uy/position_h_reg[0]/Q
                         net (fo=4, routed)           8.295    10.464    U4/U1/display_data_1[0]
    SLICE_X4Y104         LUT2 (Prop_lut2_I1_O)        0.124    10.588 r  U4/U1/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000    10.588    U4/U1/data_out[5]
    SLICE_X4Y104         FDPE                                         r  U4/U1/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.587    15.009    U4/U1/clk_fpga
    SLICE_X4Y104         FDPE                                         r  U4/U1/data_out_reg[5]/C
                         clock pessimism              0.000    15.009    
                         clock uncertainty           -0.202    14.807    
    SLICE_X4Y104         FDPE (Setup_fdpe_C_D)        0.029    14.836    U4/U1/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 U2/U2/Ux/position_l_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U4/U2/data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.953ns  (logic 0.740ns (8.266%)  route 8.213ns (91.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     1.809    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.710     1.712    U2/U2/Ux/CLK
    SLICE_X7Y105         FDCE                                         r  U2/U2/Ux/position_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDCE (Prop_fdce_C_Q)         0.419     2.131 f  U2/U2/Ux/position_l_reg[0]/Q
                         net (fo=7, routed)           8.213    10.344    U4/U2/position_l_reg[3][0]
    SLICE_X6Y104         LUT4 (Prop_lut4_I1_O)        0.321    10.665 r  U4/U2/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000    10.665    U4/U2/data_out[2]
    SLICE_X6Y104         FDCE                                         r  U4/U2/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.587    15.009    U4/U2/clk_fpga
    SLICE_X6Y104         FDCE                                         r  U4/U2/data_out_reg[2]/C
                         clock pessimism              0.000    15.009    
                         clock uncertainty           -0.202    14.807    
    SLICE_X6Y104         FDCE (Setup_fdce_C_D)        0.118    14.925    U4/U2/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -10.665    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 U2/U2/Ux/position_l_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U4/U2/data_out_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 0.716ns (8.089%)  route 8.136ns (91.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     1.809    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.710     1.712    U2/U2/Ux/CLK
    SLICE_X7Y105         FDCE                                         r  U2/U2/Ux/position_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDCE (Prop_fdce_C_Q)         0.419     2.131 r  U2/U2/Ux/position_l_reg[0]/Q
                         net (fo=7, routed)           8.136    10.267    U4/U2/position_l_reg[3][0]
    SLICE_X7Y104         LUT4 (Prop_lut4_I1_O)        0.297    10.564 r  U4/U2/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000    10.564    U4/U2/data_out[6]
    SLICE_X7Y104         FDPE                                         r  U4/U2/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.587    15.009    U4/U2/clk_fpga
    SLICE_X7Y104         FDPE                                         r  U4/U2/data_out_reg[6]/C
                         clock pessimism              0.000    15.009    
                         clock uncertainty           -0.202    14.807    
    SLICE_X7Y104         FDPE (Setup_fdpe_C_D)        0.031    14.838    U4/U2/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 U2/U2/Ux/position_l_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U4/U2/data_out_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 0.715ns (8.147%)  route 8.061ns (91.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     1.809    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.710     1.712    U2/U2/Ux/CLK
    SLICE_X7Y105         FDCE                                         r  U2/U2/Ux/position_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDCE (Prop_fdce_C_Q)         0.419     2.131 r  U2/U2/Ux/position_l_reg[2]/Q
                         net (fo=7, routed)           8.061    10.192    U4/U2/position_l_reg[3][2]
    SLICE_X6Y104         LUT4 (Prop_lut4_I2_O)        0.296    10.488 r  U4/U2/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000    10.488    U4/U2/data_out[4]
    SLICE_X6Y104         FDPE                                         r  U4/U2/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.587    15.009    U4/U2/clk_fpga
    SLICE_X6Y104         FDPE                                         r  U4/U2/data_out_reg[4]/C
                         clock pessimism              0.000    15.009    
                         clock uncertainty           -0.202    14.807    
    SLICE_X6Y104         FDPE (Setup_fdpe_C_D)        0.081    14.888    U4/U2/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 U2/U2/Ux/position_l_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U4/U2/data_out_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 0.741ns (8.419%)  route 8.061ns (91.581%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.809     1.809    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.710     1.712    U2/U2/Ux/CLK
    SLICE_X7Y105         FDCE                                         r  U2/U2/Ux/position_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDCE (Prop_fdce_C_Q)         0.419     2.131 r  U2/U2/Ux/position_l_reg[2]/Q
                         net (fo=7, routed)           8.061    10.192    U4/U2/position_l_reg[3][2]
    SLICE_X6Y104         LUT4 (Prop_lut4_I1_O)        0.322    10.514 r  U4/U2/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000    10.514    U4/U2/data_out[5]
    SLICE_X6Y104         FDPE                                         r  U4/U2/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.587    15.009    U4/U2/clk_fpga
    SLICE_X6Y104         FDPE                                         r  U4/U2/data_out_reg[5]/C
                         clock pessimism              0.000    15.009    
                         clock uncertainty           -0.202    14.807    
    SLICE_X6Y104         FDPE (Setup_fdpe_C_D)        0.118    14.925    U4/U2/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                  4.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U2/U2/Uy/position_l_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U4/U0/data_out_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.576ns (13.222%)  route 3.780ns (86.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.310ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.683     1.683    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.591     1.594    U2/U2/Uy/CLK
    SLICE_X4Y102         FDCE                                         r  U2/U2/Uy/position_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.337     1.931 r  U2/U2/Uy/position_l_reg[2]/Q
                         net (fo=7, routed)           3.780     5.711    U4/U0/position_l_reg[3][2]
    SLICE_X4Y105         LUT4 (Prop_lut4_I2_O)        0.239     5.950 r  U4/U0/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     5.950    U4/U0/data_out[4]
    SLICE_X4Y105         FDPE                                         r  U4/U0/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.708     5.310    U4/U0/clk_fpga
    SLICE_X4Y105         FDPE                                         r  U4/U0/data_out_reg[4]/C
                         clock pessimism              0.000     5.310    
                         clock uncertainty            0.202     5.512    
    SLICE_X4Y105         FDPE (Hold_fdpe_C_D)         0.269     5.781    U4/U0/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.781    
                         arrival time                           5.950    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U2/U2/Uy/position_l_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U4/U0/data_out_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.598ns (13.658%)  route 3.780ns (86.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.310ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.683     1.683    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.591     1.594    U2/U2/Uy/CLK
    SLICE_X4Y102         FDCE                                         r  U2/U2/Uy/position_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.337     1.931 r  U2/U2/Uy/position_l_reg[2]/Q
                         net (fo=7, routed)           3.780     5.711    U4/U0/position_l_reg[3][2]
    SLICE_X4Y105         LUT4 (Prop_lut4_I1_O)        0.261     5.972 r  U4/U0/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     5.972    U4/U0/data_out[5]
    SLICE_X4Y105         FDPE                                         r  U4/U0/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.708     5.310    U4/U0/clk_fpga
    SLICE_X4Y105         FDPE                                         r  U4/U0/data_out_reg[5]/C
                         clock pessimism              0.000     5.310    
                         clock uncertainty            0.202     5.512    
    SLICE_X4Y105         FDPE (Hold_fdpe_C_D)         0.289     5.801    U4/U0/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.801    
                         arrival time                           5.972    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U2/U2/Ux/position_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U4/U3/data_out_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.467ns (10.540%)  route 3.964ns (89.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.310ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.683     1.683    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.590     1.593    U2/U2/Ux/CLK
    SLICE_X7Y105         FDCE                                         r  U2/U2/Ux/position_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDCE (Prop_fdce_C_Q)         0.367     1.960 r  U2/U2/Ux/position_h_reg[0]/Q
                         net (fo=4, routed)           3.964     5.923    U4/U3/display_data_3[0]
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.100     6.023 r  U4/U3/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     6.023    U4/U3/data_out[5]
    SLICE_X7Y104         FDPE                                         r  U4/U3/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.708     5.310    U4/U3/clk_fpga
    SLICE_X7Y104         FDPE                                         r  U4/U3/data_out_reg[5]/C
                         clock pessimism              0.000     5.310    
                         clock uncertainty            0.202     5.512    
    SLICE_X7Y104         FDPE (Hold_fdpe_C_D)         0.270     5.782    U4/U3/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.782    
                         arrival time                           6.023    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U2/U2/Ux/position_l_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U4/U2/data_out_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.578ns (12.868%)  route 3.914ns (87.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.310ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.683     1.683    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.590     1.593    U2/U2/Ux/CLK
    SLICE_X7Y105         FDCE                                         r  U2/U2/Ux/position_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDCE (Prop_fdce_C_Q)         0.337     1.930 r  U2/U2/Ux/position_l_reg[3]/Q
                         net (fo=7, routed)           3.914     5.844    U4/U2/position_l_reg[3][3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.241     6.085 r  U4/U2/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     6.085    U4/U2/data_out[0]
    SLICE_X6Y103         FDPE                                         r  U4/U2/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.708     5.310    U4/U2/clk_fpga
    SLICE_X6Y103         FDPE                                         r  U4/U2/data_out_reg[0]/C
                         clock pessimism              0.000     5.310    
                         clock uncertainty            0.202     5.512    
    SLICE_X6Y103         FDPE (Hold_fdpe_C_D)         0.330     5.842    U4/U2/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.842    
                         arrival time                           6.085    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U2/U2/Ux/position_l_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U4/U2/data_out_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 0.599ns (13.273%)  route 3.914ns (86.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.310ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.683     1.683    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.590     1.593    U2/U2/Ux/CLK
    SLICE_X7Y105         FDCE                                         r  U2/U2/Ux/position_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDCE (Prop_fdce_C_Q)         0.337     1.930 r  U2/U2/Ux/position_l_reg[3]/Q
                         net (fo=7, routed)           3.914     5.844    U4/U2/position_l_reg[3][3]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.262     6.106 r  U4/U2/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     6.106    U4/U2/data_out[3]
    SLICE_X6Y103         FDPE                                         r  U4/U2/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.708     5.310    U4/U2/clk_fpga
    SLICE_X6Y103         FDPE                                         r  U4/U2/data_out_reg[3]/C
                         clock pessimism              0.000     5.310    
                         clock uncertainty            0.202     5.512    
    SLICE_X6Y103         FDPE (Hold_fdpe_C_D)         0.343     5.855    U4/U2/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.855    
                         arrival time                           6.106    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 U2/U2/Uy/position_l_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U4/U0/data_out_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 0.578ns (12.789%)  route 3.942ns (87.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.311ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.683     1.683    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.591     1.594    U2/U2/Uy/CLK
    SLICE_X4Y102         FDCE                                         r  U2/U2/Uy/position_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.337     1.931 r  U2/U2/Uy/position_l_reg[3]/Q
                         net (fo=7, routed)           3.942     5.872    U4/U0/position_l_reg[3][3]
    SLICE_X3Y106         LUT4 (Prop_lut4_I0_O)        0.241     6.113 r  U4/U0/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     6.113    U4/U0/data_out[0]
    SLICE_X3Y106         FDPE                                         r  U4/U0/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.709     5.311    U4/U0/clk_fpga
    SLICE_X3Y106         FDPE                                         r  U4/U0/data_out_reg[0]/C
                         clock pessimism              0.000     5.311    
                         clock uncertainty            0.202     5.513    
    SLICE_X3Y106         FDPE (Hold_fdpe_C_D)         0.269     5.782    U4/U0/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.782    
                         arrival time                           6.113    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 U2/U2/Uy/position_l_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U4/U0/data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.578ns (12.786%)  route 3.943ns (87.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.311ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.683     1.683    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.591     1.594    U2/U2/Uy/CLK
    SLICE_X4Y102         FDCE                                         r  U2/U2/Uy/position_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.337     1.931 r  U2/U2/Uy/position_l_reg[3]/Q
                         net (fo=7, routed)           3.943     5.873    U4/U0/position_l_reg[3][3]
    SLICE_X3Y106         LUT4 (Prop_lut4_I0_O)        0.241     6.114 r  U4/U0/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     6.114    U4/U0/data_out[1]
    SLICE_X3Y106         FDCE                                         r  U4/U0/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.709     5.311    U4/U0/clk_fpga
    SLICE_X3Y106         FDCE                                         r  U4/U0/data_out_reg[1]/C
                         clock pessimism              0.000     5.311    
                         clock uncertainty            0.202     5.513    
    SLICE_X3Y106         FDCE (Hold_fdce_C_D)         0.270     5.783    U4/U0/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.783    
                         arrival time                           6.114    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 U2/U2/Uy/position_l_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U4/U0/data_out_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.600ns (13.211%)  route 3.942ns (86.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.311ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.683     1.683    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.591     1.594    U2/U2/Uy/CLK
    SLICE_X4Y102         FDCE                                         r  U2/U2/Uy/position_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.337     1.931 r  U2/U2/Uy/position_l_reg[3]/Q
                         net (fo=7, routed)           3.942     5.872    U4/U0/position_l_reg[3][3]
    SLICE_X3Y106         LUT4 (Prop_lut4_I0_O)        0.263     6.135 r  U4/U0/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     6.135    U4/U0/data_out[3]
    SLICE_X3Y106         FDPE                                         r  U4/U0/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.709     5.311    U4/U0/clk_fpga
    SLICE_X3Y106         FDPE                                         r  U4/U0/data_out_reg[3]/C
                         clock pessimism              0.000     5.311    
                         clock uncertainty            0.202     5.513    
    SLICE_X3Y106         FDPE (Hold_fdpe_C_D)         0.289     5.802    U4/U0/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.802    
                         arrival time                           6.135    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 U2/U2/Uy/position_l_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U4/U0/data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 0.600ns (13.208%)  route 3.943ns (86.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.311ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.683     1.683    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.591     1.594    U2/U2/Uy/CLK
    SLICE_X4Y102         FDCE                                         r  U2/U2/Uy/position_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.337     1.931 r  U2/U2/Uy/position_l_reg[3]/Q
                         net (fo=7, routed)           3.943     5.873    U4/U0/position_l_reg[3][3]
    SLICE_X3Y106         LUT4 (Prop_lut4_I0_O)        0.263     6.136 r  U4/U0/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     6.136    U4/U0/data_out[2]
    SLICE_X3Y106         FDCE                                         r  U4/U0/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.709     5.311    U4/U0/clk_fpga
    SLICE_X3Y106         FDCE                                         r  U4/U0/data_out_reg[2]/C
                         clock pessimism              0.000     5.311    
                         clock uncertainty            0.202     5.513    
    SLICE_X3Y106         FDCE (Hold_fdce_C_D)         0.289     5.802    U4/U0/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.802    
                         arrival time                           6.136    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 U2/U2/Uy/position_l_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U4/U0/data_out_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.577ns (12.665%)  route 3.979ns (87.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.310ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.683     1.683    U0/U_mmcm_clock/inst/clk_fpga
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  U0/U_mmcm_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  U0/U_mmcm_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.591     1.594    U2/U2/Uy/CLK
    SLICE_X4Y102         FDCE                                         r  U2/U2/Uy/position_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.337     1.931 r  U2/U2/Uy/position_l_reg[0]/Q
                         net (fo=7, routed)           3.979     5.909    U4/U0/position_l_reg[3][0]
    SLICE_X4Y105         LUT4 (Prop_lut4_I1_O)        0.240     6.149 r  U4/U0/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     6.149    U4/U0/data_out[6]
    SLICE_X4Y105         FDPE                                         r  U4/U0/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_fpga_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.708     5.310    U4/U0/clk_fpga
    SLICE_X4Y105         FDPE                                         r  U4/U0/data_out_reg[6]/C
                         clock pessimism              0.000     5.310    
                         clock uncertainty            0.202     5.512    
    SLICE_X4Y105         FDPE (Hold_fdpe_C_D)         0.270     5.782    U4/U0/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.782    
                         arrival time                           6.149    
  -------------------------------------------------------------------
                         slack                                  0.367    





