

================================================================
== Vitis HLS Report for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'
================================================================
* Date:           Fri Jul 26 23:06:38 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        decoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.394 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.39>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%idx_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %idx" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 3 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_15_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_15_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 4 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_14_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_14_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 5 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_13_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_13_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 6 'read' 'x_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_12_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_12_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 7 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_11_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_11_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 8 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_10_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_10_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 9 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_9_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_9_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 10 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_8_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_8_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 11 'read' 'x_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_7_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_7_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 12 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_6_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_6_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 13 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_5_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_5_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 14 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_4_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_4_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 15 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_3_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_3_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 16 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_2_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_2_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 17 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_1_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_1_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 18 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_0_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_0_val" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 19 'read' 'x_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.86ns)   --->   "%tmp = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.10i17.i17.i4, i4 0, i17 %x_0_val_read, i4 1, i17 %x_1_val_read, i4 2, i17 %x_2_val_read, i4 3, i17 %x_3_val_read, i4 4, i17 %x_4_val_read, i4 8, i17 %x_8_val_read, i4 9, i17 %x_9_val_read, i4 10, i17 %x_10_val_read, i4 11, i17 %x_11_val_read, i4 12, i17 %x_12_val_read, i17 0, i4 %idx_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 20 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.86> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i17 %tmp" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 21 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.86ns)   --->   "%tmp_s = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.10i17.i17.i4, i4 0, i17 %x_1_val_read, i4 1, i17 %x_2_val_read, i4 2, i17 %x_3_val_read, i4 3, i17 %x_4_val_read, i4 4, i17 %x_5_val_read, i4 8, i17 %x_9_val_read, i4 9, i17 %x_10_val_read, i4 10, i17 %x_11_val_read, i4 11, i17 %x_12_val_read, i4 12, i17 %x_13_val_read, i17 0, i4 %idx_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 22 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 1.86> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i17 %tmp_s" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 23 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.18ns)   --->   "%add_ln50 = add i18 %zext_ln50, i18 %zext_ln43" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 24 'add' 'add_ln50' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln50, i32 17" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 25 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.34ns)   --->   "%select_ln50 = select i1 %tmp_53, i18 131071, i18 %add_ln50" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 26 'select' 'select_ln50' <Predicate = true> <Delay = 1.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.86ns)   --->   "%tmp_54 = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.10i17.i17.i4, i4 0, i17 %x_2_val_read, i4 1, i17 %x_3_val_read, i4 2, i17 %x_4_val_read, i4 3, i17 %x_5_val_read, i4 4, i17 %x_6_val_read, i4 8, i17 %x_10_val_read, i4 9, i17 %x_11_val_read, i4 10, i17 %x_12_val_read, i4 11, i17 %x_13_val_read, i4 12, i17 %x_14_val_read, i17 0, i4 %idx_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 27 'sparsemux' 'tmp_54' <Predicate = true> <Delay = 1.86> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i17 %tmp_54" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 28 'zext' 'zext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.86ns)   --->   "%tmp_55 = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.10i17.i17.i4, i4 0, i17 %x_3_val_read, i4 1, i17 %x_4_val_read, i4 2, i17 %x_5_val_read, i4 3, i17 %x_6_val_read, i4 4, i17 %x_7_val_read, i4 8, i17 %x_11_val_read, i4 9, i17 %x_12_val_read, i4 10, i17 %x_13_val_read, i4 11, i17 %x_14_val_read, i4 12, i17 %x_15_val_read, i17 0, i4 %idx_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 29 'sparsemux' 'tmp_55' <Predicate = true> <Delay = 1.86> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i17 %tmp_55" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 30 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.18ns)   --->   "%add_ln50_6 = add i18 %zext_ln50_1, i18 %zext_ln43_1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 31 'add' 'add_ln50_6' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln50_6, i32 17" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 32 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.34ns)   --->   "%select_ln50_6 = select i1 %tmp_56, i18 131071, i18 %add_ln50_6" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 33 'select' 'select_ln50_6' <Predicate = true> <Delay = 1.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.90>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i18 %select_ln50" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 34 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln50_6 = sext i18 %select_ln50_6" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 35 'sext' 'sext_ln50_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.21ns)   --->   "%add_ln50_7 = add i18 %select_ln50_6, i18 %select_ln50" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 36 'add' 'add_ln50_7' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (2.21ns)   --->   "%add_ln50_8 = add i19 %sext_ln50_6, i19 %sext_ln50" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 37 'add' 'add_ln50_8' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln50_8, i32 18" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 38 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln50_7, i32 17" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 39 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node agg_result_1)   --->   "%xor_ln50 = xor i1 %tmp_57, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 40 'xor' 'xor_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node agg_result_1)   --->   "%and_ln50 = and i1 %tmp_58, i1 %xor_ln50" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 41 'and' 'and_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_8)   --->   "%xor_ln50_6 = xor i1 %tmp_58, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 42 'xor' 'xor_ln50_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_8)   --->   "%and_ln50_3 = and i1 %tmp_57, i1 %xor_ln50_6" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 43 'and' 'and_ln50_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.97ns)   --->   "%xor_ln50_7 = xor i1 %tmp_57, i1 %tmp_58" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 44 'xor' 'xor_ln50_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node agg_result_1)   --->   "%xor_ln50_8 = xor i1 %xor_ln50_7, i1 1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 45 'xor' 'xor_ln50_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node agg_result_1)   --->   "%or_ln50 = or i1 %and_ln50, i1 %xor_ln50_8" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 46 'or' 'or_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node agg_result_1)   --->   "%select_ln50_7 = select i1 %xor_ln50_7, i18 131071, i18 %add_ln50_7" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 47 'select' 'select_ln50_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln50_8 = select i1 %and_ln50_3, i18 131072, i18 %add_ln50_7" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 48 'select' 'select_ln50_8' <Predicate = true> <Delay = 1.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.34ns) (out node of the LUT)   --->   "%agg_result_1 = select i1 %or_ln50, i18 %select_ln50_7, i18 %select_ln50_8" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 49 'select' 'agg_result_1' <Predicate = true> <Delay = 1.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln45 = ret i18 %agg_result_1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45]   --->   Operation 50 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.394ns
The critical path consists of the following:
	wire read operation ('idx_read', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45) on port 'idx' (../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45) [18]  (0.000 ns)
	'sparsemux' operation 17 bit ('tmp_s', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45) [37]  (1.869 ns)
	'add' operation 18 bit ('add_ln50', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45) [39]  (2.181 ns)
	'select' operation 18 bit ('select_ln50', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45) [41]  (1.344 ns)

 <State 2>: 4.903ns
The critical path consists of the following:
	'add' operation 19 bit ('add_ln50_8', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45) [52]  (2.216 ns)
	'and' operation 1 bit ('and_ln50_3', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45) [58]  (0.000 ns)
	'select' operation 18 bit ('select_ln50_8', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45) [63]  (1.344 ns)
	'select' operation 18 bit ('agg_result_1', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45) [64]  (1.344 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
