

================================================================
== Vitis HLS Report for 'softmax_10_s'
================================================================
* Date:           Fri Mar 21 12:03:37 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.815 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      128|      128|  1.280 us|  1.280 us|  128|  128|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 10 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%softmax_input_load_loc = alloca i64 1"   --->   Operation 11 'alloca' 'softmax_input_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%agg_result_0_addr = getelementptr i64 %agg_result_0, i64 0, i64 0"   --->   Operation 12 'getelementptr' 'agg_result_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%agg_result_0_addr_1 = getelementptr i64 %agg_result_0, i64 0, i64 1"   --->   Operation 13 'getelementptr' 'agg_result_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %agg_result_0_addr"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 15 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %agg_result_0_addr_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%agg_result_0_addr_2 = getelementptr i64 %agg_result_0, i64 0, i64 2"   --->   Operation 16 'getelementptr' 'agg_result_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%agg_result_0_addr_3 = getelementptr i64 %agg_result_0, i64 0, i64 3"   --->   Operation 17 'getelementptr' 'agg_result_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %agg_result_0_addr_2"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 19 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %agg_result_0_addr_3"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%agg_result_0_addr_4 = getelementptr i64 %agg_result_0, i64 0, i64 4"   --->   Operation 20 'getelementptr' 'agg_result_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%agg_result_0_addr_5 = getelementptr i64 %agg_result_0, i64 0, i64 5"   --->   Operation 21 'getelementptr' 'agg_result_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %agg_result_0_addr_4"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_3 : Operation 23 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %agg_result_0_addr_5"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%agg_result_0_addr_6 = getelementptr i64 %agg_result_0, i64 0, i64 6"   --->   Operation 24 'getelementptr' 'agg_result_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%agg_result_0_addr_7 = getelementptr i64 %agg_result_0, i64 0, i64 7"   --->   Operation 25 'getelementptr' 'agg_result_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %agg_result_0_addr_6"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_4 : Operation 27 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %agg_result_0_addr_7"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_4 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln0 = call void @softmax<10>_Pipeline_1, i64 %softmax_input, i64 %softmax_input_load_loc"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.79>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%agg_result_0_addr_8 = getelementptr i64 %agg_result_0, i64 0, i64 8"   --->   Operation 29 'getelementptr' 'agg_result_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%agg_result_0_addr_9 = getelementptr i64 %agg_result_0, i64 0, i64 9"   --->   Operation 30 'getelementptr' 'agg_result_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %agg_result_0_addr_8"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_5 : Operation 32 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %agg_result_0_addr_9"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_5 : Operation 33 [1/2] (0.79ns)   --->   "%call_ln0 = call void @softmax<10>_Pipeline_1, i64 %softmax_input, i64 %softmax_input_load_loc"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%softmax_input_load = load i64 %softmax_input_load_loc"   --->   Operation 34 'load' 'softmax_input_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @softmax<10>_Pipeline_VITIS_LOOP_89_1, i64 %softmax_input_load, i64 %softmax_input, i64 %agg_result_0, i64 %sum_loc"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln0 = call void @softmax<10>_Pipeline_VITIS_LOOP_89_1, i64 %softmax_input_load, i64 %softmax_input, i64 %agg_result_0, i64 %sum_loc"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%sum_loc_load = load i64 %sum_loc"   --->   Operation 37 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln0 = call void @softmax<10>_Pipeline_VITIS_LOOP_114_3, i64 %agg_result_0, i64 %sum_loc_load"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @softmax<10>_Pipeline_VITIS_LOOP_114_3, i64 %agg_result_0, i64 %sum_loc_load"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln129 = ret" [../activation.cpp:129]   --->   Operation 40 'ret' 'ret_ln129' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('agg_result_0_addr') [5]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'agg_result_0' [15]  (0.790 ns)

 <State 2>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('agg_result_0_addr_2') [7]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'agg_result_0' [17]  (0.790 ns)

 <State 3>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('agg_result_0_addr_4') [9]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'agg_result_0' [19]  (0.790 ns)

 <State 4>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('agg_result_0_addr_6') [11]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'agg_result_0' [21]  (0.790 ns)

 <State 5>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('agg_result_0_addr_8') [13]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'agg_result_0' [23]  (0.790 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
