// Seed: 799715766
module module_0 (
    input supply0 id_0,
    input wor id_1,
    output tri1 id_2
);
  assign id_2 = -1'b0;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    input supply0 id_2,
    output logic id_3,
    input tri id_4,
    input uwire id_5,
    input wor id_6,
    output logic id_7,
    input wire id_8,
    output supply1 id_9,
    output wor id_10,
    input supply0 id_11,
    input tri0 id_12
);
  initial begin : LABEL_0
    if (-1) id_3 <= 1 - id_12;
    if (-1) id_7 = id_5;
    id_0 <= id_5;
  end
  module_0 modCall_1 (
      id_11,
      id_5,
      id_9
  );
endmodule
