Loading plugins phase: Elapsed time ==> 0s.244ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\RobotBLE.cyprj -d CY8C4248LQI-BL583 -s C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.228ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.096ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  RobotBLE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\RobotBLE.cyprj -dcpsoc3 RobotBLE.v -verilog
======================================================================

======================================================================
Compiling:  RobotBLE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\RobotBLE.cyprj -dcpsoc3 RobotBLE.v -verilog
======================================================================

======================================================================
Compiling:  RobotBLE.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\RobotBLE.cyprj -dcpsoc3 -verilog RobotBLE.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu May 16 23:15:56 2019


======================================================================
Compiling:  RobotBLE.v
Program  :   vpp
Options  :    -yv2 -q10 RobotBLE.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu May 16 23:15:56 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'RobotBLE.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  RobotBLE.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\RobotBLE.cyprj -dcpsoc3 -verilog RobotBLE.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu May 16 23:15:56 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\codegentemp\RobotBLE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\codegentemp\RobotBLE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  RobotBLE.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\RobotBLE.cyprj -dcpsoc3 -verilog RobotBLE.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu May 16 23:15:59 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\codegentemp\RobotBLE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\codegentemp\RobotBLE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\RIGHT_MOTOR:PWMUDB:km_run\
	\RIGHT_MOTOR:PWMUDB:ctrl_cmpmode2_2\
	\RIGHT_MOTOR:PWMUDB:ctrl_cmpmode2_1\
	\RIGHT_MOTOR:PWMUDB:ctrl_cmpmode2_0\
	\RIGHT_MOTOR:PWMUDB:ctrl_cmpmode1_2\
	\RIGHT_MOTOR:PWMUDB:ctrl_cmpmode1_1\
	\RIGHT_MOTOR:PWMUDB:ctrl_cmpmode1_0\
	\RIGHT_MOTOR:PWMUDB:capt_rising\
	\RIGHT_MOTOR:PWMUDB:capt_falling\
	\RIGHT_MOTOR:PWMUDB:trig_rise\
	\RIGHT_MOTOR:PWMUDB:trig_fall\
	\RIGHT_MOTOR:PWMUDB:sc_kill\
	\RIGHT_MOTOR:PWMUDB:min_kill\
	\RIGHT_MOTOR:PWMUDB:db_tc\
	\RIGHT_MOTOR:PWMUDB:dith_sel\
	\RIGHT_MOTOR:PWMUDB:compare2\
	Net_124
	Net_112
	Net_125
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_31\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_30\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_29\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_28\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_27\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_26\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_25\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_24\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_23\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_22\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_21\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_20\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_19\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_18\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_17\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_16\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_15\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_14\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_13\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_12\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_11\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_10\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_9\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_8\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_7\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_6\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_5\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_4\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_3\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_2\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_1\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:b_0\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_31\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_30\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_29\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_28\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_27\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_26\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_25\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_24\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_31\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_30\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_29\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_28\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_27\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_26\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_25\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_24\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_23\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_22\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_21\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_20\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_19\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_18\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_17\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_16\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_15\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_14\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_13\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_12\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_11\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_10\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_9\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_8\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_7\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_6\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_5\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_4\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_3\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_2\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_1\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:b_0\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_31\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_30\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_29\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_28\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_27\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_26\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_25\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_24\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_23\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_22\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_21\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_20\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_19\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_18\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_17\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_16\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_15\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_14\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_13\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_12\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_11\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_10\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_9\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_8\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_7\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_6\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_5\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_4\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_3\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_2\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\RIGHT_MOTOR:Net_139\
	\RIGHT_MOTOR:Net_138\
	\RIGHT_MOTOR:Net_183\
	\RIGHT_MOTOR:Net_181\
	\LEFT_MOTOR:PWMUDB:km_run\
	\LEFT_MOTOR:PWMUDB:ctrl_cmpmode2_2\
	\LEFT_MOTOR:PWMUDB:ctrl_cmpmode2_1\
	\LEFT_MOTOR:PWMUDB:ctrl_cmpmode2_0\
	\LEFT_MOTOR:PWMUDB:ctrl_cmpmode1_2\
	\LEFT_MOTOR:PWMUDB:ctrl_cmpmode1_1\
	\LEFT_MOTOR:PWMUDB:ctrl_cmpmode1_0\
	\LEFT_MOTOR:PWMUDB:capt_rising\
	\LEFT_MOTOR:PWMUDB:capt_falling\
	\LEFT_MOTOR:PWMUDB:trig_rise\
	\LEFT_MOTOR:PWMUDB:trig_fall\
	\LEFT_MOTOR:PWMUDB:sc_kill\
	\LEFT_MOTOR:PWMUDB:min_kill\
	\LEFT_MOTOR:PWMUDB:db_tc\
	\LEFT_MOTOR:PWMUDB:dith_sel\
	\LEFT_MOTOR:PWMUDB:compare2\
	Net_84
	Net_85
	Net_96
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_31\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_30\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_29\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_28\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_27\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_26\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_25\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_24\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_23\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_22\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_21\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_20\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_19\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_18\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_17\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_16\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_15\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_14\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_13\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_12\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_11\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_10\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_9\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_8\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_7\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_6\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_5\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_4\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_3\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_2\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_1\
	\LEFT_MOTOR:PWMUDB:MODULE_2:b_0\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_31\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_30\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_29\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_28\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_27\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_26\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_25\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_24\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_31\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_30\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_29\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_28\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_27\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_26\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_25\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_24\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_23\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_22\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_21\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_20\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_19\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_18\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_17\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_16\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_15\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_14\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_13\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_12\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_11\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_10\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_9\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_8\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_7\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_6\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_5\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_4\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_3\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_2\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_1\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:b_0\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_31\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_30\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_29\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_28\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_27\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_26\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_25\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_24\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_23\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_22\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_21\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_20\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_19\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_18\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_17\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_16\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_15\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_14\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_13\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_12\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_11\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_10\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_9\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_8\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_7\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_6\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_5\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_4\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_3\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_2\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\LEFT_MOTOR:Net_139\
	\LEFT_MOTOR:Net_138\
	\LEFT_MOTOR:Net_183\
	\LEFT_MOTOR:Net_181\
	Net_30
	\BLE:Net_55\
	\LED_PWM:PWMUDB:km_run\
	\LED_PWM:PWMUDB:ctrl_cmpmode2_2\
	\LED_PWM:PWMUDB:ctrl_cmpmode2_1\
	\LED_PWM:PWMUDB:ctrl_cmpmode2_0\
	\LED_PWM:PWMUDB:ctrl_cmpmode1_2\
	\LED_PWM:PWMUDB:ctrl_cmpmode1_1\
	\LED_PWM:PWMUDB:ctrl_cmpmode1_0\
	\LED_PWM:PWMUDB:capt_rising\
	\LED_PWM:PWMUDB:capt_falling\
	\LED_PWM:PWMUDB:trig_rise\
	\LED_PWM:PWMUDB:trig_fall\
	\LED_PWM:PWMUDB:sc_kill\
	\LED_PWM:PWMUDB:min_kill\
	\LED_PWM:PWMUDB:db_tc\
	\LED_PWM:PWMUDB:dith_sel\
	\LED_PWM:PWMUDB:compare2\
	Net_48
	Net_49
	Net_50
	\LED_PWM:PWMUDB:MODULE_3:b_31\
	\LED_PWM:PWMUDB:MODULE_3:b_30\
	\LED_PWM:PWMUDB:MODULE_3:b_29\
	\LED_PWM:PWMUDB:MODULE_3:b_28\
	\LED_PWM:PWMUDB:MODULE_3:b_27\
	\LED_PWM:PWMUDB:MODULE_3:b_26\
	\LED_PWM:PWMUDB:MODULE_3:b_25\
	\LED_PWM:PWMUDB:MODULE_3:b_24\
	\LED_PWM:PWMUDB:MODULE_3:b_23\
	\LED_PWM:PWMUDB:MODULE_3:b_22\
	\LED_PWM:PWMUDB:MODULE_3:b_21\
	\LED_PWM:PWMUDB:MODULE_3:b_20\
	\LED_PWM:PWMUDB:MODULE_3:b_19\
	\LED_PWM:PWMUDB:MODULE_3:b_18\
	\LED_PWM:PWMUDB:MODULE_3:b_17\
	\LED_PWM:PWMUDB:MODULE_3:b_16\
	\LED_PWM:PWMUDB:MODULE_3:b_15\
	\LED_PWM:PWMUDB:MODULE_3:b_14\
	\LED_PWM:PWMUDB:MODULE_3:b_13\
	\LED_PWM:PWMUDB:MODULE_3:b_12\
	\LED_PWM:PWMUDB:MODULE_3:b_11\
	\LED_PWM:PWMUDB:MODULE_3:b_10\
	\LED_PWM:PWMUDB:MODULE_3:b_9\
	\LED_PWM:PWMUDB:MODULE_3:b_8\
	\LED_PWM:PWMUDB:MODULE_3:b_7\
	\LED_PWM:PWMUDB:MODULE_3:b_6\
	\LED_PWM:PWMUDB:MODULE_3:b_5\
	\LED_PWM:PWMUDB:MODULE_3:b_4\
	\LED_PWM:PWMUDB:MODULE_3:b_3\
	\LED_PWM:PWMUDB:MODULE_3:b_2\
	\LED_PWM:PWMUDB:MODULE_3:b_1\
	\LED_PWM:PWMUDB:MODULE_3:b_0\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:a_31\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:a_30\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:a_29\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:a_28\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:a_27\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:a_26\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:a_25\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:a_24\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_31\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_30\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_29\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_28\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_27\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_26\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_25\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_24\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_23\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_22\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_21\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_20\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_19\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_18\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_17\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_16\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_15\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_14\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_13\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_12\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_11\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_10\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_9\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_8\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_7\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_6\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_5\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_4\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_3\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_2\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_1\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:b_0\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_31\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_30\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_29\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_28\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_27\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_26\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_25\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_24\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_23\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_22\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_21\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_20\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_19\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_18\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_17\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_16\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_15\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_14\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_13\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_12\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_11\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_10\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_9\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_8\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_7\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_6\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_5\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_4\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_3\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_2\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\LED_PWM:Net_139\
	\LED_PWM:Net_138\
	\LED_PWM:Net_183\
	\LED_PWM:Net_181\

    Synthesized names
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_31\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_30\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_29\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_28\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_27\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_26\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_25\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_24\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_23\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_22\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_21\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_20\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_19\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_18\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_17\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_16\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_15\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_14\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_13\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_12\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_11\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_10\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_9\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_8\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_7\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_6\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_5\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_4\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_3\
	\RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_2\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_31\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_30\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_29\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_28\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_27\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_26\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_25\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_24\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_23\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_22\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_21\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_20\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_19\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_18\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_17\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_16\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_15\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_14\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_13\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_12\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_11\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_10\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_9\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_8\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_7\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_6\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_5\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_4\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_3\
	\LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_2\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_31\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_30\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_29\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_28\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_27\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_26\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_25\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_24\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_23\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_22\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_21\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_20\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_19\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_18\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_17\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_16\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_15\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_14\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_13\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_12\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_11\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_10\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_9\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_8\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_7\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_6\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_5\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_4\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_3\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_2\

Deleted 398 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \RIGHT_MOTOR:Net_180\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:hwCapture\ to zero
Aliasing \RIGHT_MOTOR:Net_178\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:trig_out\ to one
Aliasing \RIGHT_MOTOR:Net_186\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RIGHT_MOTOR:Net_179\ to one
Aliasing \RIGHT_MOTOR:PWMUDB:ltch_kill_reg\\R\ to \RIGHT_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \RIGHT_MOTOR:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:km_tc\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:min_kill_reg\\R\ to \RIGHT_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \RIGHT_MOTOR:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:final_kill\ to one
Aliasing \RIGHT_MOTOR:PWMUDB:dith_count_1\\R\ to \RIGHT_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \RIGHT_MOTOR:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:dith_count_0\\R\ to \RIGHT_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \RIGHT_MOTOR:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:status_6\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:status_4\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:cmp2\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:cmp1_status_reg\\R\ to \RIGHT_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \RIGHT_MOTOR:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:cmp2_status_reg\\R\ to \RIGHT_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \RIGHT_MOTOR:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:final_kill_reg\\R\ to \RIGHT_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \RIGHT_MOTOR:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:cs_addr_0\ to \RIGHT_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \RIGHT_MOTOR:PWMUDB:pwm1_i\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:pwm2_i\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \LEFT_MOTOR:Net_68\ to \RIGHT_MOTOR:Net_68\
Aliasing \LEFT_MOTOR:Net_180\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:hwCapture\ to zero
Aliasing \LEFT_MOTOR:Net_178\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:trig_out\ to one
Aliasing \LEFT_MOTOR:Net_186\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:runmode_enable\\S\ to zero
Aliasing \LEFT_MOTOR:Net_179\ to one
Aliasing \LEFT_MOTOR:PWMUDB:ltch_kill_reg\\R\ to \LEFT_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \LEFT_MOTOR:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:km_tc\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:min_kill_reg\\R\ to \LEFT_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \LEFT_MOTOR:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:final_kill\ to one
Aliasing \LEFT_MOTOR:PWMUDB:dith_count_1\\R\ to \LEFT_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \LEFT_MOTOR:PWMUDB:dith_count_1\\S\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:dith_count_0\\R\ to \LEFT_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \LEFT_MOTOR:PWMUDB:dith_count_0\\S\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:status_6\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:status_4\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:cmp2\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:cmp1_status_reg\\R\ to \LEFT_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \LEFT_MOTOR:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:cmp2_status_reg\\R\ to \LEFT_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \LEFT_MOTOR:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:final_kill_reg\\R\ to \LEFT_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \LEFT_MOTOR:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:cs_addr_0\ to \LEFT_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \LEFT_MOTOR:PWMUDB:pwm1_i\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:pwm2_i\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \LED_PWM:Net_180\ to zero
Aliasing \LED_PWM:PWMUDB:hwCapture\ to zero
Aliasing \LED_PWM:Net_178\ to zero
Aliasing \LED_PWM:PWMUDB:trig_out\ to one
Aliasing \LED_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \LED_PWM:Net_179\ to one
Aliasing \LED_PWM:PWMUDB:ltch_kill_reg\\R\ to \LED_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \LED_PWM:PWMUDB:km_tc\ to zero
Aliasing \LED_PWM:PWMUDB:min_kill_reg\\R\ to \LED_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \LED_PWM:PWMUDB:final_kill\ to one
Aliasing \LED_PWM:PWMUDB:dith_count_1\\R\ to \LED_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \LED_PWM:PWMUDB:dith_count_0\\R\ to \LED_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \LED_PWM:PWMUDB:status_6\ to zero
Aliasing \LED_PWM:PWMUDB:status_4\ to zero
Aliasing \LED_PWM:PWMUDB:cmp2\ to zero
Aliasing \LED_PWM:PWMUDB:cmp1_status_reg\\R\ to \LED_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \LED_PWM:PWMUDB:cmp2_status_reg\\R\ to \LED_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \LED_PWM:PWMUDB:final_kill_reg\\R\ to \LED_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \LED_PWM:PWMUDB:cs_addr_0\ to \LED_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_PWM:PWMUDB:pwm1_i\ to zero
Aliasing \LED_PWM:PWMUDB:pwm2_i\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing Net_46 to zero
Aliasing tmpOE__red_net_0 to one
Aliasing tmpOE__ENA_net_0 to one
Aliasing tmpOE__ENB_net_0 to one
Aliasing tmpOE__IN1_net_0 to one
Aliasing tmpOE__IN2_net_0 to one
Aliasing tmpOE__IN3_net_0 to one
Aliasing tmpOE__IN4_net_0 to one
Aliasing tmpOE__blue_net_0 to one
Aliasing \ROOMBA_PWM:Net_81\ to \LED_PWM:Net_68\
Aliasing \ROOMBA_PWM:Net_75\ to zero
Aliasing \ROOMBA_PWM:Net_69\ to one
Aliasing \ROOMBA_PWM:Net_66\ to zero
Aliasing \ROOMBA_PWM:Net_82\ to zero
Aliasing \ROOMBA_PWM:Net_72\ to zero
Aliasing \Timer_sensor:Net_69\ to one
Aliasing \Timer_sensor:Net_66\ to \Timer_sensor:Net_75\
Aliasing \Timer_sensor:Net_82\ to \Timer_sensor:Net_75\
Aliasing \Timer_sensor:Net_72\ to \Timer_sensor:Net_75\
Aliasing tmpOE__Echo_net_0 to one
Aliasing tmpOE__Trigger_net_0 to one
Aliasing \RIGHT_MOTOR:PWMUDB:prevCompare1\\D\ to \RIGHT_MOTOR:PWMUDB:pwm_temp\
Aliasing \RIGHT_MOTOR:PWMUDB:tc_i_reg\\D\ to \RIGHT_MOTOR:PWMUDB:status_2\
Aliasing \LEFT_MOTOR:PWMUDB:prevCompare1\\D\ to \LEFT_MOTOR:PWMUDB:pwm_temp\
Aliasing \LEFT_MOTOR:PWMUDB:tc_i_reg\\D\ to \LEFT_MOTOR:PWMUDB:status_2\
Aliasing \LED_PWM:PWMUDB:prevCompare1\\D\ to \LED_PWM:PWMUDB:pwm_temp\
Aliasing \LED_PWM:PWMUDB:tc_i_reg\\D\ to \LED_PWM:PWMUDB:status_2\
Removing Lhs of wire \RIGHT_MOTOR:Net_68\[3] = Net_29[333]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:ctrl_enable\[16] = \RIGHT_MOTOR:PWMUDB:control_7\[8]
Removing Lhs of wire \RIGHT_MOTOR:Net_180\[24] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:hwCapture\[27] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:hwEnable\[28] = \RIGHT_MOTOR:PWMUDB:control_7\[8]
Removing Lhs of wire \RIGHT_MOTOR:Net_178\[30] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:trig_out\[33] = one[4]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:runmode_enable\\R\[35] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:Net_186\[36] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:runmode_enable\\S\[37] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:final_enable\[38] = \RIGHT_MOTOR:PWMUDB:runmode_enable\[34]
Removing Lhs of wire \RIGHT_MOTOR:Net_179\[41] = one[4]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:ltch_kill_reg\\R\[43] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:ltch_kill_reg\\S\[44] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:km_tc\[45] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:min_kill_reg\\R\[46] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:min_kill_reg\\S\[47] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:final_kill\[50] = one[4]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_1\[53] = \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_1\[292]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_0\[55] = \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_0\[293]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:dith_count_1\\R\[56] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:dith_count_1\\S\[57] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:dith_count_0\\R\[58] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:dith_count_0\\S\[59] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:status_6\[62] = zero[7]
Removing Rhs of wire \RIGHT_MOTOR:PWMUDB:status_5\[63] = \RIGHT_MOTOR:PWMUDB:final_kill_reg\[77]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:status_4\[64] = zero[7]
Removing Rhs of wire \RIGHT_MOTOR:PWMUDB:status_3\[65] = \RIGHT_MOTOR:PWMUDB:fifo_full\[84]
Removing Rhs of wire \RIGHT_MOTOR:PWMUDB:status_1\[67] = \RIGHT_MOTOR:PWMUDB:cmp2_status_reg\[76]
Removing Rhs of wire \RIGHT_MOTOR:PWMUDB:status_0\[68] = \RIGHT_MOTOR:PWMUDB:cmp1_status_reg\[75]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:cmp2_status\[73] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:cmp2\[74] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:cmp1_status_reg\\R\[78] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:cmp1_status_reg\\S\[79] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:cmp2_status_reg\\R\[80] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:cmp2_status_reg\\S\[81] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:final_kill_reg\\R\[82] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:final_kill_reg\\S\[83] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:cs_addr_2\[85] = \RIGHT_MOTOR:PWMUDB:tc_i\[40]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:cs_addr_1\[86] = \RIGHT_MOTOR:PWMUDB:runmode_enable\[34]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:cs_addr_0\[87] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:compare1\[120] = \RIGHT_MOTOR:PWMUDB:cmp1_less\[91]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:pwm1_i\[125] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:pwm2_i\[127] = zero[7]
Removing Rhs of wire Net_132[130] = \RIGHT_MOTOR:PWMUDB:pwm_i_reg\[122]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:pwm_temp\[133] = \RIGHT_MOTOR:PWMUDB:cmp1\[71]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_23\[174] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_22\[175] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_21\[176] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_20\[177] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_19\[178] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_18\[179] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_17\[180] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_16\[181] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_15\[182] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_14\[183] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_13\[184] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_12\[185] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_11\[186] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_10\[187] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_9\[188] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_8\[189] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_7\[190] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_6\[191] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_5\[192] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_4\[193] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_3\[194] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_2\[195] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_1\[196] = \RIGHT_MOTOR:PWMUDB:MODIN1_1\[197]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODIN1_1\[197] = \RIGHT_MOTOR:PWMUDB:dith_count_1\[52]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:a_0\[198] = \RIGHT_MOTOR:PWMUDB:MODIN1_0\[199]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODIN1_0\[199] = \RIGHT_MOTOR:PWMUDB:dith_count_0\[54]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[331] = one[4]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[332] = one[4]
Removing Lhs of wire \LEFT_MOTOR:Net_68\[342] = Net_29[333]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:ctrl_enable\[353] = \LEFT_MOTOR:PWMUDB:control_7\[345]
Removing Lhs of wire \LEFT_MOTOR:Net_180\[361] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:hwCapture\[364] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:hwEnable\[365] = \LEFT_MOTOR:PWMUDB:control_7\[345]
Removing Lhs of wire \LEFT_MOTOR:Net_178\[367] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:trig_out\[370] = one[4]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:runmode_enable\\R\[372] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:Net_186\[373] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:runmode_enable\\S\[374] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:final_enable\[375] = \LEFT_MOTOR:PWMUDB:runmode_enable\[371]
Removing Lhs of wire \LEFT_MOTOR:Net_179\[378] = one[4]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:ltch_kill_reg\\R\[380] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:ltch_kill_reg\\S\[381] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:km_tc\[382] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:min_kill_reg\\R\[383] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:min_kill_reg\\S\[384] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:final_kill\[387] = one[4]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_1\[390] = \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_1\[629]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:add_vi_vv_MODGEN_2_0\[392] = \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_0\[630]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:dith_count_1\\R\[393] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:dith_count_1\\S\[394] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:dith_count_0\\R\[395] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:dith_count_0\\S\[396] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:status_6\[399] = zero[7]
Removing Rhs of wire \LEFT_MOTOR:PWMUDB:status_5\[400] = \LEFT_MOTOR:PWMUDB:final_kill_reg\[414]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:status_4\[401] = zero[7]
Removing Rhs of wire \LEFT_MOTOR:PWMUDB:status_3\[402] = \LEFT_MOTOR:PWMUDB:fifo_full\[421]
Removing Rhs of wire \LEFT_MOTOR:PWMUDB:status_1\[404] = \LEFT_MOTOR:PWMUDB:cmp2_status_reg\[413]
Removing Rhs of wire \LEFT_MOTOR:PWMUDB:status_0\[405] = \LEFT_MOTOR:PWMUDB:cmp1_status_reg\[412]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:cmp2_status\[410] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:cmp2\[411] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:cmp1_status_reg\\R\[415] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:cmp1_status_reg\\S\[416] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:cmp2_status_reg\\R\[417] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:cmp2_status_reg\\S\[418] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:final_kill_reg\\R\[419] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:final_kill_reg\\S\[420] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:cs_addr_2\[422] = \LEFT_MOTOR:PWMUDB:tc_i\[377]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:cs_addr_1\[423] = \LEFT_MOTOR:PWMUDB:runmode_enable\[371]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:cs_addr_0\[424] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:compare1\[457] = \LEFT_MOTOR:PWMUDB:cmp1_less\[428]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:pwm1_i\[462] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:pwm2_i\[464] = zero[7]
Removing Rhs of wire Net_92[467] = \LEFT_MOTOR:PWMUDB:pwm_i_reg\[459]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:pwm_temp\[470] = \LEFT_MOTOR:PWMUDB:cmp1\[408]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_23\[511] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_22\[512] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_21\[513] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_20\[514] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_19\[515] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_18\[516] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_17\[517] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_16\[518] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_15\[519] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_14\[520] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_13\[521] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_12\[522] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_11\[523] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_10\[524] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_9\[525] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_8\[526] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_7\[527] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_6\[528] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_5\[529] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_4\[530] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_3\[531] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_2\[532] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_1\[533] = \LEFT_MOTOR:PWMUDB:MODIN2_1\[534]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODIN2_1\[534] = \LEFT_MOTOR:PWMUDB:dith_count_1\[389]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:a_0\[535] = \LEFT_MOTOR:PWMUDB:MODIN2_0\[536]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODIN2_0\[536] = \LEFT_MOTOR:PWMUDB:dith_count_0\[391]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[668] = one[4]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[669] = one[4]
Removing Lhs of wire \LED_PWM:Net_68\[687] = Net_62[1015]
Removing Lhs of wire \LED_PWM:PWMUDB:ctrl_enable\[698] = \LED_PWM:PWMUDB:control_7\[690]
Removing Lhs of wire \LED_PWM:Net_180\[706] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:hwCapture\[709] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:hwEnable\[710] = \LED_PWM:PWMUDB:control_7\[690]
Removing Lhs of wire \LED_PWM:Net_178\[712] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:trig_out\[715] = one[4]
Removing Lhs of wire \LED_PWM:PWMUDB:runmode_enable\\R\[717] = \LED_PWM:Net_186\[718]
Removing Lhs of wire \LED_PWM:Net_186\[718] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:runmode_enable\\S\[719] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:final_enable\[720] = \LED_PWM:PWMUDB:runmode_enable\[716]
Removing Lhs of wire \LED_PWM:Net_179\[723] = one[4]
Removing Lhs of wire \LED_PWM:PWMUDB:ltch_kill_reg\\R\[725] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:ltch_kill_reg\\S\[726] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:km_tc\[727] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:min_kill_reg\\R\[728] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:min_kill_reg\\S\[729] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:final_kill\[732] = one[4]
Removing Lhs of wire \LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_1\[735] = \LED_PWM:PWMUDB:MODULE_3:g2:a0:s_1\[974]
Removing Lhs of wire \LED_PWM:PWMUDB:add_vi_vv_MODGEN_3_0\[737] = \LED_PWM:PWMUDB:MODULE_3:g2:a0:s_0\[975]
Removing Lhs of wire \LED_PWM:PWMUDB:dith_count_1\\R\[738] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:dith_count_1\\S\[739] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:dith_count_0\\R\[740] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:dith_count_0\\S\[741] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:status_6\[744] = zero[7]
Removing Rhs of wire \LED_PWM:PWMUDB:status_5\[745] = \LED_PWM:PWMUDB:final_kill_reg\[759]
Removing Lhs of wire \LED_PWM:PWMUDB:status_4\[746] = zero[7]
Removing Rhs of wire \LED_PWM:PWMUDB:status_3\[747] = \LED_PWM:PWMUDB:fifo_full\[766]
Removing Rhs of wire \LED_PWM:PWMUDB:status_1\[749] = \LED_PWM:PWMUDB:cmp2_status_reg\[758]
Removing Rhs of wire \LED_PWM:PWMUDB:status_0\[750] = \LED_PWM:PWMUDB:cmp1_status_reg\[757]
Removing Lhs of wire \LED_PWM:PWMUDB:cmp2_status\[755] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:cmp2\[756] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:cmp1_status_reg\\R\[760] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:cmp1_status_reg\\S\[761] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:cmp2_status_reg\\R\[762] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:cmp2_status_reg\\S\[763] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:final_kill_reg\\R\[764] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:final_kill_reg\\S\[765] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:cs_addr_2\[767] = \LED_PWM:PWMUDB:tc_i\[722]
Removing Lhs of wire \LED_PWM:PWMUDB:cs_addr_1\[768] = \LED_PWM:PWMUDB:runmode_enable\[716]
Removing Lhs of wire \LED_PWM:PWMUDB:cs_addr_0\[769] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:compare1\[802] = \LED_PWM:PWMUDB:cmp1_less\[773]
Removing Lhs of wire \LED_PWM:PWMUDB:pwm1_i\[807] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:pwm2_i\[809] = zero[7]
Removing Rhs of wire Net_64[812] = \LED_PWM:PWMUDB:pwm_i_reg\[804]
Removing Lhs of wire \LED_PWM:PWMUDB:pwm_temp\[815] = \LED_PWM:PWMUDB:cmp1\[753]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_23\[856] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_22\[857] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_21\[858] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_20\[859] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_19\[860] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_18\[861] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_17\[862] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_16\[863] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_15\[864] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_14\[865] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_13\[866] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_12\[867] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_11\[868] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_10\[869] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_9\[870] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_8\[871] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_7\[872] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_6\[873] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_5\[874] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_4\[875] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_3\[876] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_2\[877] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_1\[878] = \LED_PWM:PWMUDB:MODIN3_1\[879]
Removing Lhs of wire \LED_PWM:PWMUDB:MODIN3_1\[879] = \LED_PWM:PWMUDB:dith_count_1\[734]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:a_0\[880] = \LED_PWM:PWMUDB:MODIN3_0\[881]
Removing Lhs of wire \LED_PWM:PWMUDB:MODIN3_0\[881] = \LED_PWM:PWMUDB:dith_count_0\[736]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1013] = one[4]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1014] = one[4]
Removing Lhs of wire Net_46[1021] = zero[7]
Removing Lhs of wire tmpOE__red_net_0[1025] = one[4]
Removing Lhs of wire tmpOE__ENA_net_0[1031] = one[4]
Removing Lhs of wire tmpOE__ENB_net_0[1037] = one[4]
Removing Lhs of wire tmpOE__IN1_net_0[1043] = one[4]
Removing Lhs of wire tmpOE__IN2_net_0[1049] = one[4]
Removing Lhs of wire tmpOE__IN3_net_0[1055] = one[4]
Removing Lhs of wire tmpOE__IN4_net_0[1061] = one[4]
Removing Lhs of wire tmpOE__blue_net_0[1067] = one[4]
Removing Lhs of wire \ROOMBA_PWM:Net_81\[1074] = Net_62[1015]
Removing Lhs of wire \ROOMBA_PWM:Net_75\[1075] = zero[7]
Removing Lhs of wire \ROOMBA_PWM:Net_69\[1076] = one[4]
Removing Lhs of wire \ROOMBA_PWM:Net_66\[1077] = zero[7]
Removing Lhs of wire \ROOMBA_PWM:Net_82\[1078] = zero[7]
Removing Lhs of wire \ROOMBA_PWM:Net_72\[1079] = zero[7]
Removing Lhs of wire \Timer_sensor:Net_81\[1086] = Net_206[1099]
Removing Lhs of wire \Timer_sensor:Net_75\[1087] = Net_193[1098]
Removing Lhs of wire \Timer_sensor:Net_69\[1088] = one[4]
Removing Lhs of wire \Timer_sensor:Net_66\[1089] = Net_193[1098]
Removing Lhs of wire \Timer_sensor:Net_82\[1090] = Net_193[1098]
Removing Lhs of wire \Timer_sensor:Net_72\[1091] = Net_193[1098]
Removing Lhs of wire tmpOE__Echo_net_0[1101] = one[4]
Removing Lhs of wire tmpOE__Trigger_net_0[1107] = one[4]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:prevCapture\\D\[1114] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:trig_last\\D\[1115] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:prevCompare1\\D\[1121] = \RIGHT_MOTOR:PWMUDB:cmp1\[71]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:cmp1_status_reg\\D\[1122] = \RIGHT_MOTOR:PWMUDB:cmp1_status\[72]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:cmp2_status_reg\\D\[1123] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:pwm_i_reg\\D\[1125] = \RIGHT_MOTOR:PWMUDB:pwm_i\[123]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:pwm1_i_reg\\D\[1126] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:pwm2_i_reg\\D\[1127] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:tc_i_reg\\D\[1128] = \RIGHT_MOTOR:PWMUDB:status_2\[66]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:prevCapture\\D\[1130] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:trig_last\\D\[1131] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:prevCompare1\\D\[1137] = \LEFT_MOTOR:PWMUDB:cmp1\[408]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:cmp1_status_reg\\D\[1138] = \LEFT_MOTOR:PWMUDB:cmp1_status\[409]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:cmp2_status_reg\\D\[1139] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:pwm_i_reg\\D\[1141] = \LEFT_MOTOR:PWMUDB:pwm_i\[460]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:pwm1_i_reg\\D\[1142] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:pwm2_i_reg\\D\[1143] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:tc_i_reg\\D\[1144] = \LEFT_MOTOR:PWMUDB:status_2\[403]
Removing Lhs of wire \LED_PWM:PWMUDB:prevCapture\\D\[1146] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:trig_last\\D\[1147] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:prevCompare1\\D\[1153] = \LED_PWM:PWMUDB:cmp1\[753]
Removing Lhs of wire \LED_PWM:PWMUDB:cmp1_status_reg\\D\[1154] = \LED_PWM:PWMUDB:cmp1_status\[754]
Removing Lhs of wire \LED_PWM:PWMUDB:cmp2_status_reg\\D\[1155] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:pwm_i_reg\\D\[1157] = \LED_PWM:PWMUDB:pwm_i\[805]
Removing Lhs of wire \LED_PWM:PWMUDB:pwm1_i_reg\\D\[1158] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:pwm2_i_reg\\D\[1159] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:tc_i_reg\\D\[1160] = \LED_PWM:PWMUDB:status_2\[748]

------------------------------------------------------
Aliased 0 equations, 272 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:cmp1\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:cmp1\ <= (\RIGHT_MOTOR:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RIGHT_MOTOR:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \RIGHT_MOTOR:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RIGHT_MOTOR:PWMUDB:dith_count_1\ and \RIGHT_MOTOR:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:cmp1\' (cost = 0):
\LEFT_MOTOR:PWMUDB:cmp1\ <= (\LEFT_MOTOR:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\LEFT_MOTOR:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \LEFT_MOTOR:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\LEFT_MOTOR:PWMUDB:dith_count_1\ and \LEFT_MOTOR:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:cmp1\' (cost = 0):
\LED_PWM:PWMUDB:cmp1\ <= (\LED_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\LED_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \LED_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\LED_PWM:PWMUDB:dith_count_1\ and \LED_PWM:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \RIGHT_MOTOR:PWMUDB:dith_count_0\ and \RIGHT_MOTOR:PWMUDB:dith_count_1\)
	OR (not \RIGHT_MOTOR:PWMUDB:dith_count_1\ and \RIGHT_MOTOR:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \LEFT_MOTOR:PWMUDB:dith_count_0\ and \LEFT_MOTOR:PWMUDB:dith_count_1\)
	OR (not \LEFT_MOTOR:PWMUDB:dith_count_1\ and \LEFT_MOTOR:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \LED_PWM:PWMUDB:dith_count_0\ and \LED_PWM:PWMUDB:dith_count_1\)
	OR (not \LED_PWM:PWMUDB:dith_count_1\ and \LED_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 74 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \RIGHT_MOTOR:PWMUDB:final_capture\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:final_capture\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \LED_PWM:PWMUDB:final_capture\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RIGHT_MOTOR:PWMUDB:min_kill_reg\\D\ to one
Aliasing \RIGHT_MOTOR:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \RIGHT_MOTOR:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \LEFT_MOTOR:PWMUDB:min_kill_reg\\D\ to one
Aliasing \LEFT_MOTOR:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \LEFT_MOTOR:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \LED_PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \LED_PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \LED_PWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:final_capture\[89] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[302] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[312] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[322] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:final_capture\[426] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[639] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[649] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[659] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:final_capture\[771] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[984] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[994] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1004] = zero[7]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:min_kill_reg\\D\[1113] = one[4]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:runmode_enable\\D\[1116] = \RIGHT_MOTOR:PWMUDB:control_7\[8]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:ltch_kill_reg\\D\[1118] = one[4]
Removing Lhs of wire \RIGHT_MOTOR:PWMUDB:final_kill_reg\\D\[1124] = zero[7]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:min_kill_reg\\D\[1129] = one[4]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:runmode_enable\\D\[1132] = \LEFT_MOTOR:PWMUDB:control_7\[345]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:ltch_kill_reg\\D\[1134] = one[4]
Removing Lhs of wire \LEFT_MOTOR:PWMUDB:final_kill_reg\\D\[1140] = zero[7]
Removing Lhs of wire \LED_PWM:PWMUDB:min_kill_reg\\D\[1145] = one[4]
Removing Lhs of wire \LED_PWM:PWMUDB:runmode_enable\\D\[1148] = \LED_PWM:PWMUDB:control_7\[690]
Removing Lhs of wire \LED_PWM:PWMUDB:ltch_kill_reg\\D\[1150] = one[4]
Removing Lhs of wire \LED_PWM:PWMUDB:final_kill_reg\\D\[1156] = zero[7]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\RobotBLE.cyprj -dcpsoc3 RobotBLE.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.574ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Thursday, 16 May 2019 23:15:59
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Toreckk\Desktop\Programming\BLERobot\BLERobot\PSOC\RobotBLE.cydsn\RobotBLE.cyprj -d CY8C4248LQI-BL583 RobotBLE.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RIGHT_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \LEFT_MOTOR:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \LED_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \RIGHT_MOTOR:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RIGHT_MOTOR:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RIGHT_MOTOR:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RIGHT_MOTOR:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RIGHT_MOTOR:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RIGHT_MOTOR:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \LEFT_MOTOR:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \LEFT_MOTOR:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \LEFT_MOTOR:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \LEFT_MOTOR:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \LEFT_MOTOR:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \LEFT_MOTOR:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \LED_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \LED_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \LED_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \LED_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \LED_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \LED_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock BLE_LFCLK to clock LFClk because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock_3'. Signal=Net_206_ff7
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_29_digital
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_2'. Signal=Net_62_ff8
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_62_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \RIGHT_MOTOR:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \LEFT_MOTOR:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \LED_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => red(0)__PA ,
            pin_input => Net_70 ,
            pad => red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ENA(0)__PA ,
            pin_input => Net_92 ,
            pad => ENA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ENB(0)__PA ,
            pin_input => Net_132 ,
            pad => ENB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN1(0)__PA ,
            pad => IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN2(0)__PA ,
            pad => IN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN3(0)__PA ,
            pad => IN3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN4(0)__PA ,
            pad => IN4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => blue(0)__PA ,
            pin_input => Net_179 ,
            pad => blue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo(0)__PA ,
            fb => Net_193 ,
            pad => Echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger(0)__PA ,
            pad => Trigger(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\RIGHT_MOTOR:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RIGHT_MOTOR:PWMUDB:runmode_enable\ * \RIGHT_MOTOR:PWMUDB:tc_i\
        );
        Output = \RIGHT_MOTOR:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\LEFT_MOTOR:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEFT_MOTOR:PWMUDB:runmode_enable\ * \LEFT_MOTOR:PWMUDB:tc_i\
        );
        Output = \LEFT_MOTOR:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\LED_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_PWM:PWMUDB:runmode_enable\ * \LED_PWM:PWMUDB:tc_i\
        );
        Output = \LED_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_70, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_64
        );
        Output = Net_70 (fanout=1)

    MacroCell: Name=\RIGHT_MOTOR:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RIGHT_MOTOR:PWMUDB:control_7\
        );
        Output = \RIGHT_MOTOR:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\RIGHT_MOTOR:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RIGHT_MOTOR:PWMUDB:cmp1_less\
        );
        Output = \RIGHT_MOTOR:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RIGHT_MOTOR:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RIGHT_MOTOR:PWMUDB:prevCompare1\ * 
              \RIGHT_MOTOR:PWMUDB:cmp1_less\
        );
        Output = \RIGHT_MOTOR:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_132, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RIGHT_MOTOR:PWMUDB:runmode_enable\ * 
              \RIGHT_MOTOR:PWMUDB:cmp1_less\
        );
        Output = Net_132 (fanout=1)

    MacroCell: Name=\LEFT_MOTOR:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEFT_MOTOR:PWMUDB:control_7\
        );
        Output = \LEFT_MOTOR:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\LEFT_MOTOR:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEFT_MOTOR:PWMUDB:cmp1_less\
        );
        Output = \LEFT_MOTOR:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\LEFT_MOTOR:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LEFT_MOTOR:PWMUDB:prevCompare1\ * 
              \LEFT_MOTOR:PWMUDB:cmp1_less\
        );
        Output = \LEFT_MOTOR:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_92, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEFT_MOTOR:PWMUDB:runmode_enable\ * 
              \LEFT_MOTOR:PWMUDB:cmp1_less\
        );
        Output = Net_92 (fanout=1)

    MacroCell: Name=\LED_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_PWM:PWMUDB:control_7\
        );
        Output = \LED_PWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\LED_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_PWM:PWMUDB:cmp1_less\
        );
        Output = \LED_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\LED_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LED_PWM:PWMUDB:prevCompare1\ * \LED_PWM:PWMUDB:cmp1_less\
        );
        Output = \LED_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_64, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_PWM:PWMUDB:runmode_enable\ * \LED_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_64 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\RIGHT_MOTOR:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_29_digital ,
            cs_addr_2 => \RIGHT_MOTOR:PWMUDB:tc_i\ ,
            cs_addr_1 => \RIGHT_MOTOR:PWMUDB:runmode_enable\ ,
            cl0_comb => \RIGHT_MOTOR:PWMUDB:cmp1_less\ ,
            z0_comb => \RIGHT_MOTOR:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RIGHT_MOTOR:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LEFT_MOTOR:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_29_digital ,
            cs_addr_2 => \LEFT_MOTOR:PWMUDB:tc_i\ ,
            cs_addr_1 => \LEFT_MOTOR:PWMUDB:runmode_enable\ ,
            cl0_comb => \LEFT_MOTOR:PWMUDB:cmp1_less\ ,
            z0_comb => \LEFT_MOTOR:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \LEFT_MOTOR:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LED_PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_62_digital ,
            cs_addr_2 => \LED_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \LED_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \LED_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \LED_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \LED_PWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\RIGHT_MOTOR:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_29_digital ,
            status_3 => \RIGHT_MOTOR:PWMUDB:status_3\ ,
            status_2 => \RIGHT_MOTOR:PWMUDB:status_2\ ,
            status_0 => \RIGHT_MOTOR:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LEFT_MOTOR:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_29_digital ,
            status_3 => \LEFT_MOTOR:PWMUDB:status_3\ ,
            status_2 => \LEFT_MOTOR:PWMUDB:status_2\ ,
            status_0 => \LEFT_MOTOR:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LED_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_62_digital ,
            status_3 => \LED_PWM:PWMUDB:status_3\ ,
            status_2 => \LED_PWM:PWMUDB:status_2\ ,
            status_0 => \LED_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\RIGHT_MOTOR:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_29_digital ,
            control_7 => \RIGHT_MOTOR:PWMUDB:control_7\ ,
            control_6 => \RIGHT_MOTOR:PWMUDB:control_6\ ,
            control_5 => \RIGHT_MOTOR:PWMUDB:control_5\ ,
            control_4 => \RIGHT_MOTOR:PWMUDB:control_4\ ,
            control_3 => \RIGHT_MOTOR:PWMUDB:control_3\ ,
            control_2 => \RIGHT_MOTOR:PWMUDB:control_2\ ,
            control_1 => \RIGHT_MOTOR:PWMUDB:control_1\ ,
            control_0 => \RIGHT_MOTOR:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LEFT_MOTOR:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_29_digital ,
            control_7 => \LEFT_MOTOR:PWMUDB:control_7\ ,
            control_6 => \LEFT_MOTOR:PWMUDB:control_6\ ,
            control_5 => \LEFT_MOTOR:PWMUDB:control_5\ ,
            control_4 => \LEFT_MOTOR:PWMUDB:control_4\ ,
            control_3 => \LEFT_MOTOR:PWMUDB:control_3\ ,
            control_2 => \LEFT_MOTOR:PWMUDB:control_2\ ,
            control_1 => \LEFT_MOTOR:PWMUDB:control_1\ ,
            control_0 => \LEFT_MOTOR:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LED_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_62_digital ,
            control_7 => \LED_PWM:PWMUDB:control_7\ ,
            control_6 => \LED_PWM:PWMUDB:control_6\ ,
            control_5 => \LED_PWM:PWMUDB:control_5\ ,
            control_4 => \LED_PWM:PWMUDB:control_4\ ,
            control_3 => \LED_PWM:PWMUDB:control_3\ ,
            control_2 => \LED_PWM:PWMUDB:control_2\ ,
            control_1 => \LED_PWM:PWMUDB:control_1\ ,
            control_0 => \LED_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr
        PORT MAP (
            interrupt => Net_197 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    2 :    4 : 50.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   14 :   24 :   38 : 36.84 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
BLE                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   16 :   16 :   32 : 50.00 %
  Unique P-terms              :   16 :   48 :   64 : 25.00 %
  Total P-terms               :   16 :      :      :        
  Datapath Cells              :    3 :    1 :    4 : 75.00 %
  Status Cells                :    3 :    1 :    4 : 75.00 %
    StatusI Registers         :    3 :      :      :        
  Control Cells               :    3 :    1 :    4 : 75.00 %
    Control Registers         :    3 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.143ms
Tech Mapping phase: Elapsed time ==> 0s.191ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
red(0)                              : [IOP=(3)][IoId=(7)]                
ENA(0)                              : [IOP=(3)][IoId=(0)]                
ENB(0)                              : [IOP=(2)][IoId=(0)]                
IN1(0)                              : [IOP=(3)][IoId=(1)]                
IN2(0)                              : [IOP=(2)][IoId=(1)]                
IN3(0)                              : [IOP=(3)][IoId=(2)]                
IN4(0)                              : [IOP=(2)][IoId=(2)]                
blue(0)                             : [IOP=(3)][IoId=(6)]                
Echo(0)                             : [IOP=(1)][IoId=(0)]                
Trigger(0)                          : [IOP=(1)][IoId=(1)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\BLE:cy_m0s8_ble\                   : BLE_[FFB(BLE,0)]                   
\ROOMBA_PWM:cy_m0s8_tcpwm_1\        : TCPWM_[FFB(TCPWM,3)]               
\Timer_sensor:cy_m0s8_tcpwm_1\      : TCPWM_[FFB(TCPWM,0)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.2169200s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.667ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0009128 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    6 :    2 :    8 :  75.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.17
                   Pterms :            2.67
               Macrocells :            2.67
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       5.33 :       5.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_64, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_PWM:PWMUDB:runmode_enable\ * \LED_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_64 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LED_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_PWM:PWMUDB:cmp1_less\
        );
        Output = \LED_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LED_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LED_PWM:PWMUDB:prevCompare1\ * \LED_PWM:PWMUDB:cmp1_less\
        );
        Output = \LED_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LED_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_PWM:PWMUDB:control_7\
        );
        Output = \LED_PWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_70, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_64
        );
        Output = Net_70 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LED_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_PWM:PWMUDB:runmode_enable\ * \LED_PWM:PWMUDB:tc_i\
        );
        Output = \LED_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\LED_PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_62_digital ,
        cs_addr_2 => \LED_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \LED_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \LED_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \LED_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \LED_PWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LED_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_62_digital ,
        status_3 => \LED_PWM:PWMUDB:status_3\ ,
        status_2 => \LED_PWM:PWMUDB:status_2\ ,
        status_0 => \LED_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LED_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_62_digital ,
        control_7 => \LED_PWM:PWMUDB:control_7\ ,
        control_6 => \LED_PWM:PWMUDB:control_6\ ,
        control_5 => \LED_PWM:PWMUDB:control_5\ ,
        control_4 => \LED_PWM:PWMUDB:control_4\ ,
        control_3 => \LED_PWM:PWMUDB:control_3\ ,
        control_2 => \LED_PWM:PWMUDB:control_2\ ,
        control_1 => \LED_PWM:PWMUDB:control_1\ ,
        control_0 => \LED_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_132, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RIGHT_MOTOR:PWMUDB:runmode_enable\ * 
              \RIGHT_MOTOR:PWMUDB:cmp1_less\
        );
        Output = Net_132 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RIGHT_MOTOR:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RIGHT_MOTOR:PWMUDB:cmp1_less\
        );
        Output = \RIGHT_MOTOR:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RIGHT_MOTOR:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RIGHT_MOTOR:PWMUDB:prevCompare1\ * 
              \RIGHT_MOTOR:PWMUDB:cmp1_less\
        );
        Output = \RIGHT_MOTOR:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RIGHT_MOTOR:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RIGHT_MOTOR:PWMUDB:control_7\
        );
        Output = \RIGHT_MOTOR:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\RIGHT_MOTOR:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RIGHT_MOTOR:PWMUDB:runmode_enable\ * \RIGHT_MOTOR:PWMUDB:tc_i\
        );
        Output = \RIGHT_MOTOR:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RIGHT_MOTOR:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_29_digital ,
        cs_addr_2 => \RIGHT_MOTOR:PWMUDB:tc_i\ ,
        cs_addr_1 => \RIGHT_MOTOR:PWMUDB:runmode_enable\ ,
        cl0_comb => \RIGHT_MOTOR:PWMUDB:cmp1_less\ ,
        z0_comb => \RIGHT_MOTOR:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RIGHT_MOTOR:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\RIGHT_MOTOR:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_29_digital ,
        status_3 => \RIGHT_MOTOR:PWMUDB:status_3\ ,
        status_2 => \RIGHT_MOTOR:PWMUDB:status_2\ ,
        status_0 => \RIGHT_MOTOR:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RIGHT_MOTOR:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_29_digital ,
        control_7 => \RIGHT_MOTOR:PWMUDB:control_7\ ,
        control_6 => \RIGHT_MOTOR:PWMUDB:control_6\ ,
        control_5 => \RIGHT_MOTOR:PWMUDB:control_5\ ,
        control_4 => \RIGHT_MOTOR:PWMUDB:control_4\ ,
        control_3 => \RIGHT_MOTOR:PWMUDB:control_3\ ,
        control_2 => \RIGHT_MOTOR:PWMUDB:control_2\ ,
        control_1 => \RIGHT_MOTOR:PWMUDB:control_1\ ,
        control_0 => \RIGHT_MOTOR:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_92, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEFT_MOTOR:PWMUDB:runmode_enable\ * 
              \LEFT_MOTOR:PWMUDB:cmp1_less\
        );
        Output = Net_92 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LEFT_MOTOR:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEFT_MOTOR:PWMUDB:cmp1_less\
        );
        Output = \LEFT_MOTOR:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LEFT_MOTOR:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LEFT_MOTOR:PWMUDB:prevCompare1\ * 
              \LEFT_MOTOR:PWMUDB:cmp1_less\
        );
        Output = \LEFT_MOTOR:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LEFT_MOTOR:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEFT_MOTOR:PWMUDB:control_7\
        );
        Output = \LEFT_MOTOR:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\LEFT_MOTOR:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEFT_MOTOR:PWMUDB:runmode_enable\ * \LEFT_MOTOR:PWMUDB:tc_i\
        );
        Output = \LEFT_MOTOR:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\LEFT_MOTOR:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_29_digital ,
        cs_addr_2 => \LEFT_MOTOR:PWMUDB:tc_i\ ,
        cs_addr_1 => \LEFT_MOTOR:PWMUDB:runmode_enable\ ,
        cl0_comb => \LEFT_MOTOR:PWMUDB:cmp1_less\ ,
        z0_comb => \LEFT_MOTOR:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \LEFT_MOTOR:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LEFT_MOTOR:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_29_digital ,
        status_3 => \LEFT_MOTOR:PWMUDB:status_3\ ,
        status_2 => \LEFT_MOTOR:PWMUDB:status_2\ ,
        status_0 => \LEFT_MOTOR:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LEFT_MOTOR:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_29_digital ,
        control_7 => \LEFT_MOTOR:PWMUDB:control_7\ ,
        control_6 => \LEFT_MOTOR:PWMUDB:control_6\ ,
        control_5 => \LEFT_MOTOR:PWMUDB:control_5\ ,
        control_4 => \LEFT_MOTOR:PWMUDB:control_4\ ,
        control_3 => \LEFT_MOTOR:PWMUDB:control_3\ ,
        control_2 => \LEFT_MOTOR:PWMUDB:control_2\ ,
        control_1 => \LEFT_MOTOR:PWMUDB:control_1\ ,
        control_0 => \LEFT_MOTOR:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr
        PORT MAP (
            interrupt => Net_197 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = Echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo(0)__PA ,
        fb => Net_193 ,
        pad => Echo(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger(0)__PA ,
        pad => Trigger(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = ENB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ENB(0)__PA ,
        pin_input => Net_132 ,
        pad => ENB(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN2(0)__PA ,
        pad => IN2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = IN4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN4(0)__PA ,
        pad => IN4(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = ENA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ENA(0)__PA ,
        pin_input => Net_92 ,
        pad => ENA(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN1(0)__PA ,
        pad => IN1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = IN3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN3(0)__PA ,
        pad => IN3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => blue(0)__PA ,
        pin_input => Net_179 ,
        pad => blue(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => red(0)__PA ,
        pin_input => Net_70 ,
        pad => red(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_7 => Net_206_ff7 ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_8 => Net_62_ff8 ,
            udb_div_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: empty
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\Timer_sensor:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_206_ff7 ,
            capture => Net_193 ,
            count => one ,
            reload => Net_193 ,
            stop => Net_193 ,
            start => Net_193 ,
            tr_underflow => Net_199 ,
            tr_overflow => Net_198 ,
            tr_compare_match => Net_200 ,
            line => Net_201 ,
            line_compl => Net_202 ,
            interrupt => Net_197 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,3): 
    m0s8tcpwmcell: Name =\ROOMBA_PWM:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_62_ff8 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_187 ,
            tr_overflow => Net_186 ,
            tr_compare_match => Net_188 ,
            line => Net_179 ,
            line_compl => Net_190 ,
            interrupt => Net_185 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_29_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_62_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
BLE group 0: 
    BLE Block @ F(BLE,0): 
    p4blecell: Name =\BLE:cy_m0s8_ble\
        PORT MAP (
            interrupt => \BLE:Net_15\ ,
            rfctrl_extpa_en => Net_31 );
        Properties:
        {
            cy_registers = ""
        }
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |            | 
Port | Pin | Fixed |      Type |       Drive Mode |       Name | Connections
-----+-----+-------+-----------+------------------+------------+------------
   1 |   0 |     * |      NONE |     HI_Z_DIGITAL |    Echo(0) | FB(Net_193)
     |   1 |     * |      NONE |         CMOS_OUT | Trigger(0) | 
-----+-----+-------+-----------+------------------+------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT |     ENB(0) | In(Net_132)
     |   1 |     * |      NONE |         CMOS_OUT |     IN2(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |     IN4(0) | 
-----+-----+-------+-----------+------------------+------------+------------
   3 |   0 |     * |      NONE |         CMOS_OUT |     ENA(0) | In(Net_92)
     |   1 |     * |      NONE |         CMOS_OUT |     IN1(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |     IN3(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |    blue(0) | In(Net_179)
     |   7 |     * |      NONE |         CMOS_OUT |     red(0) | In(Net_70)
----------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.042ms
Digital Placement phase: Elapsed time ==> 1s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/3/256dma/route_arch-rrg.cydata" --vh2-path "RobotBLE_r.vh2" --pcf-path "RobotBLE.pco" --des-name "RobotBLE" --dsf-path "RobotBLE.dsf" --sdc-path "RobotBLE.sdc" --lib-path "RobotBLE_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.333ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in RobotBLE_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.360ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.291ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.002ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.005ms
API generation phase: Elapsed time ==> 2s.372ms
Dependency generation phase: Elapsed time ==> 0s.016ms
Cleanup phase: Elapsed time ==> 0s.004ms
