Fitter report for DE4Gen2x8If128
Wed Aug 29 18:35:41 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. GXB Receiver Summary
 20. GXB Receiver Channel
 21. GXB Transmitter Summary
 22. Optimized GXB Elements
 23. GXB Transmitter Channel
 24. GXB Transmitter PLL
 25. GXB Central Clock Divider
 26. GXB PLL to Transmitter Skew
 27. I/O Assignment Warnings
 28. PCI Express Hard-IP Blocks
 29. Fitter Resource Utilization by Entity
 30. Delay Chain Summary
 31. Pad To Core Delay Chain Fanout
 32. Control Signals
 33. Global & Other Fast Signals
 34. Non-Global High Fan-Out Signals
 35. Fitter RAM Summary
 36. Routing Usage Summary
 37. LAB Logic Elements
 38. LAB-wide Signals
 39. LAB Signals Sourced
 40. LAB Signals Sourced Out
 41. LAB Distinct Inputs
 42. Fitter HSLP Summary
 43. I/O Rules Summary
 44. I/O Rules Details
 45. I/O Rules Matrix
 46. Fitter Device Options
 47. Operating Settings and Conditions
 48. Estimated Delay Added for Hold Timing Summary
 49. Estimated Delay Added for Hold Timing Details
 50. Fitter Messages
 51. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+-----------------------------------+-------------------------------------------------+
; Fitter Status                     ; Successful - Wed Aug 29 18:35:41 2018           ;
; Quartus Prime Version             ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                     ; DE4Gen2x8If128                                  ;
; Top-level Entity Name             ; DE4Gen2x8If128                                  ;
; Family                            ; Stratix IV                                      ;
; Device                            ; EP4SGX230KF40C2                                 ;
; Timing Models                     ; Final                                           ;
; Logic utilization                 ; 18 %                                            ;
;     Combinational ALUTs           ; 12,726 / 182,400 ( 7 % )                        ;
;     Memory ALUTs                  ; 381 / 91,200 ( < 1 % )                          ;
;     Dedicated logic registers     ; 29,199 / 182,400 ( 16 % )                       ;
; Total registers                   ; 29199                                           ;
; Total pins                        ; 48 / 888 ( 5 % )                                ;
; Total virtual pins                ; 0                                               ;
; Total block memory bits           ; 12,780,561 / 14,625,792 ( 87 % )                ;
; DSP block 18-bit elements         ; 0 / 1,288 ( 0 % )                               ;
; Total GXB Receiver Channel PCS    ; 8 / 24 ( 33 % )                                 ;
; Total GXB Receiver Channel PMA    ; 8 / 36 ( 22 % )                                 ;
; Total GXB Transmitter Channel PCS ; 8 / 24 ( 33 % )                                 ;
; Total GXB Transmitter Channel PMA ; 8 / 36 ( 22 % )                                 ;
; Total PLLs                        ; 1 / 8 ( 13 % )                                  ;
; Total DLLs                        ; 0 / 4 ( 0 % )                                   ;
+-----------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4SGX230KF40C2                       ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; Programmable Power Technology Optimization                                 ; Automatic                             ; Automatic                             ;
; Programmable Power Maximum High-Speed Fraction of Used LAB Tiles           ; 1.0                                   ; 1.0                                   ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; M144K Block Read Clock Duty Cycle Dependency                               ; Off                                   ; Off                                   ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; SKIP_CRC_CHECK_IN_HC                                                       ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.7%      ;
;     Processor 3            ;   5.1%      ;
;     Processor 4            ;   4.9%      ;
;     Processor 5            ;   4.8%      ;
;     Processor 6            ;   4.7%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+--------------------------+--------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                ; Action          ; Operation                                         ; Reason                   ; Node Port    ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                              ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+--------------------------+--------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[0]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a0                                                                                                           ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[1]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a1                                                                                                           ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[2]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a2                                                                                                           ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[3]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a3                                                                                                           ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[4]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a4                                                                                                           ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[5]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a5                                                                                                           ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[6]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a6                                                                                                           ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[7]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a7                                                                                                           ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[8]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a8                                                                                                           ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[9]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a9                                                                                                           ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[10]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a10                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[11]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a11                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[12]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a12                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[13]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a13                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[14]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a14                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[15]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a15                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[16]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a16                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[17]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a17                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[18]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a18                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[19]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a19                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[20]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a20                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[21]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a21                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[22]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a22                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[23]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a23                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[24]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a24                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[25]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a25                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[26]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a26                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[27]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a27                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[28]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a28                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[29]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a29                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[30]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a30                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[31]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a31                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[32]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a32                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[33]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a33                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[34]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a34                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[35]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a35                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[36]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a36                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[37]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a37                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[38]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a38                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[39]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a39                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[40]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a40                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[41]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a41                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[42]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a42                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[43]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a43                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[44]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a44                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[45]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a45                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[46]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a46                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[47]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a47                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[48]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a48                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[49]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a49                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[50]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a50                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[51]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a51                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[52]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a52                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[53]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a53                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[54]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a54                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[55]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a55                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[56]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a56                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[57]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a57                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[58]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a58                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[59]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a59                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[60]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a60                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[61]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a61                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[62]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a62                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[63]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a63                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[64]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a64                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[65]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a65                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[66]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a66                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[67]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a67                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[68]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a68                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[69]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a69                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[70]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a70                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[71]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a71                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[72]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a72                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[73]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a73                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[74]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a74                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[75]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a75                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[76]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a76                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[77]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a77                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[78]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a78                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[79]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a79                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[80]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a80                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[81]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a81                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[82]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a82                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[83]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a83                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[84]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a84                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[85]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a85                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[86]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a86                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[87]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a87                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[88]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a88                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[89]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a89                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[90]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a90                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[91]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a91                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[92]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a92                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[93]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a93                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[94]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a94                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[95]                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ram_block1a95                                                                                                          ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[0]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a0                                                                                     ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[1]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a1                                                                                     ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[2]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a2                                                                                     ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[3]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a3                                                                                     ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[4]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a4                                                                                     ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[5]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a5                                                                                     ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[6]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a6                                                                                     ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[7]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a7                                                                                     ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[8]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a8                                                                                     ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[9]                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a9                                                                                     ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[10]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a10                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[11]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a11                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[12]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a12                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[13]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a13                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[14]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a14                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[15]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a15                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[16]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a16                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[17]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a17                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[18]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a18                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[19]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a19                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[20]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a20                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[21]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a21                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[22]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a22                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[23]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a23                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[24]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a24                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[25]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a25                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[26]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a26                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[27]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a27                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[28]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a28                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[29]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a29                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[30]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a30                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[31]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a31                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[32]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a32                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[33]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a33                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[34]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a34                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[35]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a35                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[36]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a36                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[37]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a37                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[38]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a38                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[39]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a39                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[40]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a40                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[41]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a41                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[42]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a42                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[43]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a43                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[44]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a44                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[45]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a45                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[46]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a46                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[47]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a47                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[48]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a48                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[49]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a49                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[50]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a50                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[51]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a51                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[52]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a52                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[53]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a53                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[54]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a54                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[55]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a55                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[56]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a56                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[57]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a57                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[58]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a58                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[59]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a59                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[60]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a60                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[61]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a61                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[62]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a62                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[63]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a63                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[64]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a64                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[65]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a65                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[66]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a66                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[67]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a67                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[68]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a68                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[69]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a69                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[70]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a70                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[71]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a71                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[72]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a72                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[73]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a73                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[74]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a74                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[75]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a75                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[76]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a76                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[77]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a77                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[78]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a78                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[79]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a79                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[80]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a80                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[81]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a81                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[82]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a82                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[83]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a83                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[84]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a84                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[85]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a85                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[86]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a86                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[87]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a87                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[88]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a88                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[89]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a89                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[90]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a90                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[91]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a91                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[92]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a92                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[93]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a93                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[94]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a94                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[95]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a95                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[96]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a96                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[97]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a97                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[98]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a98                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[99]                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a99                                                                                    ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[100]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a100                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[101]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a101                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[102]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a102                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[103]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a103                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[104]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a104                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[105]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a105                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[106]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a106                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[107]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a107                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[108]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a108                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[109]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a109                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[110]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a110                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[111]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a111                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[112]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a112                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[113]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a113                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[114]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a114                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[115]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a115                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[116]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a116                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[117]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a117                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[118]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a118                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[119]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a119                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[120]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a120                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[121]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a121                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[122]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a122                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[123]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a123                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[124]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a124                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[125]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a125                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[126]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a126                                                                                   ; PORTBDATAOUT     ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoData[127]                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q            ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ram_block1a127                                                                                   ; PORTBDATAOUT     ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|Equal9~1                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|Equal9~1DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|LessThan1~2                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|LessThan1~2DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|Mux18~0                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|Mux18~0DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[1]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[1]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer~0                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer~0DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|_rValid~0                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|_rValid~0DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst|rData[1][3]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst|rData[1][3]~DUPLICATE                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|rValid                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|rValid~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:start_flag_register|rData[0]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:start_flag_register|rData[0]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_register|rData[12]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_register|rData[12]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_register|rData[31]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_register|rData[31]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_register|rData~3                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_register|rData~3DUPLICATE                                                                                                                                                ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_register|rData~24                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_register|rData~24DUPLICATE                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst|Mux0~0                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst|Mux0~0DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|_wTxMuxSelectDataReadyAndPayload[0]~2                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|_wTxMuxSelectDataReadyAndPayload[0]~2DUPLICATE                                                                           ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|WR_DATA_READY                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|WR_DATA_READY~DUPLICATE                                                  ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|_rValid~0                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|_rValid~0DUPLICATE                                                       ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rValid[1]                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rValid[1]~DUPLICATE                                                      ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|_rValid~0                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|_rValid~0DUPLICATE                                                     ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rValid[1]                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rValid[1]~DUPLICATE                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst|WR_DATA_READY~0                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst|WR_DATA_READY~0DUPLICATE                                                  ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst|rData[1][0]                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst|rData[1][0]~DUPLICATE                                                     ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|rCtrValue[1]                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|rCtrValue[1]~DUPLICATE                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|rCtrValue[1]_OTERM33                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|rCtrValue[1]_OTERM33~DUPLICATE                       ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|wInc~1                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|wInc~1DUPLICATE                                      ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|Equal0~1                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|Equal0~1DUPLICATE                                                ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|_rFull                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|_rFull~DUPLICATE                                                 ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rFull                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rFull~DUPLICATE                                                  ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rRdPtr~0                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rRdPtr~0DUPLICATE                                                ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|Equal0~2                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|Equal0~2DUPLICATE                                                ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY~DUPLICATE ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg|reg_pipeline:pipeline_inst|_rValid~2                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg|reg_pipeline:pipeline_inst|_rValid~2DUPLICATE                            ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|Add0~1                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|Add0~1DUPLICATE                                                                                                             ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|Add0~2                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|Add0~2DUPLICATE                                                                                                             ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtr[2]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtr[2]~DUPLICATE                                                                                                         ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtr[2]_OTERM217                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtr[2]_OTERM217~DUPLICATE                                                                                                ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtr~0                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtr~0DUPLICATE                                                                                                           ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rWrPtrPlus1[1]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rWrPtrPlus1[1]~DUPLICATE                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rWrPtrPlus1[4]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rWrPtrPlus1[4]~DUPLICATE                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|wRdEnInternal~0                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|wRdEnInternal~0DUPLICATE                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|LessThan2~5                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|LessThan2~5DUPLICATE                                                                                                     ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|WR_DATA_READY                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|WR_DATA_READY~DUPLICATE                                                  ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register|reg_pipeline:pipeline_inst|_rValid~1                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register|reg_pipeline:pipeline_inst|_rValid~1DUPLICATE                      ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register|reg_pipeline:pipeline_inst|rValid[1]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register|reg_pipeline:pipeline_inst|rValid[1]~DUPLICATE                     ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][6]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][6]~DUPLICATE                          ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|_rValid~0                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|_rValid~0DUPLICATE                                                     ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][2]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][2]~DUPLICATE                                                  ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][2]_OTERM621                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][2]_OTERM621~DUPLICATE                                         ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rValid[1]                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rValid[1]~DUPLICATE                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|wTxDataWordReady[0]~0                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|wTxDataWordReady[0]~0DUPLICATE                                                                                           ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|rCtrValue[0]                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|rCtrValue[0]~DUPLICATE                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|rCtrValue[0]_OTERM401                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|rCtrValue[0]_OTERM401~DUPLICATE                      ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|rCtrValue[1]                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|rCtrValue[1]~DUPLICATE                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|rCtrValue[1]_OTERM403                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|rCtrValue[1]_OTERM403~DUPLICATE                      ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst|rCtrValue~0                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst|rCtrValue~0DUPLICATE                                 ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[2].perfifo_ctr_inst|rCtrValue[0]                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[2].perfifo_ctr_inst|rCtrValue[0]~DUPLICATE                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[2].perfifo_ctr_inst|rCtrValue[0]_OTERM371                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[2].perfifo_ctr_inst|rCtrValue[0]_OTERM371~DUPLICATE                      ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rRdPtr~0                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rRdPtr~0DUPLICATE                                                ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|wRdEn                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|wRdEn~DUPLICATE                                                  ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|wRdEn                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|wRdEn~DUPLICATE                                                  ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rRdPtr~0                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rRdPtr~0DUPLICATE                                                ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|wRdEn                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|wRdEn~DUPLICATE                                                  ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY~DUPLICATE  ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY~DUPLICATE ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY~DUPLICATE  ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg|reg_pipeline:pipeline_inst|_rValid~4                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg|reg_pipeline:pipeline_inst|_rValid~4DUPLICATE                            ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|_rValid~0                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|_rValid~0DUPLICATE                         ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rValid[1]                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rValid[1]~DUPLICATE                        ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[0]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[0]~DUPLICATE                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[0]_OTERM929                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[0]_OTERM929~DUPLICATE                                                                                           ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[1]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[1]~DUPLICATE                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[1]_OTERM925                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[1]_OTERM925~DUPLICATE                                                                                           ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[2]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[2]~DUPLICATE                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[2]_OTERM921                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[2]_OTERM921~DUPLICATE                                                                                           ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtr~0                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtr~0DUPLICATE                                                                                                           ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|wRdEnInternal~0                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|wRdEnInternal~0DUPLICATE                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][1]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][1]~DUPLICATE                                                                              ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][81]                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][81]~DUPLICATE                                                                             ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][83]                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][83]~DUPLICATE                                                                             ;                  ;                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][108]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][108]~DUPLICATE                                                                            ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rEmpty                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rEmpty~DUPLICATE                                                                                                                                 ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rEmpty~0                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rEmpty~0DUPLICATE                                                                                                                                ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|rCount[1]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|rCount[1]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|rCount~0                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|rCount~0DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|comb~4                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|comb~4DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataInEn[0]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataInEn[0]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataInEn[2]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataInEn[2]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataInEn~0                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataInEn~0DUPLICATE                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataInEn~2                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataInEn~2DUPLICATE                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[30]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[30]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[58]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataMasked[58]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|wDataMasked[30]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|wDataMasked[30]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|wDataMasked[58]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|wDataMasked[58]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[83]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[83]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[92]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[92]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[112]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[112]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[115]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataMasked[115]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|wDataMasked[83]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|wDataMasked[83]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|wDataMasked[92]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|wDataMasked[92]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|wDataMasked[112]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|wDataMasked[112]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|wDataMasked[115]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|wDataMasked[115]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataInEn[1]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataInEn[1]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataInEn~1                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataInEn~1DUPLICATE                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[3]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataMasked[3]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|wDataMasked[3]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|wDataMasked[3]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|Decoder1~0                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|Decoder1~0DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|Selector5~4                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|Selector5~4DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|_rErr~0                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|_rErr~0DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|_rMaxLen                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|_rMaxLen~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rErr                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rErr~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rMainState[0]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rMainState[0]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rMaxLen                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rMaxLen~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rRxState[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rRxState[0]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rRxState[0]~0                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rRxState[0]~0DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rTxnData[7]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rTxnData[7]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rTxnData[15]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rTxnData[15]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rTxnData[17]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rTxnData[17]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rTxnDone                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rTxnDone~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rTxnDone~1                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rTxnDone~1DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_requester_mux:requesterMux|Mux2~0                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_requester_mux:requesterMux|Mux2~0DUPLICATE                                                                                                                                                                ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_requester_mux:requesterMux|rAck                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_requester_mux:requesterMux|rAck~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|LessThan3~3                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|LessThan3~3DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|Selector1~0                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|Selector1~0DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rPayloadSpill                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rPayloadSpill~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|Selector7~2                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|Selector7~2DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|Selector8~0                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|Selector8~0DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rState[0]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rState[0]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|_rRdPtr[0]~0                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|_rRdPtr[0]~0DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|rRdPtr[0]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|rRdPtr[0]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|rRdPtr[6]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|rRdPtr[6]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|ShiftRight0~17                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|ShiftRight0~17DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|ShiftRight0~97                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|ShiftRight0~97DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[26]~108                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[26]~108DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[60]~115                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[60]~115DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[76]~155                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[76]~155DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[84]~171                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[84]~171DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[105]~41                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[105]~41DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[144]~263                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[144]~263DUPLICATE                                                                                                                                                                ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[162]~207                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[162]~207DUPLICATE                                                                                                                                                                ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[172]~245                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[172]~245DUPLICATE                                                                                                                                                                ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[177]~265                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[177]~265DUPLICATE                                                                                                                                                                ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[179]~273                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[179]~273DUPLICATE                                                                                                                                                                ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[180]~277                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[180]~277DUPLICATE                                                                                                                                                                ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[201]~232                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[201]~232DUPLICATE                                                                                                                                                                ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[208]~260                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[208]~260DUPLICATE                                                                                                                                                                ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[218]~300                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[218]~300DUPLICATE                                                                                                                                                                ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[26]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[26]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[60]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[60]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[76]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[76]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[84]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[84]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[105]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[105]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[144]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[144]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[162]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[162]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[172]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[172]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[177]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[177]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[179]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[179]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[180]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[180]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[201]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[201]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[208]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[208]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[218]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rData[218]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rLenLSB1[0]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rLenLSB1[0]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rRdPtrPlus1[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rRdPtrPlus1[0]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rRdPtrPlus1[0]~1                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rRdPtrPlus1[0]~1DUPLICATE                                                                                                                                                ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rWrPtrPlus1[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rWrPtrPlus1[0]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rWrPtrPlus1~0                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rWrPtrPlus1~0DUPLICATE                                                                                                                                                   ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|Selector0~0                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|Selector0~0DUPLICATE                                                                                                                                                                ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[0]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[0]~DUPLICATE                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|rPause                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|rPause~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|rState~2                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|rState~2DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|rState~4                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|rState~4DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor|Selector5~2                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor|Selector5~2DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor|_rEvent                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor|_rEvent~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor|rState[0]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor|rState[0]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|_rBufWordsInit[25]~25                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|_rBufWordsInit[25]~25DUPLICATE                                                                                                                                                              ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|_rBufWordsInit[28]~28                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|_rBufWordsInit[28]~28DUPLICATE                                                                                                                                                              ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|_rLen[4]~4                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|_rLen[4]~4DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rBufWordsInit[25]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rBufWordsInit[25]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rBufWordsInit[28]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rBufWordsInit[28]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rDoneLen~2                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rDoneLen~2DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rLen[4]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rLen[4]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|ShiftLeft0~2                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|ShiftLeft0~2DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|ShiftLeft0~4                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|ShiftLeft0~4DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|ShiftLeft0~5                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|ShiftLeft0~5DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rCplDAmt[4]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rCplDAmt[4]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rMaxRecv[7]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rMaxRecv[7]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rMaxRecv[8]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rMaxRecv[8]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rMaxRecv[10]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rMaxRecv[10]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|Mux63~0                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|Mux63~0DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|WR_DATA_READY~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rUsing[19]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rUsing[19]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rUsing[28]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rUsing[28]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rUsing[29]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rUsing[29]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rUsing~22                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rUsing~22DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rUsing~26                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rUsing~26DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rUsing~28                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rUsing~28DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|Add19~0                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|Add19~0DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ShiftRight3~0                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ShiftRight3~0DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rCount[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rCount[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rCount[0]_OTERM978                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rCount[0]_OTERM978~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDEShift[0]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDEShift[0]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDone[5]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDone[5]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPosNow~38                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPosNow~38DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[3]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[3]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[4]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[4]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[12]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[12]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[18]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[18]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[19]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[19]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos~8                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos~8DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos~11                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos~11DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos~16                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos~16DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos~19                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos~19DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos~22                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos~22DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPrevPos[8]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPrevPos[8]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rShiftDown[5]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rShiftDown[5]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rShiftDown[6]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rShiftDown[6]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rShiftUp[6]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rShiftUp[6]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rUseCurrPos                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rUseCurrPos~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rUseCurrPos~2                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rUseCurrPos~2DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|Selector15~0                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|Selector15~0DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|Selector16~0                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|Selector16~0DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|Selector23~0                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|Selector23~0DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|Selector47~1                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|Selector47~1DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|Selector50~2                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|Selector50~2DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|ShiftLeft1~3                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|ShiftLeft1~3DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|ShiftLeft2~2                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|ShiftLeft2~2DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|cntr_3mf:cntr1|counter_reg_bit[0]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|cntr_3mf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|cntr_3mf:cntr1|counter_reg_bit[0]~0                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|cntr_3mf:cntr1|counter_reg_bit[0]~0DUPLICATE                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rClear[13]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rClear[13]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rClear[20]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rClear[20]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rClear[21]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rClear[21]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataAddr[6]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataAddr[6]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataAddr[9]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataAddr[9]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|Add1~0                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|Add1~0DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|rRdPtrPlus1[5]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|rRdPtrPlus1[5]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|rWrPtr[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|rWrPtr[0]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|rWrPtr[2]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|rWrPtr[2]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|rWrPtr~2                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|rWrPtr~2DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|rWrPtr~4                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|rWrPtr~4DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|wRdEn                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|wRdEn~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|Mux270~2                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|Mux270~2DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|cntr_7mf:cntr1|counter_reg_bit[0]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|cntr_7mf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|cntr_7mf:cntr1|counter_reg_bit[0]~0                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|cntr_7mf:cntr1|counter_reg_bit[0]~0DUPLICATE                                                                                                                   ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|rCapState[0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|rCapState[0]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|rRdAddr[42]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|rRdAddr[42]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|rWrAddr[41]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|rWrAddr[41]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selRd|rReqChnlNext[1]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selRd|rReqChnlNext[1]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|decode_jpa:decode2|w_anode82878w[2]~0                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|decode_jpa:decode2|w_anode82878w[2]~0DUPLICATE                              ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|decode_jpa:decode2|w_anode82899w[2]~0                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|decode_jpa:decode2|w_anode82899w[2]~0DUPLICATE                              ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~0                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~0DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a0~FITTER_CREATED_MLAB_CELL0                                                                                                                        ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a0~porta_address_reg0FITTER_CREATED_FF                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a0~porta_address_reg1FITTER_CREATED_FF                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a0~porta_datain_reg0FITTER_CREATED_FF                                                                                                               ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a0~portb_address_reg0FITTER_CREATED_FF                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a0~portb_address_reg1FITTER_CREATED_FF                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a1~FITTER_CREATED_MLAB_CELL0                                                                                                                        ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a1~porta_datain_reg0FITTER_CREATED_FF                                                                                                               ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a2~FITTER_CREATED_MLAB_CELL0                                                                                                                        ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a2~porta_datain_reg0FITTER_CREATED_FF                                                                                                               ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a3~FITTER_CREATED_MLAB_CELL0                                                                                                                        ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a3~porta_datain_reg0FITTER_CREATED_FF                                                                                                               ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a4~FITTER_CREATED_MLAB_CELL0                                                                                                                        ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a4~porta_datain_reg0FITTER_CREATED_FF                                                                                                               ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a5~FITTER_CREATED_MLAB_CELL0                                                                                                                        ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a5~porta_datain_reg0FITTER_CREATED_FF                                                                                                               ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a6~FITTER_CREATED_MLAB_CELL0                                                                                                                        ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a6~porta_datain_reg0FITTER_CREATED_FF                                                                                                               ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a7~FITTER_CREATED_MLAB_CELL0                                                                                                                        ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ram_block7a7~porta_datain_reg0FITTER_CREATED_FF                                                                                                               ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a0~FITTER_CREATED_MLAB_CELL0                                                                                                                                               ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a0~porta_address_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a0~porta_address_reg1FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a0~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                      ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a1~FITTER_CREATED_MLAB_CELL0                                                                                                                                               ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a1~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                      ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a2~FITTER_CREATED_MLAB_CELL0                                                                                                                                               ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a2~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                      ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a3~FITTER_CREATED_MLAB_CELL0                                                                                                                                               ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a3~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                      ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a4~FITTER_CREATED_MLAB_CELL0                                                                                                                                               ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a4~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                      ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a5~FITTER_CREATED_MLAB_CELL0                                                                                                                                               ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a5~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                      ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a6~FITTER_CREATED_MLAB_CELL0                                                                                                                                               ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a6~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                      ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a7~FITTER_CREATED_MLAB_CELL0                                                                                                                                               ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a7~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                      ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a8~FITTER_CREATED_MLAB_CELL0                                                                                                                                               ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a8~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                      ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a9~FITTER_CREATED_MLAB_CELL0                                                                                                                                               ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a9~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                      ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a10~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a10~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a11~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a11~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a12~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a12~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a13~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a13~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a14~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a14~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a15~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a15~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a16~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a16~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a17~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a17~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a18~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a18~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a19~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a19~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a20~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a20~porta_address_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a20~porta_address_reg1FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a20~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a20~portb_address_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a20~portb_address_reg1FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a21~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a21~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a22~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a22~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a23~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a23~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a24~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a24~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a25~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a25~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a26~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a26~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a27~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a27~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a28~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a28~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a29~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a29~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a30~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a30~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a31~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a31~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a32~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a32~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a33~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a33~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a34~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a34~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a35~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a35~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a36~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a36~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a37~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a37~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a38~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a38~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a39~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a39~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a40~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a40~porta_address_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a40~porta_address_reg1FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a40~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a40~portb_address_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a40~portb_address_reg1FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a41~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a41~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a42~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a42~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a43~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a43~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a44~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a44~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a45~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a45~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a46~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a46~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a47~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a47~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a48~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a48~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a49~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a49~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a50~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a50~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a51~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a51~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a52~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a52~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a53~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a53~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a54~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a54~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a55~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a55~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a56~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a56~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a57~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a57~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a58~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a58~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a59~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a59~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a60~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a60~porta_address_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a60~porta_address_reg1FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a60~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a60~portb_address_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a60~portb_address_reg1FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a61~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a61~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a62~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a62~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a63~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a63~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a64~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a64~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a65~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a65~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a66~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a66~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a67~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a67~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a68~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a68~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a69~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a69~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a70~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a70~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a71~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a71~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a72~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a72~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a73~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a73~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a74~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a74~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a75~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a75~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a76~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a76~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a77~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a77~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a78~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a78~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a79~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a79~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a80~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a80~porta_address_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a80~porta_address_reg1FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a80~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a80~portb_address_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a80~portb_address_reg1FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a81~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a81~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a82~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a82~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a83~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a83~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a84~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a84~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a85~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a85~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a86~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a86~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a87~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a87~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a88~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a88~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a89~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a89~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a90~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a90~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a91~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a91~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a92~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a92~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a93~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a93~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a94~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a94~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a95~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a95~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a96~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a96~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a97~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a97~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a98~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a98~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a99~FITTER_CREATED_MLAB_CELL0                                                                                                                                              ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a99~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a100~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a100~porta_address_reg0FITTER_CREATED_FF                                                                                                                                   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a100~porta_address_reg1FITTER_CREATED_FF                                                                                                                                   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a100~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a100~portb_address_reg0FITTER_CREATED_FF                                                                                                                                   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a100~portb_address_reg1FITTER_CREATED_FF                                                                                                                                   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a101~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a101~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a102~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a102~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a103~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a103~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a104~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a104~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a105~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a105~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a106~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a106~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a107~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a107~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a108~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a108~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a109~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a109~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a110~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a110~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a111~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a111~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a112~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a112~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a113~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a113~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a114~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a114~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a115~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a115~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a116~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a116~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a117~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a117~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a118~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a118~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a119~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a119~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a120~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a120~porta_address_reg0FITTER_CREATED_FF                                                                                                                                   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a120~porta_address_reg1FITTER_CREATED_FF                                                                                                                                   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a120~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a120~portb_address_reg0FITTER_CREATED_FF                                                                                                                                   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a120~portb_address_reg1FITTER_CREATED_FF                                                                                                                                   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a121~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a121~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a122~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a122~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a123~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a123~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a124~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a124~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a125~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a125~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a126~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a126~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a127~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a127~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a128~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a128~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a129~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a129~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a130~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a130~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a131~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a131~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a132~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a132~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a133~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a133~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a134~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a134~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a135~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a135~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a136~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a136~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a137~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a137~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a138~FITTER_CREATED_MLAB_CELL0                                                                                                                                             ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ram_block5a138~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a0~FITTER_CREATED_MLAB_CELL0                                                                                       ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a0~porta_address_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a0~porta_address_reg1FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a0~porta_address_reg2FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a0~porta_datain_reg0FITTER_CREATED_FF                                                                              ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a0~portb_address_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a0~portb_address_reg1FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a0~portb_address_reg2FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a5~FITTER_CREATED_MLAB_CELL0                                                                                       ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a5~porta_datain_reg0FITTER_CREATED_FF                                                                              ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a6~FITTER_CREATED_MLAB_CELL0                                                                                       ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a6~porta_datain_reg0FITTER_CREATED_FF                                                                              ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a7~FITTER_CREATED_MLAB_CELL0                                                                                       ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a7~porta_datain_reg0FITTER_CREATED_FF                                                                              ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a8~FITTER_CREATED_MLAB_CELL0                                                                                       ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a8~porta_datain_reg0FITTER_CREATED_FF                                                                              ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a9~FITTER_CREATED_MLAB_CELL0                                                                                       ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a9~porta_datain_reg0FITTER_CREATED_FF                                                                              ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a10~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a10~porta_address_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a10~porta_address_reg1FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a10~porta_address_reg2FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a10~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a10~portb_address_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a10~portb_address_reg1FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a10~portb_address_reg2FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a11~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a11~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a12~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a12~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a13~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a13~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a14~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a14~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a15~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a15~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a16~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a16~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a17~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a17~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a18~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a18~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a19~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a19~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a20~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a20~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a21~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a21~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a22~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a22~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a23~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a23~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a24~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a24~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a25~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a25~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a26~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a26~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a27~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a27~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a28~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a28~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a32~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a32~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a37~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a37~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a38~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a38~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a39~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a39~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a40~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a40~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a41~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a41~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a42~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a42~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a43~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a43~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a44~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a44~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a45~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a45~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a46~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a46~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a47~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a47~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a48~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a48~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a49~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a49~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a50~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a50~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a51~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a51~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a52~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a52~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a53~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a53~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a54~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a54~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a55~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a55~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a56~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a56~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a57~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a57~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a58~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a58~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a59~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a59~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a60~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a60~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a64~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a64~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a69~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a69~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a70~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a70~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a71~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a71~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a72~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a72~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a73~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a73~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a74~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a74~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a75~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a75~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a76~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a76~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a77~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a77~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a78~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a78~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a79~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a79~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a80~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a80~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a81~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a81~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a82~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a82~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a83~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a83~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a84~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a84~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a85~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a85~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a86~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a86~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a87~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a87~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a88~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a88~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a89~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a89~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a90~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a90~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a91~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a91~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a92~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a92~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a96~FITTER_CREATED_MLAB_CELL0                                                                                      ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a96~porta_datain_reg0FITTER_CREATED_FF                                                                             ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a102~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a102~porta_address_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a102~porta_address_reg1FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a102~porta_address_reg2FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a102~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a102~portb_address_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a102~portb_address_reg1FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a102~portb_address_reg2FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a103~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a103~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a104~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a104~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a105~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a105~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a106~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a106~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a107~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a107~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a108~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a108~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a109~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a109~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a110~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a110~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a111~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a111~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a112~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a112~porta_address_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a112~porta_address_reg1FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a112~porta_address_reg2FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a112~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a112~portb_address_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a112~portb_address_reg1FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a112~portb_address_reg2FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a113~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a113~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a114~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a114~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a115~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a115~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a116~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a116~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a117~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a117~porta_address_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a117~porta_address_reg1FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a117~porta_address_reg2FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a117~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a117~portb_address_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a117~portb_address_reg1FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a117~portb_address_reg2FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a118~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a118~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a119~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a119~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a120~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a120~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a121~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a121~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a122~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a122~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a123~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a123~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a124~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a124~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a128~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ram_block6a128~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a0~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a0~porta_address_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a0~porta_address_reg1FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a0~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a0~portb_address_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a0~portb_address_reg1FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a1~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a1~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a2~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a2~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a3~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a3~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a4~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a4~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a5~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a5~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a6~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a6~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a7~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a7~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a8~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a8~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a9~FITTER_CREATED_MLAB_CELL0                                                                                     ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a9~porta_datain_reg0FITTER_CREATED_FF                                                                            ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a10~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a10~porta_address_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a10~porta_address_reg1FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a10~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a10~portb_address_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a10~portb_address_reg1FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a11~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a11~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a12~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a12~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a13~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a13~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a14~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a14~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a15~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a15~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a16~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a16~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a17~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a17~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a18~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a18~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a19~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a19~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a20~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a20~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a21~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a21~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a22~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a22~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a23~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a23~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a24~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a24~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a25~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a25~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a26~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a26~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a27~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a27~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a28~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a28~porta_address_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a28~porta_address_reg1FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a28~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a28~portb_address_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a28~portb_address_reg1FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a29~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a29~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a30~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a30~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a31~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a31~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a32~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a32~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a33~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a33~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a34~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a34~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a35~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a35~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a36~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a36~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a37~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a37~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a38~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a38~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a39~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a39~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a40~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a40~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a41~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a41~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a42~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a42~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a43~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a43~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a44~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a44~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a45~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a45~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a46~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a46~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a47~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a47~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a48~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a48~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a49~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a49~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a50~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a50~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a51~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a51~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a52~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a52~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a53~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a53~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a54~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a54~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a55~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a55~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a56~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a56~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a57~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a57~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a58~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a58~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a59~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a59~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a60~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a60~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a61~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a61~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a62~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a62~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a63~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a63~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a64~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a64~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a65~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a65~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a66~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a66~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a67~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a67~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a68~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a68~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a69~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a69~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a70~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a70~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a71~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a71~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a72~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a72~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a73~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a73~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a74~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a74~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a75~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a75~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a76~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a76~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a77~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a77~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a78~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a78~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a79~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a79~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a80~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a80~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a81~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a81~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a82~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a82~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a83~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a83~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a84~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a84~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a85~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a85~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a86~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a86~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a87~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a87~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a88~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a88~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a89~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a89~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a90~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a90~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a91~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a91~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a92~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a92~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a93~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a93~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a94~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a94~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a95~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a95~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a96~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a96~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a97~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a97~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a98~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a98~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a99~FITTER_CREATED_MLAB_CELL0                                                                                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a99~porta_datain_reg0FITTER_CREATED_FF                                                                           ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a100~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a100~porta_address_reg0FITTER_CREATED_FF                                                                         ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a100~porta_address_reg1FITTER_CREATED_FF                                                                         ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a100~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a100~portb_address_reg0FITTER_CREATED_FF                                                                         ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a100~portb_address_reg1FITTER_CREATED_FF                                                                         ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a101~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a101~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a102~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a102~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a103~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a103~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a104~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a104~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a105~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a105~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a106~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a106~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a107~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a107~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a108~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a108~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a109~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a109~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a110~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a110~porta_address_reg0FITTER_CREATED_FF                                                                         ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a110~porta_address_reg1FITTER_CREATED_FF                                                                         ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a110~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a110~portb_address_reg0FITTER_CREATED_FF                                                                         ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a110~portb_address_reg1FITTER_CREATED_FF                                                                         ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a111~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a111~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a112~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a112~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a113~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a113~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a114~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a114~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a115~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a115~porta_address_reg0FITTER_CREATED_FF                                                                         ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a115~porta_address_reg1FITTER_CREATED_FF                                                                         ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a115~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a115~portb_address_reg0FITTER_CREATED_FF                                                                         ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a115~portb_address_reg1FITTER_CREATED_FF                                                                         ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a116~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a116~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a117~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a117~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a118~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a118~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a119~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a119~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a120~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a120~porta_address_reg0FITTER_CREATED_FF                                                                         ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a120~porta_address_reg1FITTER_CREATED_FF                                                                         ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a120~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a120~portb_address_reg0FITTER_CREATED_FF                                                                         ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a120~portb_address_reg1FITTER_CREATED_FF                                                                         ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a121~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a121~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a122~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a122~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a123~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a123~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a124~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a124~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a125~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a125~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a126~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a126~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a127~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ram_block5a127~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|altsyncram_4t91:altsyncram5|ram_block6a0~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|altsyncram_4t91:altsyncram5|ram_block6a0~porta_address_reg0FITTER_CREATED_FF                                                                         ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|altsyncram_4t91:altsyncram5|ram_block6a0~porta_address_reg1FITTER_CREATED_FF                                                                         ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|altsyncram_4t91:altsyncram5|ram_block6a0~porta_address_reg2FITTER_CREATED_FF                                                                         ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|altsyncram_4t91:altsyncram5|ram_block6a0~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|altsyncram_4t91:altsyncram5|ram_block6a0~portb_address_reg0FITTER_CREATED_FF                                                                         ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|altsyncram_4t91:altsyncram5|ram_block6a0~portb_address_reg1FITTER_CREATED_FF                                                                         ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|altsyncram_4t91:altsyncram5|ram_block6a0~portb_address_reg2FITTER_CREATED_FF                                                                         ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|altsyncram_4t91:altsyncram5|ram_block6a1~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|altsyncram_4t91:altsyncram5|ram_block6a1~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|altsyncram_4t91:altsyncram5|ram_block6a2~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|altsyncram_4t91:altsyncram5|ram_block6a2~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|altsyncram_4t91:altsyncram5|ram_block6a3~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|altsyncram_4t91:altsyncram5|ram_block6a3~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|altsyncram_4t91:altsyncram5|ram_block6a4~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|altsyncram_4t91:altsyncram5|ram_block6a4~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|altsyncram_4t91:altsyncram5|ram_block6a5~FITTER_CREATED_MLAB_CELL0                                                                                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|altsyncram_4t91:altsyncram5|ram_block6a5~porta_datain_reg0FITTER_CREATED_FF                                                                          ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+--------------------------+--------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                                        ;
+--------------------------------------+----------------------+----------------------------+--------------------------+
; Type                                 ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+--------------------------------------+----------------------+----------------------------+--------------------------+
; Placement (by node)                  ;                      ;                            ;                          ;
;     -- Requested                     ; 0.00 % ( 0 / 54568 ) ; 0.00 % ( 0 / 54568 )       ; 0.00 % ( 0 / 54568 )     ;
;     -- Achieved                      ; 0.00 % ( 0 / 54568 ) ; 0.00 % ( 0 / 54568 )       ; 0.00 % ( 0 / 54568 )     ;
;                                      ;                      ;                            ;                          ;
; Routing (by net)                     ;                      ;                            ;                          ;
;     -- Requested                     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved                      ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;                                      ;                      ;                            ;                          ;
; Number of Tiles locked to High-Speed ; 0                    ;                            ;                          ;
+--------------------------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 20657 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 193 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 33662 )  ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 56 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/bit/DE4Gen2x8If128.pin.


+-----------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                         ;
+-----------------------------------------------------------------------------------+-----------------------------------+
; Resource                                                                          ; Usage                             ;
+-----------------------------------------------------------------------------------+-----------------------------------+
; ALUTs Used                                                                        ; 13,107 / 182,400 ( 7 % )          ;
;     -- Combinational ALUTs                                                        ; 12,726 / 182,400 ( 7 % )          ;
;     -- Memory ALUTs                                                               ; 381 / 91,200 ( < 1 % )            ;
;     -- LUT_REGs                                                                   ; 0 / 182,400 ( 0 % )               ;
; Dedicated logic registers                                                         ; 29,199 / 182,400 ( 16 % )         ;
;                                                                                   ;                                   ;
; Combinational ALUT usage by number of inputs                                      ;                                   ;
;     -- 7 input functions                                                          ; 237                               ;
;     -- 6 input functions                                                          ; 4585                              ;
;     -- 5 input functions                                                          ; 1541                              ;
;     -- 4 input functions                                                          ; 1786                              ;
;     -- <=3 input functions                                                        ; 4577                              ;
;                                                                                   ;                                   ;
; Combinational ALUTs by mode                                                       ;                                   ;
;     -- normal mode                                                                ; 10893                             ;
;     -- extended LUT mode                                                          ; 237                               ;
;     -- arithmetic mode                                                            ; 1535                              ;
;     -- shared arithmetic mode                                                     ; 61                                ;
;                                                                                   ;                                   ;
; Logic utilization                                                                 ; 32,020 / 182,400 ( 18 % )         ;
;     -- Difficulty Clustering Design                                               ; Low                               ;
;     -- Combinational ALUT/register pairs used in final Placement                  ; 32498                             ;
;         -- Combinational with no register                                         ; 3299                              ;
;         -- Register only                                                          ; 19391                             ;
;         -- Combinational with a register                                          ; 9808                              ;
;     -- Estimated pairs recoverable by pairing ALUTs and registers as design grows ; -4797                             ;
;     -- Estimated Combinational ALUT/register pairs unavailable                    ; 4319                              ;
;         -- Unavailable due to Memory LAB use                                      ; 39                                ;
;         -- Unavailable due to unpartnered 7 LUTs                                  ; 170                               ;
;         -- Unavailable due to unpartnered 6 LUTs                                  ; 3625                              ;
;         -- Unavailable due to unpartnered 5 LUTs                                  ; 26                                ;
;         -- Unavailable due to LAB-wide signal conflicts                           ; 42                                ;
;         -- Unavailable due to LAB input limits                                    ; 417                               ;
;                                                                                   ;                                   ;
; Total registers*                                                                  ; 29199                             ;
;     -- Dedicated logic registers                                                  ; 29,199 / 182,400 ( 16 % )         ;
;     -- I/O registers                                                              ; 0 / 4,864 ( 0 % )                 ;
;     -- LUT_REGs                                                                   ; 0                                 ;
;                                                                                   ;                                   ;
; Memory LAB cells by mode                                                          ;                                   ;
;     -- 64-address deep                                                            ; 0                                 ;
;     -- 32-address deep                                                            ; 381                               ;
;                                                                                   ;                                   ;
; ALMs:  partially or completely used                                               ; 25,921 / 91,200 ( 28 % )          ;
;                                                                                   ;                                   ;
; Total LABs:  partially or completely used                                         ; 4,727 / 9,120 ( 52 % )            ;
;     -- Logic LABs                                                                 ; 4,706 / 4,727 ( 100 % )           ;
;     -- Memory LABs                                                                ; 21 / 4,727 ( < 1 % )              ;
;                                                                                   ;                                   ;
; Virtual pins                                                                      ; 0                                 ;
; I/O pins                                                                          ; 48 / 888 ( 5 % )                  ;
;     -- Clock pins                                                                 ; 6 / 28 ( 21 % )                   ;
;     -- Dedicated input pins                                                       ; 20 / 60 ( 33 % )                  ;
;                                                                                   ;                                   ;
; M9K blocks                                                                        ; 1,235 / 1,235 ( 100 % )           ;
; M144K blocks                                                                      ; 22 / 22 ( 100 % )                 ;
; Total MLAB memory bits                                                            ; 1,369                             ;
; Total block memory bits                                                           ; 12,780,561 / 14,625,792 ( 87 % )  ;
; Total block memory implementation bits                                            ; 14,625,792 / 14,625,792 ( 100 % ) ;
; DSP block 18-bit elements                                                         ; 0 / 1,288 ( 0 % )                 ;
; PLLs                                                                              ; 1 / 8 ( 13 % )                    ;
; Global signals                                                                    ; 12                                ;
;     -- Global clocks                                                              ; 11 / 16 ( 69 % )                  ;
;     -- Quadrant clocks                                                            ; 0 / 64 ( 0 % )                    ;
;     -- Periphery clocks                                                           ; 0 / 88 ( 0 % )                    ;
; SERDES transmitters                                                               ; 0 / 88 ( 0 % )                    ;
; SERDES receivers                                                                  ; 0 / 88 ( 0 % )                    ;
; JTAGs                                                                             ; 1 / 1 ( 100 % )                   ;
; ASMI blocks                                                                       ; 0 / 1 ( 0 % )                     ;
; CRC blocks                                                                        ; 0 / 1 ( 0 % )                     ;
; Remote update blocks                                                              ; 0 / 1 ( 0 % )                     ;
; GXB Receiver channel PCSs                                                         ; 8 / 24 ( 33 % )                   ;
; GXB Receiver channel PMAs                                                         ; 8 / 36 ( 22 % )                   ;
; GXB Transmitter channel PCSs                                                      ; 8 / 24 ( 33 % )                   ;
; GXB Transmitter channel PMAs                                                      ; 8 / 36 ( 22 % )                   ;
; HSSI CMU PLLs                                                                     ; 0 / 12 ( 0 % )                    ;
; HSSI ATX PLLs                                                                     ; 1 / 2 ( 50 % )                    ;
; Impedance control blocks                                                          ; 0 / 8 ( 0 % )                     ;
; Average interconnect usage (total/H/V)                                            ; 15.8% / 15.7% / 15.8%             ;
; Peak interconnect usage (total/H/V)                                               ; 29.1% / 27.0% / 32.7%             ;
;                                                                                   ;                                   ;
; Programmable power technology high-speed tiles                                    ; 1,628 / 5,978                     ;
; Programmable power technology low-power tiles                                     ; 4,350 / 5,978                     ;
;     -- low-power tiles that are used by the design                                ; 4,189 / 4,350                     ;
;     -- unused tiles (low-power)                                                   ; 161 / 4,350                       ;
;                                                                                   ;                                   ;
; Programmable power technology high-speed LAB tiles                                ; 371 / 4,560                       ;
; Programmable power technology low-power LAB tiles                                 ; 4,189 / 4,560                     ;
;     -- low-power LAB tiles that are used by the design                            ; 4,189 / 4,189                     ;
;     -- unused LAB tiles (low-power)                                               ; 0 / 4,189                         ;
;                                                                                   ;                                   ;
; Maximum fan-out                                                                   ; 27058                             ;
; Highest non-global fan-out                                                        ; 2962                              ;
; Total fan-out                                                                     ; 181999                            ;
; Average fan-out                                                                   ; 3.74                              ;
+-----------------------------------------------------------------------------------+-----------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------+------------------------+------------------------+--------------------------------+--------------------------------+
; Statistic                                                                         ; Top                    ; sld_hub:auto_hub       ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+-----------------------------------------------------------------------------------+------------------------+------------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                                                      ; Low                    ; Low                    ; Low                            ; Low                            ;
;                                                                                   ;                        ;                        ;                                ;                                ;
; Logic utilization                                                                 ; 13491 / 182400 ( 7 % ) ; 131 / 182400 ( < 1 % ) ; 18909 / 182400 ( 10 % )        ; 0 / 182400 ( 0 % )             ;
;     -- Combinational ALUT/register pairs used in final Placement                  ; 13797                  ; 125                    ; 18576                          ; 0                              ;
;         -- Combinational with no register                                         ; 3119                   ; 34                     ; 146                            ; 0                              ;
;         -- Register only                                                          ; 4184                   ; 23                     ; 15184                          ; 0                              ;
;         -- Combinational with a register                                          ; 6494                   ; 68                     ; 3246                           ; 0                              ;
;     -- Estimated pairs recoverable by pairing ALUTs and registers as design grows ; -1162                  ; -12                    ; -3112                          ; 0                              ;
;     -- Estimated Combinational ALUT/register pairs unavailable                    ; 856                    ; 18                     ; 3445                           ; 0                              ;
;         -- Unavailable due to Memory LAB use                                      ; 39                     ; 0                      ; 0                              ; 0                              ;
;         -- Unavailable due to unpartnered 7 LUTs                                  ; 161                    ; 1                      ; 8                              ; 0                              ;
;         -- Unavailable due to unpartnered 6 LUTs                                  ; 607                    ; 11                     ; 3007                           ; 0                              ;
;         -- Unavailable due to unpartnered 5 LUTs                                  ; 24                     ; 0                      ; 2                              ; 0                              ;
;         -- Unavailable due to LAB-wide signal conflicts                           ; 25                     ; 6                      ; 11                             ; 0                              ;
;         -- Unavailable due to LAB input limits                                    ; 0                      ; 0                      ; 417                            ; 0                              ;
;                                                                                   ;                        ;                        ;                                ;                                ;
; ALUTs Used                                                                        ; 9613 / 182400 ( 5 % )  ; 102 / 182400 ( < 1 % ) ; 3392 / 182400 ( 2 % )          ; 0 / 182400 ( 0 % )             ;
;     -- Combinational ALUTs                                                        ; 9232 / 182400 ( 5 % )  ; 102 / 182400 ( < 1 % ) ; 3392 / 182400 ( 2 % )          ; 0 / 182400 ( 0 % )             ;
;     -- Memory ALUTs                                                               ; 381 / 91200 ( < 1 % )  ; 0 / 91200 ( 0 % )      ; 0 / 91200 ( 0 % )              ; 0 / 91200 ( 0 % )              ;
;     -- LUT_REGs                                                                   ; 0 / 182400 ( 0 % )     ; 0 / 182400 ( 0 % )     ; 0 / 182400 ( 0 % )             ; 0 / 182400 ( 0 % )             ;
; Dedicated logic registers                                                         ; 10678 / 182400 ( 6 % ) ; 91 / 182400 ( < 1 % )  ; 18430 / 182400 ( 10 % )        ; 0 / 182400 ( 0 % )             ;
;                                                                                   ;                        ;                        ;                                ;                                ;
; Combinational ALUT usage by number of inputs                                      ;                        ;                        ;                                ;                                ;
;     -- 7 input functions                                                          ; 228                    ; 1                      ; 8                              ; 0                              ;
;     -- 6 input functions                                                          ; 1533                   ; 21                     ; 3031                           ; 0                              ;
;     -- 5 input functions                                                          ; 1416                   ; 15                     ; 110                            ; 0                              ;
;     -- 4 input functions                                                          ; 1720                   ; 19                     ; 47                             ; 0                              ;
;     -- <=3 input functions                                                        ; 4335                   ; 46                     ; 196                            ; 0                              ;
;                                                                                   ;                        ;                        ;                                ;                                ;
; Combinational ALUTs by mode                                                       ;                        ;                        ;                                ;                                ;
;     -- normal mode                                                                ; 7510                   ; 101                    ; 3282                           ; 0                              ;
;     -- extended LUT mode                                                          ; 228                    ; 1                      ; 8                              ; 0                              ;
;     -- arithmetic mode                                                            ; 1433                   ; 0                      ; 102                            ; 0                              ;
;     -- shared arithmetic mode                                                     ; 61                     ; 0                      ; 0                              ; 0                              ;
;                                                                                   ;                        ;                        ;                                ;                                ;
; Total registers                                                                   ; 10678                  ; 91                     ; 18430                          ; 0                              ;
;     -- Dedicated logic registers                                                  ; 10678 / 182400 ( 6 % ) ; 91 / 182400 ( < 1 % )  ; 18430 / 182400 ( 10 % )        ; 0 / 182400 ( 0 % )             ;
;     -- I/O registers                                                              ; 0                      ; 0                      ; 0                              ; 0                              ;
;     -- LUT_REGs                                                                   ; 0                      ; 0                      ; 0                              ; 0                              ;
;                                                                                   ;                        ;                        ;                                ;                                ;
; Memory LAB cells by mode                                                          ;                        ;                        ;                                ;                                ;
;     -- 64-address deep                                                            ; 0                      ; 0                      ; 0                              ; 0                              ;
;     -- 32-address deep                                                            ; 381                    ; 0                      ; 0                              ; 0                              ;
;                                                                                   ;                        ;                        ;                                ;                                ;
; ALMs:  partially or completely used                                               ; 9641 / 91200 ( 11 % )  ; 77 / 91200 ( < 1 % )   ; 16203 / 91200 ( 18 % )         ; 0 / 91200 ( 0 % )              ;
;                                                                                   ;                        ;                        ;                                ;                                ;
; Total LABs:  partially or completely used                                         ; 2150 / 9120 ( 24 % )   ; 11 / 9120 ( < 1 % )    ; 3422 / 9120 ( 38 % )           ; 0 / 9120 ( 0 % )               ;
;     -- Logic LABs                                                                 ; 2129                   ; 11                     ; 3422                           ; 0                              ;
;     -- Memory LABs                                                                ; 21                     ; 0                      ; 0                              ; 0                              ;
;                                                                                   ;                        ;                        ;                                ;                                ;
; Virtual pins                                                                      ; 0                      ; 0                      ; 0                              ; 0                              ;
; I/O pins                                                                          ; 48                     ; 0                      ; 0                              ; 0                              ;
; DSP block 18-bit elements                                                         ; 0 / 1288 ( 0 % )       ; 0 / 1288 ( 0 % )       ; 0 / 1288 ( 0 % )               ; 0 / 1288 ( 0 % )               ;
; Total block memory bits                                                           ; 648209                 ; 0                      ; 12132352                       ; 0                              ;
; Total block memory implementation bits                                            ; 912384                 ; 0                      ; 13713408                       ; 0                              ;
; JTAG                                                                              ; 1 / 1 ( 100 % )        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                                                               ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )                  ; 1 / 8 ( 12 % )                 ;
; GXB PLL                                                                           ; 0 / 38 ( 0 % )         ; 0 / 38 ( 0 % )         ; 0 / 38 ( 0 % )                 ; 9 / 38 ( 23 % )                ;
; M9K block                                                                         ; 83 / 1235 ( 6 % )      ; 0 / 1235 ( 0 % )       ; 1152 / 1235 ( 93 % )           ; 0 / 1235 ( 0 % )               ;
; M144K block                                                                       ; 1 / 22 ( 4 % )         ; 0 / 22 ( 0 % )         ; 21 / 22 ( 95 % )               ; 0 / 22 ( 0 % )                 ;
; Clock enable block                                                                ; 7 / 216 ( 3 % )        ; 0 / 216 ( 0 % )        ; 1 / 216 ( < 1 % )              ; 4 / 216 ( 1 % )                ;
; GXB Central control unit                                                          ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )                  ; 3 / 8 ( 37 % )                 ;
; Calibration block                                                                 ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
; GXB Receiver channel PCS                                                          ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )                 ; 8 / 24 ( 33 % )                ;
; GXB Receiver channel PMA                                                          ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )                 ; 8 / 36 ( 22 % )                ;
; GXB Transmitter channel PCS                                                       ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )                 ; 8 / 24 ( 33 % )                ;
; GXB Transmitter channel PMA                                                       ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )                 ; 8 / 36 ( 22 % )                ;
; PCI Express hard IP                                                               ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                 ;
; GXB clock divider                                                                 ; 0 / 38 ( 0 % )         ; 0 / 38 ( 0 % )         ; 0 / 38 ( 0 % )                 ; 3 / 38 ( 7 % )                 ;
; GXB refclk pre-divider                                                            ; 1 / 12 ( 8 % )         ; 0 / 12 ( 0 % )         ; 0 / 12 ( 0 % )                 ; 0 / 12 ( 0 % )                 ;
;                                                                                   ;                        ;                        ;                                ;                                ;
; Connections                                                                       ;                        ;                        ;                                ;                                ;
;     -- Input Connections                                                          ; 11408                  ; 134                    ; 25236                          ; 210                            ;
;     -- Registered Input Connections                                               ; 10739                  ; 101                    ; 19699                          ; 0                              ;
;     -- Output Connections                                                         ; 7576                   ; 1425                   ; 34                             ; 27953                          ;
;     -- Registered Output Connections                                              ; 2327                   ; 1424                   ; 0                              ; 0                              ;
;                                                                                   ;                        ;                        ;                                ;                                ;
; Internal Connections                                                              ;                        ;                        ;                                ;                                ;
;     -- Total Connections                                                          ; 79318                  ; 2095                   ; 120542                         ; 53226                          ;
;     -- Registered Connections                                                     ; 50716                  ; 1918                   ; 88486                          ; 0                              ;
;                                                                                   ;                        ;                        ;                                ;                                ;
; External Connections                                                              ;                        ;                        ;                                ;                                ;
;     -- Top                                                                        ; 0                      ; 123                    ; 7244                           ; 11617                          ;
;     -- sld_hub:auto_hub                                                           ; 123                    ; 20                     ; 1416                           ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0                                             ; 7244                   ; 1416                   ; 64                             ; 16546                          ;
;     -- hard_block:auto_generated_inst                                             ; 11617                  ; 0                      ; 16546                          ; 0                              ;
;                                                                                   ;                        ;                        ;                                ;                                ;
; Partition Interface                                                               ;                        ;                        ;                                ;                                ;
;     -- Input Ports                                                                ; 19                     ; 45                     ; 6856                           ; 210                            ;
;     -- Output Ports                                                               ; 2980                   ; 62                     ; 3023                           ; 247                            ;
;     -- Bidir Ports                                                                ; 0                      ; 0                      ; 0                              ; 0                              ;
;                                                                                   ;                        ;                        ;                                ;                                ;
; Registered Ports                                                                  ;                        ;                        ;                                ;                                ;
;     -- Registered Input Ports                                                     ; 0                      ; 4                      ; 1245                           ; 0                              ;
;     -- Registered Output Ports                                                    ; 0                      ; 28                     ; 3009                           ; 0                              ;
;                                                                                   ;                        ;                        ;                                ;                                ;
; Port Connectivity                                                                 ;                        ;                        ;                                ;                                ;
;     -- Input Ports driven by GND                                                  ; 0                      ; 0                      ; 188                            ; 0                              ;
;     -- Output Ports driven by GND                                                 ; 0                      ; 28                     ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                                                  ; 0                      ; 0                      ; 27                             ; 0                              ;
;     -- Output Ports driven by VCC                                                 ; 0                      ; 0                      ; 1                              ; 0                              ;
;     -- Input Ports with no Source                                                 ; 0                      ; 25                     ; 3783                           ; 0                              ;
;     -- Output Ports with no Source                                                ; 0                      ; 0                      ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                                                 ; 0                      ; 30                     ; 3797                           ; 56                             ;
;     -- Output Ports with no Fanout                                                ; 0                      ; 29                     ; 3011                           ; 0                              ;
+-----------------------------------------------------------------------------------+------------------------+------------------------+--------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                       ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+--------------+---------------------------+----------------------+-----------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination  ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+--------------+---------------------------+----------------------+-----------+
; OSC_50_BANK2     ; AC35  ; 2C       ; 0            ; 44           ; 31           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ; no        ;
; OSC_50_BANK3     ; AV22  ; 3C       ; 53           ; 0            ; 31           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ; no        ;
; OSC_50_BANK4     ; AV19  ; 4C       ; 66           ; 0            ; 31           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ; no        ;
; OSC_50_BANK5     ; AC6   ; 5C       ; 119          ; 44           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ; no        ;
; OSC_50_BANK6     ; AB6   ; 6C       ; 119          ; 52           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ; no        ;
; PCIE_REFCLK      ; AN38  ; QL0      ; 0            ; 10           ; 145          ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; HCSL         ; Off          ; --                        ; User                 ; no        ;
; PCIE_REFCLK(n)   ; AN39  ; QL0      ; 0            ; 10           ; 147          ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; HCSL         ; Off          ; --                        ; User                 ; no        ;
; PCIE_RESET_N     ; V30   ; 1C       ; 0            ; 55           ; 62           ; 32                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ; no        ;
; PCIE_RX_IN[0]    ; AU38  ; QL0      ; 0            ; 4            ; 145          ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.4-V PCML   ; OCT 100 Ohms ; --                        ; User                 ; no        ;
; PCIE_RX_IN[0](n) ; AU39  ; QL0      ; 0            ; 4            ; 147          ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.4-V PCML   ; OCT 100 Ohms ; --                        ; Fitter               ; no        ;
; PCIE_RX_IN[1]    ; AR38  ; QL0      ; 0            ; 7            ; 145          ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.4-V PCML   ; OCT 100 Ohms ; --                        ; User                 ; no        ;
; PCIE_RX_IN[1](n) ; AR39  ; QL0      ; 0            ; 7            ; 147          ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.4-V PCML   ; OCT 100 Ohms ; --                        ; Fitter               ; no        ;
; PCIE_RX_IN[2]    ; AJ38  ; QL0      ; 0            ; 16           ; 145          ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.4-V PCML   ; OCT 100 Ohms ; --                        ; User                 ; no        ;
; PCIE_RX_IN[2](n) ; AJ39  ; QL0      ; 0            ; 16           ; 147          ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.4-V PCML   ; OCT 100 Ohms ; --                        ; Fitter               ; no        ;
; PCIE_RX_IN[3]    ; AG38  ; QL0      ; 0            ; 19           ; 145          ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.4-V PCML   ; OCT 100 Ohms ; --                        ; User                 ; no        ;
; PCIE_RX_IN[3](n) ; AG39  ; QL0      ; 0            ; 19           ; 147          ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.4-V PCML   ; OCT 100 Ohms ; --                        ; Fitter               ; no        ;
; PCIE_RX_IN[4]    ; AE38  ; QL1      ; 0            ; 35           ; 145          ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.4-V PCML   ; OCT 100 Ohms ; --                        ; User                 ; no        ;
; PCIE_RX_IN[4](n) ; AE39  ; QL1      ; 0            ; 35           ; 147          ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.4-V PCML   ; OCT 100 Ohms ; --                        ; Fitter               ; no        ;
; PCIE_RX_IN[5]    ; AC38  ; QL1      ; 0            ; 38           ; 145          ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.4-V PCML   ; OCT 100 Ohms ; --                        ; User                 ; no        ;
; PCIE_RX_IN[5](n) ; AC39  ; QL1      ; 0            ; 38           ; 147          ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.4-V PCML   ; OCT 100 Ohms ; --                        ; Fitter               ; no        ;
; PCIE_RX_IN[6]    ; U38   ; QL1      ; 0            ; 47           ; 145          ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.4-V PCML   ; OCT 100 Ohms ; --                        ; User                 ; no        ;
; PCIE_RX_IN[6](n) ; U39   ; QL1      ; 0            ; 47           ; 147          ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.4-V PCML   ; OCT 100 Ohms ; --                        ; Fitter               ; no        ;
; PCIE_RX_IN[7]    ; R38   ; QL1      ; 0            ; 50           ; 145          ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.4-V PCML   ; OCT 100 Ohms ; --                        ; User                 ; no        ;
; PCIE_RX_IN[7](n) ; R39   ; QL1      ; 0            ; 50           ; 147          ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.4-V PCML   ; OCT 100 Ohms ; --                        ; Fitter               ; no        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED[0]            ; V28   ; 1C       ; 0            ; 62           ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]            ; W28   ; 1C       ; 0            ; 62           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]            ; R29   ; 1A       ; 0            ; 70           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]            ; P29   ; 1A       ; 0            ; 70           ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]            ; N29   ; 1A       ; 0            ; 78           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]            ; M29   ; 1A       ; 0            ; 78           ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]            ; M30   ; 1A       ; 0            ; 79           ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]            ; N30   ; 1A       ; 0            ; 79           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_OUT[0]    ; AT36  ; QL0      ; 0            ; 4            ; 141          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.4-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_OUT[0](n) ; AT37  ; QL0      ; 0            ; 4            ; 143          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.4-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; PCIE_TX_OUT[1]    ; AP36  ; QL0      ; 0            ; 7            ; 141          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.4-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_OUT[1](n) ; AP37  ; QL0      ; 0            ; 7            ; 143          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.4-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; PCIE_TX_OUT[2]    ; AH36  ; QL0      ; 0            ; 16           ; 141          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.4-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_OUT[2](n) ; AH37  ; QL0      ; 0            ; 16           ; 143          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.4-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; PCIE_TX_OUT[3]    ; AF36  ; QL0      ; 0            ; 19           ; 141          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.4-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_OUT[3](n) ; AF37  ; QL0      ; 0            ; 19           ; 143          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.4-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; PCIE_TX_OUT[4]    ; AD36  ; QL1      ; 0            ; 35           ; 141          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.4-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_OUT[4](n) ; AD37  ; QL1      ; 0            ; 35           ; 143          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.4-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; PCIE_TX_OUT[5]    ; AB36  ; QL1      ; 0            ; 38           ; 141          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.4-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_OUT[5](n) ; AB37  ; QL1      ; 0            ; 38           ; 143          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.4-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; PCIE_TX_OUT[6]    ; T36   ; QL1      ; 0            ; 47           ; 141          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.4-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_OUT[6](n) ; T37   ; QL1      ; 0            ; 47           ; 143          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.4-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; PCIE_TX_OUT[7]    ; P36   ; QL1      ; 0            ; 50           ; 141          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.4-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_OUT[7](n) ; P37   ; QL1      ; 0            ; 50           ; 143          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.4-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                     ;
+----------+------------------------------------------------+---------------------+-----------------------+---------------------------+
; Location ; Pin Name                                       ; Reserved As         ; User Signal Name      ; Pin Type                  ;
+----------+------------------------------------------------+---------------------+-----------------------+---------------------------+
; J29      ; TDI                                            ; -                   ; altera_reserved_tdi   ; JTAG Pin                  ;
; N27      ; TMS                                            ; -                   ; altera_reserved_tms   ; JTAG Pin                  ;
; A32      ; TRST                                           ; -                   ; altera_reserved_ntrst ; JTAG Pin                  ;
; G30      ; TCK                                            ; -                   ; altera_reserved_tck   ; JTAG Pin                  ;
; F30      ; TDO                                            ; -                   ; altera_reserved_tdo   ; JTAG Pin                  ;
; W30      ; DQ12L, DIFFIO_TX_L19n, DIFFOUT_L37n, DATA0     ; As input tri-stated ; ~ALTERA_DATA0~        ; Dual Purpose Pin          ;
; V30      ; DQ13L, DIFFIO_TX_L21n, DIFFOUT_L41n, INIT_DONE ; Use as regular IO   ; PCIE_RESET_N          ; Dual Purpose Pin          ;
; AW36     ; nCONFIG                                        ; -                   ; -                     ; Dedicated Programming Pin ;
; AW35     ; nSTATUS                                        ; -                   ; -                     ; Dedicated Programming Pin ;
; AV35     ; CONF_DONE                                      ; -                   ; -                     ; Dedicated Programming Pin ;
; AP29     ; PORSEL                                         ; -                   ; -                     ; Dedicated Programming Pin ;
; AN29     ; nCE                                            ; -                   ; -                     ; Dedicated Programming Pin ;
; AM11     ; nIO_PULLUP                                     ; -                   ; -                     ; Dedicated Programming Pin ;
; AT11     ; nCEO                                           ; -                   ; -                     ; Dedicated Programming Pin ;
; AR11     ; DCLK                                           ; -                   ; -                     ; Dedicated Programming Pin ;
; AP11     ; nCSO                                           ; -                   ; -                     ; Dedicated Programming Pin ;
; AN11     ; ASDO                                           ; -                   ; -                     ; Dedicated Programming Pin ;
; A8       ; MSEL2                                          ; -                   ; -                     ; Dedicated Programming Pin ;
; H11      ; MSEL1                                          ; -                   ; -                     ; Dedicated Programming Pin ;
; J11      ; MSEL0                                          ; -                   ; -                     ; Dedicated Programming Pin ;
+----------+------------------------------------------------+---------------------+-----------------------+---------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; 1A       ; 6 / 48 ( 13 % )  ; 2.5V          ; --           ; 2.5V          ;
; 1C       ; 4 / 42 ( 10 % )  ; 2.5V          ; --           ; 2.5V          ;
; 2C       ; 1 / 42 ( 2 % )   ; 2.5V          ; --           ; 2.5V          ;
; 2A       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3A       ; 0 / 40 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3C       ; 1 / 32 ( 3 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4C       ; 1 / 32 ( 3 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4B       ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 40 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5C       ; 1 / 42 ( 2 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6C       ; 1 / 42 ( 2 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 40 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8C       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8B       ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 40 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; QL11     ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; QL2      ; 0 / 24 ( 0 % )   ; --            ; --           ; --            ;
; QL1      ; 16 / 24 ( 67 % ) ; --            ; --           ; --            ;
; QL0      ; 18 / 24 ( 75 % ) ; --            ; --           ; --            ;
; QL10     ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; QR10     ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; QR0      ; 0 / 24 ( 0 % )   ; --            ; --           ; --            ;
; QR1      ; 0 / 24 ( 0 % )   ; --            ; --           ; --            ;
; QR2      ; 0 / 24 ( 0 % )   ; --            ; --           ; --            ;
; QR11     ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
+----------+------------------+---------------+--------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                     ;
+----------+------------+----------+---------------------------------+--------+--------------+----------------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage        ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+----------------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; A3       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; A4       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; A5       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; A6       ;            ;          ; RREF                            ;        ;              ;                ; --         ;                 ; --       ; --           ;
; A7       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; A8       ; 567        ; 1A       ; ^MSEL2                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; A9       ;            ;          ; TEMPDIODEp                      ;        ;              ;                ; --         ;                 ; --       ; --           ;
; A10      ; 595        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; A11      ; 596        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; A12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; A13      ; 604        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; A14      ; 608        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; A15      ;            ; 7B       ; VCCIO7B                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; A16      ; 618        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; A17      ; 648        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; A18      ; 652        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; A19      ; 662        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; A20      ; 664        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; A21      ; 665        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; A22      ; 667        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; A23      ; 669        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; A24      ; 679        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; A25      ; 678        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; A26      ; 720        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; A27      ; 727        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; A28      ; 726        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; A29      ; 735        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; A30      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; A31      ; 733        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; A32      ; 2          ; 1A       ; altera_reserved_ntrst           ; input  ; 2.5 V        ;                ; --         ; N               ; no       ; Off          ;
; A33      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; A34      ;            ;          ; RREF                            ;        ;              ;                ; --         ;                 ; --       ; --           ;
; A35      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; A36      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; A37      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; A38      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AA1      ; 884        ; QR1      ; GXB_GND*                        ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; AA2      ; 885        ; QR1      ; GXB_GND*                        ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AA5      ; 478        ; 6C       ; GND+                            ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; AA6      ;            ; QR1      ; VCCH_GXBR1                      ; power  ;              ; 1.4V           ; --         ;                 ; --       ; --           ;
; AA7      ;            ; QR1      ; VCCL_GXBR1                      ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; AA8      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA9      ;            ; --       ; VCCHIP_R                        ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA10     ;            ;          ; VCCA_PLL_R3                     ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AA11     ;            ;          ; VCCD_PLL_R3                     ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA12     ;            ; --       ; VCCPT                           ; power  ;              ; 1.5V           ; --         ;                 ; --       ; --           ;
; AA13     ;            ; 5C       ; VCCPD5C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AA14     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AA15     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA16     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AA17     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA18     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AA19     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA20     ;            ;          ; DNU                             ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AA21     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA22     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AA23     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA24     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AA25     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA26     ;            ; --       ; VCCPT                           ; power  ;              ; 1.5V           ; --         ;                 ; --       ; --           ;
; AA27     ;            ; --       ; VCCPT                           ; power  ;              ; 1.5V           ; --         ;                 ; --       ; --           ;
; AA28     ;            ;          ; VCCD_PLL_L3                     ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA29     ;            ;          ; VCCA_PLL_L3                     ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AA30     ;            ; 1C       ; VCCIO1C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AA31     ;            ; --       ; VCCHIP_L                        ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA32     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA33     ;            ; QL1      ; VCCL_GXBL1                      ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; AA34     ;            ; QL1      ; VCCH_GXBL1                      ; power  ;              ; 1.4V           ; --         ;                 ; --       ; --           ;
; AA35     ; 93         ; 1C       ; GND+                            ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; AA36     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AA37     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AA38     ; 806        ; QL1      ; GXB_GND*                        ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; AA39     ; 807        ; QL1      ; GXB_GND*                        ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AB3      ; 882        ; QR1      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AB4      ; 883        ; QR1      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AB5      ;            ; --       ; VCCT_R                          ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; AB6      ; 477        ; 6C       ; OSC_50_BANK6                    ; input  ; 2.5 V        ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AB7      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AB8      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB9      ; 462        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AB10     ; 463        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AB11     ; 464        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AB12     ; 467        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AB13     ; 468        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AB14     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB15     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AB16     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB17     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AB18     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB21     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AB22     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB23     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AB24     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB25     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AB26     ;            ; 2A       ; VCCPD2A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AB27     ; 107        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AB28     ; 108        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AB29     ;            ; 2C       ; VREFB2CN0                       ; power  ;              ;                ; --         ;                 ; --       ; --           ;
; AB30     ; 103        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AB31     ; 104        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AB32     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB33     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AB34     ; 94         ; 1C       ; GND+                            ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; AB35     ;            ; --       ; VCCT_L                          ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; AB36     ; 808        ; QL1      ; PCIE_TX_OUT[5]                  ; output ; 1.4-V PCML   ;                ; --         ; Y               ; no       ; Off          ;
; AB37     ; 809        ; QL1      ; PCIE_TX_OUT[5](n)               ; output ; 1.4-V PCML   ;                ; --         ; N               ; no       ; Off          ;
; AB38     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AB39     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AC1      ; 880        ; QR1      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AC2      ; 881        ; QR1      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AC5      ; 475        ; 5C       ; GND+                            ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; AC6      ; 476        ; 5C       ; OSC_50_BANK5                    ; input  ; 2.5 V        ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AC7      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AC8      ; 461        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AC10     ; 471        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AC11     ; 472        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AC12     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AC13     ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AC14     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AC15     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AC16     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AC18     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AC19     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AC20     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AC21     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AC22     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AC23     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AC24     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AC25     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AC26     ; 139        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AC27     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AC28     ; 111        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AC29     ; 112        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AC30     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AC31     ; 101        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AC32     ; 102        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AC33     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AC34     ; 95         ; 2C       ; GND+                            ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; AC35     ; 96         ; 2C       ; OSC_50_BANK2                    ; input  ; 2.5 V        ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AC36     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AC37     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AC38     ; 810        ; QL1      ; PCIE_RX_IN[5]                   ; input  ; 1.4-V PCML   ;                ; --         ; Y               ; no       ; Off          ;
; AC39     ; 811        ; QL1      ; PCIE_RX_IN[5](n)                ; input  ; 1.4-V PCML   ;                ; --         ; N               ; no       ; Off          ;
; AD1      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AD3      ; 878        ; QR1      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AD4      ; 879        ; QR1      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AD5      ;            ; --       ; VCCR_R                          ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; AD6      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AD7      ;            ; QR0      ; VCCL_GXBR0                      ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; AD8      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AD9      ; 455        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AD10     ; 456        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AD11     ;            ; 5C       ; VREFB5CN0                       ; power  ;              ;                ; --         ;                 ; --       ; --           ;
; AD12     ; 431        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AD13     ; 432        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AD14     ;            ; 4A       ; VCCPD4A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AD15     ; 380        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4B       ; VCCPD4B                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AD17     ;            ;          ; NC                              ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AD18     ;            ; 4C       ; VCCPD4C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AD19     ; 300        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 3C       ; VCCPD3C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AD21     ; 267        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AD22     ;            ; 3B       ; VCCPD3B                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AD24     ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AD25     ; 190        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 140        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AD27     ; 143        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AD28     ; 119        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AD29     ; 120        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AD30     ; 127        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AD31     ; 128        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AD32     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AD33     ;            ; QL0      ; VCCL_GXBL0                      ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; AD34     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AD35     ;            ; --       ; VCCR_L                          ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; AD36     ; 812        ; QL1      ; PCIE_TX_OUT[4]                  ; output ; 1.4-V PCML   ;                ; --         ; Y               ; no       ; Off          ;
; AD37     ; 813        ; QL1      ; PCIE_TX_OUT[4](n)               ; output ; 1.4-V PCML   ;                ; --         ; N               ; no       ; Off          ;
; AD38     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AD39     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AE1      ; 876        ; QR1      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AE2      ; 877        ; QR1      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AE4      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AE5      ; 473        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AE6      ;            ; QR0      ; VCCH_GXBR0                      ; power  ;              ; 1.4V           ; --         ;                 ; --       ; --           ;
; AE7      ;            ; QR0      ; VCCL_GXBR0                      ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; AE8      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AE9      ;            ; 5C       ; VCCIO5C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AE10     ; 443        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AE11     ; 444        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AE12     ; 427        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AE13     ; 428        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AE14     ; 378        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 381        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 344        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 325        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 305        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AE19     ; 302        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AE20     ; 269        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 270        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 246        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 243        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 194        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 191        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 163        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 144        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 123        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AE29     ; 124        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AE30     ; 135        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AE31     ; 136        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AE32     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AE33     ;            ; QL0      ; VCCL_GXBL0                      ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; AE34     ;            ; QL0      ; VCCH_GXBL0                      ; power  ;              ; 1.4V           ; --         ;                 ; --       ; --           ;
; AE35     ; 98         ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AE36     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AE37     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AE38     ; 814        ; QL1      ; PCIE_RX_IN[4]                   ; input  ; 1.4-V PCML   ;                ; --         ; Y               ; no       ; Off          ;
; AE39     ; 815        ; QL1      ; PCIE_RX_IN[4](n)                ; input  ; 1.4-V PCML   ;                ; --         ; N               ; no       ; Off          ;
; AF1      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AF3      ; 874        ; QR0      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AF4      ; 875        ; QR0      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AF5      ;            ; --       ; VCCA_R                          ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AF6      ; 474        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AF7      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AF8      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AF9      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AF10     ; 447        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AF11     ; 448        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AF12     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AF13     ; 404        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AF14     ; 379        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AF15     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AF16     ; 345        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 326        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AF18     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AF19     ; 303        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AF20     ; 268        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AF21     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AF22     ; 245        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 247        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AF24     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AF25     ; 193        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AF26     ; 164        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AF27     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AF28     ;            ; 2A       ; VREFB2AN0                       ; power  ;              ;                ; --         ;                 ; --       ; --           ;
; AF29     ; 131        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AF30     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AF31     ;            ; 2C       ; VCCIO2C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AF32     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AF33     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AF34     ; 97         ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AF35     ;            ; --       ; VCCA_L                          ; power  ;              ; 3.0V           ; --         ;                 ; --       ; --           ;
; AF36     ; 816        ; QL0      ; PCIE_TX_OUT[3]                  ; output ; 1.4-V PCML   ;                ; --         ; Y               ; no       ; Off          ;
; AF37     ; 817        ; QL0      ; PCIE_TX_OUT[3](n)               ; output ; 1.4-V PCML   ;                ; --         ; N               ; no       ; Off          ;
; AF38     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AF39     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AG1      ; 872        ; QR0      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AG2      ; 873        ; QR0      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AG3      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AG4      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AG5      ; 469        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AG6      ; 470        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AG7      ; 459        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AG8      ; 460        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AG9      ; 451        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AG10     ; 452        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AG11     ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                ; --         ;                 ; --       ; --           ;
; AG12     ; 400        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AG13     ; 403        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AG14     ; 376        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AG15     ; 377        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AG16     ; 329        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AG17     ; 327        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AG18     ; 304        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AG19     ; 301        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AG20     ; 266        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AG21     ; 271        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AG22     ; 244        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AG23     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AG24     ; 226        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AG25     ; 192        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AG26     ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AG27     ; 175        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AG28     ; 171        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AG29     ; 155        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AG30     ; 132        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AG31     ; 115        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AG32     ; 116        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AG33     ;            ; 2C       ; VCCIO2C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AG34     ; 99         ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AG35     ; 100        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AG36     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AG37     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AG38     ; 818        ; QL0      ; PCIE_RX_IN[3]                   ; input  ; 1.4-V PCML   ;                ; --         ; Y               ; no       ; Off          ;
; AG39     ; 819        ; QL0      ; PCIE_RX_IN[3](n)                ; input  ; 1.4-V PCML   ;                ; --         ; N               ; no       ; Off          ;
; AH1      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AH2      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AH3      ; 870        ; QR0      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AH4      ; 871        ; QR0      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AH5      ; 465        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AH6      ; 466        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AH7      ;            ; 5C       ; VCCIO5C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AH8      ; 435        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AH9      ; 436        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AH10     ; 424        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AH11     ; 396        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AH12     ; 399        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AH13     ; 372        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AH14     ; 374        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AH15     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AH16     ; 328        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AH17     ; 324        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 296        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AH19     ; 297        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AH20     ; 275        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AH21     ;            ; 3C       ; VCCIO3C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AH22     ; 242        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 253        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AH24     ; 227        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AH25     ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AH26     ; 198        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AH27     ; 176        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AH28     ; 172        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AH29     ; 156        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AH30     ; 148        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AH31     ;            ; 2C       ; VCCIO2C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AH32     ; 121        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AH33     ; 122        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AH34     ; 109        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AH35     ; 110        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AH36     ; 820        ; QL0      ; PCIE_TX_OUT[2]                  ; output ; 1.4-V PCML   ;                ; --         ; Y               ; no       ; Off          ;
; AH37     ; 821        ; QL0      ; PCIE_TX_OUT[2](n)               ; output ; 1.4-V PCML   ;                ; --         ; N               ; no       ; Off          ;
; AH38     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AH39     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AJ1      ; 868        ; QR0      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AJ2      ; 869        ; QR0      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AJ3      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AJ4      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AJ5      ; 457        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AJ6      ; 458        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AJ7      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AJ8      ;            ; 5C       ; VCCIO5C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AJ9      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AJ10     ; 423        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AJ11     ; 395        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AJ12     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AJ13     ; 370        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AJ14     ; 375        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AJ15     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AJ16     ; 320        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AJ17     ;            ; 4B       ; VCCIO4B                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AJ18     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AJ19     ;            ; 4C       ; VCCIO4C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AJ20     ; 274        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AJ21     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AJ22     ; 251        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AJ23     ; 252        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AJ24     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AJ25     ; 201        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AJ26     ; 197        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AJ27     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AJ28     ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AJ29     ; 183        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AJ30     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AJ31     ; 147        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AJ32     ; 133        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AJ33     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AJ34     ; 105        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AJ35     ; 106        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AJ36     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AJ37     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AJ38     ; 822        ; QL0      ; PCIE_RX_IN[2]                   ; input  ; 1.4-V PCML   ;                ; --         ; Y               ; no       ; Off          ;
; AJ39     ; 823        ; QL0      ; PCIE_RX_IN[2](n)                ; input  ; 1.4-V PCML   ;                ; --         ; N               ; no       ; Off          ;
; AK1      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AK2      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AK3      ; 866        ; QR0      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AK4      ; 867        ; QR0      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AK5      ; 453        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AK6      ; 454        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AK7      ; 439        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AK8      ; 440        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AK9      ; 416        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AK10     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AK11     ;            ;          ; NC                              ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AK12     ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V ; --         ;                 ; --       ; --           ;
; AK13     ; 371        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AK14     ; 373        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AK15     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AK16     ; 322        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AK17     ; 318        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AK18     ;            ; --       ; VCC_CLKIN4C                     ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AK19     ;            ;          ; VCCD_PLL_B2                     ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AK20     ;            ;          ; VCCD_PLL_B1                     ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; AK21     ;            ; --       ; VCC_CLKIN3C                     ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AK22     ;            ; 3C       ; VCCIO3C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AK23     ; 249        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AK24     ; 250        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AK25     ; 200        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AK26     ; 196        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AK27     ; 195        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AK28     ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V ; --         ;                 ; --       ; --           ;
; AK29     ; 184        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AK30     ; 167        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AK31     ; 159        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AK32     ; 151        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AK33     ; 134        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AK34     ; 113        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AK35     ; 114        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AK36     ; 824        ; QL0      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AK37     ; 825        ; QL0      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AK38     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AK39     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AL1      ; 864        ; QR0      ; GXB_GND*                        ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; AL2      ; 865        ; QR0      ; GXB_GND*                        ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; AL3      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AL4      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AL5      ; 449        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AL6      ; 450        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AL7      ;            ; 5C       ; VCCIO5C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AL8      ; 420        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AL9      ; 415        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AL10     ; 388        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AL11     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AL12     ;            ; --       ; VCCAUX                          ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AL13     ; 366        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AL14     ; 368        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AL15     ; 365        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AL16     ; 323        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AL17     ; 319        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AL18     ;            ; 4C       ; VREFB4CN0                       ; power  ;              ;                ; --         ;                 ; --       ; --           ;
; AL19     ;            ;          ; VCCA_PLL_B2                     ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AL20     ;            ;          ; VCCA_PLL_B1                     ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AL21     ; 258        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AL22     ; 259        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AL23     ; 248        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AL24     ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                ; --         ;                 ; --       ; --           ;
; AL25     ; 219        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AL26     ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AL27     ; 199        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AL28     ;            ; --       ; VCCAUX                          ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AL29     ; 179        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AL30     ; 168        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AL31     ; 160        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AL32     ; 152        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AL33     ;            ; 2C       ; VCCIO2C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AL34     ; 117        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AL35     ; 118        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AL36     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AL37     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AL38     ; 826        ; QL0      ; GXB_GND*                        ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; AL39     ; 827        ; QL0      ; GXB_GND*                        ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; AM1      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AM2      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AM3      ; 862        ; QR0      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AM4      ; 863        ; QR0      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AM5      ; 441        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AM6      ; 442        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AM7      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AM8      ; 419        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AM9      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AM10     ; 387        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AM11     ; 382        ; 1A       ; ^nIO_PULLUP                     ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AM12     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AM13     ; 367        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AM14     ; 369        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AM15     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AM16     ;            ; 4B       ; VREFB4BN0                       ; power  ;              ;                ; --         ;                 ; --       ; --           ;
; AM17     ; 321        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AM18     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AM19     ; 313        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AM20     ;            ; --       ; VCCPT                           ; power  ;              ; 1.5V           ; --         ;                 ; --       ; --           ;
; AM21     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AM22     ; 257        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AM23     ; 255        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AM24     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AM25     ; 230        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AM26     ; 217        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AM27     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AM28     ;            ;          ; NC                              ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AM29     ; 180        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AM30     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AM31     ; 165        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AM32     ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AM33     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AM34     ; 129        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AM35     ; 130        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AM36     ; 828        ; QL0      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AM37     ; 829        ; QL0      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AM38     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AM39     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AN1      ; 860        ; QR0      ; GXB_GND*                        ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; AN2      ; 861        ; QR0      ; GXB_GND*                        ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; AN3      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AN4      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AN5      ; 445        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AN6      ; 446        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AN7      ; 412        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AN8      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AN9      ; 408        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AN10     ; 392        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AN11     ; 386        ; 1A       ; ^ASDO                           ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AN12     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                ; --         ;                 ; --       ; --           ;
; AN13     ; 364        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AN14     ; 361        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AN15     ; 342        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AN16     ; 332        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AN17     ; 333        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AN18     ; 314        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AN19     ; 312        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AN20     ; 292        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AN21     ; 279        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AN22     ; 256        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AN23     ; 254        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AN24     ; 233        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AN25     ; 231        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AN26     ; 216        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AN27     ; 214        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AN28     ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                ; --         ;                 ; --       ; --           ;
; AN29     ; 189        ; 1A       ; ^nCE                            ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AN30     ; 161        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AN31     ; 166        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AN32     ; 137        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AN33     ; 141        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AN34     ; 125        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AN35     ; 126        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AN36     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AN37     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AN38     ; 830        ; QL0      ; PCIE_REFCLK                     ; input  ; HCSL         ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AN39     ; 831        ; QL0      ; PCIE_REFCLK(n)                  ; input  ; HCSL         ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AP1      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AP2      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AP3      ; 858        ; QR0      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AP4      ; 859        ; QR0      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AP5      ; 437        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AP6      ; 438        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AP7      ; 411        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AP8      ; 414        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AP9      ; 407        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AP10     ; 391        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AP11     ; 385        ; 1A       ; ^nCSO                           ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AP12     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AP13     ; 360        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AP14     ; 358        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AP15     ; 343        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AP16     ; 334        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AP17     ; 330        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AP18     ; 315        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AP19     ; 317        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AP20     ; 293        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AP21     ; 278        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AP22     ;            ; 3C       ; VREFB3CN0                       ; power  ;              ;                ; --         ;                 ; --       ; --           ;
; AP23     ; 263        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AP24     ; 232        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AP25     ; 234        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AP26     ; 218        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AP27     ; 215        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AP28     ; 221        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AP29     ; 188        ; 1A       ; ^PORSEL                         ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AP30     ; 162        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AP31     ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AP32     ; 157        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AP33     ; 138        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AP34     ; 142        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AP35     ; 153        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AP36     ; 832        ; QL0      ; PCIE_TX_OUT[1]                  ; output ; 1.4-V PCML   ;                ; --         ; Y               ; no       ; Off          ;
; AP37     ; 833        ; QL0      ; PCIE_TX_OUT[1](n)               ; output ; 1.4-V PCML   ;                ; --         ; N               ; no       ; Off          ;
; AP38     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AP39     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AR1      ; 856        ; QR0      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AR2      ; 857        ; QR0      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AR3      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AR4      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AR5      ; 430        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AR6      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AR7      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AR8      ; 413        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AR9      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AR10     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AR11     ; 384        ; 1A       ; ^DCLK                           ; bidir  ;              ;                ; --         ;                 ; --       ; --           ;
; AR12     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AR13     ; 362        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AR14     ; 359        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AR15     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AR16     ; 335        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AR17     ; 331        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AR18     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AR19     ; 316        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AR20     ; 290        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AR21     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AR22     ; 285        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AR23     ; 262        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AR24     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AR25     ; 235        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AR26     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AR27     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AR28     ; 220        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AR29     ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AR30     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AR31     ; 173        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AR32     ; 158        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AR33     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AR34     ; 146        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AR35     ; 154        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AR36     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AR37     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AR38     ; 834        ; QL0      ; PCIE_RX_IN[1]                   ; input  ; 1.4-V PCML   ;                ; --         ; Y               ; no       ; Off          ;
; AR39     ; 835        ; QL0      ; PCIE_RX_IN[1](n)                ; input  ; 1.4-V PCML   ;                ; --         ; N               ; no       ; Off          ;
; AT1      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AT2      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AT3      ; 854        ; QR0      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AT4      ; 855        ; QR0      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AT5      ; 429        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AT6      ; 422        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AT7      ; 418        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AT8      ; 410        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AT9      ; 406        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AT10     ; 398        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AT11     ; 383        ; 1A       ; ^nCEO                           ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AT12     ; 356        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AT13     ; 363        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AT14     ; 348        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AT15     ; 341        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AT16     ; 337        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AT17     ; 308        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AT18     ; 306        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AT19     ; 298        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AT20     ; 291        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AT21     ; 284        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AT22     ; 281        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AT23     ; 265        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AT24     ; 261        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AT25     ; 238        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AT26     ; 237        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AT27     ; 229        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AT28     ; 225        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AT29     ; 222        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AT30     ; 174        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AT31     ; 169        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AT32     ; 177        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AT33     ; 149        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AT34     ; 145        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AT35     ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AT36     ; 836        ; QL0      ; PCIE_TX_OUT[0]                  ; output ; 1.4-V PCML   ;                ; --         ; Y               ; no       ; Off          ;
; AT37     ; 837        ; QL0      ; PCIE_TX_OUT[0](n)               ; output ; 1.4-V PCML   ;                ; --         ; N               ; no       ; Off          ;
; AT38     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AT39     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AU1      ; 852        ; QR0      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AU2      ; 853        ; QR0      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AU3      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AU4      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AU5      ;            ;          ; NC                              ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AU6      ; 421        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AU7      ; 417        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AU8      ; 409        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AU9      ; 405        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AU10     ; 397        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AU11     ; 354        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AU12     ; 357        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AU13     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AU14     ; 349        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AU15     ; 340        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AU16     ; 338        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AU17     ; 310        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AU18     ; 307        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AU19     ; 299        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AU20     ; 294        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AU21     ;            ; 4C       ; VCCIO4C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AU22     ; 280        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AU23     ; 264        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AU24     ; 260        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AU25     ; 239        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AU26     ; 236        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AU27     ; 228        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AU28     ; 224        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AU29     ; 223        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AU30     ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AU31     ; 170        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AU32     ; 178        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AU33     ; 150        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AU34     ; 181        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AU35     ;            ;          ; NC                              ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AU36     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AU37     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AU38     ; 838        ; QL0      ; PCIE_RX_IN[0]                   ; input  ; 1.4-V PCML   ;                ; --         ; Y               ; no       ; Off          ;
; AU39     ; 839        ; QL0      ; PCIE_RX_IN[0](n)                ; input  ; 1.4-V PCML   ;                ; --         ; N               ; no       ; Off          ;
; AV1      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AV2      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AV3      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AV4      ;            ;          ; NC                              ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AV5      ; 426        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AV6      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AV7      ; 390        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AV8      ; 394        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AV9      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AV10     ; 402        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AV11     ; 355        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AV12     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AV13     ; 350        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AV14     ; 346        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AV15     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AV16     ; 339        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AV17     ; 311        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AV18     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AV19     ; 288        ; 4C       ; OSC_50_BANK4                    ; input  ; 2.5 V        ;                ; Column I/O ; Y               ; no       ; Off          ;
; AV20     ; 295        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AV21     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AV22     ; 283        ; 3C       ; OSC_50_BANK3                    ; input  ; 2.5 V        ;                ; Column I/O ; Y               ; no       ; Off          ;
; AV23     ; 277        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AV24     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AV25     ; 273        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AV26     ; 241        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AV27     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AV28     ; 213        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AV29     ; 209        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AV30     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AV31     ; 206        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AV32     ; 205        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AV33     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AV34     ; 182        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AV35     ; 187        ; 1A       ; ^CONF_DONE                      ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AV36     ;            ;          ; NC                              ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AV37     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AV38     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AV39     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AW2      ;            ;          ; RREF                            ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AW3      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AW4      ; 425        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AW5      ; 433        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AW6      ; 434        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AW7      ; 389        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AW8      ; 393        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AW9      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AW10     ; 401        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; AW11     ; 353        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AW12     ; 352        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AW13     ; 351        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AW14     ; 347        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AW15     ;            ; 4B       ; VCCIO4B                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AW16     ; 336        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AW17     ;            ; 4C       ; VCCIO4C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AW18     ; 309        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AW19     ; 289        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AW20     ; 286        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AW21     ; 287        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AW22     ; 282        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AW23     ; 276        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AW24     ;            ; 3C       ; VCCIO3C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; AW25     ; 272        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AW26     ; 240        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AW27     ; 211        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AW28     ; 210        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AW29     ; 212        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AW30     ; 208        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AW31     ; 207        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AW32     ; 204        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AW33     ; 203        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AW34     ; 202        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; AW35     ; 186        ; 1A       ; ^nSTATUS                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AW36     ; 185        ; 1A       ; ^nCONFIG                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; AW37     ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; AW38     ;            ;          ; RREF                            ;        ;              ;                ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; B3       ; 922        ; QR2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; B4       ; 923        ; QR2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; B5       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; B6       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; B7       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; B8       ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; B10      ; 598        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; B11      ; 597        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; B13      ; 605        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; B14      ; 609        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; B16      ; 620        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; B17      ; 649        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; B19      ; 653        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; B20      ; 663        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; B21      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; B22      ; 666        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; B23      ; 668        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; B25      ; 717        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; B26      ; 719        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; B28      ; 731        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; B29      ; 734        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; B30      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; B31      ; 732        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; B32      ; 19         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; B33      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; B34      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; B35      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; B36      ; 768        ; QL2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; B37      ; 769        ; QL2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; B38      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; B39      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; C1       ; 920        ; QR2      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; C2       ; 921        ; QR2      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; C5       ; 556        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; C6       ; 564        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; C7       ; 544        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; C8       ; 548        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; C9       ; 552        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; C10      ; 560        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; C11      ; 594        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; C12      ; 603        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; C13      ; 602        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; C14      ; 600        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; C15      ; 616        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; C16      ; 621        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; C17      ; 634        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; C18      ; 638        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; C19      ; 656        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; C20      ; 660        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; C21      ;            ; 7C       ; VCCIO7C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; C22      ; 675        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; C23      ;            ; 8C       ; VCCIO8C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; C24      ; 683        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; C25      ; 716        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; C26      ; 718        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; C27      ; 728        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; C28      ; 730        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; C29      ; 736        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; C30      ; 737        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; C31      ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; C32      ; 20         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; C33      ; 23         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; C34      ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; C35      ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; C36      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; C37      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; C38      ; 770        ; QL2      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; C39      ; 771        ; QL2      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; D3       ; 918        ; QR2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; D4       ; 919        ; QR2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; D5       ; 555        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; D6       ; 563        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; D7       ; 543        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; D8       ; 547        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; D9       ; 551        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; D10      ; 559        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; D11      ; 599        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; D12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; D13      ; 590        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; D14      ; 601        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; D15      ; 617        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; D16      ; 619        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; D17      ; 636        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; D18      ; 639        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; D19      ; 657        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; D20      ; 661        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; D21      ; 674        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; D22      ; 693        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; D23      ; 695        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; D24      ; 682        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; D25      ; 713        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; D26      ; 721        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; D27      ; 729        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; D28      ; 740        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; D29      ; 743        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; D30      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; D31      ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; D32      ;            ; 1A       ; VCCIO1A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; D33      ; 24         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; D34      ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; D35      ; 16         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; D36      ; 772        ; QL2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; D37      ; 773        ; QL2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; D38      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; D39      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; E1       ; 916        ; QR2      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; E2       ; 917        ; QR2      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; E5       ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; E6       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; E7       ; 524        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; E8       ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; E9       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; E10      ; 540        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; E11      ;            ;          ; TEMPDIODEn                      ;        ;              ;                ; --         ;                 ; --       ; --           ;
; E12      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; E13      ; 588        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; E14      ; 592        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; E15      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; E16      ; 611        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; E17      ; 637        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; E18      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; E19      ;            ; 7C       ; VCCIO7C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; E20      ;            ; 7C       ; VREFB7CN0                       ; power  ;              ;                ; --         ;                 ; --       ; --           ;
; E21      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; E22      ; 692        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; E23      ; 694        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; E24      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; E25      ; 715        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; E26      ;            ; 8B       ; VCCIO8B                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; E27      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; E28      ; 739        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; E29      ; 742        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; E30      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; E31      ; 31         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; E32      ; 35         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; E33      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; E34      ; 39         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; E35      ;            ; 1A       ; VCCIO1A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; E36      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; E37      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; E38      ; 774        ; QL2      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; E39      ; 775        ; QL2      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; F3       ; 914        ; QR2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; F4       ; 915        ; QR2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; F5       ; 528        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 532        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; F7       ; 523        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; F8       ; 520        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; F9       ; 536        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; F10      ; 539        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; F11      ;            ;          ; NC                              ;        ;              ;                ; --         ;                 ; --       ; --           ;
; F12      ; 591        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; F13      ; 589        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; F14      ; 593        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; F15      ; 615        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; F16      ; 612        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; F17      ; 635        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; F18      ; 640        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; F19      ; 644        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; F20      ; 643        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; F21      ; 671        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; F22      ;            ; 8C       ; VCCIO8C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; F23      ; 697        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; F24      ; 711        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; F25      ; 714        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; F26      ; 723        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; F27      ; 741        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; F28      ; 738        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; F29      ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                ; --         ;                 ; --       ; --           ;
; F30      ; 4          ; 1A       ; altera_reserved_tdo             ; output ; 2.5 V        ;                ; --         ; N               ; no       ; Off          ;
; F31      ; 32         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; F32      ; 36         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; F33      ; 47         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; F34      ; 40         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; F35      ; 43         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; F36      ; 776        ; QL2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; F37      ; 777        ; QL2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; F38      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; F39      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; G1       ; 912        ; QR2      ; GXB_GND*                        ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 913        ; QR2      ; GXB_GND*                        ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; G5       ; 527        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 531        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 526        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; G8       ; 519        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; G9       ; 535        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; G10      ; 566        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; G11      ;            ; --       ; VCCAUX                          ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                ; --         ;                 ; --       ; --           ;
; G13      ; 584        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; G14      ; 586        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; G15      ; 610        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; G16      ; 613        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; G17      ; 614        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; G18      ; 641        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; G19      ; 645        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; G20      ; 642        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; G21      ; 670        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; G22      ; 688        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; G23      ; 696        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; G24      ; 710        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; G25      ; 712        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; G26      ; 722        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; G27      ; 744        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; G28      ; 747        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; G29      ; 749        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; G30      ; 3          ; 1A       ; altera_reserved_tck             ; input  ; 2.5 V        ;                ; --         ; N               ; no       ; Off          ;
; G31      ; 27         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; G32      ;            ; 1A       ; VCCIO1A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; G33      ; 48         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; G34      ;            ; 1A       ; VCCIO1A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; G35      ; 44         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; G36      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; G37      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; G38      ; 778        ; QL2      ; GXB_GND*                        ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; G39      ; 779        ; QL2      ; GXB_GND*                        ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; H3       ; 910        ; QR2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; H4       ; 911        ; QR2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; H5       ;            ; 6C       ; VCCIO6C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; H7       ; 525        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; H8       ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; H10      ; 565        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; H11      ; 568        ; 1A       ; ^MSEL1                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; H13      ; 585        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; H14      ; 587        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; H16      ;            ; 7B       ; VREFB7BN0                       ; power  ;              ;                ; --         ;                 ; --       ; --           ;
; H17      ; 632        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; H18      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; H19      ; 650        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; H20      ;            ; --       ; VCCPT                           ; power  ;              ; 1.5V           ; --         ;                 ; --       ; --           ;
; H21      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; H22      ; 687        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; H23      ; 691        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; H24      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; H25      ;            ; 8B       ; VREFB8BN0                       ; power  ;              ;                ; --         ;                 ; --       ; --           ;
; H26      ; 745        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; H28      ; 746        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; H29      ;            ; --       ; VCCAUX                          ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; H30      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; H31      ; 28         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; H32      ; 17         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; H33      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; H34      ; 52         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; H35      ; 51         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; H36      ; 780        ; QL2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; H37      ; 781        ; QL2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; H38      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; H39      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; J1       ; 908        ; QR2      ; GXB_GND*                        ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; J2       ; 909        ; QR2      ; GXB_GND*                        ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; J5       ; 516        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 515        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 518        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; J8       ; 550        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 546        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 562        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; J11      ; 569        ; 1A       ; ^MSEL0                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; J12      ; 583        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; J13      ; 582        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; J14      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; J15      ; 606        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; J16      ; 628        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; J17      ; 633        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; J18      ; 647        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; J19      ;            ;          ; VCCA_PLL_T2                     ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; J20      ;            ;          ; VCCA_PLL_T1                     ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; J21      ;            ; 8C       ; VREFB8CN0                       ; power  ;              ;                ; --         ;                 ; --       ; --           ;
; J22      ; 686        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; J23      ; 690        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; J24      ; 699        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; J25      ; 701        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; J26      ; 748        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; J27      ; 755        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; J28      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; J29      ; 0          ; 1A       ; altera_reserved_tdi             ; input  ; 2.5 V        ;                ; --         ; N               ; no       ; Off          ;
; J30      ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; J31      ;            ; 1A       ; VCCIO1A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; J32      ; 18         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; J33      ; 45         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; J34      ; 56         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; J35      ; 55         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; J36      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; J37      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; J38      ; 782        ; QL2      ; GXB_GND*                        ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; J39      ; 783        ; QL2      ; GXB_GND*                        ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; K3       ; 906        ; QR2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; K4       ; 907        ; QR2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; K5       ; 512        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 511        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; K7       ; 517        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 549        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 545        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; K10      ; 561        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; K11      ;            ; --       ; VCCBAT                          ; power  ;              ; 3.0V           ; --         ;                 ; --       ; --           ;
; K12      ; 578        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; K13      ; 576        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; K14      ; 580        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; K15      ; 607        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; K16      ; 629        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; K17      ; 630        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; K18      ;            ; --       ; VCC_CLKIN7C                     ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCD_PLL_T2                     ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; VCCD_PLL_T1                     ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; K21      ;            ; --       ; VCC_CLKIN8C                     ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; K22      ; 689        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; K23      ; 703        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; K24      ; 698        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; K25      ;            ; 8B       ; VCCIO8B                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; K26      ; 751        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; K27      ; 754        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; K28      ; 753        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; K29      ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; K30      ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; K31      ; 33         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; K32      ; 46         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; K33      ;            ; 1C       ; VCCIO1C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; K34      ; 60         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; K35      ; 59         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; K36      ; 784        ; QL2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; K37      ; 785        ; QL2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; K38      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; K39      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; L1       ; 904        ; QR2      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; L2       ; 905        ; QR2      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; L5       ; 504        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; L6       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; L7       ; 514        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 513        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; L10      ; 542        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; L11      ; 554        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; L12      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; L13      ; 577        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; L14      ; 581        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; L16      ; 631        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; L17      ;            ; 7B       ; VCCIO7B                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; L19      ; 655        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; L20      ; 673        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; L22      ;            ; 8C       ; VCCIO8C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; L23      ; 702        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; L24      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; L25      ; 752        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; L26      ; 750        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; L27      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; L28      ;            ;          ; NC                              ;        ;              ;                ; --         ;                 ; --       ; --           ;
; L29      ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; L30      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; L31      ; 34         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; L32      ; 53         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; L33      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; L34      ; 72         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; L35      ; 71         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; L36      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; L37      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; L38      ; 786        ; QL2      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; L39      ; 787        ; QL2      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; M3       ; 902        ; QR2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; M4       ; 903        ; QR2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; M5       ;            ; --       ; VCCA_R                          ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; M6       ; 503        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; M7       ; 510        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 509        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; M10      ; 541        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; M11      ; 553        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; M12      ; 558        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; M13      ; 570        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; M14      ; 579        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; M15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; M16      ; 624        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; M17      ; 627        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; M18      ;            ; 7C       ; VCCIO7C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; M19      ; 654        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; M20      ; 672        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; M21      ; 680        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; M22      ; 685        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; M23      ; 705        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; M24      ; 700        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; M25      ; 756        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; M26      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; M27      ; 761        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; M28      ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; M29      ; 29         ; 1A       ; LED[5]                          ; output ; 2.5 V        ;                ; Row I/O    ; Y               ; no       ; Off          ;
; M30      ; 25         ; 1A       ; LED[6]                          ; output ; 2.5 V        ;                ; Row I/O    ; Y               ; no       ; Off          ;
; M31      ; 21         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; M32      ; 54         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; M33      ; 68         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; M34      ; 67         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; M35      ;            ; --       ; VCCA_L                          ; power  ;              ; 3.0V           ; --         ;                 ; --       ; --           ;
; M36      ; 788        ; QL2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; M37      ; 789        ; QL2      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; M38      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; M39      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; N1       ; 900        ; QR2      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; N2       ; 901        ; QR2      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; N5       ; 500        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 499        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 508        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; N8       ; 507        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 497        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; N10      ; 538        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; N11      ; 537        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; N12      ; 557        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; N13      ; 571        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; N14      ; 572        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; N15      ; 574        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; N16      ; 625        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; N17      ; 626        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; N18      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; N19      ; 658        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; N20      ; 676        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; N21      ; 684        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; N22      ; 704        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; N23      ; 707        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; N24      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; N25      ; 757        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; N26      ; 759        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; N27      ; 1          ; 1A       ; altera_reserved_tms             ; input  ; 2.5 V        ;                ; --         ; N               ; no       ; Off          ;
; N28      ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; N29      ; 30         ; 1A       ; LED[4]                          ; output ; 2.5 V        ;                ; Row I/O    ; Y               ; no       ; Off          ;
; N30      ; 26         ; 1A       ; LED[7]                          ; output ; 2.5 V        ;                ; Row I/O    ; Y               ; no       ; Off          ;
; N31      ; 22         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; N32      ;            ; 1C       ; VCCIO1C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; N33      ; 64         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; N34      ; 63         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; N35      ; 79         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; N36      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; N37      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; N38      ; 790        ; QL2      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; N39      ; 791        ; QL2      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; P3       ; 898        ; QR1      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; P4       ; 899        ; QR1      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; P5       ;            ; --       ; VCCT_R                          ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; P6       ; 496        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; P7       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; P8       ; 498        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; P9       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; P10      ;            ; 6C       ; VCCIO6C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; P11      ;            ; 6A       ; VREFB6AN0                       ; power  ;              ;                ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; P13      ; 530        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; P14      ; 573        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; P15      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; P16      ; 622        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; P17      ; 623        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; P18      ; 651        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; P19      ; 659        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; P20      ; 677        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; P21      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; P22      ; 709        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; P23      ; 706        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; P24      ; 724        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; P25      ; 760        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; P26      ; 758        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; P27      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; P28      ;            ; 1A       ; VREFB1AN0                       ; power  ;              ;                ; --         ;                 ; --       ; --           ;
; P29      ; 49         ; 1A       ; LED[3]                          ; output ; 2.5 V        ;                ; Row I/O    ; Y               ; no       ; Off          ;
; P30      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; P31      ; 58         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; P32      ; 57         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; P33      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; P34      ; 80         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; P35      ;            ; --       ; VCCT_L                          ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; P36      ; 792        ; QL1      ; PCIE_TX_OUT[7]                  ; output ; 1.4-V PCML   ;                ; --         ; Y               ; no       ; Off          ;
; P37      ; 793        ; QL1      ; PCIE_TX_OUT[7](n)               ; output ; 1.4-V PCML   ;                ; --         ; N               ; no       ; Off          ;
; P38      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; P39      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; R1       ; 896        ; QR1      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; R2       ; 897        ; QR1      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; R5       ; 492        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 491        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 495        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 506        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; R9       ; 505        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; R10      ; 502        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; R11      ; 534        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; R12      ; 533        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; R13      ; 529        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; R14      ; 575        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ; 7A       ; VCCPD7A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; NC                              ;        ;              ;                ; --         ;                 ; --       ; --           ;
; R17      ;            ; 7B       ; VCCPD7B                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; R18      ; 646        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; R19      ;            ; 7C       ; VCCPD7C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; R20      ; 681        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; R21      ;            ; 8C       ; VCCPD8C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; R22      ; 708        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; R23      ;            ; 8B       ; VCCPD8B                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; R24      ; 725        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Column I/O ;                 ; no       ; On           ;
; R25      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; R26      ;            ;          ; NC                              ;        ;              ;                ; --         ;                 ; --       ; --           ;
; R27      ; 41         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 37         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; R29      ; 50         ; 1A       ; LED[2]                          ; output ; 2.5 V        ;                ; Row I/O    ; Y               ; no       ; Off          ;
; R30      ; 74         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; R31      ; 73         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; R32      ; 66         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; R33      ; 65         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; R34      ; 84         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; R35      ; 83         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; R36      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; R37      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; R38      ; 794        ; QL1      ; PCIE_RX_IN[7]                   ; input  ; 1.4-V PCML   ;                ; --         ; Y               ; no       ; Off          ;
; R39      ; 795        ; QL1      ; PCIE_RX_IN[7](n)                ; input  ; 1.4-V PCML   ;                ; --         ; N               ; no       ; Off          ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; T3       ; 894        ; QR1      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; T4       ; 895        ; QR1      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; T5       ;            ; --       ; VCCR_R                          ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; T7       ;            ; QR2      ; VCCL_GXBR2                      ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; T9       ; 490        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; T10      ; 501        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; T11      ;            ; 6C       ; VCCIO6C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; T12      ; 522        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; T13      ; 521        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; T14      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; T16      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; T18      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; T20      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; T22      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; T23      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; T24      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; T25      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; T26      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; T27      ; 42         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; T28      ; 38         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; T29      ;            ; 1C       ; VCCIO1C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; T30      ; 62         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; T31      ; 61         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; T32      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; T33      ;            ; QL2      ; VCCL_GXBL2                      ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; T34      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; T35      ;            ; --       ; VCCR_L                          ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; T36      ; 796        ; QL1      ; PCIE_TX_OUT[6]                  ; output ; 1.4-V PCML   ;                ; --         ; Y               ; no       ; Off          ;
; T37      ; 797        ; QL1      ; PCIE_TX_OUT[6](n)               ; output ; 1.4-V PCML   ;                ; --         ; N               ; no       ; Off          ;
; T38      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; T39      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; U1       ; 892        ; QR1      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; U2       ; 893        ; QR1      ; GXB_GND*                        ;        ;              ;                ; --         ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; U5       ; 488        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; U6       ;            ; QR2      ; VCCH_GXBR2                      ; power  ;              ; 1.4V           ; --         ;                 ; --       ; --           ;
; U7       ;            ; QR2      ; VCCL_GXBR2                      ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; U8       ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; U10      ; 489        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; U11      ;            ; 6C       ; VREFB6CN0                       ; power  ;              ;                ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; U13      ;            ; 6A       ; VCCPD6A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; U15      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; U17      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; U19      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; U21      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; U23      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; U24      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; U25      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; U26      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; U27      ;            ; 1A       ; VCCPD1A                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; U28      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; U29      ;            ; 1C       ; VREFB1CN0                       ; power  ;              ;                ; --         ;                 ; --       ; --           ;
; U30      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; U31      ; 76         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; U32      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; U33      ;            ; QL2      ; VCCL_GXBL2                      ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; U34      ;            ; QL2      ; VCCH_GXBL2                      ; power  ;              ; 1.4V           ; --         ;                 ; --       ; --           ;
; U35      ; 87         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; U36      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; U37      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; U38      ; 798        ; QL1      ; PCIE_RX_IN[6]                   ; input  ; 1.4-V PCML   ;                ; --         ; Y               ; no       ; Off          ;
; U39      ; 799        ; QL1      ; PCIE_RX_IN[6](n)                ; input  ; 1.4-V PCML   ;                ; --         ; N               ; no       ; Off          ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; V3       ; 890        ; QR1      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; V4       ; 891        ; QR1      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; V5       ;            ; --       ; VCCT_R                          ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; V6       ; 487        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; V9       ; 494        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; V10      ; 493        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; V11      ; 486        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; V12      ; 485        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; V13      ;            ; 6C       ; VCCIO6C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; V14      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; V16      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; V18      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; V20      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; V21      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; V22      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; V23      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; V24      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; V25      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; V26      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; V27      ; 81         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 69         ; 1C       ; LED[0]                          ; output ; 2.5 V        ;                ; Row I/O    ; Y               ; no       ; Off          ;
; V29      ; 86         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; V30      ; 85         ; 1C       ; PCIE_RESET_N                    ; input  ; 2.5 V        ;                ; Row I/O    ; Y               ; no       ; Off          ;
; V31      ; 75         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; V32      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; V33      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; V34      ; 88         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; V35      ;            ; --       ; VCCT_L                          ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; V36      ; 800        ; QL1      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; V37      ; 801        ; QL1      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; V38      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; V39      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; W1       ; 888        ; QR1      ; GXB_GND*                        ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; W2       ; 889        ; QR1      ; GXB_GND*                        ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; W5       ; 480        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; W6       ; 479        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; W7       ; 484        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; W8       ; 483        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; W9       ;            ; --       ; VCCHIP_R                        ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; W11      ; 482        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; W12      ; 481        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; W13      ;            ; 6C       ; VCCPD6C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; W15      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; W17      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; W19      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; W21      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; W22      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; W23      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; W24      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; W25      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; W26      ; 82         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; W27      ;            ; 1C       ; VCCPD1C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; W28      ; 70         ; 1C       ; LED[1]                          ; output ; 2.5 V        ;                ; Row I/O    ; Y               ; no       ; Off          ;
; W29      ; 78         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; W30      ; 77         ; 1C       ; ~ALTERA_DATA0~ / RESERVED_INPUT ; input  ; 1.8 V        ;                ; Row I/O    ; N               ; no       ; Off          ;
; W31      ;            ; --       ; VCCHIP_L                        ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; W32      ; 90         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; W33      ; 89         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; W34      ; 92         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; W35      ; 91         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                ; Row I/O    ;                 ; no       ; On           ;
; W36      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; W37      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; W38      ; 802        ; QL1      ; GXB_GND*                        ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; W39      ; 803        ; QL1      ; GXB_GND*                        ;        ;              ;                ; Row I/O    ;                 ; --       ; --           ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; Y3       ; 886        ; QR1      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; Y4       ; 887        ; QR1      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; Y5       ;            ; --       ; VCCR_R                          ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; Y6       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; Y7       ;            ; QR1      ; VCCL_GXBR1                      ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; Y9       ;            ; --       ; VCCHIP_R                        ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y10      ;            ;          ; VCCA_PLL_R2                     ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; Y11      ;            ;          ; VCCD_PLL_R2                     ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; Y13      ;            ; --       ; VCCPT                           ; power  ;              ; 1.5V           ; --         ;                 ; --       ; --           ;
; Y14      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; Y16      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y17      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; Y18      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y19      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; Y20      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y21      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; Y22      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y23      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; Y24      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y25      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; Y26      ;            ; 2C       ; VCCPD2C                         ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; Y27      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; Y28      ;            ;          ; VCCD_PLL_L2                     ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y29      ;            ;          ; VCCA_PLL_L2                     ; power  ;              ; 2.5V           ; --         ;                 ; --       ; --           ;
; Y30      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; Y31      ;            ; --       ; VCCHIP_L                        ; power  ;              ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y32      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; Y33      ;            ; QL1      ; VCCL_GXBL1                      ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; Y34      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; Y35      ;            ; --       ; VCCR_L                          ; power  ;              ; 1.1V           ; --         ;                 ; --       ; --           ;
; Y36      ; 804        ; QL1      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; Y37      ; 805        ; QL1      ; GXB_NC                          ;        ;              ;                ; --         ;                 ; --       ; --           ;
; Y38      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
; Y39      ;            ;          ; GND                             ; gnd    ;              ;                ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+----------------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                            ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                          ; ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component|ALTPLL50I50O125O250O_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1                                                         ;
; PLL type                      ; Left/Right                                                                                                             ;
; PLL mode                      ; Normal                                                                                                                 ;
; Compensate clock              ; clock0                                                                                                                 ;
; Compensated input/output pins ; --                                                                                                                     ;
; Switchover type               ; --                                                                                                                     ;
; Input frequency 0             ; 50.0 MHz                                                                                                               ;
; Input frequency 1             ; --                                                                                                                     ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                               ;
; Nominal VCO frequency         ; 750.0 MHz                                                                                                              ;
; VCO post scale K counter      ; 2                                                                                                                      ;
; VCO frequency control         ; Auto                                                                                                                   ;
; VCO phase shift step          ; 166 ps                                                                                                                 ;
; VCO multiply                  ; --                                                                                                                     ;
; VCO divide                    ; --                                                                                                                     ;
; DPA multiply                  ; --                                                                                                                     ;
; DPA divide                    ; --                                                                                                                     ;
; DPA divider counter value     ; 1                                                                                                                      ;
; Freq min lock                 ; 20.01 MHz                                                                                                              ;
; Freq max lock                 ; 53.33 MHz                                                                                                              ;
; M VCO Tap                     ; 0                                                                                                                      ;
; M Initial                     ; 1                                                                                                                      ;
; M value                       ; 15                                                                                                                     ;
; N value                       ; 1                                                                                                                      ;
; Charge pump current           ; setting 1                                                                                                              ;
; Loop filter resistance        ; setting 27                                                                                                             ;
; Loop filter capacitance       ; setting 0                                                                                                              ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                                     ;
; Bandwidth type                ; Medium                                                                                                                 ;
; Real time reconfigurable      ; Off                                                                                                                    ;
; Scan chain MIF file           ; --                                                                                                                     ;
; Preserve PLL counter order    ; Off                                                                                                                    ;
; PLL location                  ; PLL_L3                                                                                                                 ;
; Inclk0 signal                 ; OSC_50_BANK2                                                                                                           ;
; Inclk1 signal                 ; --                                                                                                                     ;
; Inclk0 signal type            ; Global Clock                                                                                                           ;
; Inclk1 signal type            ; --                                                                                                                     ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+
; Name                                                                                                                               ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+
; ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component|ALTPLL50I50O125O250O_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)    ; 3.00 (166 ps)    ; 50/50      ; C0      ; 15            ; 8/7 Odd    ; --            ; 1       ; 0       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component|ALTPLL50I50O125O250O_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 5    ; 2   ; 125.0 MHz        ; 0 (0 ps)    ; 7.50 (166 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[1] ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; GXB Receiver Summary                                                                                                     ;
+---------------------------+----------------+----------------+---------------------+--------------------------------------+
; CRU Input Clock Frequency ; REFCLK Divider ; Base Data Rate ; Effective Data Rate ; Receiver Channel Location            ;
+---------------------------+----------------+----------------+---------------------+--------------------------------------+
; 100.0 MHz                 ; Disabled       ; 5000.0 Mbps    ; 5000.0 Mbps         ; RXPMA_X0_Y4_N137, RXPCS_X0_Y4_N139   ;
; 100.0 MHz                 ; Disabled       ; 5000.0 Mbps    ; 5000.0 Mbps         ; RXPMA_X0_Y7_N137, RXPCS_X0_Y7_N139   ;
; 100.0 MHz                 ; Disabled       ; 5000.0 Mbps    ; 5000.0 Mbps         ; RXPMA_X0_Y16_N137, RXPCS_X0_Y16_N139 ;
; 100.0 MHz                 ; Disabled       ; 5000.0 Mbps    ; 5000.0 Mbps         ; RXPMA_X0_Y19_N137, RXPCS_X0_Y19_N139 ;
; 100.0 MHz                 ; Disabled       ; 5000.0 Mbps    ; 5000.0 Mbps         ; RXPMA_X0_Y35_N137, RXPCS_X0_Y35_N139 ;
; 100.0 MHz                 ; Disabled       ; 5000.0 Mbps    ; 5000.0 Mbps         ; RXPMA_X0_Y38_N137, RXPCS_X0_Y38_N139 ;
; 100.0 MHz                 ; Disabled       ; 5000.0 Mbps    ; 5000.0 Mbps         ; RXPMA_X0_Y47_N137, RXPCS_X0_Y47_N139 ;
; 100.0 MHz                 ; Disabled       ; 5000.0 Mbps    ; 5000.0 Mbps         ; RXPMA_X0_Y50_N137, RXPCS_X0_Y50_N139 ;
+---------------------------+----------------+----------------+---------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GXB Receiver Channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Protocol                        ; pcie2                                                                                                                                                 ; pcie2                                                                                                                                                 ; pcie2                                                                                                                                                 ; pcie2                                                                                                                                                 ; pcie2                                                                                                                                                 ; pcie2                                                                                                                                                 ; pcie2                                                                                                                                                 ; pcie2                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Channel Number                  ; 0                                                                                                                                                     ; 1                                                                                                                                                     ; 2                                                                                                                                                     ; 3                                                                                                                                                     ; 0                                                                                                                                                     ; 1                                                                                                                                                     ; 2                                                                                                                                                     ; 3                                                                                                                                                     ;
; Logical Channel Number          ; 0                                                                                                                                                     ; 1                                                                                                                                                     ; 2                                                                                                                                                     ; 3                                                                                                                                                     ; 4                                                                                                                                                     ; 5                                                                                                                                                     ; 6                                                                                                                                                     ; 7                                                                                                                                                     ;
; Channel Width                   ; 8                                                                                                                                                     ; 8                                                                                                                                                     ; 8                                                                                                                                                     ; 8                                                                                                                                                     ; 8                                                                                                                                                     ; 8                                                                                                                                                     ; 8                                                                                                                                                     ; 8                                                                                                                                                     ;
; Base Data Rate                  ; 5000.0 Mbps                                                                                                                                           ; 5000.0 Mbps                                                                                                                                           ; 5000.0 Mbps                                                                                                                                           ; 5000.0 Mbps                                                                                                                                           ; 5000.0 Mbps                                                                                                                                           ; 5000.0 Mbps                                                                                                                                           ; 5000.0 Mbps                                                                                                                                           ; 5000.0 Mbps                                                                                                                                           ;
; Effective Data Rate             ; 5000.0 Mbps                                                                                                                                           ; 5000.0 Mbps                                                                                                                                           ; 5000.0 Mbps                                                                                                                                           ; 5000.0 Mbps                                                                                                                                           ; 5000.0 Mbps                                                                                                                                           ; 5000.0 Mbps                                                                                                                                           ; 5000.0 Mbps                                                                                                                                           ; 5000.0 Mbps                                                                                                                                           ;
; Run Length                      ; 40                                                                                                                                                    ; 40                                                                                                                                                    ; 40                                                                                                                                                    ; 40                                                                                                                                                    ; 40                                                                                                                                                    ; 40                                                                                                                                                    ; 40                                                                                                                                                    ; 40                                                                                                                                                    ;
; Rate Matcher                    ; Enabled                                                                                                                                               ; Enabled                                                                                                                                               ; Enabled                                                                                                                                               ; Enabled                                                                                                                                               ; Enabled                                                                                                                                               ; Enabled                                                                                                                                               ; Enabled                                                                                                                                               ; Enabled                                                                                                                                               ;
; Word Aligner Mode               ; Sync State Machine                                                                                                                                    ; Sync State Machine                                                                                                                                    ; Sync State Machine                                                                                                                                    ; Sync State Machine                                                                                                                                    ; Sync State Machine                                                                                                                                    ; Sync State Machine                                                                                                                                    ; Sync State Machine                                                                                                                                    ; Sync State Machine                                                                                                                                    ;
; Word Alignment Pattern          ; 0101111100                                                                                                                                            ; 0101111100                                                                                                                                            ; 0101111100                                                                                                                                            ; 0101111100                                                                                                                                            ; 0101111100                                                                                                                                            ; 0101111100                                                                                                                                            ; 0101111100                                                                                                                                            ; 0101111100                                                                                                                                            ;
; Bad Pattern Count for Sync Loss ; 17                                                                                                                                                    ; 17                                                                                                                                                    ; 17                                                                                                                                                    ; 17                                                                                                                                                    ; 17                                                                                                                                                    ; 17                                                                                                                                                    ; 17                                                                                                                                                    ; 17                                                                                                                                                    ;
; Patterns to Reduce Error Count  ; 16                                                                                                                                                    ; 16                                                                                                                                                    ; 16                                                                                                                                                    ; 16                                                                                                                                                    ; 16                                                                                                                                                    ; 16                                                                                                                                                    ; 16                                                                                                                                                    ; 16                                                                                                                                                    ;
; Number of Patterns Until Sync   ; 4                                                                                                                                                     ; 4                                                                                                                                                     ; 4                                                                                                                                                     ; 4                                                                                                                                                     ; 4                                                                                                                                                     ; 4                                                                                                                                                     ; 4                                                                                                                                                     ; 4                                                                                                                                                     ;
; PPM Selection                   ; 32                                                                                                                                                    ; 32                                                                                                                                                    ; 32                                                                                                                                                    ; 32                                                                                                                                                    ; 32                                                                                                                                                    ; 32                                                                                                                                                    ; 32                                                                                                                                                    ; 32                                                                                                                                                    ;
; Low Latency PCS Mode Enable     ; Off                                                                                                                                                   ; Off                                                                                                                                                   ; Off                                                                                                                                                   ; Off                                                                                                                                                   ; Off                                                                                                                                                   ; Off                                                                                                                                                   ; Off                                                                                                                                                   ; Off                                                                                                                                                   ;
; 8B10B Mode                      ; normal                                                                                                                                                ; normal                                                                                                                                                ; normal                                                                                                                                                ; normal                                                                                                                                                ; normal                                                                                                                                                ; normal                                                                                                                                                ; normal                                                                                                                                                ; normal                                                                                                                                                ;
; Byte Deserializer               ; Off                                                                                                                                                   ; Off                                                                                                                                                   ; Off                                                                                                                                                   ; Off                                                                                                                                                   ; Off                                                                                                                                                   ; Off                                                                                                                                                   ; Off                                                                                                                                                   ; Off                                                                                                                                                   ;
; Deserialization Factor          ; 10                                                                                                                                                    ; 10                                                                                                                                                    ; 10                                                                                                                                                    ; 10                                                                                                                                                    ; 10                                                                                                                                                    ; 10                                                                                                                                                    ; 10                                                                                                                                                    ; 10                                                                                                                                                    ;
; CRU Multiplication Factor       ; 25                                                                                                                                                    ; 25                                                                                                                                                    ; 25                                                                                                                                                    ; 25                                                                                                                                                    ; 25                                                                                                                                                    ; 25                                                                                                                                                    ; 25                                                                                                                                                    ; 25                                                                                                                                                    ;
; CRU VCO Post-Scale Divider      ; 1                                                                                                                                                     ; 1                                                                                                                                                     ; 1                                                                                                                                                     ; 1                                                                                                                                                     ; 1                                                                                                                                                     ; 1                                                                                                                                                     ; 1                                                                                                                                                     ; 1                                                                                                                                                     ;
; Multiply By                     ; 25                                                                                                                                                    ; 25                                                                                                                                                    ; 25                                                                                                                                                    ; 25                                                                                                                                                    ; 25                                                                                                                                                    ; 25                                                                                                                                                    ; 25                                                                                                                                                    ; 25                                                                                                                                                    ;
; Divide By                       ; 1                                                                                                                                                     ; 1                                                                                                                                                     ; 1                                                                                                                                                     ; 1                                                                                                                                                     ; 1                                                                                                                                                     ; 1                                                                                                                                                     ; 1                                                                                                                                                     ; 1                                                                                                                                                     ;
; CRU Input Clock Frequency       ; 100.0 MHz                                                                                                                                             ; 100.0 MHz                                                                                                                                             ; 100.0 MHz                                                                                                                                             ; 100.0 MHz                                                                                                                                             ; 100.0 MHz                                                                                                                                             ; 100.0 MHz                                                                                                                                             ; 100.0 MHz                                                                                                                                             ; 100.0 MHz                                                                                                                                             ;
; REFCLK Divider                  ; Disabled                                                                                                                                              ; Disabled                                                                                                                                              ; Disabled                                                                                                                                              ; Disabled                                                                                                                                              ; Disabled                                                                                                                                              ; Disabled                                                                                                                                              ; Disabled                                                                                                                                              ; Disabled                                                                                                                                              ;
; Byte Ordering Mode              ; none                                                                                                                                                  ; none                                                                                                                                                  ; none                                                                                                                                                  ; none                                                                                                                                                  ; none                                                                                                                                                  ; none                                                                                                                                                  ; none                                                                                                                                                  ; none                                                                                                                                                  ;
; Receiver Channel Location       ; RXPMA_X0_Y4_N137, RXPCS_X0_Y4_N139                                                                                                                    ; RXPMA_X0_Y7_N137, RXPCS_X0_Y7_N139                                                                                                                    ; RXPMA_X0_Y16_N137, RXPCS_X0_Y16_N139                                                                                                                  ; RXPMA_X0_Y19_N137, RXPCS_X0_Y19_N139                                                                                                                  ; RXPMA_X0_Y35_N137, RXPCS_X0_Y35_N139                                                                                                                  ; RXPMA_X0_Y38_N137, RXPCS_X0_Y38_N139                                                                                                                  ; RXPMA_X0_Y47_N137, RXPCS_X0_Y47_N139                                                                                                                  ; RXPMA_X0_Y50_N137, RXPCS_X0_Y50_N139                                                                                                                  ;
; CMU Location                    ; CMU_X0_Y10_N139                                                                                                                                       ; CMU_X0_Y10_N139                                                                                                                                       ; CMU_X0_Y10_N139                                                                                                                                       ; CMU_X0_Y10_N139                                                                                                                                       ; CMU_X0_Y41_N139                                                                                                                                       ; CMU_X0_Y41_N139                                                                                                                                       ; CMU_X0_Y41_N139                                                                                                                                       ; CMU_X0_Y41_N139                                                                                                                                       ;
; PCIE HIP Enable                 ; On                                                                                                                                                    ; On                                                                                                                                                    ; On                                                                                                                                                    ; On                                                                                                                                                    ; On                                                                                                                                                    ; On                                                                                                                                                    ; On                                                                                                                                                    ; On                                                                                                                                                    ;
; Channel Bonding                 ; x8                                                                                                                                                    ; x8                                                                                                                                                    ; x8                                                                                                                                                    ; x8                                                                                                                                                    ; x8                                                                                                                                                    ; x8                                                                                                                                                    ; x8                                                                                                                                                    ; x8                                                                                                                                                    ;
; Equalizer Control               ; 0                                                                                                                                                     ; 0                                                                                                                                                     ; 0                                                                                                                                                     ; 0                                                                                                                                                     ; 0                                                                                                                                                     ; 0                                                                                                                                                     ; 0                                                                                                                                                     ; 0                                                                                                                                                     ;
; Equalizer DC Gain               ; 3                                                                                                                                                     ; 3                                                                                                                                                     ; 3                                                                                                                                                     ; 3                                                                                                                                                     ; 3                                                                                                                                                     ; 3                                                                                                                                                     ; 3                                                                                                                                                     ; 3                                                                                                                                                     ;
; Adaptive Equalization Mode      ; none                                                                                                                                                  ; none                                                                                                                                                  ; none                                                                                                                                                  ; none                                                                                                                                                  ; none                                                                                                                                                  ; none                                                                                                                                                  ; none                                                                                                                                                  ; none                                                                                                                                                  ;
; Max Gradient Control            ; 0                                                                                                                                                     ; 0                                                                                                                                                     ; 0                                                                                                                                                     ; 0                                                                                                                                                     ; 0                                                                                                                                                     ; 0                                                                                                                                                     ; 0                                                                                                                                                     ; 0                                                                                                                                                     ;
; Core Clock Frequency            ; 500.0 MHz                                                                                                                                             ; 500.0 MHz                                                                                                                                             ; 500.0 MHz                                                                                                                                             ; 500.0 MHz                                                                                                                                             ; 500.0 MHz                                                                                                                                             ; 500.0 MHz                                                                                                                                             ; 500.0 MHz                                                                                                                                             ; 500.0 MHz                                                                                                                                             ;
; Core Clock Source               ;                                                                                                                                                       ;                                                                                                                                                       ;                                                                                                                                                       ;                                                                                                                                                       ;                                                                                                                                                       ;                                                                                                                                                       ;                                                                                                                                                       ;                                                                                                                                                       ;
; VCCA                            ; 3.0V                                                                                                                                                  ; 3.0V                                                                                                                                                  ; 3.0V                                                                                                                                                  ; 3.0V                                                                                                                                                  ; 3.0V                                                                                                                                                  ; 3.0V                                                                                                                                                  ; 3.0V                                                                                                                                                  ; 3.0V                                                                                                                                                  ;
; VCM                             ; 0.82V                                                                                                                                                 ; 0.82V                                                                                                                                                 ; 0.82V                                                                                                                                                 ; 0.82V                                                                                                                                                 ; 0.82V                                                                                                                                                 ; 0.82V                                                                                                                                                 ; 0.82V                                                                                                                                                 ; 0.82V                                                                                                                                                 ;
; PLL Bandwidth Type              ; High                                                                                                                                                  ; High                                                                                                                                                  ; High                                                                                                                                                  ; High                                                                                                                                                  ; High                                                                                                                                                  ; High                                                                                                                                                  ; High                                                                                                                                                  ; High                                                                                                                                                  ;
; PLL Name                        ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll0 ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll1 ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll2 ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll3 ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll4 ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll5 ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll6 ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll7 ;
; PLL Type                        ; RX CDR                                                                                                                                                ; RX CDR                                                                                                                                                ; RX CDR                                                                                                                                                ; RX CDR                                                                                                                                                ; RX CDR                                                                                                                                                ; RX CDR                                                                                                                                                ; RX CDR                                                                                                                                                ; RX CDR                                                                                                                                                ;
; PLL Location                    ; HSSIPLL_X0_Y4_N135                                                                                                                                    ; HSSIPLL_X0_Y7_N135                                                                                                                                    ; HSSIPLL_X0_Y16_N135                                                                                                                                   ; HSSIPLL_X0_Y19_N135                                                                                                                                   ; HSSIPLL_X0_Y35_N135                                                                                                                                   ; HSSIPLL_X0_Y38_N135                                                                                                                                   ; HSSIPLL_X0_Y47_N135                                                                                                                                   ; HSSIPLL_X0_Y50_N135                                                                                                                                   ;
; Quad Location                   ; QUAD_X0_Y4_N135                                                                                                                                       ; QUAD_X0_Y4_N135                                                                                                                                       ; QUAD_X0_Y4_N135                                                                                                                                       ; QUAD_X0_Y4_N135                                                                                                                                       ; QUAD_X0_Y35_N135                                                                                                                                      ; QUAD_X0_Y35_N135                                                                                                                                      ; QUAD_X0_Y35_N135                                                                                                                                      ; QUAD_X0_Y35_N135                                                                                                                                      ;
; In Clock Frequency              ; 100.0 MHz                                                                                                                                             ; 100.0 MHz                                                                                                                                             ; 100.0 MHz                                                                                                                                             ; 100.0 MHz                                                                                                                                             ; 100.0 MHz                                                                                                                                             ; 100.0 MHz                                                                                                                                             ; 100.0 MHz                                                                                                                                             ; 100.0 MHz                                                                                                                                             ;
; Output Clock Frequency          ; 2500.0 MHz                                                                                                                                            ; 2500.0 MHz                                                                                                                                            ; 2500.0 MHz                                                                                                                                            ; 2500.0 MHz                                                                                                                                            ; 2500.0 MHz                                                                                                                                            ; 2500.0 MHz                                                                                                                                            ; 2500.0 MHz                                                                                                                                            ; 2500.0 MHz                                                                                                                                            ;
; PFD Feedback Source             ; internal                                                                                                                                              ; internal                                                                                                                                              ; internal                                                                                                                                              ; internal                                                                                                                                              ; internal                                                                                                                                              ; internal                                                                                                                                              ; internal                                                                                                                                              ; internal                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; GXB Transmitter Summary                                                                             ;
+-----------------------+----------------+---------------------+--------------------------------------+
; Name                  ; Base Data Rate ; Effective Data Rate ; Transmitter Channel Location         ;
+-----------------------+----------------+---------------------+--------------------------------------+
; PCIE_TX_OUT[0]~output ; 5000.0 Mbps    ; 5000.0 Mbps         ; TXPMA_X0_Y4_N138, TXPCS_X0_Y4_N140   ;
; PCIE_TX_OUT[1]~output ; 5000.0 Mbps    ; 5000.0 Mbps         ; TXPMA_X0_Y7_N138, TXPCS_X0_Y7_N140   ;
; PCIE_TX_OUT[2]~output ; 5000.0 Mbps    ; 5000.0 Mbps         ; TXPMA_X0_Y16_N138, TXPCS_X0_Y16_N140 ;
; PCIE_TX_OUT[3]~output ; 5000.0 Mbps    ; 5000.0 Mbps         ; TXPMA_X0_Y19_N138, TXPCS_X0_Y19_N140 ;
; PCIE_TX_OUT[4]~output ; 5000.0 Mbps    ; 5000.0 Mbps         ; TXPMA_X0_Y35_N138, TXPCS_X0_Y35_N140 ;
; PCIE_TX_OUT[5]~output ; 5000.0 Mbps    ; 5000.0 Mbps         ; TXPMA_X0_Y38_N138, TXPCS_X0_Y38_N140 ;
; PCIE_TX_OUT[6]~output ; 5000.0 Mbps    ; 5000.0 Mbps         ; TXPMA_X0_Y47_N138, TXPCS_X0_Y47_N140 ;
; PCIE_TX_OUT[7]~output ; 5000.0 Mbps    ; 5000.0 Mbps         ; TXPMA_X0_Y50_N138, TXPCS_X0_Y50_N140 ;
+-----------------------+----------------+---------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                 ; Removed Component                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Calibration blocks                                                                                                                                  ;                                                                                                                                                        ;
;  PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cal_blk0 ;                                                                                                                                                        ;
;   --                                                                                                                                                ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cal_blk1     ;
;   --                                                                                                                                                ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pll_cal_blk0 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GXB Transmitter Channel                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+------------------------------------+------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+
; Name                         ; PCIE_TX_OUT[0]~output              ; PCIE_TX_OUT[1]~output              ; PCIE_TX_OUT[2]~output                ; PCIE_TX_OUT[3]~output                ; PCIE_TX_OUT[4]~output                ; PCIE_TX_OUT[5]~output                ; PCIE_TX_OUT[6]~output                ; PCIE_TX_OUT[7]~output                ;
+------------------------------+------------------------------------+------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+
; Channel Number               ; 0                                  ; 1                                  ; 2                                    ; 3                                    ; 0                                    ; 1                                    ; 2                                    ; 3                                    ;
; Logical Channel Number       ; 0                                  ; 1                                  ; 2                                    ; 3                                    ; 4                                    ; 5                                    ; 6                                    ; 7                                    ;
; Channel Width                ; 8                                  ; 8                                  ; 8                                    ; 8                                    ; 8                                    ; 8                                    ; 8                                    ; 8                                    ;
; Base Data Rate               ; 5000.0 Mbps                        ; 5000.0 Mbps                        ; 5000.0 Mbps                          ; 5000.0 Mbps                          ; 5000.0 Mbps                          ; 5000.0 Mbps                          ; 5000.0 Mbps                          ; 5000.0 Mbps                          ;
; Effective Data Rate          ; 5000.0 Mbps                        ; 5000.0 Mbps                        ; 5000.0 Mbps                          ; 5000.0 Mbps                          ; 5000.0 Mbps                          ; 5000.0 Mbps                          ; 5000.0 Mbps                          ; 5000.0 Mbps                          ;
; Transmit Protocol            ; pcie2                              ; pcie2                              ; pcie2                                ; pcie2                                ; pcie2                                ; pcie2                                ; pcie2                                ; pcie2                                ;
; Voltage Output Differential  ; 3                                  ; 3                                  ; 3                                    ; 3                                    ; 3                                    ; 3                                    ; 3                                    ; 3                                    ;
; 8B10B Mode                   ; normal                             ; normal                             ; normal                               ; normal                               ; normal                               ; normal                               ; normal                               ; normal                               ;
; Byte Serializer              ; Off                                ; Off                                ; Off                                  ; Off                                  ; Off                                  ; Off                                  ; Off                                  ; Off                                  ;
; Serialization Factor         ; 10                                 ; 10                                 ; 10                                   ; 10                                   ; 10                                   ; 10                                   ; 10                                   ; 10                                   ;
; PLL Post Divider             ; 1                                  ; 1                                  ; 1                                    ; 1                                    ; 1                                    ; 1                                    ; 1                                    ; 1                                    ;
; Transmitter Channel Location ; TXPMA_X0_Y4_N138, TXPCS_X0_Y4_N140 ; TXPMA_X0_Y7_N138, TXPCS_X0_Y7_N140 ; TXPMA_X0_Y16_N138, TXPCS_X0_Y16_N140 ; TXPMA_X0_Y19_N138, TXPCS_X0_Y19_N140 ; TXPMA_X0_Y35_N138, TXPCS_X0_Y35_N140 ; TXPMA_X0_Y38_N138, TXPCS_X0_Y38_N140 ; TXPMA_X0_Y47_N138, TXPCS_X0_Y47_N140 ; TXPMA_X0_Y50_N138, TXPCS_X0_Y50_N140 ;
; CMU Location                 ; CMU_X0_Y10_N139                    ; CMU_X0_Y10_N139                    ; CMU_X0_Y10_N139                      ; CMU_X0_Y10_N139                      ; CMU_X0_Y41_N139                      ; CMU_X0_Y41_N139                      ; CMU_X0_Y41_N139                      ; CMU_X0_Y41_N139                      ;
; PCIE HIP Enable              ; On                                 ; On                                 ; On                                   ; On                                   ; On                                   ; On                                   ; On                                   ; On                                   ;
; Channel Bonding              ; x8                                 ; x8                                 ; x8                                   ; x8                                   ; x8                                   ; x8                                   ; x8                                   ; x8                                   ;
; Polarity Inversion           ; Off                                ; Off                                ; Off                                  ; Off                                  ; Off                                  ; Off                                  ; Off                                  ; Off                                  ;
; Symbol Swap                  ; Off                                ; Off                                ; Off                                  ; Off                                  ; Off                                  ; Off                                  ; Off                                  ; Off                                  ;
; Bit Reversal                 ; Off                                ; Off                                ; Off                                  ; Off                                  ; Off                                  ; Off                                  ; Off                                  ; Off                                  ;
; Preemphasis Pre Tap          ; 0                                  ; 0                                  ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ;
; Preemphasis First Post Tap   ; 0                                  ; 0                                  ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ;
; Preemphasis Second Post Tap  ; 0                                  ; 0                                  ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                    ;
; Core Clock Frequency         ; 500.0 MHz                          ; 500.0 MHz                          ; 500.0 MHz                            ; 500.0 MHz                            ; 500.0 MHz                            ; 500.0 MHz                            ; 500.0 MHz                            ; 500.0 MHz                            ;
; Core Clock Source            ;                                    ;                                    ;                                      ;                                      ;                                      ;                                      ;                                      ;                                      ;
; VCCA                         ; 3.0V                               ; 3.0V                               ; 3.0V                                 ; 3.0V                                 ; 3.0V                                 ; 3.0V                                 ; 3.0V                                 ; 3.0V                                 ;
; VCCEHT                       ; 1.4V                               ; 1.4V                               ; 1.4V                                 ; 1.4V                                 ; 1.4V                                 ; 1.4V                                 ; 1.4V                                 ; 1.4V                                 ;
; VCM                          ; 0.65V                              ; 0.65V                              ; 0.65V                                ; 0.65V                                ; 0.65V                                ; 0.65V                                ; 0.65V                                ; 0.65V                                ;
+------------------------------+------------------------------------+------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GXB Transmitter PLL                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------------+----------------+-------------+-----------+----------------------------+----------+--------------------+---------------------+---------------------+
; Name                                                                                                                                               ; Output Clock Frequency ; In Clock Frequency ; Base Data Rate ; Multiply By ; Divide By ; CRU VCO Post-Scale Divider ; PLL Type ; PLL Bandwidth Type ; PLL Location        ; PFD Feedback Source ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------------+----------------+-------------+-----------+----------------------------+----------+--------------------+---------------------+---------------------+
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0 ; 2500.0 MHz             ; 100.0 MHz          ; 5000.0 Mbps    ; 25          ; 1         ; 1                          ; ATX      ; High               ; HSSIPLL_X0_Y25_N135 ; internal            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------------+----------------+-------------+-----------+----------------------------+----------+--------------------+---------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GXB Central Clock Divider                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------------------------+-----------+--------------------------------------+--------------------------------+-------------------+--------------------------+
; Name                                                                                                                                                       ; Reference Clock Output Frequency ; Core Clock Output Frequency ; Divide By ; Digital Reference Clock Post Divider ; Core Clock Output Post Divider ; Quad Bonding Mode ; Location                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------------------------+-----------+--------------------------------------+--------------------------------+-------------------+--------------------------+
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0 ; 500.0 MHz                        ; 500.0 MHz                   ; 5         ; Off                                  ; Off                            ; Receiver          ; CLOCKDIVIDER_X0_Y10_N136 ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div1 ; 500.0 MHz                        ; 500.0 MHz                   ; 5         ; Off                                  ; Off                            ; Receiver          ; CLOCKDIVIDER_X0_Y41_N136 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------------------------+-----------+--------------------------------------+--------------------------------+-------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GXB PLL to Transmitter Skew                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+----------+-------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------------------------+----------------------------+--------+------------+
; Source PLL                                                                                                                                         ; PLL Type ; PLL Quad Location ; PLL Location        ; Destination Transmitter Channel                                                                                                                         ; Transmitter Channel Quad Location ; Transmitter Channel Location               ; Transmitter Pin Assignment ; Delay  ; Delay (UI) ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+----------+-------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------------------------+----------------------------+--------+------------+
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0 ; ATX      ; --                ; HSSIPLL_X0_Y25_N135 ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma0 ; GXB_L0 (QUAD_X0_Y4_N135)          ; CH0 (TXPMA_X0_Y4_N138, TXPCS_X0_Y4_N140)   ; AT36                       ; 232 ps ; 1.16       ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0 ; ATX      ; --                ; HSSIPLL_X0_Y25_N135 ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma1 ; GXB_L0 (QUAD_X0_Y4_N135)          ; CH1 (TXPMA_X0_Y7_N138, TXPCS_X0_Y7_N140)   ; AP36                       ; 210 ps ; 1.05       ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0 ; ATX      ; --                ; HSSIPLL_X0_Y25_N135 ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma2 ; GXB_L0 (QUAD_X0_Y4_N135)          ; CH2 (TXPMA_X0_Y16_N138, TXPCS_X0_Y16_N140) ; AH36                       ; 144 ps ; 0.72       ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0 ; ATX      ; --                ; HSSIPLL_X0_Y25_N135 ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma3 ; GXB_L0 (QUAD_X0_Y4_N135)          ; CH3 (TXPMA_X0_Y19_N138, TXPCS_X0_Y19_N140) ; AF36                       ; 122 ps ; 0.61       ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0 ; ATX      ; --                ; HSSIPLL_X0_Y25_N135 ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma4 ; GXB_L1 (QUAD_X0_Y35_N135)         ; CH0 (TXPMA_X0_Y35_N138, TXPCS_X0_Y35_N140) ; AD36                       ; 122 ps ; 0.61       ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0 ; ATX      ; --                ; HSSIPLL_X0_Y25_N135 ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma5 ; GXB_L1 (QUAD_X0_Y35_N135)         ; CH1 (TXPMA_X0_Y38_N138, TXPCS_X0_Y38_N140) ; AB36                       ; 144 ps ; 0.72       ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0 ; ATX      ; --                ; HSSIPLL_X0_Y25_N135 ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma6 ; GXB_L1 (QUAD_X0_Y35_N135)         ; CH2 (TXPMA_X0_Y47_N138, TXPCS_X0_Y47_N140) ; T36                        ; 210 ps ; 1.05       ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0 ; ATX      ; --                ; HSSIPLL_X0_Y25_N135 ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma7 ; GXB_L1 (QUAD_X0_Y35_N135)         ; CH3 (TXPMA_X0_Y50_N138, TXPCS_X0_Y50_N140) ; P36                        ; 232 ps ; 1.16       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+----------+-------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------------------------+----------------------------+--------+------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; LED[0]   ; Missing drive strength and slew rate ;
; LED[1]   ; Missing drive strength and slew rate ;
; LED[2]   ; Missing drive strength and slew rate ;
; LED[3]   ; Missing drive strength and slew rate ;
; LED[4]   ; Missing drive strength and slew rate ;
; LED[5]   ; Missing drive strength and slew rate ;
; LED[6]   ; Missing drive strength and slew rate ;
; LED[7]   ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PCI Express Hard-IP Blocks                                                                                                                                        ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                     ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Location                 ; PCIEHIP_X0_Y3_N134                                                                                                                     ;
; Protocol Spec            ; 2.0                                                                                                                                    ;
; Datarate Spec            ; 5 Gbps                                                                                                                                 ;
; Link Width               ; 8                                                                                                                                      ;
; Max Payload Size (bytes) ; 256                                                                                                                                    ;
; Virtual Channels         ; 1                                                                                                                                      ;
; BAR Registers            ;                                                                                                                                        ;
;  BAR0 Type               ; 32-bit Non-Prefetchable                                                                                                                ;
;  BAR0 Size               ; 10 bits                                                                                                                                ;
;  BAR1 Type               ; 32-bit Non-Prefetchable                                                                                                                ;
;  BAR1 Size               ; 0 bits                                                                                                                                 ;
;  BAR2 Type               ; 32-bit Non-Prefetchable                                                                                                                ;
;  BAR2 Size               ; 0 bits                                                                                                                                 ;
;  BAR3 Type               ; 32-bit Non-Prefetchable                                                                                                                ;
;  BAR3 Size               ; 0 bits                                                                                                                                 ;
;  BAR4 Type               ; 32-bit Non-Prefetchable                                                                                                                ;
;  BAR4 Size               ; 0 bits                                                                                                                                 ;
;  BAR5 Type               ; 32-bit Non-Prefetchable                                                                                                                ;
;  BAR5 Size               ; 0 bits                                                                                                                                 ;
; BAR I/O                  ; 32BIT                                                                                                                                  ;
; BAR Prefetch             ; 32                                                                                                                                     ;
; Device ID                ; 0x4                                                                                                                                    ;
; Subsystem ID             ; 0x4                                                                                                                                    ;
; Revision ID              ; 0x1                                                                                                                                    ;
; Vendor ID                ; 0x1172                                                                                                                                 ;
; Subsystem Vendor ID      ; 0x1172                                                                                                                                 ;
; Class Code               ; 0xff0000                                                                                                                               ;
; Link Port Number         ; 0x1                                                                                                                                    ;
; Tags Supported           ; 64                                                                                                                                     ;
; Completion Timeout       ; ABCD                                                                                                                                   ;
; MSI Messages             ; 1                                                                                                                                      ;
; MSI-X                    ; No                                                                                                                                     ;
;  MSI-X Table Size        ; 0x0                                                                                                                                    ;
;  MSI-X Offset            ; 0x0                                                                                                                                    ;
;  MSI-X BAR               ; 0                                                                                                                                      ;
;  MSI-X PBA Offset        ; 0x0                                                                                                                                    ;
;  MSI-X PBA BAR           ; 0                                                                                                                                      ;
; Advanced Error Reporting ; No                                                                                                                                     ;
; ECRC Check               ; No                                                                                                                                     ;
; ECRC Generation          ; No                                                                                                                                     ;
; ECRC Forwarding          ; No                                                                                                                                     ;
; RX/Retry Buffer ECC      ; No                                                                                                                                     ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+----------+---------------+---------------------------+---------------+-------------------+------+--------+--------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Memory ALUTs ; LUT_REGs ; ALMs          ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M9Ks ; M144Ks ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Combinational with no register ; Register-Only      ; Combinational with a register ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Entity Name                          ; Library Name ;
;                                                                                                                                         ;                     ;              ;          ;               ;                           ;               ;                   ;      ;        ;              ;         ;           ;           ;           ;      ;              ; ALUT/register pair             ; ALUT/register pair ; ALUT/register pair            ;                                                                                                                                                                                                                                                                                                                                                            ;                                      ;              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+----------+---------------+---------------------------+---------------+-------------------+------+--------+--------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; |DE4Gen2x8If128                                                                                                                         ; 12726 (9)           ; 381 (0)      ; 0 (0)    ; 25921 (9)     ; 29199 (8)                 ; 0 (0)         ; 12780561          ; 1235 ; 22     ; 0            ; 0       ; 0         ; 0         ; 0         ; 48   ; 0            ; 3299 (3)                       ; 19391 (2)          ; 9808 (6)                      ; |DE4Gen2x8If128                                                                                                                                                                                                                                                                                                                                            ; DE4Gen2x8If128                       ; work         ;
;    |ALTGXPCIeGen2x8:altgx_inst|                                                                                                         ; 661 (0)             ; 0 (0)        ; 0 (0)    ; 429 (0)       ; 338 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 352 (0)                        ; 29 (0)             ; 309 (0)                       ; |DE4Gen2x8If128|ALTGXPCIeGen2x8:altgx_inst                                                                                                                                                                                                                                                                                                                 ; ALTGXPCIeGen2x8                      ; work         ;
;       |ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|                                             ; 661 (36)            ; 0 (0)        ; 0 (0)    ; 429 (21)      ; 338 (12)                  ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 352 (32)                       ; 29 (4)             ; 309 (4)                       ; |DE4Gen2x8If128|ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component                                                                                                                                                                                                                             ; ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv ; work         ;
;          |ALTGXPCIeGen2x8_alt_dprio_2vj:dprio|                                                                                          ; 102 (94)            ; 0 (0)        ; 0 (0)    ; 71 (67)       ; 108 (102)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 11 (9)                         ; 8 (8)              ; 100 (94)                      ; |DE4Gen2x8If128|ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio                                                                                                                                                                                         ; ALTGXPCIeGen2x8_alt_dprio_2vj        ; work         ;
;             |lpm_compare:pre_amble_cmpr|                                                                                                ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 2 (0)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr                                                                                                                                                              ; lpm_compare                          ; work         ;
;                |cmpr_b0e:auto_generated|                                                                                                ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr|cmpr_b0e:auto_generated                                                                                                                                      ; cmpr_b0e                             ; work         ;
;             |lpm_counter:state_mc_counter|                                                                                              ; 6 (0)               ; 0 (0)        ; 0 (0)    ; 3 (0)         ; 6 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (0)                         ; |DE4Gen2x8If128|ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter                                                                                                                                                            ; lpm_counter                          ; work         ;
;                |cntr_52h:auto_generated|                                                                                                ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 3 (3)         ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |DE4Gen2x8If128|ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter|cntr_52h:auto_generated                                                                                                                                    ; cntr_52h                             ; work         ;
;          |ALTGXPCIeGen2x8_mux_46a:dprioout_mux|                                                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|ALTGXPCIeGen2x8_mux_46a:dprioout_mux                                                                                                                                                                                        ; ALTGXPCIeGen2x8_mux_46a              ; work         ;
;          |alt_cal:calibration|                                                                                                          ; 522 (478)           ; 0 (0)        ; 0 (0)    ; 359 (330)     ; 218 (206)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 309 (281)                      ; 17 (17)            ; 213 (197)                     ; |DE4Gen2x8If128|ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration                                                                                                                                                                                                         ; alt_cal                              ; work         ;
;             |alt_cal_edge_detect:pd0_det|                                                                                               ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)         ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 3 (3)                         ; |DE4Gen2x8If128|ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det                                                                                                                                                                             ; alt_cal_edge_detect                  ; work         ;
;             |alt_cal_edge_detect:pd180_det|                                                                                             ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)         ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 3 (3)                         ; |DE4Gen2x8If128|ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|alt_cal_edge_detect:pd180_det                                                                                                                                                                           ; alt_cal_edge_detect                  ; work         ;
;             |alt_cal_edge_detect:pd270_det|                                                                                             ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 3 (3)         ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 3 (3)                         ; |DE4Gen2x8If128|ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|alt_cal_edge_detect:pd270_det                                                                                                                                                                           ; alt_cal_edge_detect                  ; work         ;
;             |alt_cal_edge_detect:pd90_det|                                                                                              ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)         ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 3 (3)                         ; |DE4Gen2x8If128|ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|alt_cal_edge_detect:pd90_det                                                                                                                                                                            ; alt_cal_edge_detect                  ; work         ;
;             |lpm_mux:alt_cal_mux_gen.testbus_mux|                                                                                       ; 28 (0)              ; 0 (0)        ; 0 (0)    ; 20 (0)        ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 24 (0)                         ; 0 (0)              ; 4 (0)                         ; |DE4Gen2x8If128|ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux                                                                                                                                                                     ; lpm_mux                              ; work         ;
;                |mux_foc:auto_generated|                                                                                                 ; 28 (28)             ; 0 (0)        ; 0 (0)    ; 20 (20)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 24 (24)                        ; 0 (0)              ; 4 (4)                         ; |DE4Gen2x8If128|ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated                                                                                                                                              ; mux_foc                              ; work         ;
;    |ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|                                                                                     ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst                                                                                                                                                                                                                                                                                             ; ALTPLL50I50O125O250O                 ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component                                                                                                                                                                                                                                                                     ; altpll                               ; work         ;
;          |ALTPLL50I50O125O250O_altpll:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component|ALTPLL50I50O125O250O_altpll:auto_generated                                                                                                                                                                                                                          ; ALTPLL50I50O125O250O_altpll          ; work         ;
;    |PCIeGen2x8If128:pcie_inst|                                                                                                          ; 243 (0)             ; 8 (0)        ; 0 (0)    ; 190 (0)       ; 206 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 112 (0)                        ; 67 (0)             ; 139 (0)                       ; |DE4Gen2x8If128|PCIeGen2x8If128:pcie_inst                                                                                                                                                                                                                                                                                                                  ; PCIeGen2x8If128                      ; work         ;
;       |PCIeGen2x8If128_core:wrapper|                                                                                                    ; 36 (0)              ; 0 (0)        ; 0 (0)    ; 29 (0)        ; 38 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 3 (0)              ; 35 (0)                        ; |DE4Gen2x8If128|PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper                                                                                                                                                                                                                                                                                     ; PCIeGen2x8If128_core                 ; work         ;
;          |altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|                                                                                 ; 36 (0)              ; 0 (0)        ; 0 (0)    ; 29 (0)        ; 38 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 3 (0)              ; 35 (0)                        ; |DE4Gen2x8If128|PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst                                                                                                                                                                                                                                        ; altpcie_hip_pipen1b                  ; work         ;
;             |altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|                                                                              ; 36 (36)             ; 0 (0)        ; 0 (0)    ; 29 (29)       ; 38 (38)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 3 (3)              ; 35 (35)                       ; |DE4Gen2x8If128|PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst                                                                                                                                                                                           ; altpcie_tl_cfg_pipe                  ; work         ;
;       |PCIeGen2x8If128_serdes:serdes|                                                                                                   ; 14 (0)              ; 0 (0)        ; 0 (0)    ; 26 (0)        ; 29 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 24 (0)             ; 13 (0)                        ; |DE4Gen2x8If128|PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes                                                                                                                                                                                                                                                                                    ; PCIeGen2x8If128_serdes               ; work         ;
;          |PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|                                            ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 26 (26)       ; 29 (29)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 24 (24)            ; 13 (13)                       ; |DE4Gen2x8If128|PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component                                                                                                                                                                                                  ; PCIeGen2x8If128_serdes_alt4gxb_9uoa  ; work         ;
;       |altpcie_rs_serdes:rs_serdes|                                                                                                     ; 193 (182)           ; 8 (0)        ; 0 (0)    ; 143 (124)     ; 139 (112)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 110 (106)                      ; 40 (30)            ; 99 (84)                       ; |DE4Gen2x8If128|PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes                                                                                                                                                                                                                                                                                      ; altpcie_rs_serdes                    ; work         ;
;          |altshift_taps:rx_signaldetect_r_rtl_0|                                                                                        ; 11 (0)              ; 8 (0)        ; 0 (0)    ; 25 (0)        ; 27 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 10 (0)             ; 17 (0)                        ; |DE4Gen2x8If128|PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0                                                                                                                                                                                                                                                ; altshift_taps                        ; work         ;
;             |shift_taps_sfv:auto_generated|                                                                                             ; 11 (5)              ; 8 (0)        ; 0 (0)    ; 25 (4)        ; 27 (3)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (1)                          ; 10 (0)             ; 17 (4)                        ; |DE4Gen2x8If128|PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated                                                                                                                                                                                                                  ; shift_taps_sfv                       ; work         ;
;                |altsyncram_0hc1:altsyncram4|                                                                                            ; 0 (0)               ; 8 (8)        ; 0 (0)    ; 18 (18)       ; 20 (20)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 9 (9)              ; 11 (11)                       ; |DE4Gen2x8If128|PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4                                                                                                                                                                                      ; altsyncram_0hc1                      ; work         ;
;                |cntr_4mf:cntr1|                                                                                                         ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |DE4Gen2x8If128|PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|cntr_4mf:cntr1                                                                                                                                                                                                   ; cntr_4mf                             ; work         ;
;                |cntr_o5h:cntr5|                                                                                                         ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|cntr_o5h:cntr5                                                                                                                                                                                                   ; cntr_o5h                             ; work         ;
;    |chnl_tester:test_channels[0].chnl_tester_i|                                                                                         ; 249 (242)           ; 139 (0)      ; 0 (0)    ; 415 (182)     ; 403 (93)                  ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 162 (160)                      ; 190 (24)           ; 227 (83)                      ; |DE4Gen2x8If128|chnl_tester:test_channels[0].chnl_tester_i                                                                                                                                                                                                                                                                                                 ; chnl_tester                          ; work         ;
;       |altshift_taps:rData_rtl_0|                                                                                                       ; 7 (0)               ; 139 (0)      ; 0 (0)    ; 233 (0)       ; 310 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 166 (0)            ; 144 (0)                       ; |DE4Gen2x8If128|chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0                                                                                                                                                                                                                                                                       ; altshift_taps                        ; work         ;
;          |shift_taps_05v:auto_generated|                                                                                                ; 7 (2)               ; 139 (0)      ; 0 (0)    ; 233 (1)       ; 310 (2)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 166 (1)            ; 144 (2)                       ; |DE4Gen2x8If128|chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated                                                                                                                                                                                                                                         ; shift_taps_05v                       ; work         ;
;             |altsyncram_b3a1:altsyncram4|                                                                                               ; 0 (0)               ; 139 (139)    ; 0 (0)    ; 231 (231)     ; 306 (306)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 165 (165)          ; 141 (141)                     ; |DE4Gen2x8If128|chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4                                                                                                                                                                                                             ; altsyncram_b3a1                      ; work         ;
;             |cntr_3mf:cntr1|                                                                                                            ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 4 (4)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 3 (3)                         ; |DE4Gen2x8If128|chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|cntr_3mf:cntr1                                                                                                                                                                                                                          ; cntr_3mf                             ; work         ;
;    |riffa_wrapper_de4:riffa|                                                                                                            ; 8070 (0)            ; 234 (0)      ; 0 (0)    ; 8676 (0)      ; 9723 (0)                  ; 0 (0)         ; 648209            ; 83   ; 1      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2490 (0)                       ; 3896 (0)           ; 5828 (0)                      ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa                                                                                                                                                                                                                                                                                                                    ; riffa_wrapper_de4                    ; work         ;
;       |engine_layer:engine_layer_inst|                                                                                                  ; 1895 (0)            ; 0 (0)        ; 0 (0)    ; 2855 (0)      ; 3417 (0)                  ; 0 (0)         ; 87440             ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 451 (0)                        ; 1967 (0)           ; 1450 (0)                      ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst                                                                                                                                                                                                                                                                                     ; engine_layer                         ; work         ;
;          |rx_engine_classic:rx_engine_classic_inst|                                                                                     ; 227 (2)             ; 0 (0)        ; 0 (0)    ; 741 (2)       ; 857 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 28 (2)                         ; 654 (0)            ; 203 (0)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst                                                                                                                                                                                                                                            ; rx_engine_classic                    ; work         ;
;             |rxc_engine_classic:rxc_engine_inst|                                                                                        ; 46 (42)             ; 0 (0)        ; 0 (0)    ; 70 (12)       ; 69 (3)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 13 (13)                        ; 36 (0)             ; 33 (29)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst                                                                                                                                                                                                         ; rxc_engine_classic                   ; work         ;
;                |pipeline:output_pipeline|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 26 (0)        ; 30 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 5 (0)              ; 25 (0)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:output_pipeline                                                                                                                                                                                ; pipeline                             ; work         ;
;                   |reg_pipeline:pipeline_inst|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 26 (26)       ; 30 (30)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 5 (5)              ; 25 (25)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst                                                                                                                                                     ; reg_pipeline                         ; work         ;
;                |register:dw_enable|                                                                                                     ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)         ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:dw_enable                                                                                                                                                                                      ; register                             ; work         ;
;                |register:meta_DW1_register|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 10 (10)            ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:meta_DW1_register                                                                                                                                                                              ; register                             ; work         ;
;                |register:meta_DW2_register|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 5 (5)         ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 5 (5)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:meta_DW2_register                                                                                                                                                                              ; register                             ; work         ;
;                |register:metadata_DW0_register|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 12 (12)       ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (12)            ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_DW0_register                                                                                                                                                                          ; register                             ; work         ;
;                |register:metadata_address_register|                                                                                     ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_address_register                                                                                                                                                                      ; register                             ; work         ;
;                |register:start_flag_register|                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:start_flag_register                                                                                                                                                                            ; register                             ; work         ;
;                |shiftreg:sop_shiftreg_inst|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|shiftreg:sop_shiftreg_inst                                                                                                                                                                              ; shiftreg                             ; work         ;
;             |rxr_engine_classic:rxr_engine_inst|                                                                                        ; 179 (139)           ; 0 (0)        ; 0 (0)    ; 222 (8)       ; 261 (1)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 13 (12)                        ; 95 (0)             ; 166 (127)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst                                                                                                                                                                                                         ; rxr_engine_classic                   ; work         ;
;                |pipeline:output_pipeline|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 112 (0)       ; 127 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (0)              ; 120 (0)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:output_pipeline                                                                                                                                                                                ; pipeline                             ; work         ;
;                   |reg_pipeline:pipeline_inst|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 112 (112)     ; 127 (127)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (7)              ; 120 (120)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst                                                                                                                                                     ; reg_pipeline                         ; work         ;
;                |register:addr_DW0_bit_2_register|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_bit_2_register                                                                                                                                                                        ; register                             ; work         ;
;                |register:addr_DW0_register|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 31 (31)       ; 31 (31)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 31 (31)            ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_register                                                                                                                                                                              ; register                             ; work         ;
;                |register:addr_DW1_bit_2_register|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_bit_2_register                                                                                                                                                                        ; register                             ; work         ;
;                |register:addr_DW1_register|                                                                                             ; 34 (34)             ; 0 (0)        ; 0 (0)    ; 32 (32)       ; 34 (34)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 34 (34)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_register                                                                                                                                                                              ; register                             ; work         ;
;                |register:dw_enable|                                                                                                     ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 5 (5)         ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 4 (4)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:dw_enable                                                                                                                                                                                      ; register                             ; work         ;
;                |register:meta_DW1_register|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 32 (32)       ; 32 (32)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 32 (32)            ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:meta_DW1_register                                                                                                                                                                              ; register                             ; work         ;
;                |register:metadata_4DWH_register|                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_4DWH_register                                                                                                                                                                         ; register                             ; work         ;
;                |register:metadata_DW0_register|                                                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 24 (24)       ; 24 (24)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 18 (18)            ; 6 (6)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_DW0_register                                                                                                                                                                          ; register                             ; work         ;
;                |register:metadata_length_register|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_length_register                                                                                                                                                                       ; register                             ; work         ;
;                |register:start_flag_register|                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:start_flag_register                                                                                                                                                                            ; register                             ; work         ;
;                |shiftreg:sop_shiftreg_inst|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|shiftreg:sop_shiftreg_inst                                                                                                                                                                              ; shiftreg                             ; work         ;
;             |shiftreg:data_shiftreg_inst|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 477 (477)     ; 512 (512)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 508 (508)          ; 4 (4)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst                                                                                                                                                                                                                ; shiftreg                             ; work         ;
;             |shiftreg:eoff_shiftreg_inst|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (4)         ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:eoff_shiftreg_inst                                                                                                                                                                                                                ; shiftreg                             ; work         ;
;             |shiftreg:eop_shiftreg_inst|                                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)         ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:eop_shiftreg_inst                                                                                                                                                                                                                 ; shiftreg                             ; work         ;
;             |shiftreg:sop_shiftreg_inst|                                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (4)         ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:sop_shiftreg_inst                                                                                                                                                                                                                 ; shiftreg                             ; work         ;
;             |shiftreg:valid_shiftreg_inst|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (4)         ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:valid_shiftreg_inst                                                                                                                                                                                                               ; shiftreg                             ; work         ;
;          |tx_engine_classic:tx_engine_classic_inst|                                                                                     ; 1668 (3)            ; 0 (0)        ; 0 (0)    ; 2117 (10)     ; 2560 (8)                  ; 0 (0)         ; 87440             ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 423 (2)                        ; 1313 (7)           ; 1247 (1)                      ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst                                                                                                                                                                                                                                            ; tx_engine_classic                    ; work         ;
;             |pipeline:output_reg_inst|                                                                                                  ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 130 (0)       ; 132 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 131 (0)            ; 2 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst                                                                                                                                                                                                                   ; pipeline                             ; work         ;
;                |reg_pipeline:pipeline_inst|                                                                                             ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 130 (130)     ; 132 (132)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 131 (131)          ; 2 (2)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst                                                                                                                                                                                        ; reg_pipeline                         ; work         ;
;             |reset_controller:rc_inst|                                                                                                  ; 13 (7)              ; 0 (0)        ; 0 (0)    ; 12 (6)        ; 8 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (4)                          ; 0 (0)              ; 8 (3)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst                                                                                                                                                                                                                   ; reset_controller                     ; work         ;
;                |counter:rst_counter|                                                                                                    ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 6 (6)         ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 5 (5)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst|counter:rst_counter                                                                                                                                                                                               ; counter                              ; work         ;
;             |shiftreg:rst_shiftreg|                                                                                                     ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 7 (7)         ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 6 (6)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|shiftreg:rst_shiftreg                                                                                                                                                                                                                      ; shiftreg                             ; work         ;
;             |tx_mux:tx_mux_inst|                                                                                                        ; 146 (0)             ; 0 (0)        ; 0 (0)    ; 135 (0)       ; 139 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 0 (0)              ; 140 (0)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst                                                                                                                                                                                                                         ; tx_mux                               ; work         ;
;                |pipeline:tx_output_inst|                                                                                                ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 125 (0)       ; 132 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 0 (0)              ; 132 (0)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:tx_output_inst                                                                                                                                                                                                 ; pipeline                             ; work         ;
;                   |reg_pipeline:pipeline_inst|                                                                                          ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 125 (125)     ; 132 (132)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 132 (132)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:tx_output_inst|reg_pipeline:pipeline_inst                                                                                                                                                                      ; reg_pipeline                         ; work         ;
;                |tx_arbiter:tx_arbiter_inst|                                                                                             ; 13 (13)             ; 0 (0)        ; 0 (0)    ; 10 (10)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 0 (0)              ; 8 (8)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst                                                                                                                                                                                              ; tx_arbiter                           ; work         ;
;                |tx_phi:tx_phi_inst|                                                                                                     ; 131 (0)             ; 0 (0)        ; 0 (0)    ; 124 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 131 (0)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_phi:tx_phi_inst                                                                                                                                                                                                      ; tx_phi                               ; work         ;
;                   |mux:mux_inst|                                                                                                        ; 131 (0)             ; 0 (0)        ; 0 (0)    ; 124 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 131 (0)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_phi:tx_phi_inst|mux:mux_inst                                                                                                                                                                                         ; mux                                  ; work         ;
;                      |mux_select:mux_select_inst|                                                                                       ; 131 (131)           ; 0 (0)        ; 0 (0)    ; 124 (124)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 131 (131)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_phi:tx_phi_inst|mux:mux_inst|mux_select:mux_select_inst                                                                                                                                                              ; mux_select                           ; work         ;
;             |txc_engine_classic:txc_engine_inst|                                                                                        ; 584 (0)             ; 0 (0)        ; 0 (0)    ; 654 (0)       ; 754 (0)                   ; 0 (0)         ; 17888             ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 181 (0)                        ; 349 (0)            ; 405 (0)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst                                                                                                                                                                                                         ; txc_engine_classic                   ; work         ;
;                |tx_engine:txc_engine_inst|                                                                                              ; 582 (0)             ; 0 (0)        ; 0 (0)    ; 611 (0)       ; 703 (0)                   ; 0 (0)         ; 17888             ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 180 (0)                        ; 299 (0)            ; 404 (0)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst                                                                                                                                                                               ; tx_engine                            ; work         ;
;                   |tx_alignment_pipeline:tx_alignment_inst|                                                                             ; 389 (59)            ; 0 (0)        ; 0 (0)    ; 329 (29)      ; 406 (14)                  ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 84 (34)                        ; 99 (0)             ; 307 (25)                      ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst                                                                                                                                       ; tx_alignment_pipeline                ; work         ;
;                      |counter:pktctr_inst|                                                                                              ; 41 (41)             ; 0 (0)        ; 0 (0)    ; 34 (34)       ; 15 (15)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 37 (37)                        ; 10 (10)            ; 5 (5)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst                                                                                                                   ; counter                              ; work         ;
;                      |counter:satctr_inst|                                                                                              ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 2 (2)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst                                                                                                                   ; counter                              ; work         ;
;                      |mux:gen_packet_format_multiplexers[0].dw_mux_|                                                                    ; 32 (0)              ; 0 (0)        ; 0 (0)    ; 31 (0)        ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 32 (0)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_                                                                                         ; mux                                  ; work         ;
;                         |mux_select:mux_select_inst|                                                                                    ; 32 (32)             ; 0 (0)        ; 0 (0)    ; 31 (31)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 32 (32)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_|mux_select:mux_select_inst                                                              ; mux_select                           ; work         ;
;                      |mux:gen_packet_format_multiplexers[1].dw_mux_|                                                                    ; 32 (0)              ; 0 (0)        ; 0 (0)    ; 31 (0)        ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 32 (0)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_                                                                                         ; mux                                  ; work         ;
;                         |mux_select:mux_select_inst|                                                                                    ; 32 (32)             ; 0 (0)        ; 0 (0)    ; 31 (31)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 32 (32)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_|mux_select:mux_select_inst                                                              ; mux_select                           ; work         ;
;                      |mux:gen_packet_format_multiplexers[2].dw_mux_|                                                                    ; 31 (0)              ; 0 (0)        ; 0 (0)    ; 31 (0)        ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 31 (0)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[2].dw_mux_                                                                                         ; mux                                  ; work         ;
;                         |mux_select:mux_select_inst|                                                                                    ; 31 (31)             ; 0 (0)        ; 0 (0)    ; 31 (31)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 31 (31)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[2].dw_mux_|mux_select:mux_select_inst                                                              ; mux_select                           ; work         ;
;                      |mux:gen_packet_format_multiplexers[3].dw_mux_|                                                                    ; 32 (0)              ; 0 (0)        ; 0 (0)    ; 30 (0)        ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 32 (0)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[3].dw_mux_                                                                                         ; mux                                  ; work         ;
;                         |mux_select:mux_select_inst|                                                                                    ; 32 (32)             ; 0 (0)        ; 0 (0)    ; 30 (30)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 32 (32)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[3].dw_mux_|mux_select:mux_select_inst                                                              ; mux_select                           ; work         ;
;                      |pipeline:compute_reg|                                                                                             ; 72 (0)              ; 0 (0)        ; 0 (0)    ; 68 (0)        ; 70 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 0 (0)              ; 70 (0)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg                                                                                                                  ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 72 (72)             ; 0 (0)        ; 0 (0)    ; 68 (68)       ; 70 (70)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 70 (70)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst                                                                                       ; reg_pipeline                         ; work         ;
;                      |pipeline:gen_data_input_regs[0].data_register_|                                                                   ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 27 (0)        ; 33 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 31 (0)             ; 2 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_                                                                                        ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 27 (27)       ; 33 (33)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 31 (31)            ; 2 (2)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_|reg_pipeline:pipeline_inst                                                             ; reg_pipeline                         ; work         ;
;                      |pipeline:gen_data_input_regs[0].packet_valid_register|                                                            ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register                                                                                 ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register|reg_pipeline:pipeline_inst                                                      ; reg_pipeline                         ; work         ;
;                      |pipeline:gen_data_input_regs[1].data_register_|                                                                   ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_                                                                                        ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst                                                             ; reg_pipeline                         ; work         ;
;                      |pipeline:gen_data_input_regs[1].packet_valid_register|                                                            ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register                                                                                 ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register|reg_pipeline:pipeline_inst                                                      ; reg_pipeline                         ; work         ;
;                      |pipeline:gen_data_input_regs[2].data_register_|                                                                   ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].data_register_                                                                                        ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].data_register_|reg_pipeline:pipeline_inst                                                             ; reg_pipeline                         ; work         ;
;                      |pipeline:gen_data_input_regs[2].packet_valid_register|                                                            ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].packet_valid_register                                                                                 ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].packet_valid_register|reg_pipeline:pipeline_inst                                                      ; reg_pipeline                         ; work         ;
;                      |pipeline:gen_data_input_regs[3].data_register_|                                                                   ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].data_register_                                                                                        ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].data_register_|reg_pipeline:pipeline_inst                                                             ; reg_pipeline                         ; work         ;
;                      |pipeline:gen_data_input_regs[3].packet_valid_register|                                                            ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].packet_valid_register                                                                                 ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].packet_valid_register|reg_pipeline:pipeline_inst                                                      ; reg_pipeline                         ; work         ;
;                      |pipeline:hdr_input_reg|                                                                                           ; 65 (0)              ; 0 (0)        ; 0 (0)    ; 62 (0)        ; 64 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 0 (0)              ; 64 (0)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg                                                                                                                ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 65 (65)             ; 0 (0)        ; 0 (0)    ; 62 (62)       ; 64 (64)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 64 (64)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst                                                                                     ; reg_pipeline                         ; work         ;
;                      |pipeline:output_register_inst|                                                                                    ; 3 (0)               ; 0 (0)        ; 0 (0)    ; 118 (0)       ; 131 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 1 (0)              ; 130 (0)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst                                                                                                         ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 118 (118)     ; 131 (131)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 130 (130)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst                                                                              ; reg_pipeline                         ; work         ;
;                      |pipeline:ready_reg|                                                                                               ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 58 (0)        ; 58 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 56 (0)             ; 2 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg                                                                                                                    ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 58 (58)       ; 58 (58)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 56 (56)            ; 2 (2)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst                                                                                         ; reg_pipeline                         ; work         ;
;                      |pipeline:select_reg|                                                                                              ; 5 (0)               ; 0 (0)        ; 0 (0)    ; 11 (0)        ; 12 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 1 (0)              ; 11 (0)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg                                                                                                                   ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 11 (11)       ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 1 (1)              ; 11 (11)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst                                                                                        ; reg_pipeline                         ; work         ;
;                      |rotate:rot_inst|                                                                                                  ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|rotate:rot_inst                                                                                                                       ; rotate                               ; work         ;
;                   |tx_data_pipeline:tx_data_pipeline_inst|                                                                              ; 139 (0)             ; 0 (0)        ; 0 (0)    ; 219 (0)       ; 220 (0)                   ; 0 (0)         ; 16896             ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 65 (0)                         ; 146 (0)            ; 74 (0)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst                                                                                                                                        ; tx_data_pipeline                     ; work         ;
;                      |tx_data_fifo:txdf_inst|                                                                                           ; 137 (0)             ; 0 (0)        ; 0 (0)    ; 187 (0)       ; 187 (0)                   ; 0 (0)         ; 16896             ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 64 (0)                         ; 114 (0)            ; 73 (0)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst                                                                                                                 ; tx_data_fifo                         ; work         ;
;                         |counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|                                                                 ; 15 (15)             ; 0 (0)        ; 0 (0)    ; 12 (12)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (9)                          ; 0 (0)              ; 6 (6)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst                                                                   ; counter_v2                           ; work         ;
;                         |fifo:gen_regs_fifos[0].fifo_inst_|                                                                             ; 48 (48)             ; 0 (0)        ; 0 (0)    ; 50 (50)       ; 44 (44)                   ; 0 (0)         ; 16896             ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 24 (24)                        ; 20 (20)            ; 24 (24)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_                                                                               ; fifo                                 ; work         ;
;                            |scsdpram:mem|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 16896             ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem                                                                  ; scsdpram                             ; work         ;
;                               |altsyncram:rMemory_rtl_0|                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 16896             ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0                                         ; altsyncram                           ; work         ;
;                                  |altsyncram_ist1:auto_generated|                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 16896             ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_ist1:auto_generated          ; altsyncram_ist1                      ; work         ;
;                         |fifo:gen_regs_fifos[1].fifo_inst_|                                                                             ; 20 (20)             ; 0 (0)        ; 0 (0)    ; 19 (19)       ; 22 (22)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (8)                          ; 10 (10)            ; 12 (12)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_                                                                               ; fifo                                 ; work         ;
;                         |fifo:gen_regs_fifos[2].fifo_inst_|                                                                             ; 21 (21)             ; 0 (0)        ; 0 (0)    ; 19 (19)       ; 22 (22)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (9)                          ; 10 (10)            ; 12 (12)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_                                                                               ; fifo                                 ; work         ;
;                         |fifo:gen_regs_fifos[3].fifo_inst_|                                                                             ; 21 (21)             ; 0 (0)        ; 0 (0)    ; 18 (18)       ; 22 (22)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (9)                          ; 10 (10)            ; 12 (12)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_                                                                               ; fifo                                 ; work         ;
;                         |pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|                                                                ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 30 (0)        ; 34 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 32 (0)             ; 2 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_                                                                  ; pipeline                             ; work         ;
;                            |reg_pipeline:pipeline_inst|                                                                                 ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 30 (30)       ; 34 (34)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 32 (32)            ; 2 (2)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst                                       ; reg_pipeline                         ; work         ;
;                         |pipeline:gen_regs_fifos[0].input_pipeline_inst_|                                                               ; 3 (0)               ; 0 (0)        ; 0 (0)    ; 34 (0)        ; 33 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 32 (0)             ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_                                                                 ; pipeline                             ; work         ;
;                            |reg_pipeline:pipeline_inst|                                                                                 ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 34 (34)       ; 33 (33)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 32 (32)            ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst                                      ; reg_pipeline                         ; work         ;
;                         |pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|                                                                ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_                                                                  ; pipeline                             ; work         ;
;                            |reg_pipeline:pipeline_inst|                                                                                 ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst                                       ; reg_pipeline                         ; work         ;
;                         |pipeline:gen_regs_fifos[2].fifo_pipeline_inst_|                                                                ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[2].fifo_pipeline_inst_                                                                  ; pipeline                             ; work         ;
;                            |reg_pipeline:pipeline_inst|                                                                                 ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[2].fifo_pipeline_inst_|reg_pipeline:pipeline_inst                                       ; reg_pipeline                         ; work         ;
;                         |pipeline:gen_regs_fifos[3].fifo_pipeline_inst_|                                                                ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 1 (0)         ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].fifo_pipeline_inst_                                                                  ; pipeline                             ; work         ;
;                            |reg_pipeline:pipeline_inst|                                                                                 ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].fifo_pipeline_inst_|reg_pipeline:pipeline_inst                                       ; reg_pipeline                         ; work         ;
;                         |pipeline:packet_valid_reg|                                                                                     ; 4 (0)               ; 0 (0)        ; 0 (0)    ; 3 (0)         ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg                                                                                       ; pipeline                             ; work         ;
;                            |reg_pipeline:pipeline_inst|                                                                                 ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 3 (3)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg|reg_pipeline:pipeline_inst                                                            ; reg_pipeline                         ; work         ;
;                      |tx_data_shift:tx_shift_inst|                                                                                      ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 32 (0)        ; 33 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 32 (0)             ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst                                                                                                            ; tx_data_shift                        ; work         ;
;                         |pipeline:input_register|                                                                                       ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 32 (0)        ; 33 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 32 (0)             ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register                                                                                    ; pipeline                             ; work         ;
;                            |reg_pipeline:pipeline_inst|                                                                                 ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 32 (32)       ; 33 (33)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 32 (32)            ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst                                                         ; reg_pipeline                         ; work         ;
;                   |tx_hdr_fifo:txhf_inst|                                                                                               ; 54 (0)              ; 0 (0)        ; 0 (0)    ; 87 (0)        ; 77 (0)                    ; 0 (0)         ; 992               ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 31 (0)                         ; 54 (0)             ; 23 (0)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst                                                                                                                                                         ; tx_hdr_fifo                          ; work         ;
;                      |fifo:fifo_inst|                                                                                                   ; 50 (50)             ; 0 (0)        ; 0 (0)    ; 40 (40)       ; 26 (26)                   ; 0 (0)         ; 992               ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 29 (29)                        ; 5 (5)              ; 21 (21)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst                                                                                                                                          ; fifo                                 ; work         ;
;                         |scsdpram:mem|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 992               ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem                                                                                                                             ; scsdpram                             ; work         ;
;                            |altsyncram:rMemory_rtl_0|                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 992               ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0                                                                                                    ; altsyncram                           ; work         ;
;                               |altsyncram_apt1:auto_generated|                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 992               ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_apt1:auto_generated                                                                     ; altsyncram_apt1                      ; work         ;
;                      |pipeline:input_pipeline_inst|                                                                                     ; 4 (0)               ; 0 (0)        ; 0 (0)    ; 50 (0)        ; 51 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 49 (0)             ; 2 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst                                                                                                                            ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 50 (50)       ; 51 (51)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 49 (49)            ; 2 (2)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst                                                                                                 ; reg_pipeline                         ; work         ;
;                |txc_formatter_classic:txc_formatter_inst|                                                                               ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 50 (0)        ; 51 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 50 (0)             ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst                                                                                                                                                                ; txc_formatter_classic                ; work         ;
;                   |pipeline:input_inst|                                                                                                 ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 50 (0)        ; 51 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 50 (0)             ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst                                                                                                                                            ; pipeline                             ; work         ;
;                      |reg_pipeline:pipeline_inst|                                                                                       ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 50 (50)       ; 51 (51)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 50 (50)            ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst                                                                                                                 ; reg_pipeline                         ; work         ;
;             |txr_engine_classic:txr_engine_inst|                                                                                        ; 914 (0)             ; 0 (0)        ; 0 (0)    ; 1211 (0)      ; 1512 (0)                  ; 0 (0)         ; 69552             ; 12   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 229 (0)                        ; 825 (0)            ; 687 (0)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst                                                                                                                                                                                                         ; txr_engine_classic                   ; work         ;
;                |tx_engine:txr_engine_inst|                                                                                              ; 829 (0)             ; 0 (0)        ; 0 (0)    ; 1146 (0)      ; 1415 (0)                  ; 0 (0)         ; 69552             ; 12   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 225 (0)                        ; 735 (0)            ; 681 (0)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst                                                                                                                                                                               ; tx_engine                            ; work         ;
;                   |tx_alignment_pipeline:tx_alignment_inst|                                                                             ; 489 (56)            ; 0 (0)        ; 0 (0)    ; 484 (29)      ; 679 (15)                  ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 47 (30)                        ; 237 (0)            ; 444 (26)                      ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst                                                                                                                                       ; tx_alignment_pipeline                ; work         ;
;                      |counter:pktctr_inst|                                                                                              ; 17 (17)             ; 0 (0)        ; 0 (0)    ; 11 (11)       ; 15 (15)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 1 (1)              ; 14 (14)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst                                                                                                                   ; counter                              ; work         ;
;                      |counter:satctr_inst|                                                                                              ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 2 (2)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst                                                                                                                   ; counter                              ; work         ;
;                      |mux:gen_packet_format_multiplexers[0].dw_mux_|                                                                    ; 32 (0)              ; 0 (0)        ; 0 (0)    ; 32 (0)        ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 32 (0)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_                                                                                         ; mux                                  ; work         ;
;                         |mux_select:mux_select_inst|                                                                                    ; 32 (32)             ; 0 (0)        ; 0 (0)    ; 32 (32)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 32 (32)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_|mux_select:mux_select_inst                                                              ; mux_select                           ; work         ;
;                      |mux:gen_packet_format_multiplexers[1].dw_mux_|                                                                    ; 32 (0)              ; 0 (0)        ; 0 (0)    ; 32 (0)        ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 32 (0)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_                                                                                         ; mux                                  ; work         ;
;                         |mux_select:mux_select_inst|                                                                                    ; 32 (32)             ; 0 (0)        ; 0 (0)    ; 32 (32)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 32 (32)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_|mux_select:mux_select_inst                                                              ; mux_select                           ; work         ;
;                      |mux:gen_packet_format_multiplexers[2].dw_mux_|                                                                    ; 32 (0)              ; 0 (0)        ; 0 (0)    ; 32 (0)        ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 32 (0)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[2].dw_mux_                                                                                         ; mux                                  ; work         ;
;                         |mux_select:mux_select_inst|                                                                                    ; 32 (32)             ; 0 (0)        ; 0 (0)    ; 32 (32)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 32 (32)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[2].dw_mux_|mux_select:mux_select_inst                                                              ; mux_select                           ; work         ;
;                      |mux:gen_packet_format_multiplexers[3].dw_mux_|                                                                    ; 32 (0)              ; 0 (0)        ; 0 (0)    ; 32 (0)        ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 32 (0)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[3].dw_mux_                                                                                         ; mux                                  ; work         ;
;                         |mux_select:mux_select_inst|                                                                                    ; 32 (32)             ; 0 (0)        ; 0 (0)    ; 32 (32)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 32 (32)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[3].dw_mux_|mux_select:mux_select_inst                                                              ; mux_select                           ; work         ;
;                      |pipeline:compute_reg|                                                                                             ; 133 (0)             ; 0 (0)        ; 0 (0)    ; 123 (0)       ; 131 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 0 (0)              ; 131 (0)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg                                                                                                                  ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 133 (133)           ; 0 (0)        ; 0 (0)    ; 123 (123)     ; 131 (131)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 131 (131)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst                                                                                       ; reg_pipeline                         ; work         ;
;                      |pipeline:gen_data_input_regs[0].data_register_|                                                                   ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 30 (0)        ; 33 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 31 (0)             ; 2 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_                                                                                        ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 30 (30)       ; 33 (33)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 31 (31)            ; 2 (2)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_|reg_pipeline:pipeline_inst                                                             ; reg_pipeline                         ; work         ;
;                      |pipeline:gen_data_input_regs[0].packet_valid_register|                                                            ; 3 (0)               ; 0 (0)        ; 0 (0)    ; 2 (0)         ; 2 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 0 (0)              ; 2 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register                                                                                 ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 2 (2)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register|reg_pipeline:pipeline_inst                                                      ; reg_pipeline                         ; work         ;
;                      |pipeline:gen_data_input_regs[1].data_register_|                                                                   ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 29 (0)        ; 34 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 33 (0)             ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_                                                                                        ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 29 (29)       ; 34 (34)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 33 (33)            ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst                                                             ; reg_pipeline                         ; work         ;
;                      |pipeline:gen_data_input_regs[1].packet_valid_register|                                                            ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 2 (0)         ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 0 (0)              ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register                                                                                 ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register|reg_pipeline:pipeline_inst                                                      ; reg_pipeline                         ; work         ;
;                      |pipeline:gen_data_input_regs[2].data_register_|                                                                   ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 34 (0)        ; 33 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 32 (0)             ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].data_register_                                                                                        ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 34 (34)       ; 33 (33)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 32 (32)            ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].data_register_|reg_pipeline:pipeline_inst                                                             ; reg_pipeline                         ; work         ;
;                      |pipeline:gen_data_input_regs[2].packet_valid_register|                                                            ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 2 (0)         ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].packet_valid_register                                                                                 ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].packet_valid_register|reg_pipeline:pipeline_inst                                                      ; reg_pipeline                         ; work         ;
;                      |pipeline:gen_data_input_regs[3].data_register_|                                                                   ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 30 (0)        ; 33 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 31 (0)             ; 3 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].data_register_                                                                                        ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 30 (30)       ; 33 (33)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 31 (31)            ; 3 (3)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].data_register_|reg_pipeline:pipeline_inst                                                             ; reg_pipeline                         ; work         ;
;                      |pipeline:gen_data_input_regs[3].packet_valid_register|                                                            ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 2 (0)         ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].packet_valid_register                                                                                 ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].packet_valid_register|reg_pipeline:pipeline_inst                                                      ; reg_pipeline                         ; work         ;
;                      |pipeline:hdr_input_reg|                                                                                           ; 127 (0)             ; 0 (0)        ; 0 (0)    ; 118 (0)       ; 126 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 0 (0)              ; 126 (0)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg                                                                                                                ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 127 (127)           ; 0 (0)        ; 0 (0)    ; 118 (118)     ; 126 (126)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 126 (126)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst                                                                                     ; reg_pipeline                         ; work         ;
;                      |pipeline:output_register_inst|                                                                                    ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 133 (0)       ; 132 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 2 (0)              ; 130 (0)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst                                                                                                         ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 133 (133)     ; 132 (132)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 2 (2)              ; 130 (130)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst                                                                              ; reg_pipeline                         ; work         ;
;                      |pipeline:ready_reg|                                                                                               ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 109 (0)       ; 109 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 107 (0)            ; 3 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg                                                                                                                    ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 109 (109)     ; 109 (109)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 107 (107)          ; 3 (3)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst                                                                                         ; reg_pipeline                         ; work         ;
;                      |pipeline:select_reg|                                                                                              ; 3 (0)               ; 0 (0)        ; 0 (0)    ; 13 (0)        ; 11 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 0 (0)              ; 11 (0)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg                                                                                                                   ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 13 (13)       ; 11 (11)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 11 (11)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst                                                                                        ; reg_pipeline                         ; work         ;
;                   |tx_data_pipeline:tx_data_pipeline_inst|                                                                              ; 285 (0)             ; 0 (0)        ; 0 (0)    ; 581 (0)       ; 601 (0)                   ; 0 (0)         ; 67584             ; 8    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 148 (0)                        ; 462 (0)            ; 140 (0)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst                                                                                                                                        ; tx_data_pipeline                     ; work         ;
;                      |tx_data_fifo:txdf_inst|                                                                                           ; 276 (1)             ; 0 (0)        ; 0 (0)    ; 470 (1)       ; 468 (0)                   ; 0 (0)         ; 67584             ; 8    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 146 (1)                        ; 334 (0)            ; 135 (0)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst                                                                                                                 ; tx_data_fifo                         ; work         ;
;                         |counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|                                                                 ; 17 (17)             ; 0 (0)        ; 0 (0)    ; 14 (14)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (9)                          ; 0 (0)              ; 8 (8)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst                                                                   ; counter_v2                           ; work         ;
;                         |counter_v2:gen_regs_fifos[1].perfifo_ctr_inst|                                                                 ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 14 (14)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 11 (11)                        ; 0 (0)              ; 5 (5)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst                                                                   ; counter_v2                           ; work         ;
;                         |counter_v2:gen_regs_fifos[2].perfifo_ctr_inst|                                                                 ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 14 (14)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (9)                          ; 0 (0)              ; 7 (7)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[2].perfifo_ctr_inst                                                                   ; counter_v2                           ; work         ;
;                         |counter_v2:gen_regs_fifos[3].perfifo_ctr_inst|                                                                 ; 15 (15)             ; 0 (0)        ; 0 (0)    ; 14 (14)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (9)                          ; 0 (0)              ; 6 (6)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[3].perfifo_ctr_inst                                                                   ; counter_v2                           ; work         ;
;                         |fifo:gen_regs_fifos[0].fifo_inst_|                                                                             ; 47 (47)             ; 0 (0)        ; 0 (0)    ; 45 (45)       ; 43 (43)                   ; 0 (0)         ; 16896             ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 24 (24)                        ; 20 (20)            ; 23 (23)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_                                                                               ; fifo                                 ; work         ;
;                            |scsdpram:mem|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 16896             ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem                                                                  ; scsdpram                             ; work         ;
;                               |altsyncram:rMemory_rtl_0|                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 16896             ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0                                         ; altsyncram                           ; work         ;
;                                  |altsyncram_ist1:auto_generated|                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 16896             ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_ist1:auto_generated          ; altsyncram_ist1                      ; work         ;
;                         |fifo:gen_regs_fifos[1].fifo_inst_|                                                                             ; 45 (45)             ; 0 (0)        ; 0 (0)    ; 45 (45)       ; 43 (43)                   ; 0 (0)         ; 16896             ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 22 (22)                        ; 20 (20)            ; 23 (23)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_                                                                               ; fifo                                 ; work         ;
;                            |scsdpram:mem|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 16896             ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem                                                                  ; scsdpram                             ; work         ;
;                               |altsyncram:rMemory_rtl_0|                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 16896             ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0                                         ; altsyncram                           ; work         ;
;                                  |altsyncram_ist1:auto_generated|                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 16896             ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_ist1:auto_generated          ; altsyncram_ist1                      ; work         ;
;                         |fifo:gen_regs_fifos[2].fifo_inst_|                                                                             ; 45 (45)             ; 0 (0)        ; 0 (0)    ; 46 (46)       ; 43 (43)                   ; 0 (0)         ; 16896             ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 22 (22)                        ; 20 (20)            ; 23 (23)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_                                                                               ; fifo                                 ; work         ;
;                            |scsdpram:mem|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 16896             ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|scsdpram:mem                                                                  ; scsdpram                             ; work         ;
;                               |altsyncram:rMemory_rtl_0|                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 16896             ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0                                         ; altsyncram                           ; work         ;
;                                  |altsyncram_ist1:auto_generated|                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 16896             ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_ist1:auto_generated          ; altsyncram_ist1                      ; work         ;
;                         |fifo:gen_regs_fifos[3].fifo_inst_|                                                                             ; 46 (46)             ; 0 (0)        ; 0 (0)    ; 49 (49)       ; 43 (43)                   ; 0 (0)         ; 16896             ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 21 (21)                        ; 20 (20)            ; 25 (25)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_                                                                               ; fifo                                 ; work         ;
;                            |scsdpram:mem|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 16896             ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|scsdpram:mem                                                                  ; scsdpram                             ; work         ;
;                               |altsyncram:rMemory_rtl_0|                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 16896             ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0                                         ; altsyncram                           ; work         ;
;                                  |altsyncram_ist1:auto_generated|                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 16896             ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_ist1:auto_generated          ; altsyncram_ist1                      ; work         ;
;                         |pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|                                                                ; 3 (0)               ; 0 (0)        ; 0 (0)    ; 32 (0)        ; 34 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 33 (0)             ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_                                                                  ; pipeline                             ; work         ;
;                            |reg_pipeline:pipeline_inst|                                                                                 ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 32 (32)       ; 34 (34)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 33 (33)            ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst                                       ; reg_pipeline                         ; work         ;
;                         |pipeline:gen_regs_fifos[0].input_pipeline_inst_|                                                               ; 3 (0)               ; 0 (0)        ; 0 (0)    ; 35 (0)        ; 34 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 33 (0)             ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_                                                                 ; pipeline                             ; work         ;
;                            |reg_pipeline:pipeline_inst|                                                                                 ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 35 (35)       ; 34 (34)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 33 (33)            ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst                                      ; reg_pipeline                         ; work         ;
;                         |pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|                                                                ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 29 (0)        ; 34 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 33 (0)             ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_                                                                  ; pipeline                             ; work         ;
;                            |reg_pipeline:pipeline_inst|                                                                                 ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 29 (29)       ; 34 (34)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 33 (33)            ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst                                       ; reg_pipeline                         ; work         ;
;                         |pipeline:gen_regs_fifos[1].input_pipeline_inst_|                                                               ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 31 (0)        ; 34 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 32 (0)             ; 2 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_                                                                 ; pipeline                             ; work         ;
;                            |reg_pipeline:pipeline_inst|                                                                                 ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 31 (31)       ; 34 (34)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 32 (32)            ; 2 (2)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst                                      ; reg_pipeline                         ; work         ;
;                         |pipeline:gen_regs_fifos[2].fifo_pipeline_inst_|                                                                ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 34 (0)        ; 34 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 33 (0)             ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[2].fifo_pipeline_inst_                                                                  ; pipeline                             ; work         ;
;                            |reg_pipeline:pipeline_inst|                                                                                 ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 34 (34)       ; 34 (34)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 33 (33)            ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[2].fifo_pipeline_inst_|reg_pipeline:pipeline_inst                                       ; reg_pipeline                         ; work         ;
;                         |pipeline:gen_regs_fifos[2].input_pipeline_inst_|                                                               ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 35 (0)        ; 34 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 32 (0)             ; 2 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[2].input_pipeline_inst_                                                                 ; pipeline                             ; work         ;
;                            |reg_pipeline:pipeline_inst|                                                                                 ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 35 (35)       ; 34 (34)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 32 (32)            ; 2 (2)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[2].input_pipeline_inst_|reg_pipeline:pipeline_inst                                      ; reg_pipeline                         ; work         ;
;                         |pipeline:gen_regs_fifos[3].fifo_pipeline_inst_|                                                                ; 3 (0)               ; 0 (0)        ; 0 (0)    ; 33 (0)        ; 34 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 26 (0)             ; 8 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].fifo_pipeline_inst_                                                                  ; pipeline                             ; work         ;
;                            |reg_pipeline:pipeline_inst|                                                                                 ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 33 (33)       ; 34 (34)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 26 (26)            ; 8 (8)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].fifo_pipeline_inst_|reg_pipeline:pipeline_inst                                       ; reg_pipeline                         ; work         ;
;                         |pipeline:gen_regs_fifos[3].input_pipeline_inst_|                                                               ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 33 (0)        ; 34 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 32 (0)             ; 3 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].input_pipeline_inst_                                                                 ; pipeline                             ; work         ;
;                            |reg_pipeline:pipeline_inst|                                                                                 ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 33 (33)       ; 34 (34)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 32 (32)            ; 3 (3)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].input_pipeline_inst_|reg_pipeline:pipeline_inst                                      ; reg_pipeline                         ; work         ;
;                         |pipeline:packet_valid_reg|                                                                                     ; 9 (0)               ; 0 (0)        ; 0 (0)    ; 8 (0)         ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (0)                          ; 0 (0)              ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg                                                                                       ; pipeline                             ; work         ;
;                            |reg_pipeline:pipeline_inst|                                                                                 ; 9 (9)               ; 0 (0)        ; 0 (0)    ; 8 (8)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (8)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg|reg_pipeline:pipeline_inst                                                            ; reg_pipeline                         ; work         ;
;                      |tx_data_shift:tx_shift_inst|                                                                                      ; 9 (0)               ; 0 (0)        ; 0 (0)    ; 135 (0)       ; 133 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 128 (0)            ; 8 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst                                                                                                            ; tx_data_shift                        ; work         ;
;                         |offset_flag_to_one_hot:ef_onehot_inst|                                                                         ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 3 (3)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|offset_flag_to_one_hot:ef_onehot_inst                                                                      ; offset_flag_to_one_hot               ; work         ;
;                         |pipeline:input_register|                                                                                       ; 5 (0)               ; 0 (0)        ; 0 (0)    ; 132 (0)       ; 133 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 128 (0)            ; 5 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register                                                                                    ; pipeline                             ; work         ;
;                            |reg_pipeline:pipeline_inst|                                                                                 ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 132 (132)     ; 133 (133)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 128 (128)          ; 5 (5)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst                                                         ; reg_pipeline                         ; work         ;
;                   |tx_hdr_fifo:txhf_inst|                                                                                               ; 55 (0)              ; 0 (0)        ; 0 (0)    ; 127 (0)       ; 135 (0)                   ; 0 (0)         ; 1968              ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 30 (0)                         ; 36 (0)             ; 100 (0)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst                                                                                                                                                         ; tx_hdr_fifo                          ; work         ;
;                      |fifo:fifo_inst|                                                                                                   ; 49 (49)             ; 0 (0)        ; 0 (0)    ; 41 (41)       ; 26 (26)                   ; 0 (0)         ; 1968              ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 28 (28)                        ; 5 (5)              ; 21 (21)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst                                                                                                                                          ; fifo                                 ; work         ;
;                         |scsdpram:mem|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1968              ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem                                                                                                                             ; scsdpram                             ; work         ;
;                            |altsyncram:rMemory_rtl_0|                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1968              ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0                                                                                                    ; altsyncram                           ; work         ;
;                               |altsyncram_6st1:auto_generated|                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1968              ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_6st1:auto_generated                                                                     ; altsyncram_6st1                      ; work         ;
;                      |pipeline:input_pipeline_inst|                                                                                     ; 6 (0)               ; 0 (0)        ; 0 (0)    ; 89 (0)        ; 109 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 31 (0)             ; 79 (0)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst                                                                                                                            ; pipeline                             ; work         ;
;                         |reg_pipeline:pipeline_inst|                                                                                    ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 89 (89)       ; 109 (109)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 31 (31)            ; 79 (79)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst                                                                                                 ; reg_pipeline                         ; work         ;
;                |txr_formatter_classic:txr_formatter_inst|                                                                               ; 85 (82)             ; 0 (0)        ; 0 (0)    ; 132 (51)      ; 97 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (3)                          ; 90 (0)             ; 82 (79)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst                                                                                                                                                                ; txr_formatter_classic                ; work         ;
;                   |pipeline:input_inst|                                                                                                 ; 3 (0)               ; 0 (0)        ; 0 (0)    ; 83 (0)        ; 97 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 90 (0)             ; 7 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst                                                                                                                                            ; pipeline                             ; work         ;
;                      |reg_pipeline:pipeline_inst|                                                                                       ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 83 (83)       ; 97 (97)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 90 (90)            ; 7 (7)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst                                                                                                                 ; reg_pipeline                         ; work         ;
;       |riffa:riffa_inst|                                                                                                                ; 6168 (14)           ; 234 (0)      ; 0 (0)    ; 5972 (12)     ; 6251 (0)                  ; 0 (0)         ; 560769            ; 67   ; 1      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2035 (14)                      ; 1879 (0)           ; 4381 (0)                      ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst                                                                                                                                                                                                                                                                                                   ; riffa                                ; work         ;
;          |channel:channels[0].channel|                                                                                                  ; 4649 (0)            ; 0 (0)        ; 0 (0)    ; 3943 (0)      ; 4031 (0)                  ; 0 (0)         ; 428048            ; 45   ; 1      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1507 (0)                       ; 880 (0)            ; 3156 (0)                      ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel                                                                                                                                                                                                                                                                       ; channel                              ; work         ;
;             |channel_128:channel|                                                                                                       ; 4649 (0)            ; 0 (0)        ; 0 (0)    ; 3943 (0)      ; 4031 (0)                  ; 0 (0)         ; 428048            ; 45   ; 1      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1507 (0)                       ; 880 (0)            ; 3156 (0)                      ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel                                                                                                                                                                                                                                                   ; channel_128                          ; work         ;
;                |rx_port_128:rxPort|                                                                                                     ; 3101 (13)           ; 0 (0)        ; 0 (0)    ; 2518 (13)     ; 2784 (6)                  ; 0 (0)         ; 360448            ; 33   ; 1      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 859 (8)                        ; 539 (2)            ; 2247 (5)                      ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort                                                                                                                                                                                                                                ; rx_port_128                          ; work         ;
;                   |async_fifo_fwft:mainFifo|                                                                                            ; 240 (136)           ; 0 (0)        ; 0 (0)    ; 305 (234)     ; 348 (261)                 ; 0 (0)         ; 131072            ; 15   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 29 (3)                         ; 137 (128)          ; 211 (133)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo                                                                                                                                                                                                       ; async_fifo_fwft                      ; work         ;
;                      |async_fifo:fifo|                                                                                                  ; 104 (1)             ; 0 (0)        ; 0 (0)    ; 71 (1)        ; 87 (0)                    ; 0 (0)         ; 131072            ; 15   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 26 (1)                         ; 9 (0)              ; 78 (0)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo                                                                                                                                                                                       ; async_fifo                           ; work         ;
;                         |async_cmp:asyncCompare|                                                                                        ; 21 (21)             ; 0 (0)        ; 0 (0)    ; 21 (21)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 16 (16)                        ; 0 (0)              ; 5 (5)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare                                                                                                                                                                ; async_cmp                            ; work         ;
;                         |ram_2clk_1w_1r:mem|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 131072            ; 15   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem                                                                                                                                                                    ; ram_2clk_1w_1r                       ; work         ;
;                            |altsyncram:rRAM_rtl_0|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 131072            ; 15   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0                                                                                                                                              ; altsyncram                           ; work         ;
;                               |altsyncram_e8r1:auto_generated|                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 131072            ; 15   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e8r1:auto_generated                                                                                                               ; altsyncram_e8r1                      ; work         ;
;                         |rd_ptr_empty:rdPtrEmpty|                                                                                       ; 41 (41)             ; 0 (0)        ; 0 (0)    ; 25 (25)       ; 42 (42)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 3 (3)              ; 39 (39)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty                                                                                                                                                               ; rd_ptr_empty                         ; work         ;
;                         |wr_ptr_full:wrPtrFull|                                                                                         ; 41 (41)             ; 0 (0)        ; 0 (0)    ; 27 (27)       ; 41 (41)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 6 (6)              ; 35 (35)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull                                                                                                                                                                 ; wr_ptr_full                          ; work         ;
;                   |fifo_packer_128:mainFifoPacker|                                                                                      ; 501 (501)           ; 0 (0)        ; 0 (0)    ; 349 (349)     ; 369 (369)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 132 (132)                      ; 0 (0)              ; 369 (369)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker                                                                                                                                                                                                 ; fifo_packer_128                      ; work         ;
;                   |fifo_packer_128:sgRxFifoPacker|                                                                                      ; 501 (501)           ; 0 (0)        ; 0 (0)    ; 338 (338)     ; 369 (369)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 132 (132)                      ; 0 (0)              ; 369 (369)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker                                                                                                                                                                                                 ; fifo_packer_128                      ; work         ;
;                   |fifo_packer_128:sgTxFifoPacker|                                                                                      ; 435 (435)           ; 0 (0)        ; 0 (0)    ; 271 (271)     ; 335 (335)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 100 (100)                      ; 0 (0)              ; 335 (335)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker                                                                                                                                                                                                 ; fifo_packer_128                      ; work         ;
;                   |rx_port_channel_gate:gate|                                                                                           ; 34 (34)             ; 0 (0)        ; 0 (0)    ; 62 (55)       ; 103 (93)                  ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 65 (57)            ; 38 (36)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate                                                                                                                                                                                                      ; rx_port_channel_gate                 ; work         ;
;                      |cross_domain_signal:countSync|                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (0)         ; 4 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync                                                                                                                                                                        ; cross_domain_signal                  ; work         ;
;                         |syncff:sigAtoB|                                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (0)         ; 2 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigAtoB                                                                                                                                                         ; syncff                               ; work         ;
;                            |ff:metaFF|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigAtoB|ff:metaFF                                                                                                                                               ; ff                                   ; work         ;
;                            |ff:syncFF|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigAtoB|ff:syncFF                                                                                                                                               ; ff                                   ; work         ;
;                         |syncff:sigBtoA|                                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (0)         ; 2 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigBtoA                                                                                                                                                         ; syncff                               ; work         ;
;                            |ff:metaFF|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigBtoA|ff:metaFF                                                                                                                                               ; ff                                   ; work         ;
;                            |ff:syncFF|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigBtoA|ff:syncFF                                                                                                                                               ; ff                                   ; work         ;
;                      |cross_domain_signal:rxSig|                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (0)         ; 4 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (0)              ; 2 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig                                                                                                                                                                            ; cross_domain_signal                  ; work         ;
;                         |syncff:sigAtoB|                                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (0)         ; 2 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (0)              ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigAtoB                                                                                                                                                             ; syncff                               ; work         ;
;                            |ff:metaFF|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigAtoB|ff:metaFF                                                                                                                                                   ; ff                                   ; work         ;
;                            |ff:syncFF|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigAtoB|ff:syncFF                                                                                                                                                   ; ff                                   ; work         ;
;                         |syncff:sigBtoA|                                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (0)         ; 2 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (0)              ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigBtoA                                                                                                                                                             ; syncff                               ; work         ;
;                            |ff:metaFF|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigBtoA|ff:metaFF                                                                                                                                                   ; ff                                   ; work         ;
;                            |ff:syncFF|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigBtoA|ff:syncFF                                                                                                                                                   ; ff                                   ; work         ;
;                      |syncff:rxAckSig|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (0)         ; 2 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|syncff:rxAckSig                                                                                                                                                                                      ; syncff                               ; work         ;
;                         |ff:metaFF|                                                                                                     ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|syncff:rxAckSig|ff:metaFF                                                                                                                                                                            ; ff                                   ; work         ;
;                         |ff:syncFF|                                                                                                     ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|syncff:rxAckSig|ff:syncFF                                                                                                                                                                            ; ff                                   ; work         ;
;                   |rx_port_reader:reader|                                                                                               ; 596 (596)           ; 0 (0)        ; 0 (0)    ; 489 (489)     ; 528 (528)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 181 (181)                      ; 114 (114)          ; 422 (422)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader                                                                                                                                                                                                          ; rx_port_reader                       ; work         ;
;                   |rx_port_requester_mux:requesterMux|                                                                                  ; 159 (159)           ; 0 (0)        ; 0 (0)    ; 152 (152)     ; 82 (82)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 77 (77)                        ; 0 (0)              ; 82 (82)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_requester_mux:requesterMux                                                                                                                                                                                             ; rx_port_requester_mux                ; work         ;
;                   |sg_list_reader_128:sgListReader|                                                                                     ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 188 (188)     ; 196 (196)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 189 (189)          ; 7 (7)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader                                                                                                                                                                                                ; sg_list_reader_128                   ; work         ;
;                   |sg_list_requester:sgRxReq|                                                                                           ; 211 (211)           ; 0 (0)        ; 0 (0)    ; 144 (144)     ; 166 (166)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 55 (55)                        ; 11 (11)            ; 156 (156)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq                                                                                                                                                                                                      ; sg_list_requester                    ; work         ;
;                   |sg_list_requester:sgTxReq|                                                                                           ; 211 (211)           ; 0 (0)        ; 0 (0)    ; 138 (138)     ; 166 (166)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 52 (52)                        ; 10 (10)            ; 159 (159)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq                                                                                                                                                                                                      ; sg_list_requester                    ; work         ;
;                   |sync_fifo:sgRxFifo|                                                                                                  ; 107 (107)           ; 0 (0)        ; 0 (0)    ; 77 (77)       ; 58 (58)                   ; 0 (0)         ; 131072            ; 15   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 50 (50)                        ; 1 (1)              ; 57 (57)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo                                                                                                                                                                                                             ; sync_fifo                            ; work         ;
;                      |ram_1clk_1w_1r:mem|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 131072            ; 15   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem                                                                                                                                                                                          ; ram_1clk_1w_1r                       ; work         ;
;                         |altsyncram:rRAM_rtl_0|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 131072            ; 15   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0                                                                                                                                                                    ; altsyncram                           ; work         ;
;                            |altsyncram_e8r1:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 131072            ; 15   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e8r1:auto_generated                                                                                                                                     ; altsyncram_e8r1                      ; work         ;
;                   |sync_fifo:sgTxFifo|                                                                                                  ; 86 (86)             ; 0 (0)        ; 0 (0)    ; 65 (65)       ; 58 (58)                   ; 0 (0)         ; 98304             ; 3    ; 1      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 39 (39)                        ; 10 (10)            ; 49 (49)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo                                                                                                                                                                                                             ; sync_fifo                            ; work         ;
;                      |ram_1clk_1w_1r:mem|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 98304             ; 3    ; 1      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem                                                                                                                                                                                          ; ram_1clk_1w_1r                       ; work         ;
;                         |altsyncram:rRAM_rtl_0|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 98304             ; 3    ; 1      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0                                                                                                                                                                    ; altsyncram                           ; work         ;
;                            |altsyncram_m5r1:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 98304             ; 3    ; 1      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated                                                                                                                                     ; altsyncram_m5r1                      ; work         ;
;                |tx_port_128:txPort|                                                                                                     ; 1548 (1)            ; 0 (0)        ; 0 (0)    ; 1434 (0)      ; 1247 (0)                  ; 0 (0)         ; 67600             ; 12   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 648 (0)                        ; 341 (0)            ; 910 (1)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort                                                                                                                                                                                                                                ; tx_port_128                          ; work         ;
;                   |sg_list_reader_128:sgListReader|                                                                                     ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 100 (100)     ; 100 (100)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 95 (95)            ; 5 (5)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader                                                                                                                                                                                                ; sg_list_reader_128                   ; work         ;
;                   |tx_port_buffer_128:buffer|                                                                                           ; 670 (589)           ; 0 (0)        ; 0 (0)    ; 527 (467)     ; 320 (266)                 ; 0 (0)         ; 65536             ; 8    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 374 (338)                      ; 27 (18)            ; 297 (252)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer                                                                                                                                                                                                      ; tx_port_buffer_128                   ; work         ;
;                      |sync_fifo:fifo|                                                                                                   ; 81 (81)             ; 0 (0)        ; 0 (0)    ; 60 (60)       ; 54 (54)                   ; 0 (0)         ; 65536             ; 8    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 36 (36)                        ; 9 (9)              ; 45 (45)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo                                                                                                                                                                                       ; sync_fifo                            ; work         ;
;                         |ram_1clk_1w_1r:mem|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 65536             ; 8    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem                                                                                                                                                                    ; ram_1clk_1w_1r                       ; work         ;
;                            |altsyncram:rRAM_rtl_0|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 65536             ; 8    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0                                                                                                                                              ; altsyncram                           ; work         ;
;                               |altsyncram_03r1:auto_generated|                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 65536             ; 8    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated                                                                                                               ; altsyncram_03r1                      ; work         ;
;                   |tx_port_channel_gate_128:gate|                                                                                       ; 188 (145)           ; 0 (0)        ; 0 (0)    ; 219 (175)     ; 208 (171)                 ; 0 (0)         ; 2064              ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 31 (7)                         ; 42 (24)            ; 166 (147)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate                                                                                                                                                                                                  ; tx_port_channel_gate_128             ; work         ;
;                      |async_fifo:fifo|                                                                                                  ; 43 (1)              ; 0 (0)        ; 0 (0)    ; 45 (1)        ; 37 (0)                    ; 0 (0)         ; 2064              ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 24 (1)                         ; 18 (0)             ; 19 (0)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo                                                                                                                                                                                  ; async_fifo                           ; work         ;
;                         |async_cmp:asyncCompare|                                                                                        ; 12 (12)             ; 0 (0)        ; 0 (0)    ; 12 (12)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (8)                          ; 0 (0)              ; 4 (4)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare                                                                                                                                                           ; async_cmp                            ; work         ;
;                         |ram_2clk_1w_1r:mem|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 2064              ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|ram_2clk_1w_1r:mem                                                                                                                                                               ; ram_2clk_1w_1r                       ; work         ;
;                            |altsyncram:rRAM_rtl_0|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 2064              ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0                                                                                                                                         ; altsyncram                           ; work         ;
;                               |altsyncram_mvq1:auto_generated|                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 2064              ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_mvq1:auto_generated                                                                                                          ; altsyncram_mvq1                      ; work         ;
;                         |rd_ptr_empty:rdPtrEmpty|                                                                                       ; 15 (15)             ; 0 (0)        ; 0 (0)    ; 16 (16)       ; 16 (16)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (8)                          ; 9 (9)              ; 7 (7)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty                                                                                                                                                          ; rd_ptr_empty                         ; work         ;
;                         |wr_ptr_full:wrPtrFull|                                                                                         ; 15 (15)             ; 0 (0)        ; 0 (0)    ; 20 (20)       ; 17 (17)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (7)                          ; 9 (9)              ; 8 (8)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull                                                                                                                                                            ; wr_ptr_full                          ; work         ;
;                   |tx_port_monitor_128:monitor|                                                                                         ; 125 (125)           ; 0 (0)        ; 0 (0)    ; 127 (127)     ; 139 (139)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 49 (49)                        ; 62 (62)            ; 77 (77)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor                                                                                                                                                                                                    ; tx_port_monitor_128                  ; work         ;
;                   |tx_port_writer:writer|                                                                                               ; 558 (558)           ; 0 (0)        ; 0 (0)    ; 495 (495)     ; 480 (480)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 192 (192)                      ; 115 (115)          ; 366 (366)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer                                                                                                                                                                                                          ; tx_port_writer                       ; work         ;
;          |interrupt:intr|                                                                                                               ; 14 (9)              ; 0 (0)        ; 0 (0)    ; 14 (9)        ; 12 (8)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (1)                          ; 0 (0)              ; 12 (8)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|interrupt:intr                                                                                                                                                                                                                                                                                    ; interrupt                            ; work         ;
;             |interrupt_controller:intrCtlr|                                                                                             ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 5 (5)         ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 4 (4)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|interrupt:intr|interrupt_controller:intrCtlr                                                                                                                                                                                                                                                      ; interrupt_controller                 ; work         ;
;          |pipeline:txc_data_hold|                                                                                                       ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 33 (0)        ; 33 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 32 (0)             ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|pipeline:txc_data_hold                                                                                                                                                                                                                                                                            ; pipeline                             ; work         ;
;             |reg_pipeline:pipeline_inst|                                                                                                ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 33 (33)       ; 33 (33)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 32 (32)            ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst                                                                                                                                                                                                                                                 ; reg_pipeline                         ; work         ;
;          |pipeline:txc_meta_hold|                                                                                                       ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 33 (0)        ; 38 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 37 (0)             ; 1 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|pipeline:txc_meta_hold                                                                                                                                                                                                                                                                            ; pipeline                             ; work         ;
;             |reg_pipeline:pipeline_inst|                                                                                                ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 33 (33)       ; 38 (38)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 37 (37)            ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst                                                                                                                                                                                                                                                 ; reg_pipeline                         ; work         ;
;          |recv_credit_flow_ctrl:rc_fc|                                                                                                  ; 66 (66)             ; 0 (0)        ; 0 (0)    ; 43 (43)       ; 46 (46)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 23 (23)                        ; 4 (4)              ; 43 (43)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc                                                                                                                                                                                                                                                                       ; recv_credit_flow_ctrl                ; work         ;
;          |registers:reg_inst|                                                                                                           ; 139 (124)           ; 0 (0)        ; 0 (0)    ; 328 (77)      ; 287 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 60 (57)                        ; 207 (0)            ; 82 (67)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst                                                                                                                                                                                                                                                                                ; registers                            ; work         ;
;             |demux:rx_len_demux|                                                                                                        ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:rx_len_demux                                                                                                                                                                                                                                                             ; demux                                ; work         ;
;             |demux:rx_offlast_demux|                                                                                                    ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:rx_offlast_demux                                                                                                                                                                                                                                                         ; demux                                ; work         ;
;             |demux:rxdone_demux|                                                                                                        ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:rxdone_demux                                                                                                                                                                                                                                                             ; demux                                ; work         ;
;             |demux:sgrx_addrhi_demux|                                                                                                   ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgrx_addrhi_demux                                                                                                                                                                                                                                                        ; demux                                ; work         ;
;             |demux:sgrx_addrlo_demux|                                                                                                   ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgrx_addrlo_demux                                                                                                                                                                                                                                                        ; demux                                ; work         ;
;             |demux:sgrxlen_demux|                                                                                                       ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgrxlen_demux                                                                                                                                                                                                                                                            ; demux                                ; work         ;
;             |demux:sgtx_addrhi_demux|                                                                                                   ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgtx_addrhi_demux                                                                                                                                                                                                                                                        ; demux                                ; work         ;
;             |demux:sgtx_addrlo_demux|                                                                                                   ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgtx_addrlo_demux                                                                                                                                                                                                                                                        ; demux                                ; work         ;
;             |demux:sgtxlen_demux|                                                                                                       ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgtxlen_demux                                                                                                                                                                                                                                                            ; demux                                ; work         ;
;             |demux:tx_len_ready_demux|                                                                                                  ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:tx_len_ready_demux                                                                                                                                                                                                                                                       ; demux                                ; work         ;
;             |demux:txdone_demux|                                                                                                        ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|demux:txdone_demux                                                                                                                                                                                                                                                             ; demux                                ; work         ;
;             |pipeline:chnl_output_register|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 46 (0)        ; 46 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (0)              ; 42 (0)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:chnl_output_register                                                                                                                                                                                                                                                  ; pipeline                             ; work         ;
;                |reg_pipeline:pipeline_inst|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 46 (46)       ; 46 (46)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 42 (42)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:chnl_output_register|reg_pipeline:pipeline_inst                                                                                                                                                                                                                       ; reg_pipeline                         ; work         ;
;             |pipeline:rxr_input_register|                                                                                               ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 165 (0)       ; 171 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 166 (0)            ; 5 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register                                                                                                                                                                                                                                                    ; pipeline                             ; work         ;
;                |reg_pipeline:pipeline_inst|                                                                                             ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 165 (165)     ; 171 (171)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 166 (166)          ; 5 (5)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register|reg_pipeline:pipeline_inst                                                                                                                                                                                                                         ; reg_pipeline                         ; work         ;
;             |pipeline:txc_output_register|                                                                                              ; 3 (0)               ; 0 (0)        ; 0 (0)    ; 71 (0)        ; 70 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 37 (0)             ; 33 (0)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register                                                                                                                                                                                                                                                   ; pipeline                             ; work         ;
;                |reg_pipeline:pipeline_inst|                                                                                             ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 71 (71)       ; 70 (70)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 37 (37)            ; 33 (33)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst                                                                                                                                                                                                                        ; reg_pipeline                         ; work         ;
;          |reorder_queue:reorderQueue|                                                                                                   ; 1021 (134)          ; 228 (0)      ; 0 (0)    ; 1169 (100)    ; 1239 (105)                ; 0 (0)         ; 132689            ; 21   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 357 (29)                       ; 354 (0)            ; 892 (105)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue                                                                                                                                                                                                                                                                        ; reorder_queue                        ; work         ;
;             |ram_1clk_1w_1r:mapRam|                                                                                                     ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 192               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam                                                                                                                                                                                                                                                  ; ram_1clk_1w_1r                       ; work         ;
;                |altsyncram:rRAM_rtl_0|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 192               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0                                                                                                                                                                                                                            ; altsyncram                           ; work         ;
;                   |altsyncram_8pq1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 192               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_8pq1:auto_generated                                                                                                                                                                                             ; altsyncram_8pq1                      ; work         ;
;             |ram_1clk_1w_1r:pktRam|                                                                                                     ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 384               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam                                                                                                                                                                                                                                                  ; ram_1clk_1w_1r                       ; work         ;
;                |altsyncram:rRAM_rtl_0|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 384               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0                                                                                                                                                                                                                            ; altsyncram                           ; work         ;
;                   |altsyncram_2sq1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 384               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated                                                                                                                                                                                             ; altsyncram_2sq1                      ; work         ;
;             |ram_1clk_1w_1r:rams[0].ram|                                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 32768             ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram                                                                                                                                                                                                                                             ; ram_1clk_1w_1r                       ; work         ;
;                |altsyncram:rRAM_rtl_0|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 32768             ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0                                                                                                                                                                                                                       ; altsyncram                           ; work         ;
;                   |altsyncram_25r1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 32768             ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_25r1:auto_generated                                                                                                                                                                                        ; altsyncram_25r1                      ; work         ;
;             |ram_1clk_1w_1r:rams[1].ram|                                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 32768             ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram                                                                                                                                                                                                                                             ; ram_1clk_1w_1r                       ; work         ;
;                |altsyncram:rRAM_rtl_0|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 32768             ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0                                                                                                                                                                                                                       ; altsyncram                           ; work         ;
;                   |altsyncram_25r1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 32768             ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_25r1:auto_generated                                                                                                                                                                                        ; altsyncram_25r1                      ; work         ;
;             |ram_1clk_1w_1r:rams[2].ram|                                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 32768             ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram                                                                                                                                                                                                                                             ; ram_1clk_1w_1r                       ; work         ;
;                |altsyncram:rRAM_rtl_0|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 32768             ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0                                                                                                                                                                                                                       ; altsyncram                           ; work         ;
;                   |altsyncram_25r1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 32768             ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_25r1:auto_generated                                                                                                                                                                                        ; altsyncram_25r1                      ; work         ;
;             |ram_1clk_1w_1r:rams[3].ram|                                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 32768             ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram                                                                                                                                                                                                                                             ; ram_1clk_1w_1r                       ; work         ;
;                |altsyncram:rRAM_rtl_0|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 32768             ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0                                                                                                                                                                                                                       ; altsyncram                           ; work         ;
;                   |altsyncram_25r1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 32768             ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_25r1:auto_generated                                                                                                                                                                                        ; altsyncram_25r1                      ; work         ;
;             |reorder_queue_input:data_input|                                                                                            ; 696 (682)           ; 100 (0)      ; 0 (0)    ; 739 (590)     ; 746 (510)                 ; 0 (0)         ; 1041              ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 232 (230)                      ; 189 (66)           ; 564 (452)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input                                                                                                                                                                                                                                         ; reorder_queue_input                  ; work         ;
;                |altshift_taps:rDone_rtl_0|                                                                                              ; 14 (0)              ; 100 (0)      ; 0 (0)    ; 172 (0)       ; 236 (0)                   ; 0 (0)         ; 145               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 123 (0)            ; 113 (0)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0                                                                                                                                                                                                               ; altshift_taps                        ; work         ;
;                   |shift_taps_v4v:auto_generated|                                                                                       ; 14 (7)              ; 100 (0)      ; 0 (0)    ; 172 (5)       ; 236 (3)                   ; 0 (0)         ; 145               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (1)                          ; 123 (0)            ; 113 (6)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated                                                                                                                                                                                 ; shift_taps_v4v                       ; work         ;
;                      |altsyncram_e3a1:altsyncram5|                                                                                      ; 0 (0)               ; 100 (100)    ; 0 (0)    ; 170 (170)     ; 230 (230)                 ; 0 (0)         ; 145               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 123 (123)          ; 107 (107)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5                                                                                                                                                     ; altsyncram_e3a1                      ; work         ;
;                      |cntr_6mf:cntr1|                                                                                                   ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 5 (5)         ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 6 (6)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|cntr_6mf:cntr1                                                                                                                                                                  ; cntr_6mf                             ; work         ;
;                |ram_1clk_1w_1r:countRam|                                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 256               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam                                                                                                                                                                                                                 ; ram_1clk_1w_1r                       ; work         ;
;                   |altsyncram:rRAM_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 256               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0                                                                                                                                                                                           ; altsyncram                           ; work         ;
;                      |altsyncram_cpq1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 256               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_cpq1:auto_generated                                                                                                                                                            ; altsyncram_cpq1                      ; work         ;
;                |ram_1clk_1w_1r:posRam|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 640               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam                                                                                                                                                                                                                   ; ram_1clk_1w_1r                       ; work         ;
;                   |altsyncram:rRAM_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 640               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0                                                                                                                                                                                             ; altsyncram                           ; work         ;
;                      |altsyncram_0sq1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 640               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_0sq1:auto_generated                                                                                                                                                              ; altsyncram_0sq1                      ; work         ;
;             |reorder_queue_output:data_output|                                                                                          ; 191 (183)           ; 128 (0)      ; 0 (0)    ; 375 (144)     ; 388 (99)                  ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 96 (92)                        ; 165 (8)            ; 223 (91)                      ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output                                                                                                                                                                                                                                       ; reorder_queue_output                 ; work         ;
;                |altshift_taps:rData_rtl_0|                                                                                              ; 8 (0)               ; 128 (0)      ; 0 (0)    ; 231 (0)       ; 289 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 157 (0)            ; 132 (0)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0                                                                                                                                                                                                             ; altshift_taps                        ; work         ;
;                   |shift_taps_s4v:auto_generated|                                                                                       ; 8 (2)               ; 128 (0)      ; 0 (0)    ; 231 (3)       ; 289 (2)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (1)                          ; 157 (1)            ; 132 (1)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated                                                                                                                                                                               ; shift_taps_s4v                       ; work         ;
;                      |altsyncram_63a1:altsyncram4|                                                                                      ; 0 (0)               ; 128 (128)    ; 0 (0)    ; 224 (224)     ; 284 (284)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 156 (156)          ; 128 (128)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4                                                                                                                                                   ; altsyncram_63a1                      ; work         ;
;                      |cntr_3mf:cntr1|                                                                                                   ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 4 (4)         ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 3 (3)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|cntr_3mf:cntr1                                                                                                                                                                ; cntr_3mf                             ; work         ;
;          |reset_extender:reset_extender_inst|                                                                                           ; 5 (0)               ; 0 (0)        ; 0 (0)    ; 8 (0)         ; 8 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (0)              ; 5 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst                                                                                                                                                                                                                                                                ; reset_extender                       ; work         ;
;             |counter:rst_counter|                                                                                                       ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)         ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|counter:rst_counter                                                                                                                                                                                                                                            ; counter                              ; work         ;
;             |shiftreg:rst_shiftreg|                                                                                                     ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 4 (4)         ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg                                                                                                                                                                                                                                          ; shiftreg                             ; work         ;
;          |tx_multiplexer:tx_mux_inst|                                                                                                   ; 256 (2)             ; 6 (0)        ; 0 (0)    ; 540 (4)       ; 557 (4)                   ; 0 (0)         ; 32                ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 70 (0)                         ; 362 (2)            ; 196 (2)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst                                                                                                                                                                                                                                                                        ; tx_multiplexer                       ; work         ;
;             |fifo:req_ack_fifo|                                                                                                         ; 44 (44)             ; 0 (0)        ; 0 (0)    ; 29 (29)       ; 28 (28)                   ; 0 (0)         ; 32                ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 16 (16)                        ; 0 (0)              ; 28 (28)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo                                                                                                                                                                                                                                                      ; fifo                                 ; work         ;
;                |scsdpram:mem|                                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 32                ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|scsdpram:mem                                                                                                                                                                                                                                         ; scsdpram                             ; work         ;
;                   |altsyncram:rMemory_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 32                ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|scsdpram:mem|altsyncram:rMemory_rtl_0                                                                                                                                                                                                                ; altsyncram                           ; work         ;
;                      |altsyncram_qlt1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 32                ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qlt1:auto_generated                                                                                                                                                                                 ; altsyncram_qlt1                      ; work         ;
;             |tx_multiplexer_128:tx_mux_128_inst|                                                                                        ; 210 (161)           ; 6 (0)        ; 0 (0)    ; 508 (452)     ; 525 (467)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 54 (38)                        ; 360 (341)          ; 166 (126)                     ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst                                                                                                                                                                                                                                     ; tx_multiplexer_128                   ; work         ;
;                |altshift_taps:rDone_rtl_0|                                                                                              ; 15 (0)              ; 6 (0)        ; 0 (0)    ; 25 (0)        ; 25 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (0)                          ; 10 (0)             ; 15 (0)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0                                                                                                                                                                                                           ; altshift_taps                        ; work         ;
;                   |shift_taps_q1v:auto_generated|                                                                                       ; 15 (6)              ; 6 (0)        ; 0 (0)    ; 25 (4)        ; 25 (3)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (2)                          ; 10 (0)             ; 15 (4)                        ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated                                                                                                                                                                             ; shift_taps_q1v                       ; work         ;
;                      |altsyncram_4t91:altsyncram5|                                                                                      ; 1 (1)               ; 6 (6)        ; 0 (0)    ; 19 (19)       ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 10 (10)            ; 8 (8)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|altsyncram_4t91:altsyncram5                                                                                                                                                 ; altsyncram_4t91                      ; work         ;
;                      |cntr_7mf:cntr1|                                                                                                   ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 5 (5)         ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 0 (0)              ; 4 (4)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|cntr_7mf:cntr1                                                                                                                                                              ; cntr_7mf                             ; work         ;
;                |tx_engine_selector:selRd|                                                                                               ; 23 (23)             ; 0 (0)        ; 0 (0)    ; 20 (20)       ; 21 (21)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 6 (6)              ; 17 (17)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selRd                                                                                                                                                                                                            ; tx_engine_selector                   ; work         ;
;                |tx_engine_selector:selWr|                                                                                               ; 11 (11)             ; 0 (0)        ; 0 (0)    ; 14 (14)       ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 3 (3)              ; 10 (10)                       ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selWr                                                                                                                                                                                                            ; tx_engine_selector                   ; work         ;
;       |translation_altera:trans|                                                                                                        ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 53 (53)       ; 55 (55)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 50 (50)            ; 5 (5)                         ; |DE4Gen2x8If128|riffa_wrapper_de4:riffa|translation_altera:trans                                                                                                                                                                                                                                                                                           ; translation_altera                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 102 (1)             ; 0 (0)        ; 0 (0)    ; 77 (1)        ; 91 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 34 (1)                         ; 23 (0)             ; 68 (0)                        ; |DE4Gen2x8If128|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 101 (0)             ; 0 (0)        ; 0 (0)    ; 76 (0)        ; 91 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 33 (0)                         ; 23 (0)             ; 68 (0)                        ; |DE4Gen2x8If128|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 101 (0)             ; 0 (0)        ; 0 (0)    ; 76 (0)        ; 91 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 33 (0)                         ; 23 (0)             ; 68 (0)                        ; |DE4Gen2x8If128|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 101 (1)             ; 0 (0)        ; 0 (0)    ; 76 (5)        ; 91 (5)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 33 (1)                         ; 23 (0)             ; 68 (0)                        ; |DE4Gen2x8If128|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                    ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |DE4Gen2x8If128|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                ; alt_sld_fab_alt_sld_fab_ident        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 97 (0)              ; 0 (0)        ; 0 (0)    ; 75 (0)        ; 86 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 32 (0)                         ; 23 (0)             ; 65 (0)                        ; |DE4Gen2x8If128|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 97 (64)             ; 0 (0)        ; 0 (0)    ; 75 (51)       ; 86 (58)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 32 (25)                        ; 23 (22)            ; 65 (39)                       ; |DE4Gen2x8If128|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 0 (0)        ; 0 (0)    ; 10 (10)       ; 9 (9)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 0 (0)              ; 9 (9)                         ; |DE4Gen2x8If128|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 0 (0)        ; 0 (0)    ; 15 (15)       ; 19 (19)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 18 (18)                       ; |DE4Gen2x8If128|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                       ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 3392 (2)            ; 0 (0)        ; 0 (0)    ; 16203 (2974)  ; 18430 (3008)              ; 0 (0)         ; 12132352          ; 1152 ; 21     ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 146 (2)                        ; 15184 (3008)       ; 3246 (0)                      ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 3390 (0)            ; 0 (0)        ; 0 (0)    ; 13851 (0)     ; 15422 (0)                 ; 0 (0)         ; 12132352          ; 1152 ; 21     ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 144 (0)                        ; 12176 (0)          ; 3246 (0)                      ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                   ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 3390 (118)          ; 0 (0)        ; 0 (0)    ; 13851 (10519) ; 15422 (11937)             ; 0 (0)         ; 12132352          ; 1152 ; 21     ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 144 (63)                       ; 12176 (11876)      ; 3246 (55)                     ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                  ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 0 (0)        ; 0 (0)    ; 47 (44)       ; 76 (76)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 48 (48)            ; 28 (1)                        ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                             ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 2 (0)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (0)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                           ; work         ;
;                   |decode_asf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_asf:auto_generated                                                                                                                   ; decode_asf                           ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)        ; 0 (0)    ; 23 (0)        ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 25 (0)                        ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                              ; work         ;
;                   |mux_qpc:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)        ; 0 (0)    ; 23 (23)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 25 (25)                       ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_qpc:auto_generated                                                                                                                              ; mux_qpc                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 2968 (0)            ; 0 (0)        ; 0 (0)    ; 2968 (0)      ; 2 (0)                     ; 0 (0)         ; 12132352          ; 1152 ; 21     ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 26 (0)                         ; 2 (0)              ; 2942 (0)                      ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                           ; work         ;
;                |altsyncram_tt84:auto_generated|                                                                                         ; 2968 (0)            ; 0 (0)        ; 0 (0)    ; 2968 (0)      ; 2 (0)                     ; 0 (0)         ; 12132352          ; 1152 ; 21     ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 26 (0)                         ; 2 (0)              ; 2942 (0)                      ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated                                                                                                                                                 ; altsyncram_tt84                      ; work         ;
;                   |altsyncram:ram_block1a0|                                                                                             ; 2968 (0)            ; 0 (0)        ; 0 (0)    ; 2968 (0)      ; 2 (0)                     ; 0 (0)         ; 12132352          ; 1152 ; 21     ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 26 (0)                         ; 2 (0)              ; 2942 (0)                      ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0                                                                                                                         ; altsyncram                           ; work         ;
;                      |altsyncram_s864:auto_generated|                                                                                   ; 2968 (0)            ; 0 (0)        ; 0 (0)    ; 2968 (2)      ; 2 (2)                     ; 0 (0)         ; 12132352          ; 1152 ; 21     ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 26 (0)                         ; 2 (2)              ; 2942 (0)                      ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated                                                                                          ; altsyncram_s864                      ; work         ;
;                         |decode_jpa:decode2|                                                                                            ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 4 (4)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 0 (0)              ; 0 (0)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|decode_jpa:decode2                                                                       ; decode_jpa                           ; work         ;
;                         |mux_cpb:mux3|                                                                                                  ; 2962 (2962)         ; 0 (0)        ; 0 (0)    ; 2962 (2962)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 20 (20)                        ; 0 (0)              ; 2942 (2942)                   ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|mux_cpb:mux3                                                                             ; mux_cpb                              ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)       ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (7)              ; 5 (5)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                         ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 0 (0)        ; 0 (0)    ; 9 (9)         ; 17 (17)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 17 (17)                       ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                         ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 13 (13)             ; 0 (0)        ; 0 (0)    ; 11 (11)       ; 13 (13)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 13 (13)                       ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 72 (72)             ; 0 (0)        ; 0 (0)    ; 62 (62)       ; 69 (69)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 23 (23)                        ; 27 (27)            ; 49 (49)                       ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                   ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 58 (1)              ; 0 (0)        ; 0 (0)    ; 163 (1)       ; 246 (1)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 193 (0)            ; 53 (1)                        ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                      ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)         ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                         ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 145 (0)       ; 230 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 179 (0)            ; 51 (0)                        ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger    ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 122 (122)     ; 138 (138)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 133 (133)          ; 5 (5)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                         ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 92 (0)        ; 92 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 46 (0)             ; 46 (0)                        ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                            ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 11 (11)             ; 0 (0)        ; 0 (0)    ; 20 (11)       ; 11 (1)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 10 (0)             ; 5 (5)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr             ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (9)         ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 10 (10)            ; 0 (0)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 97 (11)             ; 0 (0)        ; 0 (0)    ; 3021 (10)     ; 3042 (0)                  ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 14 (10)                        ; 23 (0)             ; 3022 (1)                      ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 14 (0)              ; 0 (0)        ; 0 (0)    ; 8 (0)         ; 12 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 14 (0)                        ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                          ; work         ;
;                   |cntr_dji:auto_generated|                                                                                             ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 8 (8)         ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 14 (14)                       ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_dji:auto_generated                                                             ; cntr_dji                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 0 (0)        ; 0 (0)    ; 6 (0)         ; 12 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 12 (0)                        ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                          ; work         ;
;                   |cntr_j6j:auto_generated|                                                                                             ; 12 (12)             ; 0 (0)        ; 0 (0)    ; 6 (6)         ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 12 (12)                       ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated                                                                                      ; cntr_j6j                             ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 0 (0)        ; 0 (0)    ; 4 (0)         ; 5 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 0 (0)              ; 5 (0)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                          ; work         ;
;                   |cntr_ddi:auto_generated|                                                                                             ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 4 (4)         ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 5 (5)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ddi:auto_generated                                                                            ; cntr_ddi                             ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 0 (0)        ; 0 (0)    ; 2 (0)         ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 0 (0)              ; 1 (0)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                          ; work         ;
;                   |cntr_vvi:auto_generated|                                                                                             ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 2 (2)         ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 1 (1)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_vvi:auto_generated                                                                               ; cntr_vvi                             ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 0 (0)        ; 0 (0)    ; 15 (15)       ; 25 (25)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 25 (25)                       ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2962 (2962)   ; 2962 (2962)               ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 23 (23)            ; 2939 (2939)                   ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 0 (0)        ; 0 (0)    ; 16 (16)       ; 25 (25)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 25 (25)                       ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                         ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 0 (0)        ; 0 (0)    ; 15 (15)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (12)                        ; 0 (0)              ; 8 (8)                         ; |DE4Gen2x8If128|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+----------+---------------+---------------------------+---------------+-------------------+------+--------+--------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------+----------+----+---------------------+------------+-------------+------+---------------+----+---------------------+------------+-------------+-----------+---------------------+-----------+---------------------+-------+------------------------+--------+--------+-----------------+----------------------+
; Name              ; Pin Type ; D1 ; D1 Fine Delay Chain ; D2         ; D3_0        ; D3_1 ; T4 (DDIO_MUX) ; D4 ; D4 Fine Delay Chain ; T8_0 (DQS) ; T8_1 (NDQS) ; D5        ; D5 Fine Delay Chain ; D6        ; D6 Fine Delay Chain ; D6 OE ; D6 OE Fine Delay Chain ; D5 OCT ; D6 OCT ; T11 (Postamble) ; T11 Fine Delay Chain ;
+-------------------+----------+----+---------------------+------------+-------------+------+---------------+----+---------------------+------------+-------------+-----------+---------------------+-----------+---------------------+-------+------------------------+--------+--------+-----------------+----------------------+
; OSC_50_BANK3      ; Input    ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; OSC_50_BANK4      ; Input    ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; OSC_50_BANK5      ; Input    ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; OSC_50_BANK6      ; Input    ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_TX_OUT[0]    ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_TX_OUT[1]    ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_TX_OUT[2]    ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_TX_OUT[3]    ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_TX_OUT[4]    ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_TX_OUT[5]    ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_TX_OUT[6]    ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_TX_OUT[7]    ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; LED[0]            ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; LED[1]            ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; LED[2]            ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; LED[3]            ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; LED[4]            ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; LED[5]            ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; LED[6]            ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; LED[7]            ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_RESET_N      ; Input    ; -- ; --                  ; (7) 459 ps ; (7) 1849 ps ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_RX_IN[0]     ; Input    ; -- ; --                  ; (0) 222 ps ; (0) 81 ps   ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_RX_IN[1]     ; Input    ; -- ; --                  ; (0) 222 ps ; (0) 81 ps   ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_RX_IN[2]     ; Input    ; -- ; --                  ; (0) 222 ps ; (0) 81 ps   ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_RX_IN[3]     ; Input    ; -- ; --                  ; (0) 222 ps ; (0) 81 ps   ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_RX_IN[4]     ; Input    ; -- ; --                  ; (0) 222 ps ; (0) 81 ps   ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_RX_IN[5]     ; Input    ; -- ; --                  ; (0) 222 ps ; (0) 81 ps   ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_RX_IN[6]     ; Input    ; -- ; --                  ; (0) 222 ps ; (0) 81 ps   ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_RX_IN[7]     ; Input    ; -- ; --                  ; (0) 222 ps ; (0) 81 ps   ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; OSC_50_BANK2      ; Input    ; -- ; --                  ; (0) 222 ps ; (0) 81 ps   ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_REFCLK       ; Input    ; -- ; --                  ; (0) 222 ps ; (0) 81 ps   ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_TX_OUT[0](n) ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_TX_OUT[1](n) ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_TX_OUT[2](n) ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_TX_OUT[3](n) ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_TX_OUT[4](n) ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_TX_OUT[5](n) ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_TX_OUT[6](n) ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_TX_OUT[7](n) ; Output   ; -- ; --                  ; --         ; --          ; --   ; --            ; -- ; --                  ; --         ; --          ; (0) 96 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps            ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_RX_IN[0](n)  ; Input    ; -- ; --                  ; (0) 222 ps ; (0) 81 ps   ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_RX_IN[1](n)  ; Input    ; -- ; --                  ; (0) 222 ps ; (0) 81 ps   ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_RX_IN[2](n)  ; Input    ; -- ; --                  ; (0) 222 ps ; (0) 81 ps   ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_RX_IN[3](n)  ; Input    ; -- ; --                  ; (0) 222 ps ; (0) 81 ps   ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_RX_IN[4](n)  ; Input    ; -- ; --                  ; (0) 222 ps ; (0) 81 ps   ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_RX_IN[5](n)  ; Input    ; -- ; --                  ; (0) 222 ps ; (0) 81 ps   ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_RX_IN[6](n)  ; Input    ; -- ; --                  ; (0) 222 ps ; (0) 81 ps   ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_RX_IN[7](n)  ; Input    ; -- ; --                  ; (0) 222 ps ; (0) 81 ps   ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
; PCIE_REFCLK(n)    ; Input    ; -- ; --                  ; (0) 222 ps ; (0) 81 ps   ; --   ; --            ; -- ; --                  ; --         ; --          ; --        ; --                  ; --        ; --                  ; --    ; --                     ; --     ; --     ; --              ; --                   ;
+-------------------+----------+----+---------------------+------------+-------------+------+---------------+----+---------------------+------------+-------------+-----------+---------------------+-----------+---------------------+-------+------------------------+--------+--------+-----------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                         ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; OSC_50_BANK3                                                                                                                                                                ;                   ;         ;
; OSC_50_BANK4                                                                                                                                                                ;                   ;         ;
; OSC_50_BANK5                                                                                                                                                                ;                   ;         ;
; OSC_50_BANK6                                                                                                                                                                ;                   ;         ;
; PCIE_RESET_N                                                                                                                                                                ;                   ;         ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pcie_sw_sel_delay_blk0c[9] ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pllreset_delay_blk0c[9]    ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                      ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pcie_sw_sel_delay_blk0c[8] ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pllreset_delay_blk0c[8]    ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[1]                                                                                                      ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pcie_sw_sel_delay_blk0c[7] ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pllreset_delay_blk0c[7]    ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[0]                                                                                                      ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pcie_sw_sel_delay_blk0c[6] ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pllreset_delay_blk0c[6]    ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pcie_sw_sel_delay_blk0c[5] ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pllreset_delay_blk0c[5]    ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pcie_sw_sel_delay_blk0c[4] ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pllreset_delay_blk0c[4]    ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pcie_sw_sel_delay_blk0c[3] ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pllreset_delay_blk0c[3]    ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pcie_sw_sel_delay_blk0c[2] ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pllreset_delay_blk0c[2]    ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pcie_sw_sel_delay_blk0c[1] ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pllreset_delay_blk0c[1]    ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pcie_sw_sel_delay_blk0c[0] ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pllreset_delay_blk0c[0]    ; 0                 ; 7       ;
;      - rRstSync[0]~0                                                                                                                                                        ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll_cent_unit0         ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll_cent_unit0         ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1                 ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0                 ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip                               ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip                               ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip                               ; 0                 ; 7       ;
;      - PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip                               ; 0                 ; 7       ;
; PCIE_RX_IN[0]                                                                                                                                                               ;                   ;         ;
; PCIE_RX_IN[1]                                                                                                                                                               ;                   ;         ;
; PCIE_RX_IN[2]                                                                                                                                                               ;                   ;         ;
; PCIE_RX_IN[3]                                                                                                                                                               ;                   ;         ;
; PCIE_RX_IN[4]                                                                                                                                                               ;                   ;         ;
; PCIE_RX_IN[5]                                                                                                                                                               ;                   ;         ;
; PCIE_RX_IN[6]                                                                                                                                                               ;                   ;         ;
; PCIE_RX_IN[7]                                                                                                                                                               ;                   ;         ;
; OSC_50_BANK2                                                                                                                                                                ;                   ;         ;
; PCIE_REFCLK                                                                                                                                                                 ;                   ;         ;
; PCIE_RX_IN[0](n)                                                                                                                                                            ;                   ;         ;
; PCIE_RX_IN[1](n)                                                                                                                                                            ;                   ;         ;
; PCIE_RX_IN[2](n)                                                                                                                                                            ;                   ;         ;
; PCIE_RX_IN[3](n)                                                                                                                                                            ;                   ;         ;
; PCIE_RX_IN[4](n)                                                                                                                                                            ;                   ;         ;
; PCIE_RX_IN[5](n)                                                                                                                                                            ;                   ;         ;
; PCIE_RX_IN[6](n)                                                                                                                                                            ;                   ;         ;
; PCIE_RX_IN[7](n)                                                                                                                                                            ;                   ;         ;
; PCIE_REFCLK(n)                                                                                                                                                              ;                   ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                    ; Location                  ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio|busy~0                                                                                                                                                                                               ; LABCELL_X36_Y51_N18       ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio|rd_data_input_state~0                                                                                                                                                                                ; LABCELL_X36_Y52_N12       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|Selector107~0                                                                                                                                                                                                        ; MLABCELL_X45_Y48_N22      ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|Selector24~1                                                                                                                                                                                                         ; MLABCELL_X40_Y55_N34      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|Selector8~0                                                                                                                                                                                                          ; MLABCELL_X43_Y48_N18      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det|pd_xor~0                                                                                                                                                                                 ; LABCELL_X46_Y53_N26       ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|alt_cal_edge_detect:pd180_det|pd_xor~0                                                                                                                                                                               ; MLABCELL_X30_Y55_N8       ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|alt_cal_edge_detect:pd270_det|pd_xor~0                                                                                                                                                                               ; LABCELL_X21_Y54_N38       ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|alt_cal_edge_detect:pd90_det|pd_xor~0                                                                                                                                                                                ; LABCELL_X34_Y54_N14       ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|channel_backup[1]~0                                                                                                                                                                                                  ; LABCELL_X41_Y48_N30       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|dprio_save[7]~1                                                                                                                                                                                                      ; MLABCELL_X37_Y51_N32      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l3_w0_n0_mux_dataout                                                                                                                                      ; LABCELL_X44_Y44_N10       ; 2       ; Clock                                 ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l3_w1_n0_mux_dataout                                                                                                                                      ; LABCELL_X44_Y44_N28       ; 2       ; Clock                                 ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l3_w2_n0_mux_dataout                                                                                                                                      ; LABCELL_X44_Y44_N26       ; 2       ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l3_w3_n0_mux_dataout                                                                                                                                      ; MLABCELL_X45_Y44_N10      ; 2       ; Clock                                 ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|state.DPRIO_WRITE                                                                                                                                                                                                    ; FF_X37_Y53_N17            ; 12      ; Async. clear                          ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|state.IDLE                                                                                                                                                                                                           ; FF_X40_Y50_N29            ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component|ALTPLL50I50O125O250O_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                      ; PLL_L3                    ; 329     ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component|ALTPLL50I50O125O250O_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                                                                                      ; PLL_L3                    ; 24      ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; OSC_50_BANK2                                                                                                                                                                                                                                                                                                                                            ; PIN_AC35                  ; 1       ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; PCIE_REFCLK                                                                                                                                                                                                                                                                                                                                             ; PIN_AN38                  ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER                                                                                                                                                                                                                                                                                                               ; REFCLKDIVIDER_X0_Y10_N149 ; 9       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; PCIE_RESET_N                                                                                                                                                                                                                                                                                                                                            ; PIN_V30                   ; 28      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl~1                                                                                                                                                                                         ; LABCELL_X29_Y31_N14       ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts~1                                                                                                                                                                                         ; MLABCELL_X45_Y39_N18      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out                                                                                                                                                                                                                                        ; PCIEHIP_X0_Y3_N134        ; 27056   ; Clock                                 ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|edge_pllreset_in[0]                                                                                                                                                                                           ; CMU_X0_Y25_N137           ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_rxcruresetout[0]                                                                                                                                                                                           ; CMU_X0_Y10_N139           ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_rxcruresetout[1]                                                                                                                                                                                           ; CMU_X0_Y10_N139           ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_rxcruresetout[2]                                                                                                                                                                                           ; CMU_X0_Y10_N139           ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_rxcruresetout[3]                                                                                                                                                                                           ; CMU_X0_Y10_N139           ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_rxcruresetout[6]                                                                                                                                                                                           ; CMU_X0_Y41_N139           ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_rxcruresetout[7]                                                                                                                                                                                           ; CMU_X0_Y41_N139           ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_rxcruresetout[8]                                                                                                                                                                                           ; CMU_X0_Y41_N139           ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_rxcruresetout[9]                                                                                                                                                                                           ; CMU_X0_Y41_N139           ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|wire_central_clk_div0_coreclkout                                                                                                                                                                              ; CLOCKDIVIDER_X0_Y10_N136  ; 6       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|Mux0~0                                                                                                                                                                                                                                                                                            ; LABCELL_X2_Y36_N2         ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|cntr_o5h:cntr5|counter_comb_bita1~1                                                                                                                                                                                           ; LABCELL_X8_Y36_N4         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|dffe6                                                                                                                                                                                                                         ; FF_X8_Y36_N37             ; 8       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                                                                                                                                                                         ; FF_X1_Y39_N29             ; 112     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt~0                                                                                                                                                                                                                                                                                  ; LABCELL_X8_Y39_N12        ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                                                                                                                                                                                                                                                                                   ; FF_X8_Y39_N7              ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                            ; JTAG_X0_Y95_N125          ; 4586    ; Clock                                 ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                            ; JTAG_X0_Y95_N125          ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; chnl_tester:test_channels[0].chnl_tester_i|rCount~1                                                                                                                                                                                                                                                                                                     ; MLABCELL_X77_Y63_N14      ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; chnl_tester:test_channels[0].chnl_tester_i|rState.01                                                                                                                                                                                                                                                                                                    ; FF_X77_Y71_N13            ; 54      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; chnl_tester:test_channels[0].chnl_tester_i|tCount~2                                                                                                                                                                                                                                                                                                     ; LABCELL_X74_Y59_N36       ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; chnl_tester:test_channels[0].chnl_tester_i|tState.01                                                                                                                                                                                                                                                                                                    ; FF_X69_Y59_N33            ; 36      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; rPCIRstCtr[4]                                                                                                                                                                                                                                                                                                                                           ; FF_X29_Y31_N5             ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|rRST                                                                                                                                                                                                                 ; FF_X25_Y40_N37            ; 63      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|shiftreg:sop_shiftreg_inst|rDataShift[0][0]                                                                                                                                                                          ; FF_X23_Y40_N29            ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_DW0_register|rData~0                                                                                                                                                                               ; MLABCELL_X25_Y40_N4       ; 56      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|wRxSrSop[1]                                                                                                                                                                                                          ; MLABCELL_X25_Y40_N8       ; 73      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                                                                                                                       ; MLABCELL_X13_Y18_N24      ; 131     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|rData[1][5]                                                                                                                                                                                         ; FF_X15_Y24_N23            ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|shiftreg:rst_shiftreg|rDataShift[6][0]                                                                                                                                                                                                                  ; FF_X21_Y18_N13            ; 463     ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:tx_output_inst|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                                                                                                     ; MLABCELL_X13_Y18_N4       ; 134     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_|reg_pipeline:pipeline_inst|WR_DATA_READY                                                            ; MLABCELL_X9_Y20_N16       ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                             ; MLABCELL_X13_Y18_N34      ; 138     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                        ; LABCELL_X12_Y18_N18       ; 58      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst|WR_DATA_READY~0                                                                                     ; LABCELL_X14_Y18_N8        ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst|rData[1][10]                                                                                        ; FF_X13_Y20_N17            ; 63      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst|rData[1][11]                                                                                        ; FF_X13_Y20_N9             ; 95      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rRdPtr~0                                                                                   ; MLABCELL_X11_Y22_N14      ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rWrPtr~0                                                                                   ; LABCELL_X12_Y22_N34       ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|wRdEn                                                                                      ; LABCELL_X12_Y18_N2        ; 5       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|wWrEn                                                                                      ; LABCELL_X12_Y30_N18       ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rRdPtr~0                                                                                   ; LABCELL_X14_Y23_N30       ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rRdPtr~0                                                                                   ; LABCELL_X12_Y22_N24       ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rRdPtr~0DUPLICATE                                                                          ; LABCELL_X12_Y22_N26       ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rRdPtr~0                                                                                   ; LABCELL_X14_Y22_N6        ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY                                      ; LABCELL_X8_Y20_N2         ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY                                     ; LABCELL_X12_Y30_N36       ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY~DUPLICATE                           ; LABCELL_X12_Y30_N38       ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|WR_DATA_READY                                                        ; LABCELL_X29_Y42_N8        ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rWrPtr~0                                                                                                                                              ; MLABCELL_X11_Y23_N10      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|wRdEn                                                                                                                                                 ; LABCELL_X10_Y19_N6        ; 2       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|wWrEn                                                                                                                                                 ; LABCELL_X12_Y31_N12       ; 5       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|_rValid~0                                                                                                    ; LABCELL_X12_Y31_N30       ; 52      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|_rValid~0                                                                                                                    ; LABCELL_X12_Y31_N34       ; 51      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[1]~0                                                                                                                 ; MLABCELL_X15_Y15_N36      ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_|reg_pipeline:pipeline_inst|WR_DATA_READY                                                            ; MLABCELL_X17_Y10_N30      ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|WR_DATA_READY                                                            ; MLABCELL_X15_Y10_N20      ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].data_register_|reg_pipeline:pipeline_inst|WR_DATA_READY                                                            ; LABCELL_X14_Y6_N12        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].data_register_|reg_pipeline:pipeline_inst|WR_DATA_READY                                                            ; MLABCELL_X17_Y10_N32      ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                             ; LABCELL_X14_Y18_N28       ; 151     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|WR_DATA_READY~0                                                                                      ; MLABCELL_X15_Y18_N0       ; 109     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst|WR_DATA_READY~1                                                                                     ; MLABCELL_X15_Y18_N8       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|wPktCtrReset                                                                                                                                       ; LABCELL_X14_Y15_N34       ; 30      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rRdPtr~0                                                                                   ; LABCELL_X18_Y7_N34        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rRdPtr~0DUPLICATE                                                                          ; LABCELL_X18_Y7_N32        ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rWrPtr~0                                                                                   ; LABCELL_X38_Y7_N0         ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|wRdEn                                                                                      ; MLABCELL_X20_Y7_N4        ; 4       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|wWrEn                                                                                      ; LABCELL_X38_Y7_N28        ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rRdPtr~0                                                                                   ; MLABCELL_X20_Y6_N26       ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtrPlus1~0                                                                              ; LABCELL_X24_Y6_N10        ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|wRdEn~DUPLICATE                                                                            ; MLABCELL_X20_Y6_N22       ; 3       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|wWrEn                                                                                      ; MLABCELL_X28_Y6_N28       ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rRdPtr~0                                                                                   ; MLABCELL_X25_Y6_N10       ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|rWrPtr~0                                                                                   ; MLABCELL_X28_Y6_N32       ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|wRdEn~DUPLICATE                                                                            ; LABCELL_X26_Y6_N14        ; 2       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|wWrEn                                                                                      ; MLABCELL_X30_Y6_N34       ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rRdPtr~0                                                                                   ; LABCELL_X18_Y5_N2         ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rRdPtr~0DUPLICATE                                                                          ; LABCELL_X18_Y5_N0         ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rWrPtr~0                                                                                   ; MLABCELL_X20_Y4_N18       ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|wRdEn                                                                                      ; LABCELL_X18_Y5_N24        ; 2       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|wWrEn                                                                                      ; LABCELL_X18_Y6_N14        ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY                                      ; MLABCELL_X17_Y7_N14       ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY~DUPLICATE                            ; MLABCELL_X17_Y7_N12       ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY                                     ; LABCELL_X38_Y7_N14        ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY~DUPLICATE                           ; LABCELL_X38_Y7_N12        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY                                      ; MLABCELL_X15_Y6_N16       ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|_rValid~0                                         ; MLABCELL_X28_Y6_N36       ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[2].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY                                      ; MLABCELL_X15_Y6_N26       ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[2].input_pipeline_inst_|reg_pipeline:pipeline_inst|_rValid~0                                         ; MLABCELL_X30_Y6_N4        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY                                      ; MLABCELL_X17_Y6_N14       ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY~DUPLICATE                            ; MLABCELL_X17_Y6_N12       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].input_pipeline_inst_|reg_pipeline:pipeline_inst|_rValid~0                                         ; LABCELL_X18_Y6_N12        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|WR_DATA_READY                                                        ; LABCELL_X38_Y7_N34        ; 134     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rWrPtr~0                                                                                                                                              ; MLABCELL_X23_Y15_N24      ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|wRdEn                                                                                                                                                 ; LABCELL_X18_Y15_N22       ; 4       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|wWrEn                                                                                                                                                 ; MLABCELL_X40_Y19_N8       ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                                ; MLABCELL_X40_Y19_N34      ; 109     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                                                ; MLABCELL_X40_Y19_N10      ; 100     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|wDirClr                                                                                                                                                                     ; LABCELL_X107_Y94_N14      ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|wDirSet                                                                                                                                                                     ; LABCELL_X107_Y91_N14      ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|comb~0                                                                                                                                                                                             ; LABCELL_X105_Y83_N0       ; 16      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rEmpty                                                                                                                                                                     ; FF_X105_Y83_N37           ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rEmpty~DUPLICATE                                                                                                                                                           ; FF_X105_Y83_N39           ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rFull                                                                                                                                                                        ; FF_X105_Y83_N33           ; 40      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|rCache[0]~0                                                                                                                                                                                                        ; LABCELL_X86_Y75_N6        ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|rData[0]~1                                                                                                                                                                                                         ; LABCELL_X81_Y75_N20       ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|comb~3                                                                                                                                                                                                                                      ; MLABCELL_X83_Y75_N30      ; 89      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|comb~5                                                                                                                                                                                                                                      ; LABCELL_X92_Y75_N22       ; 58      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rRst                                                                                                                                                                                                                                        ; FF_X81_Y72_N33            ; 945     ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|_rConsumedStable~0                                                                                                                                                                                                ; MLABCELL_X73_Y58_N34      ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigAtoB|ff:metaFF|Q                                                                                                                                                          ; FF_X71_Y58_N17            ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigAtoB|ff:metaFF|Q                                                                                                                                                              ; FF_X77_Y59_N17            ; 39      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|_rReadWords~0                                                                                                                                                                                                         ; MLABCELL_X75_Y63_N14      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rDoneLen~1                                                                                                                                                                                                            ; MLABCELL_X73_Y66_N0       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rMainState[0]                                                                                                                                                                                                         ; FF_X73_Y66_N35            ; 86      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rRxState[0]                                                                                                                                                                                                           ; FF_X55_Y67_N35            ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rRxState[0]~DUPLICATE                                                                                                                                                                                                 ; FF_X55_Y67_N33            ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rRxState[1]                                                                                                                                                                                                           ; FF_X53_Y67_N33            ; 80      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rTxnLenValid                                                                                                                                                                                                          ; FF_X75_Y63_N23            ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_requester_mux:requesterMux|rState[1]                                                                                                                                                                                                ; FF_X58_Y52_N21            ; 85      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rAddr[0]~0                                                                                                                                                                                                  ; MLABCELL_X50_Y79_N14      ; 96      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|FIFO_RST                                                                                                                                                                                                          ; MLABCELL_X52_Y67_N16      ; 59      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rAckCount~0                                                                                                                                                                                                       ; LABCELL_X61_Y67_N32       ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rAddrHiValid                                                                                                                                                                                                      ; FF_X61_Y47_N27            ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rAddrLoValid                                                                                                                                                                                                      ; FF_X61_Y51_N39            ; 34      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rAckCount~0                                                                                                                                                                                                       ; LABCELL_X71_Y55_N38       ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rAddrHiValid                                                                                                                                                                                                      ; FF_X66_Y44_N37            ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rAddrLoValid                                                                                                                                                                                                      ; FF_X56_Y46_N27            ; 34      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|always1~0                                                                                                                                                                                                                ; MLABCELL_X33_Y91_N26      ; 37      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|comb~0                                                                                                                                                                                                                   ; LABCELL_X92_Y75_N34       ; 26      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|rRdPtrPlus1~0                                                                                                                                                                                                            ; MLABCELL_X94_Y75_N30      ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|comb~0                                                                                                                                                                                                                                      ; LABCELL_X90_Y19_N22       ; 69      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rAddr[0]~0                                                                                                                                                                                                  ; LABCELL_X86_Y58_N28       ; 96      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|Decoder0~0                                                                                                                                                                                                        ; MLABCELL_X91_Y19_N28      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|Decoder0~1                                                                                                                                                                                                        ; MLABCELL_X91_Y19_N16      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|Decoder0~2                                                                                                                                                                                                        ; MLABCELL_X91_Y19_N6       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|Decoder0~3                                                                                                                                                                                                        ; LABCELL_X92_Y19_N22       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|comb~0                                                                                                                                                                                             ; LABCELL_X105_Y21_N14      ; 29      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|rRdPtrPlus1~0                                                                                                                                                                                      ; LABCELL_X88_Y19_N32       ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare|wDirClr                                                                                                                                                                ; MLABCELL_X106_Y35_N2      ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare|wDirSet                                                                                                                                                                ; MLABCELL_X104_Y35_N16     ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|comb~0                                                                                                                                                                                        ; LABCELL_X103_Y43_N28      ; 5       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor|_rEvent                                                                                                                                                                                                         ; LABCELL_X100_Y29_N12      ; 57      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor|_rEvent~DUPLICATE                                                                                                                                                                                               ; LABCELL_X100_Y29_N14      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|Selector6~0                                                                                                                                                                                                           ; MLABCELL_X83_Y43_N16      ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|always7~0                                                                                                                                                                                                             ; LABCELL_X76_Y48_N6        ; 80      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rAckCount~0                                                                                                                                                                                                           ; LABCELL_X78_Y48_N30       ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rDoneLen~2                                                                                                                                                                                                            ; LABCELL_X76_Y51_N38       ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rDoneLen~2DUPLICATE                                                                                                                                                                                                   ; LABCELL_X76_Y51_N36       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rMainState[0]                                                                                                                                                                                                         ; FF_X78_Y51_N1             ; 46      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rMainState[1]                                                                                                                                                                                                         ; FF_X92_Y43_N17            ; 109     ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rTxState[1]                                                                                                                                                                                                           ; FF_X87_Y51_N19            ; 80      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                                                                                                                                                                                ; LABCELL_X29_Y42_N30       ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|_rValid~0                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y31_N28      ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rCplD~1                                                                                                                                                                                                                                                                            ; LABCELL_X31_Y38_N34       ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rCplD~9                                                                                                                                                                                                                                                                            ; LABCELL_X31_Y38_N4        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                                                                                                                                                       ; LABCELL_X26_Y42_N32       ; 56      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|WR_DATA_READY~DUPLICATE                                                                                                                                                                                                             ; LABCELL_X26_Y42_N34       ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|comb~0                                                                                                                                                                                                                                                                              ; LABCELL_X26_Y18_N30       ; 10      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|comb~1                                                                                                                                                                                                                                                                              ; MLABCELL_X4_Y15_N4        ; 1       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rPos~1                                                                                                                                                                                                                                                                              ; MLABCELL_X28_Y18_N30      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDEShifted[4]                                                                                                                                                                                                                                        ; FF_X12_Y12_N27            ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDEShifted[5]                                                                                                                                                                                                                                        ; FF_X4_Y13_N5              ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDEShifted[6]                                                                                                                                                                                                                                        ; FF_X2_Y11_N19             ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDEShifted[7]                                                                                                                                                                                                                                        ; FF_X4_Y12_N11             ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rUseCurrCount                                                                                                                                                                                                                                        ; FF_X9_Y13_N5              ; 6       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rUseCurrPos                                                                                                                                                                                                                                          ; FF_X8_Y13_N1              ; 56      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rValid[2]                                                                                                                                                                                                                                            ; FF_X9_Y14_N13             ; 29      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rValid[4]                                                                                                                                                                                                                                            ; FF_X8_Y16_N23             ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rState.11                                                                                                                                                                                                                                          ; FF_X4_Y13_N13             ; 65      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rState~8                                                                                                                                                                                                                                           ; MLABCELL_X9_Y15_N20       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rTag~0                                                                                                                                                                                                                                             ; LABCELL_X12_Y16_N26       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rWords[1]~0                                                                                                                                                                                                                                        ; MLABCELL_X7_Y13_N30       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                                                                                                                                                                                                                                      ; FF_X52_Y27_N31            ; 591     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|rRdPtr~1                                                                                                                                                                                                                                                          ; MLABCELL_X96_Y19_N38      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|rWrPtr~1                                                                                                                                                                                                                                                          ; LABCELL_X95_Y19_N28       ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|wRdEn~DUPLICATE                                                                                                                                                                                                                                                   ; LABCELL_X95_Y19_N22       ; 2       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|wWrEn                                                                                                                                                                                                                                                             ; LABCELL_X95_Y22_N22       ; 3       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|Decoder4~0                                                                                                                                                                                                                                       ; MLABCELL_X47_Y30_N6       ; 83      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|_rWrDataRen[0]~1                                                                                                                                                                                                                                 ; MLABCELL_X55_Y28_N2       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|rMainState                                                                                                                                                                                                                                       ; FF_X55_Y28_N37            ; 94      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selRd|rReqChnlNext~1                                                                                                                                                                                                          ; LABCELL_X46_Y31_N6        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selRd|rReqChnl~1                                                                                                                                                                                                              ; LABCELL_X51_Y39_N10       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selWr|rReqChnlNext~0                                                                                                                                                                                                          ; LABCELL_X46_Y27_N38       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|tx_engine_selector:selWr|rReqChnl~1                                                                                                                                                                                                              ; MLABCELL_X47_Y27_N38      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|translation_altera:trans|Equal0~0                                                                                                                                                                                                                                                                                               ; LABCELL_X34_Y31_N34       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; riffa_wrapper_de4:riffa|translation_altera:trans|Equal4~0                                                                                                                                                                                                                                                                                               ; LABCELL_X34_Y31_N6        ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                ; FF_X53_Y58_N37            ; 27      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                     ; LABCELL_X53_Y58_N8        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1        ; LABCELL_X53_Y57_N6        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                        ; LABCELL_X53_Y58_N10       ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                          ; FF_X59_Y56_N33            ; 1182    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                          ; FF_X59_Y56_N35            ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2                          ; MLABCELL_X55_Y56_N2       ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                   ; LABCELL_X53_Y58_N2        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~2      ; MLABCELL_X52_Y61_N26      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~1 ; MLABCELL_X52_Y61_N38      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]     ; FF_X48_Y61_N29            ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]    ; FF_X50_Y61_N25            ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; FF_X55_Y55_N37            ; 50      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0              ; MLABCELL_X50_Y61_N36      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; FF_X50_Y61_N11            ; 71      ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                  ; LABCELL_X53_Y58_N20       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_asf:auto_generated|eq_node[0]~1                                                                                                                   ; MLABCELL_X58_Y50_N18      ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_asf:auto_generated|eq_node[1]~0                                                                                                                   ; MLABCELL_X58_Y50_N34      ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|decode_jpa:decode2|w_anode82878w[2]~0                                                                 ; MLABCELL_X55_Y49_N28      ; 75      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|decode_jpa:decode2|w_anode82878w[2]~0DUPLICATE                                                        ; MLABCELL_X55_Y49_N30      ; 255     ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|decode_jpa:decode2|w_anode82891w[2]~0                                                                 ; MLABCELL_X55_Y49_N38      ; 281     ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|decode_jpa:decode2|w_anode82899w[2]~0                                                                 ; MLABCELL_X55_Y49_N16      ; 207     ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|decode_jpa:decode2|w_anode82899w[2]~0DUPLICATE                                                        ; MLABCELL_X55_Y49_N18      ; 74      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|decode_jpa:decode2|w_anode82907w[2]~0                                                                 ; MLABCELL_X55_Y49_N20      ; 281     ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                 ; FF_X55_Y50_N21            ; 1182    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                ; LABCELL_X61_Y49_N6        ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                   ; FF_X60_Y56_N33            ; 3236    ; Async. clear                          ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~0                                                                                                                                                                                        ; MLABCELL_X60_Y49_N26      ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                              ; LABCELL_X61_Y49_N20       ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                               ; LABCELL_X61_Y49_N26       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                              ; LABCELL_X59_Y49_N38       ; 38      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                   ; LABCELL_X61_Y53_N12       ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                         ; MLABCELL_X60_Y53_N28      ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_dji:auto_generated|cout_actual                                                              ; MLABCELL_X58_Y56_N34      ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ddi:auto_generated|cout_actual                                                                             ; LABCELL_X61_Y53_N38       ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_vvi:auto_generated|cout_actual                                                                                ; MLABCELL_X60_Y53_N10      ; 1       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                          ; LABCELL_X53_Y49_N24       ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                             ; LABCELL_X56_Y53_N14       ; 2962    ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                               ; MLABCELL_X60_Y53_N16      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                      ; MLABCELL_X60_Y53_N8       ; 1       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                   ; MLABCELL_X60_Y52_N0       ; 29      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~1                                                                                                                                                                                                             ; LABCELL_X61_Y52_N8        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~1                                                                                                                                                                                                        ; LABCELL_X61_Y52_N38       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                       ; LABCELL_X56_Y54_N4        ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                  ; LABCELL_X56_Y54_N2        ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                           ; MLABCELL_X60_Y52_N34      ; 164     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                               ; Location             ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l3_w0_n0_mux_dataout ; LABCELL_X44_Y44_N10  ; 2       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l3_w1_n0_mux_dataout ; LABCELL_X44_Y44_N28  ; 2       ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l3_w2_n0_mux_dataout ; LABCELL_X44_Y44_N26  ; 2       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l3_w3_n0_mux_dataout ; MLABCELL_X45_Y44_N10 ; 2       ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|state.DPRIO_WRITE                                                               ; FF_X37_Y53_N17       ; 12      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component|ALTPLL50I50O125O250O_altpll:auto_generated|wire_pll1_clk[0]                                                                                 ; PLL_L3               ; 329     ; 3                                    ; Global Clock         ; GCLK3            ; --                        ;
; ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component|ALTPLL50I50O125O250O_altpll:auto_generated|wire_pll1_clk[1]                                                                                 ; PLL_L3               ; 24      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; OSC_50_BANK2                                                                                                                                                                                                       ; PIN_AC35             ; 1       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out                                                                                                   ; PCIEHIP_X0_Y3_N134   ; 27056   ; 3892                                 ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                       ; JTAG_X0_Y95_N125     ; 4586    ; 14                                   ; Global Clock         ; GCLK12           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                              ; FF_X60_Y56_N33       ; 3236    ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                           ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                    ; 2962    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|address_reg_b[1]                                                             ; 2962    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|address_reg_b[0]                                                             ; 2962    ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] ; 1182    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                        ; 1182    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                    ; 1175    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                    ; 1175    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                    ; 1175    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                    ; 1175    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                    ; 1175    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                    ; 1175    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                    ; 1175    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[9]                                                       ; 1174    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[8]                                                       ; 1174    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[7]                                                       ; 1174    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[6]                                                       ; 1174    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[5]                                                       ; 1174    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[4]                                                       ; 1174    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[3]                                                       ; 1174    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[2]                                                       ; 1174    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[1]                                                       ; 1174    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[0]                                                       ; 1174    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                    ; 1167    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]~DUPLICATE                                                                                                                                                                          ; 1149    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]~DUPLICATE                                                                                                                                                                          ; 1127    ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rRst                                                                                                                                                                                                               ; 945     ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                                                                                                                                                                                                             ; 591     ;
; ~QUARTUS_CREATED_GND~I                                                                                                                                                                                                                                                                                                         ; 522     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+----------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------------+--------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size     ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9K blocks ; M144K blocks ; MLABs ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duty Cycle Dependency ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+----------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------------+--------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|altshift_taps:rx_signaldetect_r_rtl_0|shift_taps_sfv:auto_generated|altsyncram_0hc1:altsyncram4|ALTSYNCRAM                                                                                                                                                                             ; AUTO ; Simple Dual Port ; --           ; 4            ; 8            ; 4            ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32       ; 4                           ; 8                           ; 4                           ; 8                           ; 32                  ; 0          ; 0            ; 1     ; None ; LAB_X1_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                       ;                      ;                 ;                 ;          ;                        ;                                             ;
; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rData_rtl_0|shift_taps_05v:auto_generated|altsyncram_b3a1:altsyncram4|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; --           ; 3            ; 139          ; 3            ; 139          ; yes                    ; no                      ; yes                    ; no                      ; 417      ; 3                           ; 139                         ; 3                           ; 139                         ; 417                 ; 0          ; 0            ; 7     ; None ; LAB_X104_Y60_N0, LAB_X99_Y63_N0, LAB_X99_Y62_N0, LAB_X99_Y64_N0, LAB_X104_Y67_N0, LAB_X102_Y60_N0, LAB_X87_Y56_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                       ;                      ;                 ;                 ;          ;                        ;                                             ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_ist1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 33           ; 512          ; 33           ; yes                    ; no                      ; yes                    ; no                      ; 16896    ; 512                         ; 33                          ; 512                         ; 33                          ; 16896               ; 2          ; 0            ; 0     ; None ; M9K_X3_Y12_N0, M9K_X3_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; on                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_apt1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 62           ; 16           ; 62           ; yes                    ; no                      ; yes                    ; no                      ; 992      ; 16                          ; 62                          ; 16                          ; 62                          ; 992                 ; 2          ; 0            ; 0     ; None ; M9K_X3_Y11_N0, M9K_X3_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; on                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_ist1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 33           ; 512          ; 33           ; yes                    ; no                      ; yes                    ; no                      ; 16896    ; 512                         ; 33                          ; 512                         ; 33                          ; 16896               ; 2          ; 0            ; 0     ; None ; M9K_X3_Y2_N0, M9K_X19_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; on                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_ist1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 33           ; 512          ; 33           ; yes                    ; no                      ; yes                    ; no                      ; 16896    ; 512                         ; 33                          ; 512                         ; 33                          ; 16896               ; 2          ; 0            ; 0     ; None ; M9K_X3_Y3_N0, M9K_X19_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; on                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[2].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_ist1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 33           ; 512          ; 33           ; yes                    ; no                      ; yes                    ; no                      ; 16896    ; 512                         ; 33                          ; 512                         ; 33                          ; 16896               ; 2          ; 0            ; 0     ; None ; M9K_X27_Y4_N0, M9K_X19_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; on                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_ist1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 33           ; 512          ; 33           ; yes                    ; no                      ; yes                    ; no                      ; 16896    ; 512                         ; 33                          ; 512                         ; 33                          ; 16896               ; 2          ; 0            ; 0     ; None ; M9K_X19_Y5_N0, M9K_X19_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; on                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_6st1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 123          ; 16           ; 123          ; yes                    ; no                      ; yes                    ; no                      ; 1968     ; 16                          ; 123                         ; 16                          ; 123                         ; 1968                ; 4          ; 0            ; 0     ; None ; M9K_X19_Y8_N0, M9K_X19_Y9_N0, M9K_X19_Y3_N0, M9K_X3_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; on                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e8r1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 128          ; 1024         ; 128          ; yes                    ; no                      ; yes                    ; no                      ; 131072   ; 1024                        ; 128                         ; 1024                        ; 128                         ; 131072              ; 15         ; 0            ; 0     ; None ; M9K_X116_Y88_N0, M9K_X108_Y88_N0, M9K_X116_Y92_N0, M9K_X116_Y91_N0, M9K_X101_Y94_N0, M9K_X108_Y94_N0, M9K_X116_Y93_N0, M9K_X116_Y94_N0, M9K_X108_Y93_N0, M9K_X108_Y95_N0, M9K_X116_Y87_N0, M9K_X108_Y87_N0, M9K_X116_Y89_N0, M9K_X101_Y95_N0, M9K_X116_Y95_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; on                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e8r1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 128          ; 1024         ; 128          ; yes                    ; no                      ; yes                    ; no                      ; 131072   ; 1024                        ; 128                         ; 1024                        ; 128                         ; 131072              ; 15         ; 0            ; 0     ; None ; M9K_X19_Y93_N0, M9K_X3_Y93_N0, M9K_X3_Y92_N0, M9K_X19_Y91_N0, M9K_X19_Y92_N0, M9K_X19_Y94_N0, M9K_X27_Y92_N0, M9K_X32_Y95_N0, M9K_X27_Y95_N0, M9K_X3_Y88_N0, M9K_X3_Y94_N0, M9K_X3_Y91_N0, M9K_X27_Y94_N0, M9K_X19_Y95_N0, M9K_X3_Y95_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; on                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_m5r1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 96           ; 1024         ; 96           ; yes                    ; no                      ; yes                    ; yes                     ; 98304    ; 1024                        ; 96                          ; 1024                        ; 96                          ; 98304               ; 3          ; 1            ; 0     ; None ; M9K_X101_Y87_N0, M9K_X116_Y83_N0, M9K_X108_Y92_N0, M144K_X93_Y88_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Mixed                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_03r1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 128          ; 512          ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 65536    ; 512                         ; 128                         ; 512                         ; 128                         ; 65536               ; 8          ; 0            ; 0     ; None ; M9K_X108_Y4_N0, M9K_X116_Y6_N0, M9K_X108_Y5_N0, M9K_X116_Y5_N0, M9K_X116_Y4_N0, M9K_X116_Y7_N0, M9K_X116_Y8_N0, M9K_X116_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; on                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_mvq1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 129          ; 16           ; 129          ; yes                    ; no                      ; yes                    ; no                      ; 2064     ; 16                          ; 129                         ; 16                          ; 129                         ; 2064                ; 4          ; 0            ; 0     ; None ; M9K_X101_Y29_N0, M9K_X108_Y28_N0, M9K_X116_Y24_N0, M9K_X116_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; on                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_8pq1:auto_generated|ALTSYNCRAM                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 6            ; 32           ; 6            ; yes                    ; no                      ; yes                    ; no                      ; 192      ; 32                          ; 6                           ; 32                          ; 6                           ; 192                 ; 1          ; 0            ; 0     ; None ; M9K_X27_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; on                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_2sq1:auto_generated|ALTSYNCRAM                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 12           ; 32           ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 384      ; 32                          ; 12                          ; 32                          ; 12                          ; 384                 ; 1          ; 0            ; 0     ; None ; M9K_X3_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; on                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_25r1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768    ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4          ; 0            ; 0     ; None ; M9K_X3_Y15_N0, M9K_X32_Y5_N0, M9K_X3_Y8_N0, M9K_X19_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; on                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_25r1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768    ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4          ; 0            ; 0     ; None ; M9K_X3_Y19_N0, M9K_X3_Y14_N0, M9K_X32_Y1_N0, M9K_X3_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; on                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_25r1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768    ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4          ; 0            ; 0     ; None ; M9K_X27_Y7_N0, M9K_X19_Y15_N0, M9K_X3_Y16_N0, M9K_X3_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; on                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[3].ram|altsyncram:rRAM_rtl_0|altsyncram_25r1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768    ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4          ; 0            ; 0     ; None ; M9K_X3_Y20_N0, M9K_X3_Y17_N0, M9K_X3_Y24_N0, M9K_X19_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; on                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|altshift_taps:rDone_rtl_0|shift_taps_v4v:auto_generated|altsyncram_e3a1:altsyncram5|ALTSYNCRAM                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 5            ; 129          ; 5            ; 129          ; yes                    ; no                      ; yes                    ; yes                     ; 645      ; 5                           ; 129                         ; 5                           ; 129                         ; 645                 ; 1          ; 0            ; 5     ; None ; M9K_X19_Y17_N0, LAB_X30_Y20_N0, LAB_X25_Y23_N0, LAB_X33_Y19_N0, LAB_X25_Y21_N0, LAB_X30_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; on                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_cpq1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 256      ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1          ; 0            ; 0     ; None ; M9K_X3_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; on                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_0sq1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 20           ; 32           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 640      ; 32                          ; 20                          ; 32                          ; 20                          ; 640                 ; 1          ; 0            ; 0     ; None ; M9K_X3_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; on                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_s4v:auto_generated|altsyncram_63a1:altsyncram4|ALTSYNCRAM                                                                                                                                          ; AUTO ; Simple Dual Port ; --           ; 3            ; 128          ; 3            ; 128          ; yes                    ; no                      ; yes                    ; no                      ; 384      ; 3                           ; 128                         ; 3                           ; 128                         ; 384                 ; 0          ; 0            ; 7     ; None ; LAB_X33_Y34_N0, LAB_X40_Y40_N0, LAB_X28_Y40_N0, LAB_X37_Y37_N0, LAB_X37_Y41_N0, LAB_X28_Y42_N0, LAB_X28_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                       ;                      ;                 ;                 ;          ;                        ;                                             ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_qlt1:auto_generated|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 32       ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 1          ; 0            ; 0     ; None ; M9K_X116_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; on                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|altshift_taps:rDone_rtl_0|shift_taps_q1v:auto_generated|altsyncram_4t91:altsyncram5|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; --           ; 6            ; 6            ; 6            ; 6            ; yes                    ; no                      ; yes                    ; no                      ; 36       ; 6                           ; 6                           ; 6                           ; 6                           ; 36                  ; 0          ; 0            ; 1     ; None ; LAB_X52_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                       ;                      ;                 ;                 ;          ;                        ;                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 2962         ; 4096         ; 2962         ; yes                    ; no                      ; yes                    ; no                      ; 12132352 ; 4096                        ; 2962                        ; 4096                        ; 2962                        ; 12132352            ; 1152       ; 21           ; 0     ; None ; M9K_X108_Y67_N0, M9K_X101_Y65_N0, M9K_X79_Y72_N0, M9K_X116_Y75_N0, M9K_X101_Y77_N0, M9K_X101_Y72_N0, M9K_X101_Y68_N0, M9K_X108_Y75_N0, M9K_X108_Y83_N0, M9K_X101_Y73_N0, M9K_X108_Y80_N0, M9K_X108_Y73_N0, M9K_X101_Y86_N0, M9K_X101_Y84_N0, M9K_X108_Y86_N0, M9K_X108_Y79_N0, M9K_X72_Y79_N0, M9K_X79_Y91_N0, M9K_X101_Y83_N0, M9K_X108_Y90_N0, M9K_X101_Y92_N0, M9K_X79_Y89_N0, M9K_X72_Y93_N0, M9K_X101_Y81_N0, M9K_X116_Y85_N0, M9K_X101_Y69_N0, M9K_X101_Y76_N0, M9K_X101_Y74_N0, M9K_X101_Y88_N0, M9K_X72_Y77_N0, M9K_X79_Y81_N0, M9K_X79_Y88_N0, M9K_X108_Y74_N0, M9K_X108_Y72_N0, M9K_X116_Y80_N0, M9K_X101_Y71_N0, M9K_X116_Y77_N0, M9K_X116_Y82_N0, M9K_X108_Y76_N0, M9K_X108_Y89_N0, M9K_X116_Y74_N0, M9K_X101_Y79_N0, M9K_X116_Y78_N0, M9K_X108_Y78_N0, M9K_X101_Y61_N0, M9K_X116_Y81_N0, M9K_X116_Y73_N0, M9K_X108_Y68_N0, M9K_X101_Y70_N0, M9K_X108_Y70_N0, M9K_X108_Y85_N0, M9K_X116_Y90_N0, M9K_X101_Y89_N0, M9K_X101_Y85_N0, M9K_X101_Y82_N0, M9K_X116_Y84_N0, M9K_X116_Y86_N0, M9K_X116_Y71_N0, M9K_X108_Y71_N0, M9K_X108_Y81_N0, M9K_X62_Y65_N0, M9K_X57_Y67_N0, M9K_X57_Y76_N0, M9K_X57_Y68_N0, M9K_X62_Y76_N0, M9K_X62_Y74_N0, M9K_X57_Y73_N0, M9K_X57_Y75_N0, M9K_X79_Y80_N0, M9K_X79_Y90_N0, M9K_X79_Y93_N0, M9K_X108_Y82_N0, M9K_X101_Y63_N0, M9K_X116_Y63_N0, M9K_X108_Y59_N0, M9K_X108_Y91_N0, M9K_X108_Y66_N0, M9K_X101_Y67_N0, M9K_X116_Y70_N0, M9K_X108_Y65_N0, M9K_X116_Y66_N0, M9K_X79_Y55_N0, M9K_X79_Y56_N0, M9K_X101_Y55_N0, M9K_X116_Y44_N0, M9K_X116_Y41_N0, M9K_X116_Y47_N0, M9K_X116_Y54_N0, M9K_X101_Y51_N0, M9K_X108_Y53_N0, M9K_X108_Y55_N0, M9K_X101_Y54_N0, M9K_X101_Y50_N0, M9K_X108_Y49_N0, M9K_X108_Y52_N0, M9K_X108_Y51_N0, M9K_X79_Y62_N0, M9K_X79_Y63_N0, M9K_X79_Y61_N0, M9K_X79_Y58_N0, M9K_X116_Y67_N0, M9K_X116_Y65_N0, M9K_X108_Y64_N0, M9K_X116_Y60_N0, M9K_X108_Y62_N0, M9K_X101_Y62_N0, M9K_X116_Y79_N0, M9K_X101_Y59_N0, M9K_X101_Y60_N0, M9K_X101_Y57_N0, M9K_X101_Y64_N0, M9K_X116_Y64_N0, M9K_X108_Y57_N0, M9K_X101_Y56_N0, M9K_X101_Y58_N0, M9K_X116_Y58_N0, M9K_X116_Y61_N0, M9K_X116_Y57_N0, M9K_X116_Y62_N0, M9K_X108_Y58_N0, M9K_X116_Y43_N0, M9K_X116_Y42_N0, M9K_X116_Y46_N0, M9K_X116_Y45_N0, M9K_X108_Y50_N0, M9K_X108_Y46_N0, M9K_X116_Y50_N0, M9K_X116_Y48_N0, M9K_X116_Y68_N0, M9K_X108_Y69_N0, M9K_X108_Y60_N0, M9K_X108_Y61_N0, M9K_X101_Y91_N0, M9K_X101_Y93_N0, M9K_X101_Y90_N0, M9K_X79_Y84_N0, M9K_X101_Y66_N0, M9K_X108_Y84_N0, M9K_X116_Y72_N0, M9K_X116_Y69_N0, M9K_X79_Y77_N0, M9K_X79_Y85_N0, M9K_X79_Y78_N0, M9K_X79_Y79_N0, M9K_X79_Y74_N0, M9K_X101_Y78_N0, M9K_X79_Y82_N0, M9K_X79_Y83_N0, M9K_X79_Y16_N0, M9K_X79_Y7_N0, M9K_X108_Y2_N0, M9K_X101_Y2_N0, M9K_X72_Y95_N0, M9K_X72_Y94_N0, M9K_X72_Y91_N0, M9K_X72_Y80_N0, M9K_X72_Y78_N0, M9K_X62_Y75_N0, M9K_X62_Y81_N0, M9K_X72_Y75_N0, M9K_X72_Y37_N0, M9K_X79_Y32_N0, M9K_X79_Y31_N0, M9K_X72_Y35_N0, M9K_X49_Y26_N0, M9K_X49_Y16_N0, M9K_X72_Y28_N0, M9K_X57_Y22_N0, M9K_X42_Y4_N0, M9K_X57_Y1_N0, M9K_X42_Y3_N0, M9K_X49_Y9_N0, M9K_X42_Y5_N0, M9K_X42_Y12_N0, M9K_X32_Y2_N0, M9K_X42_Y6_N0, M9K_X57_Y7_N0, M9K_X57_Y4_N0, M9K_X49_Y2_N0, M9K_X57_Y5_N0, M9K_X62_Y9_N0, M9K_X62_Y5_N0, M9K_X79_Y8_N0, M9K_X62_Y2_N0, M9K_X62_Y16_N0, M9K_X57_Y16_N0, M9K_X72_Y6_N0, M9K_X72_Y8_N0, M9K_X57_Y49_N0, M9K_X57_Y50_N0, M9K_X49_Y50_N0, M9K_X57_Y45_N0, M9K_X49_Y57_N0, M9K_X42_Y62_N0, M9K_X49_Y55_N0, M9K_X49_Y56_N0, M9K_X57_Y30_N0, M9K_X62_Y36_N0, M9K_X57_Y32_N0, M9K_X62_Y32_N0, M9K_X49_Y15_N0, M9K_X49_Y5_N0, M9K_X57_Y15_N0, M9K_X72_Y12_N0, M9K_X42_Y14_N0, M9K_X27_Y12_N0, M9K_X42_Y13_N0, M9K_X49_Y18_N0, M9K_X32_Y3_N0, M9K_X49_Y11_N0, M9K_X27_Y2_N0, M9K_X42_Y2_N0, M9K_X62_Y34_N0, M9K_X62_Y22_N0, M9K_X57_Y28_N0, M9K_X57_Y31_N0, M9K_X62_Y42_N0, M9K_X62_Y38_N0, M9K_X62_Y44_N0, M9K_X57_Y44_N0, M9K_X49_Y45_N0, M9K_X49_Y47_N0, M9K_X49_Y44_N0, M9K_X49_Y46_N0, M9K_X27_Y55_N0, M9K_X27_Y51_N0, M9K_X19_Y51_N0, M9K_X27_Y52_N0, M9K_X19_Y53_N0, M9K_X19_Y52_N0, M9K_X19_Y50_N0, M9K_X19_Y54_N0, M9K_X3_Y71_N0, M9K_X19_Y89_N0, M9K_X27_Y77_N0, M9K_X3_Y82_N0, M9K_X3_Y48_N0, M9K_X3_Y50_N0, M9K_X19_Y49_N0, M9K_X3_Y51_N0, M9K_X3_Y57_N0, M9K_X3_Y67_N0, M9K_X19_Y56_N0, M9K_X3_Y56_N0, M9K_X19_Y47_N0, M9K_X27_Y47_N0, M9K_X27_Y49_N0, M9K_X32_Y51_N0, M9K_X32_Y61_N0, M9K_X32_Y62_N0, M9K_X27_Y61_N0, M9K_X27_Y59_N0, M9K_X3_Y31_N0, M9K_X3_Y41_N0, M9K_X3_Y32_N0, M9K_X19_Y41_N0, M9K_X116_Y21_N0, M9K_X108_Y22_N0, M9K_X108_Y17_N0, M9K_X79_Y14_N0, M9K_X3_Y43_N0, M9K_X19_Y43_N0, M9K_X3_Y39_N0, M9K_X19_Y38_N0, M9K_X32_Y68_N0, M9K_X42_Y64_N0, M9K_X42_Y67_N0, M9K_X32_Y67_N0, M9K_X3_Y34_N0, M9K_X3_Y37_N0, M9K_X19_Y24_N0, M9K_X19_Y31_N0, M9K_X19_Y46_N0, M9K_X3_Y25_N0, M9K_X19_Y37_N0, M9K_X3_Y42_N0, M9K_X42_Y56_N0, M9K_X42_Y52_N0, M9K_X49_Y53_N0, M9K_X49_Y52_N0, M9K_X19_Y32_N0, M9K_X3_Y26_N0, M9K_X27_Y36_N0, M9K_X27_Y35_N0, M9K_X3_Y76_N0, M9K_X3_Y75_N0, M9K_X3_Y60_N0, M9K_X3_Y61_N0, M9K_X19_Y64_N0, M9K_X19_Y61_N0, M9K_X3_Y77_N0, M9K_X19_Y58_N0, M9K_X3_Y81_N0, M9K_X3_Y65_N0, M9K_X3_Y74_N0, M9K_X19_Y69_N0, M9K_X27_Y65_N0, M9K_X32_Y66_N0, M9K_X32_Y65_N0, M9K_X32_Y64_N0, M9K_X27_Y42_N0, M9K_X27_Y40_N0, M9K_X27_Y39_N0, M9K_X32_Y41_N0, M9K_X42_Y45_N0, M9K_X42_Y49_N0, M9K_X42_Y50_N0, M9K_X42_Y47_N0, M9K_X42_Y40_N0, M9K_X32_Y39_N0, M9K_X42_Y39_N0, M9K_X32_Y40_N0, M9K_X19_Y26_N0, M9K_X19_Y42_N0, M9K_X3_Y35_N0, M9K_X3_Y40_N0, M9K_X32_Y54_N0, M9K_X42_Y54_N0, M9K_X42_Y53_N0, M9K_X32_Y57_N0, M9K_X19_Y40_N0, M9K_X3_Y23_N0, M9K_X3_Y28_N0, M9K_X3_Y36_N0, M9K_X19_Y33_N0, M9K_X19_Y27_N0, M9K_X19_Y21_N0, M9K_X3_Y33_N0, M9K_X27_Y37_N0, M9K_X27_Y34_N0, M9K_X27_Y29_N0, M9K_X27_Y26_N0, M9K_X19_Y36_N0, M9K_X19_Y30_N0, M9K_X19_Y34_N0, M9K_X3_Y30_N0, M9K_X27_Y46_N0, M9K_X32_Y42_N0, M9K_X32_Y45_N0, M9K_X32_Y46_N0, M9K_X27_Y48_N0, M9K_X27_Y50_N0, M9K_X19_Y48_N0, M9K_X32_Y47_N0, M9K_X27_Y44_N0, M9K_X19_Y44_N0, M9K_X19_Y39_N0, M9K_X42_Y42_N0, M9K_X19_Y35_N0, M9K_X32_Y33_N0, M9K_X19_Y29_N0, M9K_X27_Y32_N0, M9K_X27_Y63_N0, M9K_X27_Y60_N0, M9K_X27_Y64_N0, M9K_X32_Y63_N0, M9K_X32_Y53_N0, M9K_X32_Y52_N0, M9K_X32_Y58_N0, M9K_X32_Y55_N0, M9K_X32_Y56_N0, M9K_X42_Y51_N0, M9K_X27_Y56_N0, M9K_X42_Y55_N0, M9K_X32_Y28_N0, M9K_X42_Y27_N0, M9K_X32_Y31_N0, M9K_X32_Y30_N0, M9K_X49_Y38_N0, M9K_X49_Y40_N0, M9K_X49_Y37_N0, M9K_X49_Y39_N0, M9K_X42_Y35_N0, M9K_X42_Y36_N0, M9K_X42_Y38_N0, M9K_X42_Y37_N0, M9K_X32_Y38_N0, M9K_X32_Y35_N0, M9K_X32_Y36_N0, M9K_X32_Y37_N0, M9K_X42_Y33_N0, M9K_X49_Y35_N0, M9K_X49_Y32_N0, M9K_X42_Y34_N0, M9K_X32_Y12_N0, M9K_X32_Y16_N0, M9K_X32_Y19_N0, M9K_X32_Y13_N0, M9K_X19_Y23_N0, M9K_X32_Y23_N0, M9K_X27_Y19_N0, M9K_X32_Y18_N0, M9K_X32_Y17_N0, M9K_X27_Y13_N0, M9K_X27_Y15_N0, M9K_X19_Y12_N0, M9K_X19_Y22_N0, M9K_X27_Y31_N0, M9K_X27_Y17_N0, M9K_X19_Y28_N0, M9K_X32_Y50_N0, M9K_X32_Y49_N0, M9K_X32_Y48_N0, M9K_X32_Y44_N0, M9K_X42_Y48_N0, M9K_X42_Y44_N0, M9K_X27_Y45_N0, M9K_X42_Y46_N0, M9K_X27_Y16_N0, M9K_X32_Y22_N0, M9K_X27_Y20_N0, M9K_X27_Y21_N0, M9K_X32_Y11_N0, M9K_X27_Y22_N0, M9K_X32_Y8_N0, M9K_X32_Y20_N0, M9K_X49_Y28_N0, M9K_X49_Y20_N0, M9K_X42_Y22_N0, M9K_X42_Y19_N0, M9K_X49_Y36_N0, M9K_X49_Y23_N0, M9K_X49_Y25_N0, M9K_X57_Y27_N0, M9K_X72_Y2_N0, M9K_X57_Y8_N0, M9K_X72_Y18_N0, M9K_X49_Y6_N0, M9K_X62_Y1_N0, M9K_X62_Y4_N0, M9K_X57_Y2_N0, M9K_X62_Y7_N0, M9K_X72_Y3_N0, M9K_X72_Y5_N0, M9K_X101_Y5_N0, M9K_X72_Y4_N0, M9K_X62_Y27_N0, M9K_X62_Y28_N0, M9K_X62_Y35_N0, M9K_X72_Y27_N0, M9K_X49_Y65_N0, M9K_X49_Y64_N0, M9K_X49_Y61_N0, M9K_X49_Y69_N0, M9K_X57_Y42_N0, M9K_X57_Y41_N0, M9K_X57_Y43_N0, M9K_X57_Y47_N0, M9K_X57_Y23_N0, M9K_X57_Y12_N0, M9K_X49_Y19_N0, M9K_X49_Y8_N0, M9K_X27_Y11_N0, M9K_X32_Y6_N0, M9K_X32_Y10_N0, M9K_X32_Y14_N0, M9K_X49_Y7_N0, M9K_X27_Y14_N0, M9K_X27_Y8_N0, M9K_X27_Y6_N0, M9K_X57_Y29_N0, M9K_X57_Y25_N0, M9K_X62_Y26_N0, M9K_X62_Y19_N0, M9K_X62_Y40_N0, M9K_X57_Y40_N0, M9K_X57_Y39_N0, M9K_X62_Y39_N0, M9K_X57_Y35_N0, M9K_X62_Y37_N0, M9K_X57_Y37_N0, M9K_X57_Y36_N0, M9K_X42_Y11_N0, M9K_X42_Y7_N0, M9K_X42_Y16_N0, M9K_X42_Y15_N0, M9K_X57_Y10_N0, M9K_X49_Y3_N0, M9K_X27_Y1_N0, M9K_X57_Y9_N0, M9K_X42_Y1_N0, M9K_X49_Y10_N0, M9K_X57_Y3_N0, M9K_X49_Y4_N0, M9K_X57_Y20_N0, M9K_X49_Y21_N0, M9K_X49_Y17_N0, M9K_X72_Y26_N0, M9K_X62_Y13_N0, M9K_X62_Y14_N0, M9K_X57_Y6_N0, M9K_X79_Y1_N0, M9K_X57_Y14_N0, M9K_X72_Y10_N0, M9K_X62_Y3_N0, M9K_X62_Y10_N0, M9K_X57_Y17_N0, M9K_X57_Y21_N0, M9K_X62_Y20_N0, M9K_X62_Y17_N0, M9K_X49_Y29_N0, M9K_X49_Y33_N0, M9K_X57_Y34_N0, M9K_X57_Y38_N0, M9K_X42_Y30_N0, M9K_X42_Y26_N0, M9K_X42_Y25_N0, M9K_X42_Y23_N0, M9K_X32_Y26_N0, M9K_X32_Y24_N0, M9K_X32_Y27_N0, M9K_X42_Y24_N0, M9K_X57_Y19_N0, M9K_X32_Y9_N0, M9K_X19_Y11_N0, M9K_X27_Y9_N0, M9K_X49_Y14_N0, M9K_X32_Y15_N0, M9K_X27_Y10_N0, M9K_X19_Y16_N0, M9K_X19_Y20_N0, M9K_X27_Y28_N0, M9K_X27_Y24_N0, M9K_X27_Y27_N0, M9K_X32_Y32_N0, M9K_X32_Y29_N0, M9K_X42_Y31_N0, M9K_X42_Y32_N0, M9K_X49_Y42_N0, M9K_X49_Y41_N0, M9K_X49_Y43_N0, M9K_X42_Y41_N0, M9K_X57_Y33_N0, M9K_X49_Y30_N0, M9K_X49_Y31_N0, M9K_X49_Y34_N0, M9K_X57_Y11_N0, M9K_X57_Y13_N0, M9K_X49_Y13_N0, M9K_X32_Y7_N0, M9K_X42_Y10_N0, M9K_X49_Y12_N0, M9K_X42_Y9_N0, M9K_X42_Y8_N0, M9K_X42_Y18_N0, M9K_X27_Y5_N0, M9K_X62_Y18_N0, M9K_X49_Y1_N0, M9K_X3_Y79_N0, M9K_X3_Y59_N0, M9K_X19_Y59_N0, M9K_X19_Y67_N0, M9K_X3_Y46_N0, M9K_X3_Y54_N0, M9K_X3_Y49_N0, M9K_X3_Y45_N0, M9K_X19_Y73_N0, M9K_X19_Y62_N0, M9K_X19_Y68_N0, M9K_X32_Y73_N0, M9K_X19_Y65_N0, M9K_X27_Y67_N0, M9K_X3_Y68_N0, M9K_X27_Y69_N0, M9K_X49_Y58_N0, M9K_X42_Y59_N0, M9K_X42_Y58_N0, M9K_X42_Y57_N0, M9K_X72_Y32_N0, M9K_X62_Y30_N0, M9K_X62_Y31_N0, M9K_X72_Y29_N0, M9K_X42_Y63_N0, M9K_X49_Y59_N0, M9K_X49_Y62_N0, M9K_X49_Y63_N0, M9K_X57_Y62_N0, M9K_X49_Y60_N0, M9K_X27_Y62_N0, M9K_X42_Y61_N0, M9K_X3_Y29_N0, M9K_X3_Y38_N0, M9K_X3_Y22_N0, M9K_X3_Y18_N0, M9K_X3_Y78_N0, M9K_X27_Y66_N0, M9K_X3_Y63_N0, M9K_X3_Y62_N0, M9K_X19_Y63_N0, M9K_X19_Y60_N0, M9K_X19_Y71_N0, M9K_X19_Y70_N0, M9K_X3_Y73_N0, M9K_X19_Y72_N0, M9K_X27_Y72_N0, M9K_X19_Y57_N0, M9K_X27_Y38_N0, M9K_X27_Y33_N0, M9K_X3_Y27_N0, M9K_X19_Y45_N0, M9K_X27_Y43_N0, M9K_X32_Y43_N0, M9K_X42_Y43_N0, M9K_X27_Y41_N0, M9K_X19_Y13_N0, M9K_X19_Y14_N0, M9K_X27_Y18_N0, M9K_X19_Y19_N0, M9K_X42_Y28_N0, M9K_X49_Y27_N0, M9K_X49_Y22_N0, M9K_X62_Y29_N0, M9K_X42_Y20_N0, M9K_X42_Y21_N0, M9K_X32_Y4_N0, M9K_X42_Y17_N0, M9K_X19_Y25_N0, M9K_X27_Y25_N0, M9K_X27_Y30_N0, M9K_X19_Y18_N0, M9K_X19_Y55_N0, M9K_X3_Y55_N0, M9K_X3_Y58_N0, M9K_X3_Y72_N0, M9K_X3_Y21_N0, M9K_X3_Y44_N0, M9K_X3_Y53_N0, M9K_X3_Y52_N0, M9K_X3_Y66_N0, M9K_X19_Y66_N0, M9K_X3_Y64_N0, M9K_X3_Y70_N0, M9K_X3_Y84_N0, M9K_X3_Y69_N0, M9K_X27_Y68_N0, M9K_X3_Y80_N0, M9K_X27_Y80_N0, M9K_X27_Y70_N0, M9K_X27_Y71_N0, M9K_X19_Y74_N0, M9K_X27_Y78_N0, M9K_X27_Y75_N0, M9K_X27_Y74_N0, M9K_X27_Y73_N0, M9K_X42_Y68_N0, M9K_X49_Y66_N0, M9K_X42_Y65_N0, M9K_X49_Y68_N0, M9K_X62_Y49_N0, M9K_X57_Y51_N0, M9K_X62_Y48_N0, M9K_X57_Y52_N0, M9K_X72_Y88_N0, M9K_X79_Y92_N0, M9K_X79_Y95_N0, M9K_X72_Y86_N0, M9K_X62_Y87_N0, M9K_X62_Y91_N0, M9K_X62_Y88_N0, M9K_X57_Y89_N0, M9K_X62_Y83_N0, M9K_X79_Y86_N0, M9K_X72_Y81_N0, M9K_X72_Y83_N0, M9K_X72_Y85_N0, M9K_X72_Y87_N0, M9K_X72_Y90_N0, M9K_X72_Y89_N0, M9K_X49_Y78_N0, M9K_X49_Y74_N0, M9K_X42_Y74_N0, M9K_X49_Y83_N0, M9K_X49_Y70_N0, M9K_X57_Y70_N0, M9K_X57_Y72_N0, M9K_X49_Y67_N0, M9K_X42_Y71_N0, M9K_X42_Y72_N0, M9K_X49_Y76_N0, M9K_X32_Y71_N0, M9K_X32_Y76_N0, M9K_X32_Y74_N0, M9K_X27_Y76_N0, M9K_X49_Y72_N0, M9K_X62_Y61_N0, M9K_X62_Y70_N0, M9K_X62_Y64_N0, M9K_X62_Y62_N0, M9K_X72_Y33_N0, M9K_X79_Y33_N0, M9K_X72_Y30_N0, M9K_X79_Y34_N0, M9K_X108_Y32_N0, M9K_X101_Y32_N0, M9K_X101_Y38_N0, M9K_X101_Y36_N0, M9K_X79_Y30_N0, M9K_X101_Y27_N0, M9K_X101_Y34_N0, M9K_X79_Y10_N0, M9K_X101_Y28_N0, M9K_X101_Y30_N0, M9K_X101_Y15_N0, M9K_X101_Y31_N0, M9K_X79_Y17_N0, M9K_X79_Y13_N0, M9K_X79_Y23_N0, M9K_X79_Y12_N0, M9K_X3_Y85_N0, M9K_X42_Y75_N0, M9K_X42_Y76_N0, M9K_X49_Y73_N0, M9K_X42_Y85_N0, M9K_X32_Y84_N0, M9K_X42_Y77_N0, M9K_X42_Y78_N0, M9K_X42_Y92_N0, M9K_X32_Y94_N0, M9K_X32_Y88_N0, M9K_X32_Y92_N0, M9K_X49_Y94_N0, M9K_X49_Y93_N0, M9K_X49_Y91_N0, M9K_X49_Y92_N0, M9K_X49_Y85_N0, M9K_X49_Y95_N0, M9K_X72_Y82_N0, M9K_X57_Y80_N0, M9K_X49_Y87_N0, M9K_X42_Y84_N0, M9K_X49_Y84_N0, M9K_X62_Y92_N0, M9K_X27_Y82_N0, M9K_X27_Y84_N0, M9K_X27_Y89_N0, M9K_X27_Y93_N0, M9K_X32_Y87_N0, M9K_X57_Y84_N0, M9K_X32_Y85_N0, M9K_X32_Y77_N0, M9K_X3_Y86_N0, M9K_X19_Y84_N0, M9K_X3_Y87_N0, M9K_X19_Y75_N0, M9K_X19_Y76_N0, M9K_X3_Y89_N0, M9K_X19_Y77_N0, M9K_X19_Y81_N0, M9K_X19_Y78_N0, M9K_X3_Y83_N0, M9K_X19_Y82_N0, M9K_X19_Y80_N0, M9K_X32_Y81_N0, M9K_X42_Y80_N0, M9K_X32_Y82_N0, M9K_X32_Y80_N0, M9K_X42_Y91_N0, M9K_X32_Y91_N0, M9K_X42_Y89_N0, M9K_X32_Y93_N0, M9K_X42_Y90_N0, M9K_X42_Y93_N0, M9K_X49_Y89_N0, M9K_X42_Y83_N0, M9K_X57_Y79_N0, M9K_X42_Y88_N0, M9K_X42_Y79_N0, M9K_X49_Y80_N0, M9K_X49_Y90_N0, M9K_X42_Y86_N0, M9K_X49_Y88_N0, M9K_X62_Y84_N0, M9K_X27_Y83_N0, M9K_X27_Y91_N0, M9K_X27_Y86_N0, M9K_X32_Y86_N0, M9K_X19_Y88_N0, M9K_X27_Y88_N0, M9K_X19_Y87_N0, M9K_X27_Y87_N0, M9K_X19_Y90_N0, M9K_X27_Y90_N0, M9K_X19_Y86_N0, M9K_X27_Y85_N0, M9K_X19_Y79_N0, M9K_X19_Y85_N0, M9K_X19_Y83_N0, M9K_X27_Y81_N0, M9K_X42_Y87_N0, M9K_X32_Y90_N0, M9K_X49_Y82_N0, M9K_X42_Y94_N0, M9K_X42_Y95_N0, M9K_X57_Y95_N0, M9K_X57_Y94_N0, M9K_X62_Y94_N0, M9K_X57_Y86_N0, M9K_X49_Y86_N0, M9K_X57_Y88_N0, M9K_X57_Y83_N0, M9K_X57_Y85_N0, M9K_X79_Y94_N0, M9K_X57_Y82_N0, M9K_X57_Y87_N0, M9K_X42_Y81_N0, M9K_X57_Y90_N0, M9K_X57_Y91_N0, M9K_X57_Y81_N0, M9K_X32_Y75_N0, M9K_X32_Y83_N0, M9K_X42_Y82_N0, M9K_X3_Y90_N0, M9K_X72_Y20_N0, M9K_X72_Y24_N0, M9K_X79_Y22_N0, M9K_X62_Y23_N0, M9K_X79_Y24_N0, M9K_X72_Y19_N0, M9K_X79_Y20_N0, M9K_X72_Y21_N0, M9K_X72_Y15_N0, M9K_X62_Y24_N0, M9K_X101_Y9_N0, M9K_X72_Y9_N0, M9K_X49_Y51_N0, M9K_X57_Y48_N0, M9K_X49_Y48_N0, M9K_X49_Y49_N0, M9K_X49_Y77_N0, M9K_X57_Y74_N0, M9K_X49_Y79_N0, M9K_X49_Y81_N0, M9K_X62_Y68_N0, M9K_X57_Y77_N0, M9K_X57_Y64_N0, M9K_X57_Y78_N0, M9K_X62_Y63_N0, M9K_X57_Y69_N0, M9K_X62_Y60_N0, M9K_X57_Y60_N0, M9K_X57_Y58_N0, M9K_X57_Y59_N0, M9K_X57_Y57_N0, M9K_X42_Y69_N0, M9K_X62_Y58_N0, M9K_X62_Y57_N0, M9K_X62_Y59_N0, M9K_X62_Y56_N0, M9K_X62_Y45_N0, M9K_X79_Y47_N0, M9K_X116_Y17_N0, M9K_X72_Y45_N0, M9K_X79_Y36_N0, M9K_X101_Y12_N0, M9K_X79_Y35_N0, M9K_X79_Y37_N0, M9K_X62_Y52_N0, M9K_X62_Y50_N0, M9K_X62_Y51_N0, M9K_X62_Y53_N0, M9K_X72_Y52_N0, M9K_X72_Y57_N0, M9K_X72_Y51_N0, M9K_X72_Y53_N0, M9K_X108_Y12_N0, M9K_X72_Y41_N0, M9K_X62_Y41_N0, M9K_X72_Y39_N0, M9K_X57_Y63_N0, M9K_X57_Y65_N0, M9K_X57_Y66_N0, M9K_X57_Y61_N0, M9K_X62_Y43_N0, M9K_X57_Y46_N0, M9K_X62_Y47_N0, M9K_X62_Y46_N0, M9K_X72_Y25_N0, M9K_X72_Y22_N0, M9K_X79_Y26_N0, M9K_X72_Y23_N0, M9K_X62_Y8_N0, M9K_X72_Y7_N0, M9K_X72_Y1_N0, M9K_X72_Y17_N0, M9K_X49_Y24_N0, M9K_X62_Y33_N0, M9K_X79_Y25_N0, M9K_X57_Y26_N0, M9K_X72_Y66_N0, M9K_X72_Y68_N0, M9K_X62_Y67_N0, M9K_X62_Y66_N0, M9K_X108_Y77_N0, M9K_X101_Y80_N0, M9K_X101_Y75_N0, M9K_X116_Y76_N0, M9K_X101_Y47_N0, M9K_X101_Y49_N0, M9K_X79_Y49_N0, M9K_X79_Y46_N0, M9K_X72_Y13_N0, M9K_X79_Y11_N0, M9K_X72_Y11_N0, M9K_X79_Y5_N0, M9K_X79_Y4_N0, M9K_X79_Y21_N0, M9K_X72_Y14_N0, M9K_X79_Y2_N0, M9K_X79_Y45_N0, M9K_X72_Y40_N0, M9K_X79_Y41_N0, M9K_X79_Y40_N0, M9K_X72_Y38_N0, M9K_X72_Y36_N0, M9K_X72_Y31_N0, M9K_X72_Y34_N0, M9K_X101_Y42_N0, M9K_X79_Y44_N0, M9K_X101_Y46_N0, M9K_X79_Y43_N0, M9K_X101_Y35_N0, M9K_X101_Y39_N0, M9K_X108_Y44_N0, M9K_X79_Y39_N0, M9K_X72_Y49_N0, M9K_X79_Y51_N0, M9K_X72_Y48_N0, M9K_X79_Y50_N0, M9K_X72_Y60_N0, M9K_X72_Y61_N0, M9K_X72_Y64_N0, M9K_X72_Y65_N0, M9K_X79_Y70_N0, M9K_X79_Y73_N0, M9K_X72_Y69_N0, M9K_X79_Y68_N0, M9K_X101_Y44_N0, M9K_X108_Y20_N0, M9K_X101_Y48_N0, M9K_X116_Y27_N0, M9K_X108_Y35_N0, M9K_X116_Y34_N0, M9K_X116_Y12_N0, M9K_X108_Y30_N0, M9K_X116_Y33_N0, M9K_X108_Y39_N0, M9K_X116_Y32_N0, M9K_X116_Y39_N0, M9K_X116_Y59_N0, M9K_X108_Y56_N0, M9K_X108_Y54_N0, M9K_X108_Y63_N0, M9K_X108_Y6_N0, M9K_X101_Y14_N0, M9K_X101_Y10_N0, M9K_X101_Y8_N0, M9K_X101_Y17_N0, M9K_X101_Y20_N0, M9K_X116_Y13_N0, M9K_X101_Y26_N0, M9K_X101_Y25_N0, M9K_X108_Y37_N0, M9K_X116_Y16_N0, M9K_X108_Y11_N0, M9K_X116_Y37_N0, M9K_X108_Y29_N0, M9K_X108_Y26_N0, M9K_X116_Y28_N0, M9K_X108_Y23_N0, M9K_X116_Y22_N0, M9K_X108_Y24_N0, M9K_X116_Y25_N0, M9K_X101_Y18_N0, M9K_X108_Y13_N0, M9K_X116_Y9_N0, M9K_X108_Y16_N0, M9K_X108_Y9_N0, M9K_X79_Y9_N0, M9K_X101_Y11_N0, M9K_X101_Y13_N0, M9K_X108_Y15_N0, M9K_X79_Y6_N0, M9K_X116_Y11_N0, M9K_X101_Y21_N0, M9K_X79_Y3_N0, M9K_X116_Y10_N0, M9K_X116_Y14_N0, M9K_X108_Y10_N0, M9K_X108_Y8_N0, M9K_X108_Y7_N0, M9K_X108_Y1_N0, M9K_X116_Y2_N0, M9K_X101_Y6_N0, M9K_X101_Y23_N0, M9K_X108_Y14_N0, M9K_X101_Y22_N0, M9K_X101_Y4_N0, M9K_X101_Y16_N0, M9K_X101_Y24_N0, M9K_X108_Y18_N0, M9K_X101_Y33_N0, M9K_X101_Y19_N0, M9K_X108_Y21_N0, M9K_X108_Y25_N0, M9K_X79_Y38_N0, M9K_X101_Y40_N0, M9K_X116_Y26_N0, M9K_X79_Y42_N0, M9K_X116_Y30_N0, M9K_X108_Y27_N0, M9K_X108_Y40_N0, M9K_X108_Y33_N0, M9K_X116_Y52_N0, M9K_X116_Y53_N0, M9K_X116_Y51_N0, M9K_X116_Y49_N0, M9K_X108_Y47_N0, M9K_X108_Y41_N0, M9K_X116_Y40_N0, M9K_X101_Y41_N0, M9K_X116_Y29_N0, M9K_X108_Y34_N0, M9K_X116_Y38_N0, M9K_X116_Y15_N0, M9K_X101_Y43_N0, M9K_X108_Y45_N0, M9K_X108_Y42_N0, M9K_X108_Y43_N0, M9K_X116_Y36_N0, M9K_X108_Y36_N0, M9K_X108_Y38_N0, M9K_X101_Y37_N0, M9K_X116_Y31_N0, M9K_X116_Y19_N0, M9K_X108_Y31_N0, M9K_X116_Y35_N0, M9K_X116_Y56_N0, M9K_X116_Y55_N0, M9K_X101_Y52_N0, M9K_X108_Y48_N0, M9K_X79_Y75_N0, M9K_X62_Y73_N0, M9K_X49_Y71_N0, M9K_X62_Y69_N0, M9K_X62_Y54_N0, M9K_X57_Y54_N0, M9K_X57_Y53_N0, M9K_X57_Y56_N0, M9K_X62_Y55_N0, M9K_X57_Y55_N0, M9K_X72_Y56_N0, M9K_X72_Y55_N0, M9K_X79_Y66_N0, M9K_X72_Y67_N0, M9K_X72_Y74_N0, M9K_X72_Y70_N0, M9K_X72_Y62_N0, M9K_X72_Y63_N0, M9K_X79_Y60_N0, M9K_X79_Y64_N0, M9K_X72_Y50_N0, M9K_X72_Y58_N0, M9K_X72_Y54_N0, M9K_X72_Y59_N0, M9K_X72_Y42_N0, M9K_X72_Y43_N0, M9K_X72_Y46_N0, M9K_X72_Y47_N0, M9K_X79_Y18_N0, M9K_X79_Y15_N0, M9K_X101_Y3_N0, M9K_X108_Y19_N0, M9K_X79_Y65_N0, M9K_X79_Y71_N0, M9K_X79_Y67_N0, M9K_X79_Y69_N0, M9K_X62_Y80_N0, M9K_X72_Y71_N0, M9K_X62_Y71_N0, M9K_X72_Y73_N0, M9K_X79_Y76_N0, M9K_X72_Y72_N0, M9K_X72_Y76_N0, M9K_X62_Y72_N0, M9K_X62_Y89_N0, M9K_X62_Y77_N0, M9K_X62_Y78_N0, M9K_X62_Y95_N0, M9K_X57_Y93_N0, M9K_X57_Y92_N0, M9K_X62_Y93_N0, M9K_X62_Y90_N0, M9K_X27_Y79_N0, M9K_X32_Y78_N0, M9K_X32_Y79_N0, M9K_X32_Y89_N0, M9K_X27_Y53_N0, M144K_X22_Y33_N0, M144K_X22_Y49_N0, M144K_X22_Y41_N0, M9K_X27_Y54_N0, M9K_X3_Y47_N0, M9K_X27_Y57_N0, M9K_X32_Y60_N0, M9K_X49_Y54_N0, M9K_X27_Y58_N0, M9K_X32_Y59_N0, M9K_X72_Y92_N0, M144K_X22_Y88_N0, M144K_X93_Y65_N0, M144K_X93_Y80_N0, M9K_X62_Y85_N0, M9K_X62_Y86_N0, M9K_X79_Y87_N0, M9K_X62_Y79_N0, M9K_X72_Y84_N0, M9K_X62_Y82_N0, M9K_X57_Y71_N0, M9K_X32_Y69_N0, M144K_X22_Y57_N0, M144K_X22_Y65_N0, M144K_X22_Y80_N0, M9K_X32_Y70_N0, M9K_X42_Y66_N0, M9K_X32_Y72_N0, M9K_X42_Y60_N0, M9K_X42_Y73_N0, M9K_X49_Y75_N0, M9K_X42_Y70_N0, M9K_X72_Y44_N0, M144K_X93_Y1_N0, M144K_X93_Y33_N0, M144K_X93_Y25_N0, M9K_X79_Y29_N0, M9K_X79_Y28_N0, M9K_X116_Y23_N0, M9K_X116_Y18_N0, M9K_X79_Y27_N0, M9K_X101_Y7_N0, M9K_X62_Y25_N0, M9K_X62_Y15_N0, M144K_X93_Y17_N0, M144K_X22_Y1_N0, M144K_X93_Y9_N0, M9K_X72_Y16_N0, M9K_X62_Y6_N0, M9K_X79_Y19_N0, M9K_X62_Y12_N0, M9K_X62_Y11_N0, M9K_X101_Y1_N0, M9K_X57_Y18_N0, M9K_X101_Y45_N0, M144K_X93_Y57_N0, M144K_X93_Y49_N0, M144K_X93_Y41_N0, M9K_X79_Y48_N0, M9K_X79_Y53_N0, M9K_X101_Y53_N0, M9K_X79_Y59_N0, M9K_X79_Y52_N0, M9K_X79_Y57_N0, M9K_X79_Y54_N0, M9K_X42_Y29_N0, M144K_X22_Y17_N0, M144K_X22_Y25_N0, M144K_X22_Y9_N0, M9K_X62_Y21_N0, M9K_X32_Y21_N0, M9K_X57_Y24_N0, M9K_X27_Y23_N0, M9K_X32_Y34_N0, M9K_X32_Y25_N0, M9K_X108_Y3_N0 ; Mixed                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+----------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------------+--------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------------------------------+
; Routing Usage Summary                                                     ;
+----------------------------------------------+----------------------------+
; Routing Resource Type                        ; Usage                      ;
+----------------------------------------------+----------------------------+
; Block interconnects                          ; 87,633 / 696,780 ( 13 % )  ;
; C12 interconnects                            ; 8,085 / 25,466 ( 32 % )    ;
; C4 interconnects                             ; 59,072 / 471,240 ( 13 % )  ;
; DIFFIOCLKs                                   ; 0 / 32 ( 0 % )             ;
; DQS I/O configuration shift register outputs ; 0 / 104 ( 0 % )            ;
; DQS bus muxes                                ; 0 / 104 ( 0 % )            ;
; DQS-18 I/O buses                             ; 0 / 16 ( 0 % )             ;
; DQS-4 I/O buses                              ; 0 / 104 ( 0 % )            ;
; DQS-9 I/O buses                              ; 0 / 48 ( 0 % )             ;
; Direct links                                 ; 5,903 / 696,780 ( < 1 % )  ;
; GXB block output buffers                     ; 237 / 8,740 ( 3 % )        ;
; Global clocks                                ; 11 / 16 ( 69 % )           ;
; I/O clock divider clock outputs              ; 0 / 104 ( 0 % )            ;
; I/O configuration shift register outputs     ; 0 / 624 ( 0 % )            ;
; Interquad CMU TXRX PMARX outputs             ; 0 / 12 ( 0 % )             ;
; Interquad CMU TXRX PMATX outputs             ; 0 / 12 ( 0 % )             ;
; Interquad TXRX PCLK controls                 ; 0 / 134 ( 0 % )            ;
; Interquad TXRX PCSRX outputs                 ; 0 / 24 ( 0 % )             ;
; Interquad TXRX PCSTX outputs                 ; 0 / 24 ( 0 % )             ;
; Interquad TXRX PMARX outputs                 ; 0 / 28 ( 0 % )             ;
; Interquad TXRX PMATX outputs                 ; 0 / 28 ( 0 % )             ;
; Interquad TXRX clock feedbacks               ; 0 / 12 ( 0 % )             ;
; Interquad TXRX clocks                        ; 0 / 96 ( 0 % )             ;
; Interquad clock inputs                       ; 3 / 88 ( 3 % )             ;
; Interquad clock outputs                      ; 1 / 12 ( 8 % )             ;
; Interquad clocks                             ; 2 / 48 ( 4 % )             ;
; Interquad global PLL clock inputs            ; 0 / 40 ( 0 % )             ;
; Interquad global PLL clocks                  ; 0 / 12 ( 0 % )             ;
; Interquad global clock MUXs                  ; 0 / 8 ( 0 % )              ;
; Interquad quadrant clock MUXs                ; 0 / 16 ( 0 % )             ;
; Interquad reference clock outputs            ; 0 / 6 ( 0 % )              ;
; Local interconnects                          ; 14,554 / 182,400 ( 8 % )   ;
; NDQS bus muxes                               ; 0 / 104 ( 0 % )            ;
; NDQS-18 I/O buses                            ; 0 / 16 ( 0 % )             ;
; NDQS-9 I/O buses                             ; 0 / 48 ( 0 % )             ;
; PLL_RX_TX_LOAD_ENABLEs                       ; 0 / 8 ( 0 % )              ;
; PLL_RX_TX_SCLOCKs                            ; 0 / 8 ( 0 % )              ;
; Periphery clocks                             ; 0 / 176 ( 0 % )            ;
; Quadrant clocks                              ; 0 / 64 ( 0 % )             ;
; R20 interconnects                            ; 6,197 / 26,410 ( 23 % )    ;
; R20/C12 interconnect drivers                 ; 12,179 / 45,220 ( 27 % )   ;
; R4 interconnects                             ; 109,603 / 794,580 ( 14 % ) ;
; Spine clocks                                 ; 65 / 416 ( 16 % )          ;
+----------------------------------------------+----------------------------+


+-------------------------------------------------------------------+
; LAB Logic Elements                                                ;
+----------------------------------+--------------------------------+
; Number of ALMs  (Average = 5.48) ; Number of LABs  (Total = 4727) ;
+----------------------------------+--------------------------------+
; 1                                ; 1042                           ;
; 2                                ; 526                            ;
; 3                                ; 367                            ;
; 4                                ; 260                            ;
; 5                                ; 295                            ;
; 6                                ; 207                            ;
; 7                                ; 197                            ;
; 8                                ; 242                            ;
; 9                                ; 256                            ;
; 10                               ; 1335                           ;
+----------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 1.62) ; Number of LABs  (Total = 4727) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 830                            ;
; 1 Clock                            ; 4315                           ;
; 1 Clock enable                     ; 669                            ;
; 1 Sync. clear                      ; 347                            ;
; 1 Sync. load                       ; 829                            ;
; 2 Async. clears                    ; 5                              ;
; 2 Clock enables                    ; 282                            ;
; 2 Clocks                           ; 370                            ;
; 3 Clock enables                    ; 33                             ;
+------------------------------------+--------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+---------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 9.57) ; Number of LABs  (Total = 4727) ;
+---------------------------------------------+--------------------------------+
; 0                                           ; 6                              ;
; 1                                           ; 364                            ;
; 2                                           ; 765                            ;
; 3                                           ; 247                            ;
; 4                                           ; 377                            ;
; 5                                           ; 199                            ;
; 6                                           ; 295                            ;
; 7                                           ; 144                            ;
; 8                                           ; 195                            ;
; 9                                           ; 144                            ;
; 10                                          ; 215                            ;
; 11                                          ; 152                            ;
; 12                                          ; 179                            ;
; 13                                          ; 109                            ;
; 14                                          ; 149                            ;
; 15                                          ; 103                            ;
; 16                                          ; 145                            ;
; 17                                          ; 104                            ;
; 18                                          ; 132                            ;
; 19                                          ; 100                            ;
; 20                                          ; 110                            ;
; 21                                          ; 64                             ;
; 22                                          ; 67                             ;
; 23                                          ; 54                             ;
; 24                                          ; 45                             ;
; 25                                          ; 29                             ;
; 26                                          ; 42                             ;
; 27                                          ; 25                             ;
; 28                                          ; 25                             ;
; 29                                          ; 30                             ;
; 30                                          ; 20                             ;
; 31                                          ; 22                             ;
; 32                                          ; 18                             ;
; 33                                          ; 14                             ;
; 34                                          ; 14                             ;
; 35                                          ; 8                              ;
; 36                                          ; 5                              ;
; 37                                          ; 5                              ;
; 38                                          ; 4                              ;
; 39                                          ; 1                              ;
; 40                                          ; 1                              ;
+---------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+-------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 3.52) ; Number of LABs  (Total = 4727) ;
+-------------------------------------------------+--------------------------------+
; 0                                               ; 27                             ;
; 1                                               ; 1567                           ;
; 2                                               ; 984                            ;
; 3                                               ; 613                            ;
; 4                                               ; 457                            ;
; 5                                               ; 255                            ;
; 6                                               ; 172                            ;
; 7                                               ; 117                            ;
; 8                                               ; 89                             ;
; 9                                               ; 86                             ;
; 10                                              ; 66                             ;
; 11                                              ; 64                             ;
; 12                                              ; 50                             ;
; 13                                              ; 28                             ;
; 14                                              ; 41                             ;
; 15                                              ; 19                             ;
; 16                                              ; 22                             ;
; 17                                              ; 22                             ;
; 18                                              ; 16                             ;
; 19                                              ; 11                             ;
; 20                                              ; 16                             ;
; 21                                              ; 1                              ;
; 22                                              ; 3                              ;
; 23                                              ; 0                              ;
; 24                                              ; 0                              ;
; 25                                              ; 1                              ;
+-------------------------------------------------+--------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+---------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 9.59) ; Number of LABs  (Total = 4727) ;
+---------------------------------------------+--------------------------------+
; 0                                           ; 0                              ;
; 1                                           ; 4                              ;
; 2                                           ; 1110                           ;
; 3                                           ; 709                            ;
; 4                                           ; 444                            ;
; 5                                           ; 333                            ;
; 6                                           ; 194                            ;
; 7                                           ; 150                            ;
; 8                                           ; 110                            ;
; 9                                           ; 80                             ;
; 10                                          ; 164                            ;
; 11                                          ; 63                             ;
; 12                                          ; 107                            ;
; 13                                          ; 75                             ;
; 14                                          ; 96                             ;
; 15                                          ; 56                             ;
; 16                                          ; 66                             ;
; 17                                          ; 65                             ;
; 18                                          ; 83                             ;
; 19                                          ; 58                             ;
; 20                                          ; 64                             ;
; 21                                          ; 51                             ;
; 22                                          ; 61                             ;
; 23                                          ; 47                             ;
; 24                                          ; 34                             ;
; 25                                          ; 53                             ;
; 26                                          ; 47                             ;
; 27                                          ; 34                             ;
; 28                                          ; 30                             ;
; 29                                          ; 18                             ;
; 30                                          ; 39                             ;
; 31                                          ; 27                             ;
; 32                                          ; 15                             ;
; 33                                          ; 9                              ;
; 34                                          ; 39                             ;
; 35                                          ; 14                             ;
; 36                                          ; 7                              ;
; 37                                          ; 9                              ;
; 38                                          ; 47                             ;
; 39                                          ; 9                              ;
; 40                                          ; 11                             ;
; 41                                          ; 8                              ;
; 42                                          ; 46                             ;
; 43                                          ; 8                              ;
; 44                                          ; 13                             ;
; 45                                          ; 15                             ;
; 46                                          ; 3                              ;
; 47                                          ; 1                              ;
+---------------------------------------------+--------------------------------+


+--------------------------------------------------------------------------------+
; Fitter HSLP Summary                                                            ;
+--------------------------------------------------------+---------------+-------+
; Resource                                               ; Usage         ; %     ;
+--------------------------------------------------------+---------------+-------+
;                                                        ;               ;       ;
; Programmable power technology high-speed tiles         ; 1,628 / 5,978 ; 27 %  ;
; Programmable power technology low-power tiles          ; 4,350 / 5,978 ; 73 %  ;
;     -- low-power tiles that are used by the design     ; 4,189 / 4,350 ; 96 %  ;
;     -- unused tiles (low-power)                        ; 161 / 4,350   ; 4 %   ;
;                                                        ;               ;       ;
; Programmable power technology high-speed LAB tiles     ; 371 / 4,560   ; 8 %   ;
; Programmable power technology low-power LAB tiles      ; 4,189 / 4,560 ; 92 %  ;
;     -- low-power LAB tiles that are used by the design ; 4,189 / 4,189 ; 100 % ;
;     -- unused LAB tiles (low-power)                    ; 0 / 4,189     ; 0 %   ;
;                                                        ;               ;       ;
+--------------------------------------------------------+---------------+-------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
; ----         ; ----      ; Disclaimer                        ; Transceiver block related rules are checked but not reported.                      ; None     ; ----                                                                     ; Transceiver Block      ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules             ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass            ; 0            ; 32           ; 32           ; 0            ; 0            ; 53        ; 32           ; 0            ; 0            ; 0            ; 0            ; 0            ; 40           ; 0            ; 0            ; 0            ; 0            ; 0            ; 40           ; 0            ; 0            ; 0            ; 0            ; 40           ; 0            ; 53        ; 53        ; 43           ;
; Total Unchecked       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable    ; 53           ; 21           ; 21           ; 53           ; 53           ; 0         ; 21           ; 53           ; 53           ; 53           ; 53           ; 53           ; 13           ; 53           ; 53           ; 53           ; 53           ; 53           ; 13           ; 53           ; 53           ; 53           ; 53           ; 13           ; 53           ; 0         ; 0         ; 10           ;
; Total Fail            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; OSC_50_BANK3          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; OSC_50_BANK4          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; OSC_50_BANK5          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; OSC_50_BANK6          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; PCIE_TX_OUT[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_OUT[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_OUT[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_OUT[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_OUT[4]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_OUT[5]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_OUT[6]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_OUT[7]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[0]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[1]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[2]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[3]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[4]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[5]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[6]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[7]                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RESET_N          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; PCIE_RX_IN[0]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_IN[1]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_IN[2]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_IN[3]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_IN[4]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_IN[5]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_IN[6]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_IN[7]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; OSC_50_BANK2          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; PCIE_REFCLK           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; altera_reserved_tms   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_ntrst ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_OUT[0](n)     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_OUT[1](n)     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_OUT[2](n)     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_OUT[3](n)     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_OUT[4](n)     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_OUT[5](n)     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_OUT[6](n)     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_OUT[7](n)     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_IN[0](n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_IN[1](n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_IN[2](n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_IN[3](n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_IN[4](n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_IN[5](n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_IN[6](n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_IN[7](n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_REFCLK(n)        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+----------------------------------------------------------------------------------------+
; Fitter Device Options                                                                  ;
+------------------------------------------------------------------+---------------------+
; Option                                                           ; Setting             ;
+------------------------------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                 ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                 ;
; Enable device-wide output enable (DEV_OE)                        ; Off                 ;
; Enable INIT_DONE output                                          ; Off                 ;
; Configuration scheme                                             ; Passive Serial      ;
; Error detection CRC                                              ; Off                 ;
; Enable input tri-state on active configuration pins in user mode ; Off                 ;
; Configuration Voltage Level                                      ; Auto                ;
; Force Configuration Voltage Level                                ; Off                 ;
; Data[7..1]                                                       ; Unreserved          ;
; Data[0]                                                          ; As input tri-stated ;
; Base pin-out file on sameframe device                            ; Off                 ;
+------------------------------------------------------------------+---------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 0.90 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                           ; Destination Clock(s)                                                                     ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 867.0             ;
; altera_reserved_tck                                                                       ; altera_reserved_tck                                                                      ; 378.2             ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 64.4              ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                              ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22]                                                                                                                                                                                                                                   ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[22]                                                                                                                                                                                                 ; 2.498             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21]                                                                                                                                                                                                                                   ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[21]                                                                                                                                                                                                 ; 2.498             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29]                                                                                                                                                                                                                                   ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[29]                                                                                                                                                                                                 ; 2.479             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30]                                                                                                                                                                                                                                   ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[30]                                                                                                                                                                                                 ; 2.381             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28]                                                                                                                                                                                                                                   ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[28]                                                                                                                                                                                                 ; 2.380             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]                                                                                                                                                                                                                                    ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[1]                                                                                                                                                                                                  ; 2.327             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]                                                                                                                                                                                                                                    ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[9]                                                                                                                                                                                                  ; 2.258             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]                                                                                                                                                                                                                                    ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[6]                                                                                                                                                                                                  ; 2.247             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19]                                                                                                                                                                                                                                   ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[19]                                                                                                                                                                                                 ; 2.235             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11]                                                                                                                                                                                                                                   ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[11]                                                                                                                                                                                                 ; 2.234             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]                                                                                                                                                                                                                                    ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[3]                                                                                                                                                                                                  ; 2.232             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]                                                                                                                                                                                                                                    ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[0]                                                                                                                                                                                                  ; 2.232             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]                                                                                                                                                                                                                                    ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[4]                                                                                                                                                                                                  ; 2.199             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]                                                                                                                                                                                                                                    ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[7]                                                                                                                                                                                                  ; 2.193             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]                                                                                                                                                                                                                                    ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[8]                                                                                                                                                                                                  ; 2.192             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip                                                                                                                                                                                                                                    ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|ctl_wr_r                                                                                                                                                                                                         ; 2.192             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12]                                                                                                                                                                                                                                   ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[12]                                                                                                                                                                                                 ; 2.188             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]                                                                                                                                                                                                                                    ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[2]                                                                                                                                                                                                  ; 2.137             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[31]                                                                                                                                                                                                                                   ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[31]                                                                                                                                                                                                 ; 2.110             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[40]                                                                                                                                                                                                                                   ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[40]                                                                                                                                                                                                 ; 2.022             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[39]                                                                                                                                                                                                                                   ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[39]                                                                                                                                                                                                 ; 2.022             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]                                                                                                                                                                                                                                    ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[5]                                                                                                                                                                                                  ; 1.996             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip                                                                                                                                                                                                                                    ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|sts_wr_r                                                                                                                                                                                                         ; 1.991             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[37]                                                                                                                                                                                                                                   ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[37]                                                                                                                                                                                                 ; 1.985             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23]                                                                                                                                                                                                                                   ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[23]                                                                                                                                                                                                 ; 1.919             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[32]                                                                                                                                                                                                                                   ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[32]                                                                                                                                                                                                 ; 1.860             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[38]                                                                                                                                                                                                                                   ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[38]                                                                                                                                                                                                 ; 1.857             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[36]                                                                                                                                                                                                                                   ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[36]                                                                                                                                                                                                 ; 1.857             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[35]                                                                                                                                                                                                                                   ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[35]                                                                                                                                                                                                 ; 1.857             ;
; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10]                                                                                                                                                                                                                                   ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[10]                                                                                                                                                                                                 ; 1.789             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2481]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a8405~porta_datain_reg0                                                                               ; 0.296             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2707]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a11593~porta_datain_reg0                                                                              ; 0.294             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2837]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a8761~porta_datain_reg0                                                                               ; 0.291             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2694]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a11580~porta_datain_reg0                                                                              ; 0.290             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2695]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a11581~porta_datain_reg0                                                                              ; 0.289             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2472]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a11358~porta_datain_reg0                                                                              ; 0.286             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2469]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a11355~porta_datain_reg0                                                                              ; 0.281             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2494]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a11380~porta_datain_reg0                                                                              ; 0.281             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2935]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a5897~porta_datain_reg0                                                                               ; 0.280             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2698]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a8622~porta_datain_reg0                                                                               ; 0.278             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2711]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a8635~porta_datain_reg0                                                                               ; 0.278             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2697]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a8621~porta_datain_reg0                                                                               ; 0.272             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2713]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a11599~porta_datain_reg0                                                                              ; 0.272             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2718]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a11604~porta_datain_reg0                                                                              ; 0.272             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[8]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a2474~portb_address_reg0                                                                              ; 0.270             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[6]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a2474~portb_address_reg0                                                                              ; 0.270             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[5]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a2474~portb_address_reg0                                                                              ; 0.270             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[3]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a2474~portb_address_reg0                                                                              ; 0.270             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[1]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a2474~portb_address_reg0                                                                              ; 0.270             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[0]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a2474~portb_address_reg0                                                                              ; 0.270             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]               ; 0.270             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2637]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a5599~porta_datain_reg0                                                                               ; 0.270             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2482]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a8406~porta_datain_reg0                                                                               ; 0.269             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2496]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a8420~porta_datain_reg0                                                                               ; 0.269             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2701]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a11587~porta_datain_reg0                                                                              ; 0.266             ;
; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|rWrPtr[4]                                                                                   ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[3].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_ist1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.264             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2622]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a5584~porta_datain_reg0                                                                               ; 0.264             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2474]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a11360~porta_datain_reg0                                                                              ; 0.263             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2610]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a5572~porta_datain_reg0                                                                               ; 0.262             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2619]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a8543~porta_datain_reg0                                                                               ; 0.262             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a4896~porta_address_reg0                                                                              ; 0.258             ;
; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rAddr[24]                                                                                                                                                                                                                                             ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[2].ram|altsyncram:rRAM_rtl_0|altsyncram_25r1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                                              ; 0.258             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2486]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a11372~porta_datain_reg0                                                                              ; 0.252             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2497]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a8421~porta_datain_reg0                                                                               ; 0.251             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2491]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a8415~porta_datain_reg0                                                                               ; 0.250             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2831]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tt84:auto_generated|altsyncram:ram_block1a0|altsyncram_s864:auto_generated|ram_block1a11717~porta_datain_reg0                                                                              ; 0.242             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                       ; 0.240             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]               ; 0.239             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                              ; 0.237             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                       ; 0.237             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                       ; 0.237             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; 0.237             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]             ; 0.237             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]               ; 0.236             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                   ; 0.236             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                              ; 0.236             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                      ; 0.236             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                      ; 0.236             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                      ; 0.236             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                      ; 0.236             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                      ; 0.236             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]               ; 0.236             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]               ; 0.236             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                               ; 0.234             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]               ; 0.234             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                            ; 0.233             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                                                   ; 0.233             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                                                   ; 0.233             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                                   ; 0.233             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                                   ; 0.233             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                                                   ; 0.233             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                                   ; 0.233             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                                                                   ; 0.233             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                                                                   ; 0.233             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                                                    ; 0.233             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                                                                    ; 0.233             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                                    ; 0.233             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                                                                    ; 0.233             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                                                                   ; 0.233             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]               ; 0.233             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
    Info (16304): Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device EP4SGX230KF40C2 for design "DE4Gen2x8If128"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4SGX180KF40C2 is compatible
    Info (176445): Device EP4SGX290KF40C2 is compatible
    Info (176445): Device EP4SGX360KF40C2 is compatible
    Info (176445): Device EP4SGX530KH40C2 is compatible
Info (169124): Fitter converted 1 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location W30
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176674): Following 17 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins.
    Warning (176118): Pin "PCIE_TX_OUT[0]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "PCIE_TX_OUT[0](n)" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 68
    Warning (176118): Pin "PCIE_TX_OUT[1]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "PCIE_TX_OUT[1](n)" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 68
    Warning (176118): Pin "PCIE_TX_OUT[2]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "PCIE_TX_OUT[2](n)" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 68
    Warning (176118): Pin "PCIE_TX_OUT[3]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "PCIE_TX_OUT[3](n)" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 68
    Warning (176118): Pin "PCIE_TX_OUT[4]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "PCIE_TX_OUT[4](n)" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 68
    Warning (176118): Pin "PCIE_TX_OUT[5]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "PCIE_TX_OUT[5](n)" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 68
    Warning (176118): Pin "PCIE_TX_OUT[6]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "PCIE_TX_OUT[6](n)" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 68
    Warning (176118): Pin "PCIE_TX_OUT[7]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "PCIE_TX_OUT[7](n)" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 68
    Warning (176118): Pin "PCIE_RX_IN[0]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "PCIE_RX_IN[0](n)" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 67
    Warning (176118): Pin "PCIE_RX_IN[1]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "PCIE_RX_IN[1](n)" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 67
    Warning (176118): Pin "PCIE_RX_IN[2]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "PCIE_RX_IN[2](n)" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 67
    Warning (176118): Pin "PCIE_RX_IN[3]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "PCIE_RX_IN[3](n)" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 67
    Warning (176118): Pin "PCIE_RX_IN[4]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "PCIE_RX_IN[4](n)" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 67
    Warning (176118): Pin "PCIE_RX_IN[5]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "PCIE_RX_IN[5](n)" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 67
    Warning (176118): Pin "PCIE_RX_IN[6]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "PCIE_RX_IN[6](n)" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 67
    Warning (176118): Pin "PCIE_RX_IN[7]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "PCIE_RX_IN[7](n)" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 67
    Warning (176118): Pin "PCIE_REFCLK" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "PCIE_REFCLK(n)" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 66
Info (167065): Input frequency of fixedclk for the GXB Central Control Unit "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0" must be 125.0 MHz
Info (167065): Input frequency of fixedclk for the GXB Central Control Unit "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1" must be 125.0 MHz
Info (15535): Implemented PLL "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component|ALTPLL50I50O125O250O_altpll:auto_generated|pll1" as Left/Right PLL type File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ALTPLL50I50O125O250O_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component|ALTPLL50I50O125O250O_altpll:auto_generated|wire_pll1_clk[0] port File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ALTPLL50I50O125O250O_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component|ALTPLL50I50O125O250O_altpll:auto_generated|wire_pll1_clk[1] port File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ALTPLL50I50O125O250O_altpll.v Line: 45
Info (167015): "Calibration block" associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cal_blk0" is preserved File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 1420
    Info (167018): "Calibration block" associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cal_blk1" is removed by optimization File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 1436
    Info (167018): "Calibration block" associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pll_cal_blk0" is removed by optimization File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 1452
Info (167012): GXB Quad Optimizer operation is complete
    Info (167013): Successfully optimized the GXB associated with the "GXB Central control unit" "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 1829
        Info (167014): "GXB Receiver channel PCS" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs0" on channel 0 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 2559
        Info (167014): "GXB Receiver channel PCS" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs1" on channel 1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 2822
        Info (167014): "GXB Receiver channel PCS" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs2" on channel 2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 3085
        Info (167014): "GXB Receiver channel PCS" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs3" on channel 3 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 3348
        Info (167014): "GXB Receiver channel PMA" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0" on channel 0 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 4541
        Info (167014): "GXB Receiver channel PMA" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1" on channel 1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 4618
        Info (167014): "GXB Receiver channel PMA" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2" on channel 2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 4695
        Info (167014): "GXB Receiver channel PMA" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3" on channel 3 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 4772
        Info (167014): "GXB PLL" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll0" on channel 0 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 2068
        Info (167014): "GXB PLL" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll1" on channel 1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 2112
        Info (167014): "GXB PLL" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll2" on channel 2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 2156
        Info (167014): "GXB PLL" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll3" on channel 3 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 2200
        Info (167014): "GXB Transmitter channel PCS" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs0" on channel 0 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 5215
        Info (167014): "GXB Transmitter channel PCS" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs1" on channel 1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 5359
        Info (167014): "GXB Transmitter channel PCS" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs2" on channel 2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 5503
        Info (167014): "GXB Transmitter channel PCS" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs3" on channel 3 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 5647
        Info (167014): "GXB Transmitter channel PMA" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma0" on channel 0 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 6310
        Info (167014): "GXB Transmitter channel PMA" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma1" on channel 1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 6388
        Info (167014): "GXB Transmitter channel PMA" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma2" on channel 2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 6466
        Info (167014): "GXB Transmitter channel PMA" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma3" on channel 3 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 6544
        Info (167015): "GXB Central control unit" associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0" is preserved File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 1829
        Info (167015): "GXB clock divider" associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0" is preserved File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 1532
    Info (167013): Successfully optimized the GXB associated with the "GXB Central control unit" "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 1969
        Info (167014): "GXB Receiver channel PCS" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs4" on channel 0 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 3611
        Info (167014): "GXB Receiver channel PCS" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs5" on channel 1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 3875
        Info (167014): "GXB Receiver channel PCS" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs6" on channel 2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 4138
        Info (167014): "GXB Receiver channel PCS" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs7" on channel 3 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 4401
        Info (167014): "GXB Receiver channel PMA" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4" on channel 0 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 4849
        Info (167014): "GXB Receiver channel PMA" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5" on channel 1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 4926
        Info (167014): "GXB Receiver channel PMA" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6" on channel 2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 5003
        Info (167014): "GXB Receiver channel PMA" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7" on channel 3 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 5080
        Info (167014): "GXB PLL" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll4" on channel 0 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 2244
        Info (167014): "GXB PLL" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll5" on channel 1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 2288
        Info (167014): "GXB PLL" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll6" on channel 2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 2332
        Info (167014): "GXB PLL" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll7" on channel 3 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 2376
        Info (167014): "GXB Transmitter channel PCS" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs4" on channel 0 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 5791
        Info (167014): "GXB Transmitter channel PCS" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs5" on channel 1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 5936
        Info (167014): "GXB Transmitter channel PCS" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs6" on channel 2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 6080
        Info (167014): "GXB Transmitter channel PCS" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs7" on channel 3 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 6224
        Info (167014): "GXB Transmitter channel PMA" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma4" on channel 0 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 6622
        Info (167014): "GXB Transmitter channel PMA" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma5" on channel 1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 6700
        Info (167014): "GXB Transmitter channel PMA" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma6" on channel 2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 6778
        Info (167014): "GXB Transmitter channel PMA" is associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma7" on channel 3 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 6856
        Info (167015): "GXB Central control unit" associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1" is preserved File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 1969
        Info (167015): "GXB clock divider" associated with node "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div1" is preserved File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 1586
Info (167097): Current transceiver placement
    Info (167097): QUAD_SIDE_LEFT
        Info (167097): PCIEHIP_X0_Y3_N134           PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v Line: 1203
        Info (167097): CALIBRATIONBLOCK_X0_Y2_N135  PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cal_blk0 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 1420
        Info (167097): CALIBRATIONBLOCK_X0_Y89_N135  
        Info (167097): ATX LCTANK_X0_Y25_N135
            Info (167097): CMU_X0_Y25_N137              PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll_cent_unit0 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 1716
            Info (167097): HSSIPLL_X0_Y25_N135          PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 2028
            Info (167097): CLOCKDIVIDER_X0_Y25_N136     PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 1486
        Info (167097): Atoms placed to IOBANK_QL0
            Info (167097): CMU_X0_Y10_N139              PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 1829
            Info (167097): Regular Channel 0
                Info (167097): PIN_AU38                     PCIE_RX_IN[0] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 67
                Info (167097): RXPMA_X0_Y4_N137             PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 4541
                Info (167097): RXPCS_X0_Y4_N139             PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs0 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 2559
                Info (167097): HSSIPLL_X0_Y4_N135           PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll0 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 2068
                Info (167097): CLOCKDIVIDER_X0_Y4_N136      
                Info (167097): TXPCS_X0_Y4_N140             PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs0 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 5215
                Info (167097): TXPMA_X0_Y4_N138             PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma0 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 6310
                Info (167097): PIN_AT36                     PCIE_TX_OUT[0] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 68
            Info (167097): Regular Channel 1
                Info (167097): PIN_AR38                     PCIE_RX_IN[1] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 67
                Info (167097): RXPMA_X0_Y7_N137             PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 4618
                Info (167097): RXPCS_X0_Y7_N139             PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 2822
                Info (167097): HSSIPLL_X0_Y7_N135           PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 2112
                Info (167097): CLOCKDIVIDER_X0_Y7_N136      
                Info (167097): TXPCS_X0_Y7_N140             PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 5359
                Info (167097): TXPMA_X0_Y7_N138             PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 6388
                Info (167097): PIN_AP36                     PCIE_TX_OUT[1] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 68
            Info (167097): Central Channel 0
                Info (167097): PIN_AN38                     PCIE_REFCLK File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 66
                Info (167097): RXPMA_X0_Y10_N137            
                Info (167097): HSSIPLL_X0_Y10_N135          
                Info (167097): CLOCKDIVIDER_X0_Y10_N136     PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 1532
                Info (167097): TXPMA_X0_Y10_N138            
                Info (167097): PIN_AM36                     
            Info (167097): Central Channel 1
                Info (167097): PIN_AL38                     
                Info (167097): RXPMA_X0_Y13_N137            
                Info (167097): HSSIPLL_X0_Y13_N135          
                Info (167097): CLOCKDIVIDER_X0_Y13_N136     
                Info (167097): TXPMA_X0_Y13_N138            
                Info (167097): PIN_AK36                     
            Info (167097): Regular Channel 2
                Info (167097): PIN_AJ38                     PCIE_RX_IN[2] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 67
                Info (167097): RXPMA_X0_Y16_N137            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 4695
                Info (167097): RXPCS_X0_Y16_N139            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 3085
                Info (167097): HSSIPLL_X0_Y16_N135          PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 2156
                Info (167097): CLOCKDIVIDER_X0_Y16_N136     
                Info (167097): TXPCS_X0_Y16_N140            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 5503
                Info (167097): TXPMA_X0_Y16_N138            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 6466
                Info (167097): PIN_AH36                     PCIE_TX_OUT[2] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 68
            Info (167097): Regular Channel 3
                Info (167097): PIN_AG38                     PCIE_RX_IN[3] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 67
                Info (167097): RXPMA_X0_Y19_N137            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 4772
                Info (167097): RXPCS_X0_Y19_N139            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs3 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 3348
                Info (167097): HSSIPLL_X0_Y19_N135          PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll3 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 2200
                Info (167097): CLOCKDIVIDER_X0_Y19_N136     
                Info (167097): TXPCS_X0_Y19_N140            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs3 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 5647
                Info (167097): TXPMA_X0_Y19_N138            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma3 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 6544
                Info (167097): PIN_AF36                     PCIE_TX_OUT[3] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 68
        Info (167097): Atoms placed to IOBANK_QL1
            Info (167097): CMU_X0_Y41_N139              PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 1969
            Info (167097): Regular Channel 0
                Info (167097): PIN_AE38                     PCIE_RX_IN[4] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 67
                Info (167097): RXPMA_X0_Y35_N137            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 4849
                Info (167097): RXPCS_X0_Y35_N139            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs4 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 3611
                Info (167097): HSSIPLL_X0_Y35_N135          PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll4 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 2244
                Info (167097): CLOCKDIVIDER_X0_Y35_N136     
                Info (167097): TXPCS_X0_Y35_N140            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs4 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 5791
                Info (167097): TXPMA_X0_Y35_N138            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma4 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 6622
                Info (167097): PIN_AD36                     PCIE_TX_OUT[4] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 68
            Info (167097): Regular Channel 1
                Info (167097): PIN_AC38                     PCIE_RX_IN[5] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 67
                Info (167097): RXPMA_X0_Y38_N137            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 4926
                Info (167097): RXPCS_X0_Y38_N139            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs5 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 3875
                Info (167097): HSSIPLL_X0_Y38_N135          PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll5 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 2288
                Info (167097): CLOCKDIVIDER_X0_Y38_N136     
                Info (167097): TXPCS_X0_Y38_N140            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs5 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 5936
                Info (167097): TXPMA_X0_Y38_N138            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma5 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 6700
                Info (167097): PIN_AB36                     PCIE_TX_OUT[5] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 68
            Info (167097): Central Channel 0
                Info (167097): PIN_AA38                     
                Info (167097): RXPMA_X0_Y41_N137            
                Info (167097): HSSIPLL_X0_Y41_N135          
                Info (167097): CLOCKDIVIDER_X0_Y41_N136     PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 1586
                Info (167097): TXPMA_X0_Y41_N138            
                Info (167097): PIN_Y36                      
            Info (167097): Central Channel 1
                Info (167097): PIN_W38                      
                Info (167097): RXPMA_X0_Y44_N137            
                Info (167097): HSSIPLL_X0_Y44_N135          
                Info (167097): CLOCKDIVIDER_X0_Y44_N136     
                Info (167097): TXPMA_X0_Y44_N138            
                Info (167097): PIN_V36                      
            Info (167097): Regular Channel 2
                Info (167097): PIN_U38                      PCIE_RX_IN[6] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 67
                Info (167097): RXPMA_X0_Y47_N137            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 5003
                Info (167097): RXPCS_X0_Y47_N139            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs6 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 4138
                Info (167097): HSSIPLL_X0_Y47_N135          PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll6 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 2332
                Info (167097): CLOCKDIVIDER_X0_Y47_N136     
                Info (167097): TXPCS_X0_Y47_N140            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs6 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 6080
                Info (167097): TXPMA_X0_Y47_N138            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma6 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 6778
                Info (167097): PIN_T36                      PCIE_TX_OUT[6] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 68
            Info (167097): Regular Channel 3
                Info (167097): PIN_R38                      PCIE_RX_IN[7] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 67
                Info (167097): RXPMA_X0_Y50_N137            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 5080
                Info (167097): RXPCS_X0_Y50_N139            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs7 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 4401
                Info (167097): HSSIPLL_X0_Y50_N135          PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll7 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 2376
                Info (167097): CLOCKDIVIDER_X0_Y50_N136     
                Info (167097): TXPCS_X0_Y50_N140            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs7 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 6224
                Info (167097): TXPMA_X0_Y50_N138            PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma7 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 6856
                Info (167097): PIN_P36                      PCIE_TX_OUT[7] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 68
        Info (167097): Atoms placed to IOBANK_QL2
            Info (167097): CMU_X0_Y69_N139              
            Info (167097): Regular Channel 0
                Info (167097): PIN_N38                      
                Info (167097): RXPMA_X0_Y63_N137            
                Info (167097): RXPCS_X0_Y63_N139            
                Info (167097): HSSIPLL_X0_Y63_N135          
                Info (167097): CLOCKDIVIDER_X0_Y63_N136     
                Info (167097): TXPCS_X0_Y63_N140            
                Info (167097): TXPMA_X0_Y63_N138            
                Info (167097): PIN_M36                      
            Info (167097): Regular Channel 1
                Info (167097): PIN_L38                      
                Info (167097): RXPMA_X0_Y66_N137            
                Info (167097): RXPCS_X0_Y66_N139            
                Info (167097): HSSIPLL_X0_Y66_N135          
                Info (167097): CLOCKDIVIDER_X0_Y66_N136     
                Info (167097): TXPCS_X0_Y66_N140            
                Info (167097): TXPMA_X0_Y66_N138            
                Info (167097): PIN_K36                      
            Info (167097): Central Channel 0
                Info (167097): PIN_J38                      
                Info (167097): RXPMA_X0_Y69_N137            
                Info (167097): HSSIPLL_X0_Y69_N135          
                Info (167097): CLOCKDIVIDER_X0_Y69_N136     
                Info (167097): TXPMA_X0_Y69_N138            
                Info (167097): PIN_H36                      
            Info (167097): Central Channel 1
                Info (167097): PIN_G38                      
                Info (167097): RXPMA_X0_Y72_N137            
                Info (167097): HSSIPLL_X0_Y72_N135          
                Info (167097): CLOCKDIVIDER_X0_Y72_N136     
                Info (167097): TXPMA_X0_Y72_N138            
                Info (167097): PIN_F36                      
            Info (167097): Regular Channel 2
                Info (167097): PIN_E38                      
                Info (167097): RXPMA_X0_Y75_N137            
                Info (167097): RXPCS_X0_Y75_N139            
                Info (167097): HSSIPLL_X0_Y75_N135          
                Info (167097): CLOCKDIVIDER_X0_Y75_N136     
                Info (167097): TXPCS_X0_Y75_N140            
                Info (167097): TXPMA_X0_Y75_N138            
                Info (167097): PIN_D36                      
            Info (167097): Regular Channel 3
                Info (167097): PIN_C38                      
                Info (167097): RXPMA_X0_Y78_N137            
                Info (167097): RXPCS_X0_Y78_N139            
                Info (167097): HSSIPLL_X0_Y78_N135          
                Info (167097): CLOCKDIVIDER_X0_Y78_N136     
                Info (167097): TXPCS_X0_Y78_N140            
                Info (167097): TXPMA_X0_Y78_N138            
                Info (167097): PIN_B36                      
    Info (167097): QUAD_SIDE_RIGHT
        Info (167097): PCIEHIP_X119_Y3_N134         
        Info (167097): CALIBRATIONBLOCK_X119_Y2_N135  
        Info (167097): CALIBRATIONBLOCK_X119_Y89_N135  
        Info (167097): ATX LCTANK_X119_Y25_N135
            Info (167097): CMU_X119_Y25_N137            
            Info (167097): HSSIPLL_X119_Y25_N135        
            Info (167097): CLOCKDIVIDER_X119_Y25_N136   
        Info (167097): Atoms placed to IOBANK_QR0
            Info (167097): CMU_X119_Y10_N139            
            Info (167097): Regular Channel 0
                Info (167097): PIN_AU2                      
                Info (167097): RXPMA_X119_Y4_N137           
                Info (167097): RXPCS_X119_Y4_N139           
                Info (167097): HSSIPLL_X119_Y4_N135         
                Info (167097): CLOCKDIVIDER_X119_Y4_N136    
                Info (167097): TXPCS_X119_Y4_N140           
                Info (167097): TXPMA_X119_Y4_N138           
                Info (167097): PIN_AT4                      
            Info (167097): Regular Channel 1
                Info (167097): PIN_AR2                      
                Info (167097): RXPMA_X119_Y7_N137           
                Info (167097): RXPCS_X119_Y7_N139           
                Info (167097): HSSIPLL_X119_Y7_N135         
                Info (167097): CLOCKDIVIDER_X119_Y7_N136    
                Info (167097): TXPCS_X119_Y7_N140           
                Info (167097): TXPMA_X119_Y7_N138           
                Info (167097): PIN_AP4                      
            Info (167097): Central Channel 0
                Info (167097): PIN_AN2                      
                Info (167097): RXPMA_X119_Y10_N137          
                Info (167097): HSSIPLL_X119_Y10_N135        
                Info (167097): CLOCKDIVIDER_X119_Y10_N136   
                Info (167097): TXPMA_X119_Y10_N138          
                Info (167097): PIN_AM4                      
            Info (167097): Central Channel 1
                Info (167097): PIN_AL2                      
                Info (167097): RXPMA_X119_Y13_N137          
                Info (167097): HSSIPLL_X119_Y13_N135        
                Info (167097): CLOCKDIVIDER_X119_Y13_N136   
                Info (167097): TXPMA_X119_Y13_N138          
                Info (167097): PIN_AK4                      
            Info (167097): Regular Channel 2
                Info (167097): PIN_AJ2                      
                Info (167097): RXPMA_X119_Y16_N137          
                Info (167097): RXPCS_X119_Y16_N139          
                Info (167097): HSSIPLL_X119_Y16_N135        
                Info (167097): CLOCKDIVIDER_X119_Y16_N136   
                Info (167097): TXPCS_X119_Y16_N140          
                Info (167097): TXPMA_X119_Y16_N138          
                Info (167097): PIN_AH4                      
            Info (167097): Regular Channel 3
                Info (167097): PIN_AG2                      
                Info (167097): RXPMA_X119_Y19_N137          
                Info (167097): RXPCS_X119_Y19_N139          
                Info (167097): HSSIPLL_X119_Y19_N135        
                Info (167097): CLOCKDIVIDER_X119_Y19_N136   
                Info (167097): TXPCS_X119_Y19_N140          
                Info (167097): TXPMA_X119_Y19_N138          
                Info (167097): PIN_AF4                      
        Info (167097): Atoms placed to IOBANK_QR1
            Info (167097): CMU_X119_Y41_N139            
            Info (167097): Regular Channel 0
                Info (167097): PIN_AE2                      
                Info (167097): RXPMA_X119_Y35_N137          
                Info (167097): RXPCS_X119_Y35_N139          
                Info (167097): HSSIPLL_X119_Y35_N135        
                Info (167097): CLOCKDIVIDER_X119_Y35_N136   
                Info (167097): TXPCS_X119_Y35_N140          
                Info (167097): TXPMA_X119_Y35_N138          
                Info (167097): PIN_AD4                      
            Info (167097): Regular Channel 1
                Info (167097): PIN_AC2                      
                Info (167097): RXPMA_X119_Y38_N137          
                Info (167097): RXPCS_X119_Y38_N139          
                Info (167097): HSSIPLL_X119_Y38_N135        
                Info (167097): CLOCKDIVIDER_X119_Y38_N136   
                Info (167097): TXPCS_X119_Y38_N140          
                Info (167097): TXPMA_X119_Y38_N138          
                Info (167097): PIN_AB4                      
            Info (167097): Central Channel 0
                Info (167097): PIN_AA2                      
                Info (167097): RXPMA_X119_Y41_N137          
                Info (167097): HSSIPLL_X119_Y41_N135        
                Info (167097): CLOCKDIVIDER_X119_Y41_N136   
                Info (167097): TXPMA_X119_Y41_N138          
                Info (167097): PIN_Y4                       
            Info (167097): Central Channel 1
                Info (167097): PIN_W2                       
                Info (167097): RXPMA_X119_Y44_N137          
                Info (167097): HSSIPLL_X119_Y44_N135        
                Info (167097): CLOCKDIVIDER_X119_Y44_N136   
                Info (167097): TXPMA_X119_Y44_N138          
                Info (167097): PIN_V4                       
            Info (167097): Regular Channel 2
                Info (167097): PIN_U2                       
                Info (167097): RXPMA_X119_Y47_N137          
                Info (167097): RXPCS_X119_Y47_N139          
                Info (167097): HSSIPLL_X119_Y47_N135        
                Info (167097): CLOCKDIVIDER_X119_Y47_N136   
                Info (167097): TXPCS_X119_Y47_N140          
                Info (167097): TXPMA_X119_Y47_N138          
                Info (167097): PIN_T4                       
            Info (167097): Regular Channel 3
                Info (167097): PIN_R2                       
                Info (167097): RXPMA_X119_Y50_N137          
                Info (167097): RXPCS_X119_Y50_N139          
                Info (167097): HSSIPLL_X119_Y50_N135        
                Info (167097): CLOCKDIVIDER_X119_Y50_N136   
                Info (167097): TXPCS_X119_Y50_N140          
                Info (167097): TXPMA_X119_Y50_N138          
                Info (167097): PIN_P4                       
        Info (167097): Atoms placed to IOBANK_QR2
            Info (167097): CMU_X119_Y69_N139            
            Info (167097): Regular Channel 0
                Info (167097): PIN_N2                       
                Info (167097): RXPMA_X119_Y63_N137          
                Info (167097): RXPCS_X119_Y63_N139          
                Info (167097): HSSIPLL_X119_Y63_N135        
                Info (167097): CLOCKDIVIDER_X119_Y63_N136   
                Info (167097): TXPCS_X119_Y63_N140          
                Info (167097): TXPMA_X119_Y63_N138          
                Info (167097): PIN_M4                       
            Info (167097): Regular Channel 1
                Info (167097): PIN_L2                       
                Info (167097): RXPMA_X119_Y66_N137          
                Info (167097): RXPCS_X119_Y66_N139          
                Info (167097): HSSIPLL_X119_Y66_N135        
                Info (167097): CLOCKDIVIDER_X119_Y66_N136   
                Info (167097): TXPCS_X119_Y66_N140          
                Info (167097): TXPMA_X119_Y66_N138          
                Info (167097): PIN_K4                       
            Info (167097): Central Channel 0
                Info (167097): PIN_J2                       
                Info (167097): RXPMA_X119_Y69_N137          
                Info (167097): HSSIPLL_X119_Y69_N135        
                Info (167097): CLOCKDIVIDER_X119_Y69_N136   
                Info (167097): TXPMA_X119_Y69_N138          
                Info (167097): PIN_H4                       
            Info (167097): Central Channel 1
                Info (167097): PIN_G2                       
                Info (167097): RXPMA_X119_Y72_N137          
                Info (167097): HSSIPLL_X119_Y72_N135        
                Info (167097): CLOCKDIVIDER_X119_Y72_N136   
                Info (167097): TXPMA_X119_Y72_N138          
                Info (167097): PIN_F4                       
            Info (167097): Regular Channel 2
                Info (167097): PIN_E2                       
                Info (167097): RXPMA_X119_Y75_N137          
                Info (167097): RXPCS_X119_Y75_N139          
                Info (167097): HSSIPLL_X119_Y75_N135        
                Info (167097): CLOCKDIVIDER_X119_Y75_N136   
                Info (167097): TXPCS_X119_Y75_N140          
                Info (167097): TXPMA_X119_Y75_N138          
                Info (167097): PIN_D4                       
            Info (167097): Regular Channel 3
                Info (167097): PIN_C2                       
                Info (167097): RXPMA_X119_Y78_N137          
                Info (167097): RXPCS_X119_Y78_N139          
                Info (167097): HSSIPLL_X119_Y78_N135        
                Info (167097): CLOCKDIVIDER_X119_Y78_N136   
                Info (167097): TXPCS_X119_Y78_N140          
                Info (167097): TXPMA_X119_Y78_N138          
                Info (167097): PIN_B4                       
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_cal
        Info (332166): set_false_path -from [get_cells -compatibility_mode *|alt_cal_channel[*]] 
        Info (332166): set_false_path -from [get_cells -compatibility_mode *|alt_cal_busy] 
    Info (332165): Entity alt_cal_edge_detect
        Info (332166): create_clock -name alt_cal_edge_detect_ff0_clk -period 20 [get_pins -compatibility_mode *|*pd*_det|alt_edge_det_ff0|clk]
        Info (332166): create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 [get_pins -compatibility_mode *|*pd*_det|alt_edge_det_ff0|q]
        Info (332166): create_clock -name alt_cal_edge_detect_ff1_clk -period 20 [get_pins -compatibility_mode *|*pd*_det|alt_edge_det_ff1|clk]
        Info (332166): create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 [get_pins -compatibility_mode *|*pd*_det|alt_edge_det_ff1|q]
        Info (332166): set_clock_groups -asynchronous -group [get_clocks {alt_cal_edge_detect_ff0_clk}]
        Info (332166): set_clock_groups -asynchronous -group [get_clocks {alt_cal_edge_detect_ff0q_clk}]
        Info (332166): set_clock_groups -asynchronous -group [get_clocks {alt_cal_edge_detect_ff1_clk}]
        Info (332166): set_clock_groups -asynchronous -group [get_clocks {alt_cal_edge_detect_ff1q_clk}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../constr/DE4Gen2x8If128.sdc'
Warning (332174): Ignored filter at DE4Gen2x8If128.sdc(56): *|altpll_component|auto_generated|wire_pll1_clk[2] could not be matched with a net File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc Line: 56
Critical Warning (332049): Ignored create_generated_clock at DE4Gen2x8If128.sdc(56): Argument <targets> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc Line: 56
    Info (332050): create_generated_clock -name clk250 -multiply_by 5 -source [get_ports {OSC_50_BANK2}] [get_nets {*|altpll_component|auto_generated|wire_pll1_clk[2]}] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc Line: 56
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout} -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|refclkout} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|refclkout}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout} -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|rateswitchbaseclock} -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock} -duty_cycle 50.00 -name {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk} {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}
    Info (332110): create_generated_clock -source {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk} -divide_by 2 -duty_cycle 50.00 -name {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout} {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll4|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll4|clk[0]}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll3|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll3|clk[0]}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll2|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll2|clk[0]}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll1|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll1|clk[0]}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll0|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll0|clk[0]}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll7|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll7|clk[0]}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll6|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll6|clk[0]}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll5|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll5|clk[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll7|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll6|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll5|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll4|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll3|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll2|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll1|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogrefclkpulse} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogrefclkpulse}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|rateswitchbaseclock} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|rateswitchbaseclock}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogrefclkout[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogrefclkout[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]} -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogfastrefclkout[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogfastrefclkout[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout} -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div1|refclkout} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div1|refclkout}
    Info (332110): create_generated_clock -source {PCIE_REFCLK~input|o} -duty_cycle 50.00 -name {PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER|clkout} {PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER|clkout}
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs7~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs7~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma7~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma7~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[14] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[14] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[7] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[7] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll_cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll_cent_unit0~OBSERVABLEDPRIORESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs6~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs6~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma6~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma6~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[12] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[12] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[6] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[6] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs5~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs5~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma5~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma5~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[10] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[10] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[5] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[5] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs4~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs4~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma4~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma4~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[8] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[8] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[4] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[4] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[6] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[6] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[3] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[3] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[4] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[4] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[2] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[2] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs5~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs5~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs6~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs6~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLEDPRIODISABLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLEDPRIODISABLE }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLEDPRIOLOAD }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLEDPRIOLOAD }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLEDPRIORESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLEDPRIORESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs7~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs7~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs4~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs4~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[0] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[0] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[0] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[0] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[2] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[2] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[1] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[1] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs1~OBSERVABLEQUADRESET }] 20.000
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[1]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at DE4Gen2x8If128.sdc(63): refclk*clkout could not be matched with a clock File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc Line: 63
Warning (332054): Assignment set_clock_groups is accepted but has some problems at DE4Gen2x8If128.sdc(63): Argument -group with value [get_clocks { refclk*clkout }] contains zero elements File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc Line: 63
    Info (332050): set_clock_groups -exclusive -group [get_clocks { refclk*clkout }] -group [get_clocks { *div0*coreclkout}] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc Line: 63
Info (332104): Reading SDC File: '../ip/PCIeGen2x8If128.sdc'
Warning (332174): Ignored filter at PCIeGen2x8If128.sdc(3): refclk could not be matched with a port or pin or register or keeper or net or combinational node or node File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 3
Warning (332049): Ignored create_clock at PCIeGen2x8If128.sdc(3): Argument <targets> is not an object ID File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 3
    Info (332050): create_clock -period "100 MHz" -name {refclk} {refclk} File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 3
Warning (332174): Ignored filter at PCIeGen2x8If128.sdc(4): fixedclk_serdes could not be matched with a port or pin or register or keeper or net or combinational node or node File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 4
Warning (332049): Ignored create_clock at PCIeGen2x8If128.sdc(4): Argument <targets> is not an object ID File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 4
    Info (332050): create_clock -period "100 MHz" -name {fixedclk_serdes} {fixedclk_serdes} File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 4
Warning (332174): Ignored filter at PCIeGen2x8If128.sdc(6): *hssi_pcie_hip|testin[*] could not be matched with a pin File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 6
Warning (332049): Ignored set_false_path at PCIeGen2x8If128.sdc(6): Argument <to> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 6
    Info (332050): set_false_path -to [get_pins -hierarchical {*hssi_pcie_hip|testin[*]} ] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 6
Warning (332174): Ignored filter at PCIeGen2x8If128.sdc(17): *|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr could not be matched with a keeper File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 17
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(17): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 17
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr}] 2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 17
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(18): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 18
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr}] 1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 18
Warning (332174): Ignored filter at PCIeGen2x8If128.sdc(19): *|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[*] could not be matched with a keeper File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 19
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(19): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 19
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[*]}] 3 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 19
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(20): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 20
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[*]}] 2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 20
Warning (332174): Ignored filter at PCIeGen2x8If128.sdc(22): *|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr could not be matched with a keeper File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 22
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(22): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 22
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr}] 2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 22
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(23): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 23
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr}] 1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 23
Warning (332174): Ignored filter at PCIeGen2x8If128.sdc(24): *|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts[*] could not be matched with a keeper File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 24
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(24): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 24
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts[*]}] 3 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 24
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(25): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 25
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts[*]}] 2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 25
Warning (332060): Node: riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]
Warning (332060): Node: riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[2]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|pd_xor~0  from: dataa  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|pd_xor~0  from: datab  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|pd_xor~0  from: dataa  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|pd_xor~0  from: datab  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|pd_xor~0  from: dataa  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|pd_xor~0  from: datab  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|pd_xor~0  from: dataa  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|pd_xor~0  from: datab  to: combout
    Info (332098): From: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0|dpclk  to: PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|wire_cent_unit0_dprioout
    Info (332098): From: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1|dpclk  to: PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|wire_cent_unit1_dprioout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7  from: deserclock[0]  to: clockout
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pldclk  to: PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|reset_status
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk  to: PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 38 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000 alt_cal_edge_detect_ff0_clk
    Info (332111):   20.000 alt_cal_edge_detect_ff0q_clk
    Info (332111):   20.000 alt_cal_edge_detect_ff1_clk
    Info (332111):   20.000 alt_cal_edge_detect_ff1q_clk
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000        clk50
    Info (332111):    8.000       clk125
    Info (332111):   20.000 OSCILLATOR_CLK
    Info (332111):    0.400 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogfastrefclkout[0]
    Info (332111):    2.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogrefclkout[0]
    Info (332111):    2.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogrefclkpulse
    Info (332111):    2.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|rateswitchbaseclock
    Info (332111):    2.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout
    Info (332111):    0.400 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]
    Info (332111):    2.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout
    Info (332111):    2.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock
    Info (332111):    2.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|refclkout
    Info (332111):    2.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div1|refclkout
    Info (332111):    2.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0|deserclock[0]
    Info (332111):    2.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1|deserclock[0]
    Info (332111):    2.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2|deserclock[0]
    Info (332111):    2.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3|deserclock[0]
    Info (332111):    2.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4|deserclock[0]
    Info (332111):    2.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5|deserclock[0]
    Info (332111):    2.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6|deserclock[0]
    Info (332111):    2.000 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7|deserclock[0]
    Info (332111):    0.400 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll0|clk[0]
    Info (332111):    0.400 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll1|clk[0]
    Info (332111):    0.400 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll2|clk[0]
    Info (332111):    0.400 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll3|clk[0]
    Info (332111):    0.400 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll4|clk[0]
    Info (332111):    0.400 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll5|clk[0]
    Info (332111):    0.400 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll6|clk[0]
    Info (332111):    0.400 pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll7|clk[0]
    Info (332111):    4.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout
    Info (332111):    2.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk
    Info (332111):   10.000 PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER|clkout
    Info (332111):   10.000       refclk
Info (176353): Automatically promoted node ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component|ALTPLL50I50O125O250O_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_L3) File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ALTPLL50I50O125O250O_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component|ALTPLL50I50O125O250O_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_L3) File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ALTPLL50I50O125O250O_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node OSC_50_BANK2~input (placed in PIN AC35 (CLK3n)) File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 60
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out  File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v Line: 1203
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12
Info (176353): Automatically promoted node ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l3_w0_n0_mux_dataout  File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/mux_foc.tdf Line: 53
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|ch_testbus0q[0] File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v Line: 258
Info (176353): Automatically promoted node ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l3_w1_n0_mux_dataout  File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/mux_foc.tdf Line: 54
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|ch_testbus0q[1] File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v Line: 258
Info (176353): Automatically promoted node ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l3_w2_n0_mux_dataout  File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/mux_foc.tdf Line: 55
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|ch_testbus0q[2] File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v Line: 258
Info (176353): Automatically promoted node ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l3_w3_n0_mux_dataout  File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/mux_foc.tdf Line: 56
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|ch_testbus0q[3] File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v Line: 258
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 640
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 639
Info (176353): Automatically promoted node ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|state.DPRIO_WRITE  File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v Line: 138
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|Selector10~4 File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v Line: 357
        Info (176357): Destination node ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|Selector90~1 File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v Line: 357
        Info (176357): Destination node ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|Selector18~0 File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v Line: 357
        Info (176357): Destination node ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|Selector21~0 File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v Line: 357
        Info (176357): Destination node ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|Selector36~1 File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v Line: 357
        Info (176357): Destination node ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|Selector18~1 File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v Line: 357
        Info (176357): Destination node ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|Selector30~0 File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v Line: 357
        Info (176357): Destination node ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|Selector19~0 File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v Line: 357
        Info (176357): Destination node ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|Selector20~1 File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v Line: 357
        Info (176357): Destination node ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|Selector22~1 File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v Line: 357
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 224 registers into blocks of type Block RAM
Info (167065): Input frequency of fixedclk for the GXB Central Control Unit "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0" must be 125.0 MHz
Info (167065): Input frequency of fixedclk for the GXB Central Control Unit "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1" must be 125.0 MHz
Info (167066): Clock input frequency of GXB Calibration block atom "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cal_blk0" must be in the frequency range of 10.0 MHz to 125.0 MHz File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 1420
Info (167067): Input frequency of dpclk for the GXB Central Control Unit "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0" must be in the frequency range of 37.5 MHz to 50.0 MHz File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 1829
Info (167067): Input frequency of dpclk for the GXB Central Control Unit "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1" must be in the frequency range of 37.5 MHz to 50.0 MHz File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v Line: 1969
Warning (15055): PLL "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component|ALTPLL50I50O125O250O_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ALTPLL50I50O125O250O_altpll.v Line: 45
    Info (15024): Input port INCLK[0] of node "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component|ALTPLL50I50O125O250O_altpll:auto_generated|pll1" is driven by OSC_50_BANK2~inputclkctrl which is OUTCLK output port of Clock enable block type node OSC_50_BANK2~inputclkctrl File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ALTPLL50I50O125O250O_altpll.v Line: 45
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:31
Info (171121): Fitter preparation operations ending: elapsed time is 00:02:05
Info (170189): Fitter placement preparation operations beginning
Warning (170052): Fitter has implemented the following 381 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170056): Fitter has implemented the following 381 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:45
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:03:20
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 15% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X12_Y12 to location X23_Y23
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:05:29
Info (11888): Total time spent on timing analysis during the Fitter is 176.74 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:01:03
Critical Warning (185021): Detected external clock signal directly connected to the RAM "riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rData[3]" CLK0 port. This connection may cause unexpected memory behavior if your external clock signal violates the minimum pulse width specifications (clock high time and clock low time). File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_m5r1.tdf Line: 121
Info (144001): Generated suppressed messages file /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/bit/DE4Gen2x8If128.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 3985 megabytes
    Info: Processing ended: Wed Aug 29 18:35:59 2018
    Info: Elapsed time: 00:14:50
    Info: Total CPU time (on all processors): 00:26:30


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/bit/DE4Gen2x8If128.fit.smsg.


