

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_92_9'
================================================================
* Date:           Sun Sep 15 02:59:39 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_9  |       15|       15|         8|          4|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   4|      -|      -|    -|
|Expression       |        -|   -|      0|    110|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|     30|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    142|    -|
|Register         |        -|   -|    137|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   4|    137|    282|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   4|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_16_1_1_U34  |mux_3_2_16_1_1  |        0|   0|  0|  13|    0|
    |mux_4_2_6_1_1_U33   |mux_4_2_6_1_1   |        0|   0|  0|  17|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  30|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+---------------------------------+--------------+
    |               Instance              |              Module             |  Expression  |
    +-------------------------------------+---------------------------------+--------------+
    |mac_muladd_10s_15ns_24ns_24_4_1_U35  |mac_muladd_10s_15ns_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_10s_15ns_24ns_24_4_1_U36  |mac_muladd_10s_15ns_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_10s_15ns_24ns_24_4_1_U37  |mac_muladd_10s_15ns_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_10s_15ns_24ns_24_4_1_U38  |mac_muladd_10s_15ns_24ns_24_4_1  |  i0 + i1 * i2|
    +-------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln92_fu_242_p2         |         +|   0|  0|  10|           2|           1|
    |ap_condition_504           |       and|   0|  0|   2|           1|           1|
    |icmp_ln92_fu_236_p2        |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln98_1_fu_434_p2      |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln98_fu_429_p2        |      icmp|   0|  0|  10|           2|           1|
    |or_ln98_fu_439_p2          |        or|   0|  0|   2|           1|           1|
    |layer2_output_4_fu_453_p3  |    select|   0|  0|  16|           1|          16|
    |layer2_output_5_fu_461_p3  |    select|   0|  0|  16|           1|          16|
    |layer2_output_fu_445_p3    |    select|   0|  0|  16|           1|          16|
    |max_val_fu_468_p3          |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 110|          15|          73|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  21|          5|    1|          5|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_partial_sum_phi_fu_217_p4     |   9|          2|   16|         32|
    |ap_sig_allocacmp_conv_i_i_le11_out_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_conv_i_i_le13_out_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_i_1                     |   9|          2|    2|          4|
    |ap_sig_allocacmp_layer2_output_3_load    |   9|          2|   16|         32|
    |conv_i_i_le11_out_o                      |   9|          2|   16|         32|
    |conv_i_i_le13_out_o                      |   9|          2|   16|         32|
    |i_fu_84                                  |   9|          2|    2|          4|
    |layer2_output_3_fu_88                    |   9|          2|   16|         32|
    |p_0_0_0114_i3_out_o                      |  13|          3|   16|         48|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 142|         32|  136|        291|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   4|   0|    4|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_partial_sum_reg_214  |  16|   0|   16|          0|
    |i_1_reg_559                               |   2|   0|    2|          0|
    |i_1_reg_559_pp0_iter1_reg                 |   2|   0|    2|          0|
    |i_fu_84                                   |   2|   0|    2|          0|
    |icmp_ln92_reg_567                         |   1|   0|    1|          0|
    |layer1_output_1_load_reg_626              |  15|   0|   15|          0|
    |layer1_output_2_load_reg_631              |  15|   0|   15|          0|
    |layer1_output_3_load_reg_636              |  15|   0|   15|          0|
    |layer2_output_3_fu_88                     |  16|   0|   16|          0|
    |layer2_output_3_load_reg_666              |  16|   0|   16|          0|
    |layer2_weight_tile_1_load_reg_611         |  10|   0|   10|          0|
    |layer2_weight_tile_2_load_reg_616         |  10|   0|   10|          0|
    |layer2_weight_tile_3_load_reg_621         |  10|   0|   10|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 137|   0|  137|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_92_9|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_92_9|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_92_9|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_92_9|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_92_9|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_92_9|  return value|
|conv_i_i_le8_lcssa15           |   in|   16|     ap_none|                     conv_i_i_le8_lcssa15|        scalar|
|layer2_weight_tile_address0    |  out|    2|   ap_memory|                       layer2_weight_tile|         array|
|layer2_weight_tile_ce0         |  out|    1|   ap_memory|                       layer2_weight_tile|         array|
|layer2_weight_tile_q0          |   in|   10|   ap_memory|                       layer2_weight_tile|         array|
|layer2_weight_tile_1_address0  |  out|    2|   ap_memory|                     layer2_weight_tile_1|         array|
|layer2_weight_tile_1_ce0       |  out|    1|   ap_memory|                     layer2_weight_tile_1|         array|
|layer2_weight_tile_1_q0        |   in|   10|   ap_memory|                     layer2_weight_tile_1|         array|
|layer2_weight_tile_2_address0  |  out|    2|   ap_memory|                     layer2_weight_tile_2|         array|
|layer2_weight_tile_2_ce0       |  out|    1|   ap_memory|                     layer2_weight_tile_2|         array|
|layer2_weight_tile_2_q0        |   in|   10|   ap_memory|                     layer2_weight_tile_2|         array|
|layer2_weight_tile_3_address0  |  out|    2|   ap_memory|                     layer2_weight_tile_3|         array|
|layer2_weight_tile_3_ce0       |  out|    1|   ap_memory|                     layer2_weight_tile_3|         array|
|layer2_weight_tile_3_q0        |   in|   10|   ap_memory|                     layer2_weight_tile_3|         array|
|tile_1                         |   in|    3|     ap_none|                                   tile_1|        scalar|
|layer1_output_address0         |  out|    1|   ap_memory|                            layer1_output|         array|
|layer1_output_ce0              |  out|    1|   ap_memory|                            layer1_output|         array|
|layer1_output_q0               |   in|   15|   ap_memory|                            layer1_output|         array|
|layer1_output_1_address0       |  out|    1|   ap_memory|                          layer1_output_1|         array|
|layer1_output_1_ce0            |  out|    1|   ap_memory|                          layer1_output_1|         array|
|layer1_output_1_q0             |   in|   15|   ap_memory|                          layer1_output_1|         array|
|layer1_output_2_address0       |  out|    1|   ap_memory|                          layer1_output_2|         array|
|layer1_output_2_ce0            |  out|    1|   ap_memory|                          layer1_output_2|         array|
|layer1_output_2_q0             |   in|   15|   ap_memory|                          layer1_output_2|         array|
|layer1_output_3_address0       |  out|    1|   ap_memory|                          layer1_output_3|         array|
|layer1_output_3_ce0            |  out|    1|   ap_memory|                          layer1_output_3|         array|
|layer1_output_3_q0             |   in|   15|   ap_memory|                          layer1_output_3|         array|
|cmp131                         |   in|    1|     ap_none|                                   cmp131|        scalar|
|conv_i_i_le13_out_i            |   in|   16|     ap_ovld|                        conv_i_i_le13_out|       pointer|
|conv_i_i_le13_out_o            |  out|   16|     ap_ovld|                        conv_i_i_le13_out|       pointer|
|conv_i_i_le13_out_o_ap_vld     |  out|    1|     ap_ovld|                        conv_i_i_le13_out|       pointer|
|conv_i_i_le11_out_i            |   in|   16|     ap_ovld|                        conv_i_i_le11_out|       pointer|
|conv_i_i_le11_out_o            |  out|   16|     ap_ovld|                        conv_i_i_le11_out|       pointer|
|conv_i_i_le11_out_o_ap_vld     |  out|    1|     ap_ovld|                        conv_i_i_le11_out|       pointer|
|conv_i_i_le9_out               |  out|   16|      ap_vld|                         conv_i_i_le9_out|       pointer|
|conv_i_i_le9_out_ap_vld        |  out|    1|      ap_vld|                         conv_i_i_le9_out|       pointer|
|p_0_0_0114_i3_out_i            |   in|   16|     ap_ovld|                        p_0_0_0114_i3_out|       pointer|
|p_0_0_0114_i3_out_o            |  out|   16|     ap_ovld|                        p_0_0_0114_i3_out|       pointer|
|p_0_0_0114_i3_out_o_ap_vld     |  out|    1|     ap_ovld|                        p_0_0_0114_i3_out|       pointer|
+-------------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 4, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.19>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%layer2_output_3 = alloca i32 1"   --->   Operation 12 'alloca' 'layer2_output_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cmp131_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp131"   --->   Operation 13 'read' 'cmp131_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tile_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %tile_1"   --->   Operation 14 'read' 'tile_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv_i_i_le8_lcssa15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_le8_lcssa15"   --->   Operation 15 'read' 'conv_i_i_le8_lcssa15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.61ns)   --->   "%store_ln0 = store i16 %conv_i_i_le8_lcssa15_read, i16 %layer2_output_3"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body130"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [nn.cpp:92]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%icmp_ln92 = icmp_eq  i2 %i_1, i2 3" [nn.cpp:92]   --->   Operation 20 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%add_ln92 = add i2 %i_1, i2 1" [nn.cpp:92]   --->   Operation 21 'add' 'add_ln92' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %for.body130.split, void %for.inc162.exitStub" [nn.cpp:92]   --->   Operation 22 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i2 %i_1" [nn.cpp:92]   --->   Operation 23 'zext' 'zext_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [nn.cpp:93]   --->   Operation 24 'specpipeline' 'specpipeline_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln92 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [nn.cpp:92]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [nn.cpp:92]   --->   Operation 26 'specloopname' 'specloopname_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %cmp131_read, void, void" [nn.cpp:94]   --->   Operation 27 'br' 'br_ln94' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%layer2_weight_tile_addr = getelementptr i10 %layer2_weight_tile, i64 0, i64 %zext_ln92" [nn.cpp:92]   --->   Operation 28 'getelementptr' 'layer2_weight_tile_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%layer2_weight_tile_1_addr = getelementptr i10 %layer2_weight_tile_1, i64 0, i64 %zext_ln92" [nn.cpp:92]   --->   Operation 29 'getelementptr' 'layer2_weight_tile_1_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer2_weight_tile_2_addr = getelementptr i10 %layer2_weight_tile_2, i64 0, i64 %zext_ln92" [nn.cpp:92]   --->   Operation 30 'getelementptr' 'layer2_weight_tile_2_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer2_weight_tile_3_addr = getelementptr i10 %layer2_weight_tile_3, i64 0, i64 %zext_ln92" [nn.cpp:92]   --->   Operation 31 'getelementptr' 'layer2_weight_tile_3_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.15ns)   --->   "%layer2_weight_tile_load = load i2 %layer2_weight_tile_addr" [nn.cpp:92]   --->   Operation 32 'load' 'layer2_weight_tile_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 3> <RAM>
ST_1 : Operation 33 [2/2] (2.15ns)   --->   "%layer2_weight_tile_1_load = load i2 %layer2_weight_tile_1_addr" [nn.cpp:92]   --->   Operation 33 'load' 'layer2_weight_tile_1_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 3> <RAM>
ST_1 : Operation 34 [2/2] (2.15ns)   --->   "%layer2_weight_tile_2_load = load i2 %layer2_weight_tile_2_addr" [nn.cpp:92]   --->   Operation 34 'load' 'layer2_weight_tile_2_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 3> <RAM>
ST_1 : Operation 35 [2/2] (2.15ns)   --->   "%layer2_weight_tile_3_load = load i2 %layer2_weight_tile_3_addr" [nn.cpp:92]   --->   Operation 35 'load' 'layer2_weight_tile_3_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 3> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %tile_1_read, i32 2" [nn.cpp:96]   --->   Operation 36 'bitselect' 'tmp' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i1 %tmp" [nn.cpp:96]   --->   Operation 37 'zext' 'zext_ln96' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%layer1_output_addr = getelementptr i15 %layer1_output, i64 0, i64 %zext_ln96" [nn.cpp:96]   --->   Operation 38 'getelementptr' 'layer1_output_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%layer1_output_1_addr = getelementptr i15 %layer1_output_1, i64 0, i64 %zext_ln96" [nn.cpp:96]   --->   Operation 39 'getelementptr' 'layer1_output_1_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%layer1_output_2_addr = getelementptr i15 %layer1_output_2, i64 0, i64 %zext_ln96" [nn.cpp:96]   --->   Operation 40 'getelementptr' 'layer1_output_2_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%layer1_output_3_addr = getelementptr i15 %layer1_output_3, i64 0, i64 %zext_ln96" [nn.cpp:96]   --->   Operation 41 'getelementptr' 'layer1_output_3_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.15ns)   --->   "%layer1_output_load = load i1 %layer1_output_addr" [nn.cpp:96]   --->   Operation 42 'load' 'layer1_output_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 2> <RAM>
ST_1 : Operation 43 [2/2] (2.15ns)   --->   "%layer1_output_1_load = load i1 %layer1_output_1_addr" [nn.cpp:96]   --->   Operation 43 'load' 'layer1_output_1_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 2> <RAM>
ST_1 : Operation 44 [2/2] (2.15ns)   --->   "%layer1_output_2_load = load i1 %layer1_output_2_addr" [nn.cpp:96]   --->   Operation 44 'load' 'layer1_output_2_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 2> <RAM>
ST_1 : Operation 45 [2/2] (2.15ns)   --->   "%layer1_output_3_load = load i1 %layer1_output_3_addr" [nn.cpp:96]   --->   Operation 45 'load' 'layer1_output_3_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 2> <RAM>
ST_1 : Operation 46 [1/1] (1.61ns)   --->   "%store_ln92 = store i2 %add_ln92, i2 %i" [nn.cpp:92]   --->   Operation 46 'store' 'store_ln92' <Predicate = (!icmp_ln92)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.60>
ST_2 : Operation 47 [1/2] (2.15ns)   --->   "%layer2_weight_tile_load = load i2 %layer2_weight_tile_addr" [nn.cpp:92]   --->   Operation 47 'load' 'layer2_weight_tile_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 3> <RAM>
ST_2 : Operation 48 [1/2] (2.15ns)   --->   "%layer2_weight_tile_1_load = load i2 %layer2_weight_tile_1_addr" [nn.cpp:92]   --->   Operation 48 'load' 'layer2_weight_tile_1_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 3> <RAM>
ST_2 : Operation 49 [1/2] (2.15ns)   --->   "%layer2_weight_tile_2_load = load i2 %layer2_weight_tile_2_addr" [nn.cpp:92]   --->   Operation 49 'load' 'layer2_weight_tile_2_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 3> <RAM>
ST_2 : Operation 50 [1/2] (2.15ns)   --->   "%layer2_weight_tile_3_load = load i2 %layer2_weight_tile_3_addr" [nn.cpp:92]   --->   Operation 50 'load' 'layer2_weight_tile_3_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 3> <RAM>
ST_2 : Operation 51 [1/2] (2.15ns)   --->   "%layer1_output_load = load i1 %layer1_output_addr" [nn.cpp:96]   --->   Operation 51 'load' 'layer1_output_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 2> <RAM>
ST_2 : Operation 52 [1/2] (2.15ns)   --->   "%layer1_output_1_load = load i1 %layer1_output_1_addr" [nn.cpp:96]   --->   Operation 52 'load' 'layer1_output_1_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 2> <RAM>
ST_2 : Operation 53 [1/2] (2.15ns)   --->   "%layer1_output_2_load = load i1 %layer1_output_2_addr" [nn.cpp:96]   --->   Operation 53 'load' 'layer1_output_2_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 2> <RAM>
ST_2 : Operation 54 [1/2] (2.15ns)   --->   "%layer1_output_3_load = load i1 %layer1_output_3_addr" [nn.cpp:96]   --->   Operation 54 'load' 'layer1_output_3_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 2> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i15 %layer1_output_load" [nn.cpp:96]   --->   Operation 55 'zext' 'zext_ln96_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i10 %layer2_weight_tile_load" [nn.cpp:96]   --->   Operation 56 'sext' 'sext_ln96' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 57 [3/3] (1.45ns) (grouped into DSP with root node add_ln96)   --->   "%mul_ln96 = mul i24 %sext_ln96, i24 %zext_ln96_1" [nn.cpp:96]   --->   Operation 57 'mul' 'mul_ln96' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.67>
ST_3 : Operation 58 [1/1] (1.67ns)   --->   "%merge_i = mux i6 @_ssdm_op_Mux.ap_auto.4i6.i2, i6 34, i6 7, i6 11, i6 11, i2 %i_1" [nn.cpp:92]   --->   Operation 58 'mux' 'merge_i' <Predicate = (!icmp_ln92 & cmp131_read)> <Delay = 1.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i6 %merge_i" [nn.cpp:94]   --->   Operation 59 'sext' 'sext_ln94' <Predicate = (!icmp_ln92 & cmp131_read)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.61ns)   --->   "%br_ln94 = br void %for.body144.lr.ph_ifconv" [nn.cpp:94]   --->   Operation 60 'br' 'br_ln94' <Predicate = (!icmp_ln92 & cmp131_read)> <Delay = 1.61>
ST_3 : Operation 61 [2/3] (1.45ns) (grouped into DSP with root node add_ln96)   --->   "%mul_ln96 = mul i24 %sext_ln96, i24 %zext_ln96_1" [nn.cpp:96]   --->   Operation 61 'mul' 'mul_ln96' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln96_2 = zext i15 %layer1_output_1_load" [nn.cpp:96]   --->   Operation 62 'zext' 'zext_ln96_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln96_1 = sext i10 %layer2_weight_tile_1_load" [nn.cpp:96]   --->   Operation 63 'sext' 'sext_ln96_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 64 [3/3] (1.45ns) (grouped into DSP with root node add_ln96_1)   --->   "%mul_ln96_1 = mul i24 %sext_ln96_1, i24 %zext_ln96_2" [nn.cpp:96]   --->   Operation 64 'mul' 'mul_ln96_1' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.35>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%layer2_output_3_load = load i16 %layer2_output_3"   --->   Operation 65 'load' 'layer2_output_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%conv_i_i_le11_out_load = load i16 %conv_i_i_le11_out" [nn.cpp:94]   --->   Operation 66 'load' 'conv_i_i_le11_out_load' <Predicate = (!icmp_ln92 & !cmp131_read)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%conv_i_i_le13_out_load = load i16 %conv_i_i_le13_out" [nn.cpp:94]   --->   Operation 67 'load' 'conv_i_i_le13_out_load' <Predicate = (!icmp_ln92 & !cmp131_read)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.64ns)   --->   "%tmp_4 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %layer2_output_3_load, i16 %conv_i_i_le11_out_load, i16 %conv_i_i_le13_out_load, i2 %i_1" [nn.cpp:94]   --->   Operation 68 'mux' 'tmp_4' <Predicate = (!icmp_ln92 & !cmp131_read)> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (1.61ns)   --->   "%store_ln94 = store i16 %layer2_output_3_load, i16 %p_0_0_0114_i3_out" [nn.cpp:94]   --->   Operation 69 'store' 'store_ln94' <Predicate = (!icmp_ln92 & !cmp131_read)> <Delay = 1.61>
ST_4 : Operation 70 [1/1] (1.61ns)   --->   "%br_ln94 = br void %for.body144.lr.ph_ifconv" [nn.cpp:94]   --->   Operation 70 'br' 'br_ln94' <Predicate = (!icmp_ln92 & !cmp131_read)> <Delay = 1.61>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%partial_sum = phi i16 %sext_ln94, void, i16 %tmp_4, void" [nn.cpp:94]   --->   Operation 71 'phi' 'partial_sum' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 72 [1/3] (0.00ns) (grouped into DSP with root node add_ln96)   --->   "%mul_ln96 = mul i24 %sext_ln96, i24 %zext_ln96_1" [nn.cpp:96]   --->   Operation 72 'mul' 'mul_ln96' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %partial_sum, i8 0" [nn.cpp:96]   --->   Operation 73 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96 = add i24 %shl_ln2, i24 %mul_ln96" [nn.cpp:96]   --->   Operation 74 'add' 'add_ln96' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [2/3] (1.45ns) (grouped into DSP with root node add_ln96_1)   --->   "%mul_ln96_1 = mul i24 %sext_ln96_1, i24 %zext_ln96_2" [nn.cpp:96]   --->   Operation 75 'mul' 'mul_ln96_1' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln96_3 = zext i15 %layer1_output_2_load" [nn.cpp:96]   --->   Operation 76 'zext' 'zext_ln96_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln96_2 = sext i10 %layer2_weight_tile_2_load" [nn.cpp:96]   --->   Operation 77 'sext' 'sext_ln96_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 78 [3/3] (1.45ns) (grouped into DSP with root node add_ln96_2)   --->   "%mul_ln96_2 = mul i24 %sext_ln96_2, i24 %zext_ln96_3" [nn.cpp:96]   --->   Operation 78 'mul' 'mul_ln96_2' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 %layer2_output_3_load, i16 %conv_i_i_le9_out"   --->   Operation 116 'store' 'store_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 117 'ret' 'ret_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 79 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96 = add i24 %shl_ln2, i24 %mul_ln96" [nn.cpp:96]   --->   Operation 79 'add' 'add_ln96' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 80 [1/3] (0.00ns) (grouped into DSP with root node add_ln96_1)   --->   "%mul_ln96_1 = mul i24 %sext_ln96_1, i24 %zext_ln96_2" [nn.cpp:96]   --->   Operation 80 'mul' 'mul_ln96_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln96, i32 8, i32 23" [nn.cpp:96]   --->   Operation 81 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln96_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [nn.cpp:96]   --->   Operation 82 'bitconcatenate' 'shl_ln96_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96_1 = add i24 %shl_ln96_1, i24 %mul_ln96_1" [nn.cpp:96]   --->   Operation 83 'add' 'add_ln96_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 84 [2/3] (1.45ns) (grouped into DSP with root node add_ln96_2)   --->   "%mul_ln96_2 = mul i24 %sext_ln96_2, i24 %zext_ln96_3" [nn.cpp:96]   --->   Operation 84 'mul' 'mul_ln96_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln96_4 = zext i15 %layer1_output_3_load" [nn.cpp:96]   --->   Operation 85 'zext' 'zext_ln96_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln96_3 = sext i10 %layer2_weight_tile_3_load" [nn.cpp:96]   --->   Operation 86 'sext' 'sext_ln96_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [3/3] (1.45ns) (grouped into DSP with root node add_ln96_3)   --->   "%mul_ln96_3 = mul i24 %sext_ln96_3, i24 %zext_ln96_4" [nn.cpp:96]   --->   Operation 87 'mul' 'mul_ln96_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 88 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96_1 = add i24 %shl_ln96_1, i24 %mul_ln96_1" [nn.cpp:96]   --->   Operation 88 'add' 'add_ln96_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 89 [1/3] (0.00ns) (grouped into DSP with root node add_ln96_2)   --->   "%mul_ln96_2 = mul i24 %sext_ln96_2, i24 %zext_ln96_3" [nn.cpp:96]   --->   Operation 89 'mul' 'mul_ln96_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln96_1, i32 8, i32 23" [nn.cpp:96]   --->   Operation 90 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln96_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0" [nn.cpp:96]   --->   Operation 91 'bitconcatenate' 'shl_ln96_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96_2 = add i24 %shl_ln96_2, i24 %mul_ln96_2" [nn.cpp:96]   --->   Operation 92 'add' 'add_ln96_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 93 [2/3] (1.45ns) (grouped into DSP with root node add_ln96_3)   --->   "%mul_ln96_3 = mul i24 %sext_ln96_3, i24 %zext_ln96_4" [nn.cpp:96]   --->   Operation 93 'mul' 'mul_ln96_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 94 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96_2 = add i24 %shl_ln96_2, i24 %mul_ln96_2" [nn.cpp:96]   --->   Operation 94 'add' 'add_ln96_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [1/3] (0.00ns) (grouped into DSP with root node add_ln96_3)   --->   "%mul_ln96_3 = mul i24 %sext_ln96_3, i24 %zext_ln96_4" [nn.cpp:96]   --->   Operation 95 'mul' 'mul_ln96_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln96_2, i32 8, i32 23" [nn.cpp:96]   --->   Operation 96 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln96_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0" [nn.cpp:96]   --->   Operation 97 'bitconcatenate' 'shl_ln96_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96_3 = add i24 %shl_ln96_3, i24 %mul_ln96_3" [nn.cpp:96]   --->   Operation 98 'add' 'add_ln96_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 5.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%conv_i_i_le11_out_load_1 = load i16 %conv_i_i_le11_out" [nn.cpp:98]   --->   Operation 99 'load' 'conv_i_i_le11_out_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%conv_i_i_le13_out_load_1 = load i16 %conv_i_i_le13_out" [nn.cpp:98]   --->   Operation 100 'load' 'conv_i_i_le13_out_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%p_0_0_0114_i3_out_load = load i16 %p_0_0_0114_i3_out" [nn.cpp:98]   --->   Operation 101 'load' 'p_0_0_0114_i3_out_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96_3 = add i24 %shl_ln96_3, i24 %mul_ln96_3" [nn.cpp:96]   --->   Operation 102 'add' 'add_ln96_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln96_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln96_3, i32 8, i32 23" [nn.cpp:96]   --->   Operation 103 'partselect' 'trunc_ln96_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (1.58ns)   --->   "%icmp_ln98 = icmp_eq  i2 %i_1, i2 0" [nn.cpp:98]   --->   Operation 104 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (1.58ns)   --->   "%icmp_ln98_1 = icmp_eq  i2 %i_1, i2 1" [nn.cpp:98]   --->   Operation 105 'icmp' 'icmp_ln98_1' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node layer2_output)   --->   "%or_ln98 = or i1 %icmp_ln98, i1 %icmp_ln98_1" [nn.cpp:98]   --->   Operation 106 'or' 'or_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (1.29ns) (out node of the LUT)   --->   "%layer2_output = select i1 %or_ln98, i16 %conv_i_i_le13_out_load_1, i16 %trunc_ln96_3" [nn.cpp:98]   --->   Operation 107 'select' 'layer2_output' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (1.29ns)   --->   "%layer2_output_4 = select i1 %icmp_ln98_1, i16 %trunc_ln96_3, i16 %conv_i_i_le11_out_load_1" [nn.cpp:98]   --->   Operation 108 'select' 'layer2_output_4' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (1.29ns)   --->   "%layer2_output_5 = select i1 %icmp_ln98, i16 %trunc_ln96_3, i16 %layer2_output_3_load" [nn.cpp:98]   --->   Operation 109 'select' 'layer2_output_5' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (1.29ns)   --->   "%max_val = select i1 %icmp_ln98, i16 %trunc_ln96_3, i16 %p_0_0_0114_i3_out_load" [nn.cpp:98]   --->   Operation 110 'select' 'max_val' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (1.61ns)   --->   "%store_ln92 = store i16 %layer2_output_5, i16 %layer2_output_3" [nn.cpp:92]   --->   Operation 111 'store' 'store_ln92' <Predicate = true> <Delay = 1.61>
ST_8 : Operation 112 [1/1] (1.61ns)   --->   "%store_ln92 = store i16 %max_val, i16 %p_0_0_0114_i3_out" [nn.cpp:92]   --->   Operation 112 'store' 'store_ln92' <Predicate = true> <Delay = 1.61>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln92 = store i16 %layer2_output, i16 %conv_i_i_le13_out" [nn.cpp:92]   --->   Operation 113 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln92 = store i16 %layer2_output_4, i16 %conv_i_i_le11_out" [nn.cpp:92]   --->   Operation 114 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln92 = br void %for.body130" [nn.cpp:92]   --->   Operation 115 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_i_i_le8_lcssa15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_weight_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weight_tile_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weight_tile_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weight_tile_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tile_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_output_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_output_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cmp131]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i_i_le13_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ conv_i_i_le11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ conv_i_i_le9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_0_0_0114_i3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                         (alloca           ) [ 010000000]
layer2_output_3           (alloca           ) [ 011111111]
cmp131_read               (read             ) [ 011111111]
tile_1_read               (read             ) [ 000000000]
conv_i_i_le8_lcssa15_read (read             ) [ 000000000]
store_ln0                 (store            ) [ 000000000]
store_ln0                 (store            ) [ 000000000]
br_ln0                    (br               ) [ 000000000]
i_1                       (load             ) [ 011111111]
icmp_ln92                 (icmp             ) [ 011111111]
add_ln92                  (add              ) [ 000000000]
br_ln92                   (br               ) [ 000000000]
zext_ln92                 (zext             ) [ 000000000]
specpipeline_ln93         (specpipeline     ) [ 000000000]
speclooptripcount_ln92    (speclooptripcount) [ 000000000]
specloopname_ln92         (specloopname     ) [ 000000000]
br_ln94                   (br               ) [ 000000000]
layer2_weight_tile_addr   (getelementptr    ) [ 001000000]
layer2_weight_tile_1_addr (getelementptr    ) [ 001000000]
layer2_weight_tile_2_addr (getelementptr    ) [ 001000000]
layer2_weight_tile_3_addr (getelementptr    ) [ 001000000]
tmp                       (bitselect        ) [ 000000000]
zext_ln96                 (zext             ) [ 000000000]
layer1_output_addr        (getelementptr    ) [ 001000000]
layer1_output_1_addr      (getelementptr    ) [ 001000000]
layer1_output_2_addr      (getelementptr    ) [ 001000000]
layer1_output_3_addr      (getelementptr    ) [ 001000000]
store_ln92                (store            ) [ 000000000]
layer2_weight_tile_load   (load             ) [ 000000000]
layer2_weight_tile_1_load (load             ) [ 000100000]
layer2_weight_tile_2_load (load             ) [ 000110000]
layer2_weight_tile_3_load (load             ) [ 010111000]
layer1_output_load        (load             ) [ 000000000]
layer1_output_1_load      (load             ) [ 000100000]
layer1_output_2_load      (load             ) [ 000110000]
layer1_output_3_load      (load             ) [ 010111000]
zext_ln96_1               (zext             ) [ 000110000]
sext_ln96                 (sext             ) [ 000110000]
merge_i                   (mux              ) [ 000000000]
sext_ln94                 (sext             ) [ 000110000]
br_ln94                   (br               ) [ 000110000]
zext_ln96_2               (zext             ) [ 010011000]
sext_ln96_1               (sext             ) [ 010011000]
layer2_output_3_load      (load             ) [ 011111111]
conv_i_i_le11_out_load    (load             ) [ 000000000]
conv_i_i_le13_out_load    (load             ) [ 000000000]
tmp_4                     (mux              ) [ 000000000]
store_ln94                (store            ) [ 000000000]
br_ln94                   (br               ) [ 000000000]
partial_sum               (phi              ) [ 000010000]
mul_ln96                  (mul              ) [ 010001000]
shl_ln2                   (bitconcatenate   ) [ 010001000]
zext_ln96_3               (zext             ) [ 011001100]
sext_ln96_2               (sext             ) [ 011001100]
add_ln96                  (add              ) [ 000000000]
mul_ln96_1                (mul              ) [ 001000100]
tmp_s                     (partselect       ) [ 000000000]
shl_ln96_1                (bitconcatenate   ) [ 001000100]
zext_ln96_4               (zext             ) [ 001100110]
sext_ln96_3               (sext             ) [ 001100110]
add_ln96_1                (add              ) [ 000000000]
mul_ln96_2                (mul              ) [ 000100010]
tmp_1                     (partselect       ) [ 000000000]
shl_ln96_2                (bitconcatenate   ) [ 000100010]
add_ln96_2                (add              ) [ 000000000]
mul_ln96_3                (mul              ) [ 000010001]
tmp_2                     (partselect       ) [ 000000000]
shl_ln96_3                (bitconcatenate   ) [ 000010001]
conv_i_i_le11_out_load_1  (load             ) [ 000000000]
conv_i_i_le13_out_load_1  (load             ) [ 000000000]
p_0_0_0114_i3_out_load    (load             ) [ 000000000]
add_ln96_3                (add              ) [ 000000000]
trunc_ln96_3              (partselect       ) [ 000000000]
icmp_ln98                 (icmp             ) [ 000000000]
icmp_ln98_1               (icmp             ) [ 000000000]
or_ln98                   (or               ) [ 000000000]
layer2_output             (select           ) [ 000000000]
layer2_output_4           (select           ) [ 000000000]
layer2_output_5           (select           ) [ 000000000]
max_val                   (select           ) [ 000000000]
store_ln92                (store            ) [ 000000000]
store_ln92                (store            ) [ 000000000]
store_ln92                (store            ) [ 000000000]
store_ln92                (store            ) [ 000000000]
br_ln92                   (br               ) [ 000000000]
store_ln0                 (store            ) [ 000000000]
ret_ln0                   (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_i_i_le8_lcssa15">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_le8_lcssa15"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_weight_tile">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weight_tile"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer2_weight_tile_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weight_tile_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer2_weight_tile_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weight_tile_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer2_weight_tile_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weight_tile_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tile_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer1_output">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer1_output_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_output_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer1_output_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_output_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer1_output_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_output_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cmp131">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp131"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_i_i_le13_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_le13_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_i_i_le11_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_le11_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_i_i_le9_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_le9_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_0_0_0114_i3_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0114_i3_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i6.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i16.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="layer2_output_3_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_3/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="cmp131_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp131_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tile_1_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="0" index="1" bw="3" slack="0"/>
<pin id="101" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tile_1_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="conv_i_i_le8_lcssa15_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i_le8_lcssa15_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="layer2_weight_tile_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="2" slack="0"/>
<pin id="114" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weight_tile_addr/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="layer2_weight_tile_1_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="10" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="2" slack="0"/>
<pin id="121" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weight_tile_1_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="layer2_weight_tile_2_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="2" slack="0"/>
<pin id="128" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weight_tile_2_addr/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="layer2_weight_tile_3_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="2" slack="0"/>
<pin id="135" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_weight_tile_3_addr/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_weight_tile_load/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_weight_tile_1_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_weight_tile_2_load/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="0"/>
<pin id="158" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_weight_tile_3_load/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="layer1_output_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="15" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="layer1_output_1_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="15" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_1_addr/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="layer1_output_2_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="15" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_2_addr/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="layer1_output_3_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="15" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_3_addr/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_load/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_1_load/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_2_load/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_3_load/1 "/>
</bind>
</comp>

<comp id="214" class="1005" name="partial_sum_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="216" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="partial_sum (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="partial_sum_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="16" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="partial_sum/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln0_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln0_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="2" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="i_1_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="0"/>
<pin id="235" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln92_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="2" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln92_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln92_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="3" slack="0"/>
<pin id="259" dir="0" index="2" bw="3" slack="0"/>
<pin id="260" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln96_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln92_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="0"/>
<pin id="274" dir="0" index="1" bw="2" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln96_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="15" slack="0"/>
<pin id="279" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sext_ln96_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="merge_i_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="0" index="1" bw="6" slack="0"/>
<pin id="288" dir="0" index="2" bw="4" slack="0"/>
<pin id="289" dir="0" index="3" bw="5" slack="0"/>
<pin id="290" dir="0" index="4" bw="5" slack="0"/>
<pin id="291" dir="0" index="5" bw="2" slack="2"/>
<pin id="292" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="merge_i/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sext_ln94_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="0"/>
<pin id="300" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln96_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="15" slack="1"/>
<pin id="304" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_2/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sext_ln96_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="1"/>
<pin id="307" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96_1/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="layer2_output_3_load_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="3"/>
<pin id="310" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_3_load/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="conv_i_i_le11_out_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i_i_le11_out_load/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="conv_i_i_le13_out_load_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i_i_le13_out_load/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_4_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="0" index="2" bw="16" slack="0"/>
<pin id="323" dir="0" index="3" bw="16" slack="0"/>
<pin id="324" dir="0" index="4" bw="2" slack="3"/>
<pin id="325" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln94_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="0" index="1" bw="16" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="shl_ln2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="24" slack="0"/>
<pin id="339" dir="0" index="1" bw="16" slack="0"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln96_3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="15" slack="2"/>
<pin id="347" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_3/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sext_ln96_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="2"/>
<pin id="350" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96_2/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_s_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="0" index="1" bw="24" slack="0"/>
<pin id="354" dir="0" index="2" bw="5" slack="0"/>
<pin id="355" dir="0" index="3" bw="6" slack="0"/>
<pin id="356" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="shl_ln96_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="24" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln96_1/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln96_4_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="15" slack="3"/>
<pin id="370" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_4/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sext_ln96_3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="3"/>
<pin id="373" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96_3/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="0" index="1" bw="24" slack="0"/>
<pin id="377" dir="0" index="2" bw="5" slack="0"/>
<pin id="378" dir="0" index="3" bw="6" slack="0"/>
<pin id="379" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="shl_ln96_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="24" slack="0"/>
<pin id="385" dir="0" index="1" bw="16" slack="0"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln96_2/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="0" index="1" bw="24" slack="0"/>
<pin id="394" dir="0" index="2" bw="5" slack="0"/>
<pin id="395" dir="0" index="3" bw="6" slack="0"/>
<pin id="396" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="shl_ln96_3_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="24" slack="0"/>
<pin id="402" dir="0" index="1" bw="16" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln96_3/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="conv_i_i_le11_out_load_1_load_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i_i_le11_out_load_1/8 "/>
</bind>
</comp>

<comp id="412" class="1004" name="conv_i_i_le13_out_load_1_load_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i_i_le13_out_load_1/8 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_0_0_0114_i3_out_load_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0114_i3_out_load/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln96_3_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="24" slack="0"/>
<pin id="423" dir="0" index="2" bw="5" slack="0"/>
<pin id="424" dir="0" index="3" bw="6" slack="0"/>
<pin id="425" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln96_3/8 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln98_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="2" slack="7"/>
<pin id="431" dir="0" index="1" bw="2" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln98_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="2" slack="7"/>
<pin id="436" dir="0" index="1" bw="2" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98_1/8 "/>
</bind>
</comp>

<comp id="439" class="1004" name="or_ln98_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln98/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="layer2_output_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="16" slack="0"/>
<pin id="448" dir="0" index="2" bw="16" slack="0"/>
<pin id="449" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layer2_output/8 "/>
</bind>
</comp>

<comp id="453" class="1004" name="layer2_output_4_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="16" slack="0"/>
<pin id="456" dir="0" index="2" bw="16" slack="0"/>
<pin id="457" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layer2_output_4/8 "/>
</bind>
</comp>

<comp id="461" class="1004" name="layer2_output_5_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="16" slack="0"/>
<pin id="464" dir="0" index="2" bw="16" slack="4"/>
<pin id="465" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layer2_output_5/8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="max_val_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="16" slack="0"/>
<pin id="471" dir="0" index="2" bw="16" slack="0"/>
<pin id="472" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val/8 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln92_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="0"/>
<pin id="478" dir="0" index="1" bw="16" slack="7"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln92_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="0"/>
<pin id="483" dir="0" index="1" bw="16" slack="0"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="store_ln92_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="0" index="1" bw="16" slack="0"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="store_ln92_store_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="0" index="1" bw="16" slack="0"/>
<pin id="496" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="store_ln0_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="0"/>
<pin id="501" dir="0" index="1" bw="16" slack="0"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="505" class="1007" name="grp_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="10" slack="0"/>
<pin id="507" dir="0" index="1" bw="15" slack="0"/>
<pin id="508" dir="0" index="2" bw="24" slack="0"/>
<pin id="509" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln96/2 add_ln96/4 "/>
</bind>
</comp>

<comp id="514" class="1007" name="grp_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="0"/>
<pin id="516" dir="0" index="1" bw="15" slack="0"/>
<pin id="517" dir="0" index="2" bw="24" slack="0"/>
<pin id="518" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln96_1/3 add_ln96_1/5 "/>
</bind>
</comp>

<comp id="523" class="1007" name="grp_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="10" slack="0"/>
<pin id="525" dir="0" index="1" bw="15" slack="0"/>
<pin id="526" dir="0" index="2" bw="24" slack="0"/>
<pin id="527" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln96_2/4 add_ln96_2/6 "/>
</bind>
</comp>

<comp id="532" class="1007" name="grp_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="0"/>
<pin id="534" dir="0" index="1" bw="15" slack="0"/>
<pin id="535" dir="0" index="2" bw="24" slack="0"/>
<pin id="536" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln96_3/5 add_ln96_3/7 "/>
</bind>
</comp>

<comp id="541" class="1005" name="i_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="2" slack="0"/>
<pin id="543" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="548" class="1005" name="layer2_output_3_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="0"/>
<pin id="550" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="layer2_output_3 "/>
</bind>
</comp>

<comp id="555" class="1005" name="cmp131_read_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="2"/>
<pin id="557" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp131_read "/>
</bind>
</comp>

<comp id="559" class="1005" name="i_1_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="2" slack="2"/>
<pin id="561" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="567" class="1005" name="icmp_ln92_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="571" class="1005" name="layer2_weight_tile_addr_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="2" slack="1"/>
<pin id="573" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer2_weight_tile_addr "/>
</bind>
</comp>

<comp id="576" class="1005" name="layer2_weight_tile_1_addr_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="2" slack="1"/>
<pin id="578" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer2_weight_tile_1_addr "/>
</bind>
</comp>

<comp id="581" class="1005" name="layer2_weight_tile_2_addr_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="2" slack="1"/>
<pin id="583" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer2_weight_tile_2_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="layer2_weight_tile_3_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2" slack="1"/>
<pin id="588" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer2_weight_tile_3_addr "/>
</bind>
</comp>

<comp id="591" class="1005" name="layer1_output_addr_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr "/>
</bind>
</comp>

<comp id="596" class="1005" name="layer1_output_1_addr_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="1"/>
<pin id="598" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_1_addr "/>
</bind>
</comp>

<comp id="601" class="1005" name="layer1_output_2_addr_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="1"/>
<pin id="603" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_2_addr "/>
</bind>
</comp>

<comp id="606" class="1005" name="layer1_output_3_addr_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_3_addr "/>
</bind>
</comp>

<comp id="611" class="1005" name="layer2_weight_tile_1_load_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="10" slack="1"/>
<pin id="613" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_weight_tile_1_load "/>
</bind>
</comp>

<comp id="616" class="1005" name="layer2_weight_tile_2_load_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="10" slack="2"/>
<pin id="618" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="layer2_weight_tile_2_load "/>
</bind>
</comp>

<comp id="621" class="1005" name="layer2_weight_tile_3_load_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="10" slack="3"/>
<pin id="623" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="layer2_weight_tile_3_load "/>
</bind>
</comp>

<comp id="626" class="1005" name="layer1_output_1_load_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="15" slack="1"/>
<pin id="628" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_1_load "/>
</bind>
</comp>

<comp id="631" class="1005" name="layer1_output_2_load_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="15" slack="2"/>
<pin id="633" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="layer1_output_2_load "/>
</bind>
</comp>

<comp id="636" class="1005" name="layer1_output_3_load_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="15" slack="3"/>
<pin id="638" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="layer1_output_3_load "/>
</bind>
</comp>

<comp id="641" class="1005" name="zext_ln96_1_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="24" slack="1"/>
<pin id="643" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln96_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="sext_ln96_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="24" slack="1"/>
<pin id="648" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln96 "/>
</bind>
</comp>

<comp id="651" class="1005" name="sext_ln94_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="1"/>
<pin id="653" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln94 "/>
</bind>
</comp>

<comp id="656" class="1005" name="zext_ln96_2_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="24" slack="1"/>
<pin id="658" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln96_2 "/>
</bind>
</comp>

<comp id="661" class="1005" name="sext_ln96_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="24" slack="1"/>
<pin id="663" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln96_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="layer2_output_3_load_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="16" slack="4"/>
<pin id="668" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="layer2_output_3_load "/>
</bind>
</comp>

<comp id="671" class="1005" name="shl_ln2_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="24" slack="1"/>
<pin id="673" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="676" class="1005" name="zext_ln96_3_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="24" slack="1"/>
<pin id="678" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln96_3 "/>
</bind>
</comp>

<comp id="681" class="1005" name="sext_ln96_2_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="24" slack="1"/>
<pin id="683" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln96_2 "/>
</bind>
</comp>

<comp id="686" class="1005" name="shl_ln96_1_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="24" slack="1"/>
<pin id="688" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln96_1 "/>
</bind>
</comp>

<comp id="691" class="1005" name="zext_ln96_4_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="24" slack="1"/>
<pin id="693" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln96_4 "/>
</bind>
</comp>

<comp id="696" class="1005" name="sext_ln96_3_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="24" slack="1"/>
<pin id="698" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln96_3 "/>
</bind>
</comp>

<comp id="701" class="1005" name="shl_ln96_2_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="24" slack="1"/>
<pin id="703" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln96_2 "/>
</bind>
</comp>

<comp id="706" class="1005" name="shl_ln96_3_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="24" slack="1"/>
<pin id="708" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln96_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="58" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="58" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="58" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="58" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="110" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="117" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="124" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="131" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="58" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="58" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="58" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="58" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="162" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="169" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="176" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="183" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="227"><net_src comp="104" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="240"><net_src comp="233" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="233" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="233" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="261"><net_src comp="60" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="98" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="62" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="256" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="270"><net_src comp="264" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="271"><net_src comp="264" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="276"><net_src comp="242" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="190" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="138" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="64" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="66" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="68" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="70" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="297"><net_src comp="70" pin="0"/><net_sink comp="285" pin=4"/></net>

<net id="301"><net_src comp="285" pin="6"/><net_sink comp="298" pin=0"/></net>

<net id="314"><net_src comp="24" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="22" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="72" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="308" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="311" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="329"><net_src comp="315" pin="1"/><net_sink comp="319" pin=3"/></net>

<net id="330"><net_src comp="319" pin="5"/><net_sink comp="217" pin=2"/></net>

<net id="335"><net_src comp="308" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="28" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="74" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="217" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="76" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="357"><net_src comp="78" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="80" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="359"><net_src comp="82" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="365"><net_src comp="74" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="351" pin="4"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="76" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="380"><net_src comp="78" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="80" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="382"><net_src comp="82" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="388"><net_src comp="74" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="374" pin="4"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="76" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="397"><net_src comp="78" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="80" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="399"><net_src comp="82" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="405"><net_src comp="74" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="391" pin="4"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="76" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="24" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="22" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="28" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="78" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="80" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="428"><net_src comp="82" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="433"><net_src comp="38" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="42" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="429" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="412" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="420" pin="4"/><net_sink comp="445" pin=2"/></net>

<net id="458"><net_src comp="434" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="420" pin="4"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="408" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="466"><net_src comp="429" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="420" pin="4"/><net_sink comp="461" pin=1"/></net>

<net id="473"><net_src comp="429" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="420" pin="4"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="416" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="461" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="468" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="28" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="445" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="22" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="453" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="24" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="308" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="26" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="510"><net_src comp="281" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="277" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="337" pin="3"/><net_sink comp="505" pin=2"/></net>

<net id="513"><net_src comp="505" pin="3"/><net_sink comp="351" pin=1"/></net>

<net id="519"><net_src comp="305" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="302" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="360" pin="3"/><net_sink comp="514" pin=2"/></net>

<net id="522"><net_src comp="514" pin="3"/><net_sink comp="374" pin=1"/></net>

<net id="528"><net_src comp="348" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="345" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="383" pin="3"/><net_sink comp="523" pin=2"/></net>

<net id="531"><net_src comp="523" pin="3"/><net_sink comp="391" pin=1"/></net>

<net id="537"><net_src comp="371" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="368" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="400" pin="3"/><net_sink comp="532" pin=2"/></net>

<net id="540"><net_src comp="532" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="544"><net_src comp="84" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="547"><net_src comp="541" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="551"><net_src comp="88" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="554"><net_src comp="548" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="558"><net_src comp="92" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="233" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="285" pin=5"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="319" pin=4"/></net>

<net id="565"><net_src comp="559" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="566"><net_src comp="559" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="570"><net_src comp="236" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="110" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="579"><net_src comp="117" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="584"><net_src comp="124" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="589"><net_src comp="131" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="594"><net_src comp="162" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="599"><net_src comp="169" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="604"><net_src comp="176" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="609"><net_src comp="183" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="614"><net_src comp="144" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="619"><net_src comp="150" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="624"><net_src comp="156" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="629"><net_src comp="196" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="634"><net_src comp="202" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="639"><net_src comp="208" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="644"><net_src comp="277" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="649"><net_src comp="281" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="654"><net_src comp="298" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="659"><net_src comp="302" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="664"><net_src comp="305" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="669"><net_src comp="308" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="674"><net_src comp="337" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="679"><net_src comp="345" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="684"><net_src comp="348" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="689"><net_src comp="360" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="694"><net_src comp="368" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="699"><net_src comp="371" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="704"><net_src comp="383" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="709"><net_src comp="400" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="532" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_i_i_le13_out | {8 }
	Port: conv_i_i_le11_out | {8 }
	Port: conv_i_i_le9_out | {4 }
	Port: p_0_0_0114_i3_out | {4 8 }
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : conv_i_i_le8_lcssa15 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : layer2_weight_tile | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : layer2_weight_tile_1 | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : layer2_weight_tile_2 | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : layer2_weight_tile_3 | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : tile_1 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : layer1_output | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : layer1_output_1 | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : layer1_output_2 | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : layer1_output_3 | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : cmp131 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : conv_i_i_le13_out | {4 8 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : conv_i_i_le11_out | {4 8 }
	Port: neural_network_Pipeline_VITIS_LOOP_92_9 : p_0_0_0114_i3_out | {8 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln92 : 2
		add_ln92 : 2
		br_ln92 : 3
		zext_ln92 : 2
		layer2_weight_tile_addr : 3
		layer2_weight_tile_1_addr : 3
		layer2_weight_tile_2_addr : 3
		layer2_weight_tile_3_addr : 3
		layer2_weight_tile_load : 4
		layer2_weight_tile_1_load : 4
		layer2_weight_tile_2_load : 4
		layer2_weight_tile_3_load : 4
		zext_ln96 : 1
		layer1_output_addr : 2
		layer1_output_1_addr : 2
		layer1_output_2_addr : 2
		layer1_output_3_addr : 2
		layer1_output_load : 3
		layer1_output_1_load : 3
		layer1_output_2_load : 3
		layer1_output_3_load : 3
		store_ln92 : 3
	State 2
		zext_ln96_1 : 1
		sext_ln96 : 1
		mul_ln96 : 2
	State 3
		sext_ln94 : 1
		mul_ln96_1 : 1
	State 4
		tmp_4 : 1
		store_ln94 : 1
		partial_sum : 2
		shl_ln2 : 3
		add_ln96 : 4
		mul_ln96_2 : 1
		store_ln0 : 1
	State 5
		tmp_s : 1
		shl_ln96_1 : 2
		add_ln96_1 : 3
		mul_ln96_3 : 1
	State 6
		tmp_1 : 1
		shl_ln96_2 : 2
		add_ln96_2 : 3
	State 7
		tmp_2 : 1
		shl_ln96_3 : 2
		add_ln96_3 : 3
	State 8
		trunc_ln96_3 : 1
		or_ln98 : 1
		layer2_output : 1
		layer2_output_4 : 2
		layer2_output_5 : 2
		max_val : 2
		store_ln92 : 3
		store_ln92 : 3
		store_ln92 : 2
		store_ln92 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|          |          layer2_output_fu_445         |    0    |    0    |    16   |
|  select  |         layer2_output_4_fu_453        |    0    |    0    |    16   |
|          |         layer2_output_5_fu_461        |    0    |    0    |    16   |
|          |             max_val_fu_468            |    0    |    0    |    16   |
|----------|---------------------------------------|---------|---------|---------|
|          |            icmp_ln92_fu_236           |    0    |    0    |    10   |
|   icmp   |            icmp_ln98_fu_429           |    0    |    0    |    10   |
|          |           icmp_ln98_1_fu_434          |    0    |    0    |    10   |
|----------|---------------------------------------|---------|---------|---------|
|    mux   |             merge_i_fu_285            |    0    |    0    |    17   |
|          |              tmp_4_fu_319             |    0    |    0    |    13   |
|----------|---------------------------------------|---------|---------|---------|
|    add   |            add_ln92_fu_242            |    0    |    0    |    10   |
|----------|---------------------------------------|---------|---------|---------|
|          |               grp_fu_505              |    1    |    0    |    0    |
|  muladd  |               grp_fu_514              |    1    |    0    |    0    |
|          |               grp_fu_523              |    1    |    0    |    0    |
|          |               grp_fu_532              |    1    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|    or    |             or_ln98_fu_439            |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|          |         cmp131_read_read_fu_92        |    0    |    0    |    0    |
|   read   |         tile_1_read_read_fu_98        |    0    |    0    |    0    |
|          | conv_i_i_le8_lcssa15_read_read_fu_104 |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            zext_ln92_fu_248           |    0    |    0    |    0    |
|          |            zext_ln96_fu_264           |    0    |    0    |    0    |
|   zext   |           zext_ln96_1_fu_277          |    0    |    0    |    0    |
|          |           zext_ln96_2_fu_302          |    0    |    0    |    0    |
|          |           zext_ln96_3_fu_345          |    0    |    0    |    0    |
|          |           zext_ln96_4_fu_368          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
| bitselect|               tmp_fu_256              |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            sext_ln96_fu_281           |    0    |    0    |    0    |
|          |            sext_ln94_fu_298           |    0    |    0    |    0    |
|   sext   |           sext_ln96_1_fu_305          |    0    |    0    |    0    |
|          |           sext_ln96_2_fu_348          |    0    |    0    |    0    |
|          |           sext_ln96_3_fu_371          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |             shl_ln2_fu_337            |    0    |    0    |    0    |
|bitconcatenate|           shl_ln96_1_fu_360           |    0    |    0    |    0    |
|          |           shl_ln96_2_fu_383           |    0    |    0    |    0    |
|          |           shl_ln96_3_fu_400           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |              tmp_s_fu_351             |    0    |    0    |    0    |
|partselect|              tmp_1_fu_374             |    0    |    0    |    0    |
|          |              tmp_2_fu_391             |    0    |    0    |    0    |
|          |          trunc_ln96_3_fu_420          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    4    |    0    |   136   |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|       cmp131_read_reg_555       |    1   |
|           i_1_reg_559           |    2   |
|            i_reg_541            |    2   |
|        icmp_ln92_reg_567        |    1   |
|   layer1_output_1_addr_reg_596  |    1   |
|   layer1_output_1_load_reg_626  |   15   |
|   layer1_output_2_addr_reg_601  |    1   |
|   layer1_output_2_load_reg_631  |   15   |
|   layer1_output_3_addr_reg_606  |    1   |
|   layer1_output_3_load_reg_636  |   15   |
|    layer1_output_addr_reg_591   |    1   |
|   layer2_output_3_load_reg_666  |   16   |
|     layer2_output_3_reg_548     |   16   |
|layer2_weight_tile_1_addr_reg_576|    2   |
|layer2_weight_tile_1_load_reg_611|   10   |
|layer2_weight_tile_2_addr_reg_581|    2   |
|layer2_weight_tile_2_load_reg_616|   10   |
|layer2_weight_tile_3_addr_reg_586|    2   |
|layer2_weight_tile_3_load_reg_621|   10   |
| layer2_weight_tile_addr_reg_571 |    2   |
|       partial_sum_reg_214       |   16   |
|        sext_ln94_reg_651        |   16   |
|       sext_ln96_1_reg_661       |   24   |
|       sext_ln96_2_reg_681       |   24   |
|       sext_ln96_3_reg_696       |   24   |
|        sext_ln96_reg_646        |   24   |
|         shl_ln2_reg_671         |   24   |
|        shl_ln96_1_reg_686       |   24   |
|        shl_ln96_2_reg_701       |   24   |
|        shl_ln96_3_reg_706       |   24   |
|       zext_ln96_1_reg_641       |   24   |
|       zext_ln96_2_reg_656       |   24   |
|       zext_ln96_3_reg_676       |   24   |
|       zext_ln96_4_reg_691       |   24   |
+---------------------------------+--------+
|              Total              |   445  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_138 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_144 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_150 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_156 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_190 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_196 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_202 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_208 |  p0  |   2  |   1  |    2   ||    9    |
|     grp_fu_505    |  p0  |   3  |  10  |   30   ||    13   |
|     grp_fu_505    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_514    |  p0  |   3  |  10  |   30   ||    13   |
|     grp_fu_514    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_523    |  p0  |   3  |  10  |   30   ||    13   |
|     grp_fu_523    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_532    |  p0  |   3  |  10  |   30   ||    13   |
|     grp_fu_532    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   264  || 25.8897 ||   160   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   136  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |   160  |
|  Register |    -   |    -   |   445  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   25   |   445  |   296  |
+-----------+--------+--------+--------+--------+
