{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "import magma as m\n",
    "from functools import reduce\n",
    "m.set_mantle_target(\"coreir\")\n",
    "import mantle\n",
    "\n",
    "def one_hot_mux(conds, inputs):\n",
    "    outputs = []\n",
    "    for cond, inp in zip(conds, inputs):\n",
    "        outputs.append(inp & m.bits([cond for _ in range(len(inp))]))\n",
    "    return reduce(lambda x, y: x | y, outputs)\n",
    "\n",
    "\n",
    "class SimpleALU(m.Circuit):\n",
    "    name = \"SimpleALU\"\n",
    "    IO = [\"a\", m.In(m.UInt(4)), \"b\", m.In(m.UInt(4)), \n",
    "          \"opcode\", m.In(m.UInt(2)), \"out\", m.Out(m.UInt(4))]\n",
    "    \n",
    "    @classmethod\n",
    "    def definition(io):\n",
    "        is_op0 = mantle.eq(io.opcode, m.uint(0, n=2))\n",
    "        is_op1 = mantle.eq(io.opcode, m.uint(1, n=2))\n",
    "        is_op2 = mantle.eq(io.opcode, m.uint(2, n=2))\n",
    "        is_op3 = mantle.eq(io.opcode, m.uint(3, n=2))\n",
    "        op0_out = io.a + io.b\n",
    "        op1_out = io.a - io.b\n",
    "        op2_out = io.a\n",
    "        op3_out = io.b\n",
    "        m.wire(io.out, one_hot_mux([is_op0, is_op1, is_op2, is_op3], [op0_out, op1_out, op2_out, op3_out]))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling EQ2\n",
      "compiling Add4\n",
      "compiling Invert4_wrapped\n",
      "compiling Add4_cin\n",
      "compiling Sub4\n",
      "compiling and4_wrapped\n",
      "compiling or4_wrapped\n",
      "compiling SimpleALU\n",
      "module EQ2 (input [1:0] I0, input [1:0] I1, output  O);\n",
      "wire  inst0_out;\n",
      "coreir_eq inst0 (.in0(I0), .in1(I1), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module Add4 (input [3:0] I0, input [3:0] I1, output [3:0] O);\n",
      "wire [3:0] inst0_out;\n",
      "coreir_add4 inst0 (.in0(I0), .in1(I1), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module Invert4_wrapped (input [3:0] I, output [3:0] O);\n",
      "wire [3:0] inst0_out;\n",
      "coreir_not inst0 (.in(I), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module Add4_cin (input [3:0] I0, input [3:0] I1, output [3:0] O, input  CIN);\n",
      "wire [3:0] inst0_out;\n",
      "wire [3:0] inst1_out;\n",
      "coreir_add4 inst0 (.in0(inst1_out), .in1(I1), .out(inst0_out));\n",
      "coreir_add4 inst1 (.in0({1'b0,1'b0,1'b0,CIN}), .in1(I0), .out(inst1_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module Sub4 (input [3:0] I0, input [3:0] I1, output [3:0] O);\n",
      "wire [3:0] inst0_O;\n",
      "wire [3:0] inst1_O;\n",
      "Invert4_wrapped inst0 (.I(I1), .O(inst0_O));\n",
      "Add4_cin inst1 (.I0(I0), .I1(inst0_O), .O(inst1_O), .CIN(1'b1));\n",
      "assign O = inst1_O;\n",
      "endmodule\n",
      "\n",
      "module and4_wrapped (input [3:0] I0, input [3:0] I1, output [3:0] O);\n",
      "wire [3:0] inst0_out;\n",
      "coreir_and inst0 (.in0(I0), .in1(I1), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module or4_wrapped (input [3:0] I0, input [3:0] I1, output [3:0] O);\n",
      "wire [3:0] inst0_out;\n",
      "coreir_or inst0 (.in0(I0), .in1(I1), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module SimpleALU (input [3:0] a, input [3:0] b, input [1:0] opcode, output [3:0] out);\n",
      "wire  inst0_O;\n",
      "wire  inst1_O;\n",
      "wire  inst2_O;\n",
      "wire  inst3_O;\n",
      "wire [3:0] inst4_O;\n",
      "wire [3:0] inst5_O;\n",
      "wire [3:0] inst6_O;\n",
      "wire [3:0] inst7_O;\n",
      "wire [3:0] inst8_O;\n",
      "wire [3:0] inst9_O;\n",
      "wire [3:0] inst10_O;\n",
      "wire [3:0] inst11_O;\n",
      "wire [3:0] inst12_O;\n",
      "EQ2 inst0 (.I0(opcode), .I1({1'b0,1'b0}), .O(inst0_O));\n",
      "EQ2 inst1 (.I0(opcode), .I1({1'b0,1'b1}), .O(inst1_O));\n",
      "EQ2 inst2 (.I0(opcode), .I1({1'b1,1'b0}), .O(inst2_O));\n",
      "EQ2 inst3 (.I0(opcode), .I1({1'b1,1'b1}), .O(inst3_O));\n",
      "Add4 inst4 (.I0(a), .I1(b), .O(inst4_O));\n",
      "Sub4 inst5 (.I0(a), .I1(b), .O(inst5_O));\n",
      "and4_wrapped inst6 (.I0(inst4_O), .I1({inst0_O,inst0_O,inst0_O,inst0_O}), .O(inst6_O));\n",
      "and4_wrapped inst7 (.I0(inst5_O), .I1({inst1_O,inst1_O,inst1_O,inst1_O}), .O(inst7_O));\n",
      "and4_wrapped inst8 (.I0(a), .I1({inst2_O,inst2_O,inst2_O,inst2_O}), .O(inst8_O));\n",
      "and4_wrapped inst9 (.I0(b), .I1({inst3_O,inst3_O,inst3_O,inst3_O}), .O(inst9_O));\n",
      "or4_wrapped inst10 (.I0(inst6_O), .I1(inst7_O), .O(inst10_O));\n",
      "or4_wrapped inst11 (.I0(inst10_O), .I1(inst8_O), .O(inst11_O));\n",
      "or4_wrapped inst12 (.I0(inst11_O), .I1(inst9_O), .O(inst12_O));\n",
      "assign out = inst12_O;\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "from magma.backend.verilog import compile as compile_verilog\n",
    "print(compile_verilog(SimpleALU))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling EQ2\n",
      "compiling Add4\n",
      "compiling Invert4_wrapped\n",
      "compiling Add4_cin\n",
      "compiling Sub4\n",
      "compiling and4_wrapped\n",
      "compiling or4_wrapped\n",
      "compiling SimpleALU\n",
      "module EQ2 (input [1:0] I0, input [1:0] I1, output  O);\n",
      "wire  inst0_out;\n",
      "coreir_eq inst0 (.in0(I0), .in1(I1), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module Add4 (input [3:0] I0, input [3:0] I1, output [3:0] O);\n",
      "wire [3:0] inst0_out;\n",
      "coreir_add4 inst0 (.in0(I0), .in1(I1), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module Invert4_wrapped (input [3:0] I, output [3:0] O);\n",
      "wire [3:0] inst0_out;\n",
      "coreir_not inst0 (.in(I), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module Add4_cin (input [3:0] I0, input [3:0] I1, output [3:0] O, input  CIN);\n",
      "wire [3:0] inst0_out;\n",
      "wire [3:0] inst1_out;\n",
      "coreir_add4 inst0 (.in0(inst1_out), .in1(I1), .out(inst0_out));\n",
      "coreir_add4 inst1 (.in0({1'b0,1'b0,1'b0,CIN}), .in1(I0), .out(inst1_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module Sub4 (input [3:0] I0, input [3:0] I1, output [3:0] O);\n",
      "wire [3:0] inst0_O;\n",
      "wire [3:0] inst1_O;\n",
      "Invert4_wrapped inst0 (.I(I1), .O(inst0_O));\n",
      "Add4_cin inst1 (.I0(I0), .I1(inst0_O), .O(inst1_O), .CIN(1'b1));\n",
      "assign O = inst1_O;\n",
      "endmodule\n",
      "\n",
      "module and4_wrapped (input [3:0] I0, input [3:0] I1, output [3:0] O);\n",
      "wire [3:0] inst0_out;\n",
      "coreir_and inst0 (.in0(I0), .in1(I1), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module or4_wrapped (input [3:0] I0, input [3:0] I1, output [3:0] O);\n",
      "wire [3:0] inst0_out;\n",
      "coreir_or inst0 (.in0(I0), .in1(I1), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module SimpleALU (input [3:0] a, input [3:0] b, input [1:0] opcode, output [3:0] out);\n",
      "wire  inst0_O;\n",
      "wire  inst1_O;\n",
      "wire  inst2_O;\n",
      "wire  inst3_O;\n",
      "wire [3:0] inst4_O;\n",
      "wire [3:0] inst5_O;\n",
      "wire [3:0] inst6_O;\n",
      "wire [3:0] inst7_O;\n",
      "wire [3:0] inst8_O;\n",
      "wire [3:0] inst9_O;\n",
      "wire [3:0] inst10_O;\n",
      "wire [3:0] inst11_O;\n",
      "wire [3:0] inst12_O;\n",
      "EQ2 inst0 (.I0(opcode), .I1({1'b0,1'b0}), .O(inst0_O));\n",
      "EQ2 inst1 (.I0(opcode), .I1({1'b0,1'b1}), .O(inst1_O));\n",
      "EQ2 inst2 (.I0(opcode), .I1({1'b1,1'b0}), .O(inst2_O));\n",
      "EQ2 inst3 (.I0(opcode), .I1({1'b1,1'b1}), .O(inst3_O));\n",
      "Add4 inst4 (.I0(a), .I1(b), .O(inst4_O));\n",
      "Sub4 inst5 (.I0(a), .I1(b), .O(inst5_O));\n",
      "and4_wrapped inst6 (.I0(inst4_O), .I1({inst0_O,inst0_O,inst0_O,inst0_O}), .O(inst6_O));\n",
      "and4_wrapped inst7 (.I0(inst5_O), .I1({inst1_O,inst1_O,inst1_O,inst1_O}), .O(inst7_O));\n",
      "and4_wrapped inst8 (.I0(a), .I1({inst2_O,inst2_O,inst2_O,inst2_O}), .O(inst8_O));\n",
      "and4_wrapped inst9 (.I0(b), .I1({inst3_O,inst3_O,inst3_O,inst3_O}), .O(inst9_O));\n",
      "or4_wrapped inst10 (.I0(inst6_O), .I1(inst7_O), .O(inst10_O));\n",
      "or4_wrapped inst11 (.I0(inst10_O), .I1(inst8_O), .O(inst11_O));\n",
      "or4_wrapped inst12 (.I0(inst11_O), .I1(inst9_O), .O(inst12_O));\n",
      "assign out = inst12_O;\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "from magma.backend.verilog import compile as compile_verilog\n",
    "\n",
    "print(compile_verilog(SimpleALU))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{\"top\":\"global.SimpleALU\",\n",
      "\"namespaces\":{\n",
      "  \"global\":{\n",
      "    \"modules\":{\n",
      "      \"Add4\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"I0\",[\"Array\",4,\"BitIn\"]],\n",
      "          [\"I1\",[\"Array\",4,\"BitIn\"]],\n",
      "          [\"O\",[\"Array\",4,\"Bit\"]]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"inst0\":{\n",
      "            \"genref\":\"coreir.add\",\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"self.I0\",\"inst0.in0\"],\n",
      "          [\"self.I1\",\"inst0.in1\"],\n",
      "          [\"self.O\",\"inst0.out\"]\n",
      "        ]\n",
      "      },\n",
      "      \"Add4_cin\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"I0\",[\"Array\",4,\"BitIn\"]],\n",
      "          [\"I1\",[\"Array\",4,\"BitIn\"]],\n",
      "          [\"O\",[\"Array\",4,\"Bit\"]],\n",
      "          [\"CIN\",\"BitIn\"]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"bit_const_GND\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"inst0\":{\n",
      "            \"genref\":\"coreir.add\",\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"genref\":\"coreir.add\",\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"inst1.in0.1\",\"bit_const_GND.out\"],\n",
      "          [\"inst1.in0.2\",\"bit_const_GND.out\"],\n",
      "          [\"inst1.in0.3\",\"bit_const_GND.out\"],\n",
      "          [\"inst1.out\",\"inst0.in0\"],\n",
      "          [\"self.I1\",\"inst0.in1\"],\n",
      "          [\"self.O\",\"inst0.out\"],\n",
      "          [\"self.CIN\",\"inst1.in0.0\"],\n",
      "          [\"self.I0\",\"inst1.in1\"]\n",
      "        ]\n",
      "      },\n",
      "      \"EQ2\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"I0\",[\"Array\",2,\"BitIn\"]],\n",
      "          [\"I1\",[\"Array\",2,\"BitIn\"]],\n",
      "          [\"O\",\"Bit\"]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"inst0\":{\n",
      "            \"genref\":\"coreir.eq\",\n",
      "            \"genargs\":{\"width\":[\"Int\",2]}\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"self.I0\",\"inst0.in0\"],\n",
      "          [\"self.I1\",\"inst0.in1\"],\n",
      "          [\"self.O\",\"inst0.out\"]\n",
      "        ]\n",
      "      },\n",
      "      \"Invert4_wrapped\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"I\",[\"Array\",4,\"BitIn\"]],\n",
      "          [\"O\",[\"Array\",4,\"Bit\"]]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"inst0\":{\n",
      "            \"genref\":\"coreir.not\",\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"self.I\",\"inst0.in\"],\n",
      "          [\"self.O\",\"inst0.out\"]\n",
      "        ]\n",
      "      },\n",
      "      \"SimpleALU\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"a\",[\"Array\",4,\"BitIn\"]],\n",
      "          [\"b\",[\"Array\",4,\"BitIn\"]],\n",
      "          [\"opcode\",[\"Array\",2,\"BitIn\"]],\n",
      "          [\"out\",[\"Array\",4,\"Bit\"]]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"bit_const_GND\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_VCC\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",true]}\n",
      "          },\n",
      "          \"inst0\":{\n",
      "            \"modref\":\"global.EQ2\"\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"modref\":\"global.EQ2\"\n",
      "          },\n",
      "          \"inst10\":{\n",
      "            \"modref\":\"global.or4_wrapped\"\n",
      "          },\n",
      "          \"inst11\":{\n",
      "            \"modref\":\"global.or4_wrapped\"\n",
      "          },\n",
      "          \"inst12\":{\n",
      "            \"modref\":\"global.or4_wrapped\"\n",
      "          },\n",
      "          \"inst2\":{\n",
      "            \"modref\":\"global.EQ2\"\n",
      "          },\n",
      "          \"inst3\":{\n",
      "            \"modref\":\"global.EQ2\"\n",
      "          },\n",
      "          \"inst4\":{\n",
      "            \"modref\":\"global.Add4\"\n",
      "          },\n",
      "          \"inst5\":{\n",
      "            \"modref\":\"global.Sub4\"\n",
      "          },\n",
      "          \"inst6\":{\n",
      "            \"modref\":\"global.and4_wrapped\"\n",
      "          },\n",
      "          \"inst7\":{\n",
      "            \"modref\":\"global.and4_wrapped\"\n",
      "          },\n",
      "          \"inst8\":{\n",
      "            \"modref\":\"global.and4_wrapped\"\n",
      "          },\n",
      "          \"inst9\":{\n",
      "            \"modref\":\"global.and4_wrapped\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"inst0.I1.0\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.1\",\"bit_const_GND.out\"],\n",
      "          [\"inst1.I1.1\",\"bit_const_GND.out\"],\n",
      "          [\"inst2.I1.0\",\"bit_const_GND.out\"],\n",
      "          [\"inst1.I1.0\",\"bit_const_VCC.out\"],\n",
      "          [\"inst2.I1.1\",\"bit_const_VCC.out\"],\n",
      "          [\"inst3.I1.0\",\"bit_const_VCC.out\"],\n",
      "          [\"inst3.I1.1\",\"bit_const_VCC.out\"],\n",
      "          [\"self.opcode\",\"inst0.I0\"],\n",
      "          [\"inst6.I1.0\",\"inst0.O\"],\n",
      "          [\"inst6.I1.1\",\"inst0.O\"],\n",
      "          [\"inst6.I1.2\",\"inst0.O\"],\n",
      "          [\"inst6.I1.3\",\"inst0.O\"],\n",
      "          [\"self.opcode\",\"inst1.I0\"],\n",
      "          [\"inst7.I1.0\",\"inst1.O\"],\n",
      "          [\"inst7.I1.1\",\"inst1.O\"],\n",
      "          [\"inst7.I1.2\",\"inst1.O\"],\n",
      "          [\"inst7.I1.3\",\"inst1.O\"],\n",
      "          [\"inst6.O\",\"inst10.I0\"],\n",
      "          [\"inst7.O\",\"inst10.I1\"],\n",
      "          [\"inst11.I0\",\"inst10.O\"],\n",
      "          [\"inst8.O\",\"inst11.I1\"],\n",
      "          [\"inst12.I0\",\"inst11.O\"],\n",
      "          [\"inst9.O\",\"inst12.I1\"],\n",
      "          [\"self.out\",\"inst12.O\"],\n",
      "          [\"self.opcode\",\"inst2.I0\"],\n",
      "          [\"inst8.I1.0\",\"inst2.O\"],\n",
      "          [\"inst8.I1.1\",\"inst2.O\"],\n",
      "          [\"inst8.I1.2\",\"inst2.O\"],\n",
      "          [\"inst8.I1.3\",\"inst2.O\"],\n",
      "          [\"self.opcode\",\"inst3.I0\"],\n",
      "          [\"inst9.I1.0\",\"inst3.O\"],\n",
      "          [\"inst9.I1.1\",\"inst3.O\"],\n",
      "          [\"inst9.I1.2\",\"inst3.O\"],\n",
      "          [\"inst9.I1.3\",\"inst3.O\"],\n",
      "          [\"self.a\",\"inst4.I0\"],\n",
      "          [\"self.b\",\"inst4.I1\"],\n",
      "          [\"inst6.I0\",\"inst4.O\"],\n",
      "          [\"self.a\",\"inst5.I0\"],\n",
      "          [\"self.b\",\"inst5.I1\"],\n",
      "          [\"inst7.I0\",\"inst5.O\"],\n",
      "          [\"self.a\",\"inst8.I0\"],\n",
      "          [\"self.b\",\"inst9.I0\"]\n",
      "        ]\n",
      "      },\n",
      "      \"Sub4\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"I0\",[\"Array\",4,\"BitIn\"]],\n",
      "          [\"I1\",[\"Array\",4,\"BitIn\"]],\n",
      "          [\"O\",[\"Array\",4,\"Bit\"]]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"bit_const_VCC\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",true]}\n",
      "          },\n",
      "          \"inst0\":{\n",
      "            \"modref\":\"global.Invert4_wrapped\"\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"modref\":\"global.Add4_cin\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"inst1.CIN\",\"bit_const_VCC.out\"],\n",
      "          [\"self.I1\",\"inst0.I\"],\n",
      "          [\"inst1.I1\",\"inst0.O\"],\n",
      "          [\"self.I0\",\"inst1.I0\"],\n",
      "          [\"self.O\",\"inst1.O\"]\n",
      "        ]\n",
      "      },\n",
      "      \"and4_wrapped\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"I0\",[\"Array\",4,\"BitIn\"]],\n",
      "          [\"I1\",[\"Array\",4,\"BitIn\"]],\n",
      "          [\"O\",[\"Array\",4,\"Bit\"]]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"inst0\":{\n",
      "            \"genref\":\"coreir.and\",\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"self.I0\",\"inst0.in0\"],\n",
      "          [\"self.I1\",\"inst0.in1\"],\n",
      "          [\"self.O\",\"inst0.out\"]\n",
      "        ]\n",
      "      },\n",
      "      \"or4_wrapped\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"I0\",[\"Array\",4,\"BitIn\"]],\n",
      "          [\"I1\",[\"Array\",4,\"BitIn\"]],\n",
      "          [\"O\",[\"Array\",4,\"Bit\"]]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"inst0\":{\n",
      "            \"genref\":\"coreir.or\",\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"self.I0\",\"inst0.in0\"],\n",
      "          [\"self.I1\",\"inst0.in1\"],\n",
      "          [\"self.O\",\"inst0.out\"]\n",
      "        ]\n",
      "      }\n",
      "    }\n",
      "  }\n",
      "}\n",
      "}\n"
     ]
    }
   ],
   "source": [
    "from magma.backend.coreir_ import compile as compile_coreir\n",
    "\n",
    "compile_coreir(SimpleALU, \"build/SimpleALU.json\")\n",
    "with open(\"build/SimpleALU.json\", \"r\") as f:\n",
    "    print(f.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Success!\n"
     ]
    }
   ],
   "source": [
    "from magma.simulator import PythonSimulator\n",
    "from magma.bit_vector import BitVector\n",
    "\n",
    "simulator = PythonSimulator(SimpleALU)\n",
    "simulator.set_value(SimpleALU.a, BitVector(3, num_bits=4))\n",
    "simulator.set_value(SimpleALU.b, BitVector(2, num_bits=4))\n",
    "simulator.set_value(SimpleALU.opcode, BitVector(0, num_bits=2))\n",
    "simulator.evaluate()\n",
    "assert simulator.get_value(SimpleALU.out) == BitVector(3 + 2, num_bits=4), simulator.get_value(SimpleALU.out)\n",
    "\n",
    "simulator.set_value(SimpleALU.a, BitVector(3, num_bits=4))\n",
    "simulator.set_value(SimpleALU.b, BitVector(2, num_bits=4))\n",
    "simulator.set_value(SimpleALU.opcode, BitVector(1, num_bits=2))\n",
    "simulator.evaluate()\n",
    "assert simulator.get_value(SimpleALU.out) == BitVector(3 - 2, num_bits=4)\n",
    "simulator.set_value(SimpleALU.a, BitVector(3, num_bits=4))\n",
    "simulator.set_value(SimpleALU.b, BitVector(2, num_bits=4))\n",
    "simulator.set_value(SimpleALU.opcode, BitVector(2, num_bits=2))\n",
    "simulator.evaluate()\n",
    "assert simulator.get_value(SimpleALU.out) == BitVector(3, num_bits=4)\n",
    "\n",
    "simulator.set_value(SimpleALU.a, BitVector(3, num_bits=4))\n",
    "simulator.set_value(SimpleALU.b, BitVector(2, num_bits=4))\n",
    "simulator.set_value(SimpleALU.opcode, BitVector(3, num_bits=2))\n",
    "simulator.evaluate()\n",
    "assert simulator.get_value(SimpleALU.out) == BitVector(2, num_bits=4)\n",
    "print(\"Success!\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
