<root><simulation><result_generated_time />2023-05-16 14:49:07<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 56, 'OX': 56, 'IY': 113, 'IX': 113, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 64}<im2col_enable />False<total_MAC_operation />1806336<total_data_size_element />{'W': 576, 'I': 817216, 'O': 200704}<total_data_reuse />{'W': 3136, 'I': 2.2103531991542016, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />5/7</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [3, 1, 1], 'I': [672, 1, 1], 'O': [224, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 4), ('OY', 8)]], [[('FY', 3)], []], [], []]<I />[[], [[('FY', 3), ('OY', 7)], [('OX', 4), ('OY', 8)]], [], []]<O />[[[('FY', 3)], []], [[('OY', 7)], [('OX', 4), ('OY', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('OX', 7), ('FX', 3)], [], []]<I />[[('OX', 2), ('OX', 7), ('FX', 3)], [], []]<O />[[('OX', 2), ('OX', 7), ('FX', 3)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [224.0, 14, 1, 1], 'I': [2.9, 0.76, 1.0, 1.0], 'O': [3.0, 3, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [24, 72, 72], 'I': [232, 102152, 102152], 'O': [112, 25088, 25088], 'O_partial': [112, 0, 0], 'O_final': [0, 25088, 25088]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.45, 0.0, 0.0], 'O': [0.22, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.0, 0.0], 'I': [0.45, 0.0, 0.0], 'O': [0.22, 0.0, 0.0]}<effective_mem_size_bit />{'W': [8, 72, 72], 'I': [232, 102152, 102152], 'O': [112, 25088, 25088], 'O_partial': [112, 0, 0], 'O_final': [0, 25088, 25088]}<total_unit_count />{'W': [672, 3, 1, 1], 'I': [672, 672, 1, 1], 'O': [672, 224, 1, 1]}<unique_unit_count />{'W': [3, 3, 1, 1], 'I': [232, 452, 1, 1], 'O': [224, 224, 1, 1]}<duplicate_unit_count />{'W': [224.0, 1.0, 1.0, 1.0], 'I': [2.896551724137931, 1.4867256637168142, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[576, 576], [576, 576], [576, 0]]<I />[[927104, 1214976], [817216, 817216], [817216, 0]]<O />[[(401408, 602112), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(401408, 602112), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[72, 72], [9, 9], [2, 0]]<I />[[115888, 151872], [12769, 12769], [3192, 0]]<O />[[(50176, 75264), (25088, 0)], [(0, 3136), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([50176, 75264], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [25088, 0]), ([0, 3136], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />1806336<idle />946176</mac_count></basic_info><energy><total_energy />4004559.1<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[96.0, 2528.0, 4249.6]<O />[51.2, 620.8, 1043.2]</mem_energy_breakdown><MAC_energy><active_MAC />3948650.5<idle_MAC />47308.8<total />3995959.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1072<utilization_without_data_loading />0.5625<utilization_spatial />0.6562<utilization_temporal_with_data_loading />0.1634<mac_utilize_temporal_without_data_loading />0.8571</mac_array_utilization><latency><latency_cycle_with_data_loading />16448<latency_cycle_without_data_loading />3136<ideal_computing_cycle />2688<data_loading><load_cycle_total />13312<load_cycle_individual />{'W': [64, 64, 0], 'I': [13120, 12800, 0]}<load_cycle_combined />{'W': 128, 'I': 13184}</data_loading><mem_stalling><mem_stall_cycle_total />448<mem_stall_cycle_individual />{'W': [[-2624], [-2688, -2688], [-2688, -2688]], 'I': [[-2624], [-2688, -2688], [-2688, -2688]], 'O': [[-2688], [-2560, 448], [448, -1920]]}<mem_stall_cycle_shared />{'W': [[-2624], [-2688, 0], [0, 0]], 'I': [[-2624], [-2688, 0], [0, 0]], 'O': [[-2688], [-2560, 448], [448, -1920]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 72, 72], 'I': [232, 102152, 102152], 'O': [112, 25088, 25088], 'O_partial': [112, 0, 0], 'O_final': [0, 25088, 25088]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [104864, 102152, 102152], 'O': [25088, 25088, 25088]}<loop_cycles_each_level />{'W': [42, 42, 42], 'I': [42, 42, 42], 'O': [42, 42, 42]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [3, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.6], [1.7, 1.7], [1.7, 1.7]], 'I': [[4.1, 5.5], [2496.8, 2432.2], [2432.2, 2432.2]], 'O': [[8.0, 2.7], [597.3, 597.3], [597.3, 597.3]]}<req_inst_mem_bw />{'W': [[8.0, 0.6], [1.7, 1.7], [1.7, 1.7]], 'I': [[4.1, 16.6], [7490.3, 2432.2], [2432.2, 2432.2]], 'O': [[8.0, 8.0], [1792.0, 597.3], [597.3, 597.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.6], [1.7, 1.7], [1.7, 0]], 'I': [[4.1, 5.5], [2496.8, 2432.2], [2432.2, 0]], 'O': [[8.0, 2.7], [597.3, 597.3], [597.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.6], [3095.8, 3031.2], [2433.9, 597.3]], 'I': [[4.1, 5.5], [3095.8, 3031.2], [2433.9, 597.3]], 'O': [[8.0, 2.7], [3095.8, 3031.2], [2433.9, 597.3]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 42], [42, 42, 1], [42, 42, 1]], 'I': [[1, 1, 42], [42, 42, 1], [42, 42, 1]], 'O': [[1, 1, 42], [42, 42, 1], [42, 42, 1]]}<trans_time_real />{'W': [[0, 1, 42], [[0, 42, 1], [0, 42, 1]], [[0, 42, 1], [0, 42, 1]]], 'I': [[0, 1, 42], [[4, 42, 1], [205, 42, 1]], [[200, 42, 1], [50, 42, 1]]], 'O': [[0, 1, 42], [[2, 42, 1], [49, 42, 1]], [[49, 42, 1], [12, 42, 1]]]}<single_stall_cycle />{'W': [[-1], [-42, -42], [-42, -42]], 'I': [[-1], [-38, 163], [158, 8]], 'O': [[-1], [-40, 7], [7, -30]]}<single_stall_count />{'W': [41, 0, 0], 'I': [41, 0, 0], 'O': [42, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [42, 0]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [42, 42]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-42, -42], [0, -42]], 1: [[-42, -42], [0, 0]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />120.9<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>