Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Wed Sep 14 06:12:27 2022
| Host              : DESKTOP-1Q96SJ0 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.216        0.000                      0                22550        0.011        0.000                      0                22550        3.500        0.000                       0                  6433  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            4.216        0.000                      0                19774        0.011        0.000                      0                19774        3.500        0.000                       0                  6433  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 6.705        0.000                      0                 2776        1.037        0.000                      0                 2776  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 2.901ns (51.665%)  route 2.714ns (48.335%))
  Logic Levels:           11  (LUT3=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 11.979 - 10.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 0.666ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.600ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        2.012     2.220    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y46         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     3.290 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.318    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2_n_60
    RAMB36_X1Y47         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.528 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.556    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3_n_60
    RAMB36_X1Y48         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.766 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.794    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4_n_60
    RAMB36_X1Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.004 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.032    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5_n_60
    RAMB36_X1Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.242 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.270    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6_n_60
    RAMB36_X1Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.480 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.508    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7_n_60
    RAMB36_X1Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.718 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_8/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.746    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_8_n_60
    RAMB36_X1Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.863 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_9/DOUTBDOUT[7]
                         net (fo=1, routed)           0.836     5.699    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_9_n_124
    SLICE_X52Y193        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.821 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/mem_rdata_q[15]_i_2/O
                         net (fo=2, routed)           1.033     6.854    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[15]
    SLICE_X83Y194        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     6.953 r  design_1_i/zcu104_1/inst/soc/cpu/mem_rdata_q[15]_i_1/O
                         net (fo=4, routed)           0.162     7.115    design_1_i/zcu104_1/inst/soc/cpu/mem_rdata_q[15]_i_1_n_0
    SLICE_X84Y196        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     7.203 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_3/O
                         net (fo=17, routed)          0.415     7.618    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_3_n_0
    SLICE_X86Y202        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     7.763 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[17]_i_1/O
                         net (fo=1, routed)           0.072     7.835    design_1_i/zcu104_1/inst/soc/cpu/reg_out[17]_i_1_n_0
    SLICE_X86Y202        FDSE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.811    11.979    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X86Y202        FDSE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[17]/C
                         clock pessimism              0.177    12.156    
                         clock uncertainty           -0.130    12.026    
    SLICE_X86Y202        FDSE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.051    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[17]
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                          -7.835    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.265ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 2.882ns (51.788%)  route 2.683ns (48.212%))
  Logic Levels:           11  (LUT3=1 LUT5=2 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 11.978 - 10.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 0.666ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.600ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        2.012     2.220    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y46         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[6])
                                                      1.068     3.288 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CASDOUTB[6]
                         net (fo=1, routed)           0.027     3.315    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2_n_61
    RAMB36_X1Y47         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[6]_CASDOUTB[6])
                                                      0.210     3.525 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CASDOUTB[6]
                         net (fo=1, routed)           0.027     3.552    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3_n_61
    RAMB36_X1Y48         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[6]_CASDOUTB[6])
                                                      0.210     3.762 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4/CASDOUTB[6]
                         net (fo=1, routed)           0.027     3.789    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4_n_61
    RAMB36_X1Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[6]_CASDOUTB[6])
                                                      0.210     3.999 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5/CASDOUTB[6]
                         net (fo=1, routed)           0.027     4.026    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5_n_61
    RAMB36_X1Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[6]_CASDOUTB[6])
                                                      0.210     4.236 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6/CASDOUTB[6]
                         net (fo=1, routed)           0.027     4.263    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6_n_61
    RAMB36_X1Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[6]_CASDOUTB[6])
                                                      0.210     4.473 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/CASDOUTB[6]
                         net (fo=1, routed)           0.027     4.500    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7_n_61
    RAMB36_X1Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[6]_CASDOUTB[6])
                                                      0.210     4.710 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_8/CASDOUTB[6]
                         net (fo=1, routed)           0.027     4.737    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_8_n_61
    RAMB36_X1Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[6]_DOUTBDOUT[6])
                                                      0.117     4.854 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_9/DOUTBDOUT[6]
                         net (fo=1, routed)           0.821     5.675    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_9_n_125
    SLICE_X52Y194        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     5.771 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/mem_rdata_q[14]_i_2/O
                         net (fo=2, routed)           1.158     6.929    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[14]
    SLICE_X84Y194        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.081 r  design_1_i/zcu104_1/inst/soc/cpu/mem_rdata_q[14]_i_1/O
                         net (fo=4, routed)           0.357     7.438    design_1_i/zcu104_1/inst/soc/cpu/mem_rdata_q[14]_i_1_n_0
    SLICE_X86Y199        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     7.538 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[14]_i_4/O
                         net (fo=1, routed)           0.099     7.637    design_1_i/zcu104_1/inst/soc/cpu/reg_out[14]_i_4_n_0
    SLICE_X88Y199        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089     7.726 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[14]_i_1/O
                         net (fo=1, routed)           0.059     7.785    design_1_i/zcu104_1/inst/soc/cpu/reg_out[14]_i_1_n_0
    SLICE_X88Y199        FDSE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.810    11.978    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X88Y199        FDSE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[14]/C
                         clock pessimism              0.177    12.155    
                         clock uncertainty           -0.130    12.025    
    SLICE_X88Y199        FDSE (Setup_BFF_SLICEM_C_D)
                                                      0.025    12.050    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[14]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                  4.265    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 2.942ns (53.774%)  route 2.529ns (46.226%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=2 RAMB36E2=7)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 11.982 - 10.000 ) 
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.055ns (routing 0.666ns, distribution 1.389ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.600ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        2.055     2.263    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y38         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     3.333 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_10/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.361    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_10_n_60
    RAMB36_X1Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.571 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_11/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.599    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_11_n_60
    RAMB36_X1Y40         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.809 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_12/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.837    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_12_n_60
    RAMB36_X1Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.047 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_13/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.075    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_13_n_60
    RAMB36_X1Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.285 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_14/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.313    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_14_n_60
    RAMB36_X1Y43         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.523 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_15/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.551    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_15_n_60
    RAMB36_X1Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.761 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_16/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.789    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_16_n_60
    RAMB36_X1Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.906 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_17/DOUTBDOUT[7]
                         net (fo=1, routed)           0.517     5.423    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_17_n_124
    SLICE_X52Y193        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     5.580 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/mem_rdata_q[23]_i_2/O
                         net (fo=2, routed)           1.210     6.790    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[23]
    SLICE_X84Y193        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     6.942 r  design_1_i/zcu104_1/inst/soc/cpu/mem_rdata_q[23]_i_1/O
                         net (fo=3, routed)           0.485     7.427    design_1_i/zcu104_1/inst/soc/cpu/mem_rdata_q[23]_i_1_n_0
    SLICE_X84Y203        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     7.464 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[23]_i_4/O
                         net (fo=1, routed)           0.062     7.526    design_1_i/zcu104_1/inst/soc/cpu/reg_out[23]_i_4_n_0
    SLICE_X84Y203        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.149     7.675 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[23]_i_1/O
                         net (fo=1, routed)           0.059     7.734    design_1_i/zcu104_1/inst/soc/cpu/reg_out[23]_i_1_n_0
    SLICE_X84Y203        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.814    11.982    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X84Y203        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[23]/C
                         clock pessimism              0.177    12.159    
                         clock uncertainty           -0.130    12.029    
    SLICE_X84Y203        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    12.054    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                         12.054    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 2.852ns (51.968%)  route 2.636ns (48.032%))
  Logic Levels:           11  (LUT3=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 11.976 - 10.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 0.666ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.600ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        2.012     2.220    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y46         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     3.290 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.318    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2_n_60
    RAMB36_X1Y47         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.528 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.556    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3_n_60
    RAMB36_X1Y48         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.766 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.794    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4_n_60
    RAMB36_X1Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.004 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.032    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5_n_60
    RAMB36_X1Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.242 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.270    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6_n_60
    RAMB36_X1Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.480 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.508    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7_n_60
    RAMB36_X1Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.718 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_8/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.746    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_8_n_60
    RAMB36_X1Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.863 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_9/DOUTBDOUT[7]
                         net (fo=1, routed)           0.836     5.699    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_9_n_124
    SLICE_X52Y193        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.821 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/mem_rdata_q[15]_i_2/O
                         net (fo=2, routed)           1.032     6.853    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[15]
    SLICE_X83Y194        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     6.890 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_8/O
                         net (fo=3, routed)           0.164     7.054    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_8_n_0
    SLICE_X84Y195        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     7.154 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4/O
                         net (fo=17, routed)          0.359     7.513    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4_n_0
    SLICE_X85Y204        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     7.659 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[25]_i_1/O
                         net (fo=1, routed)           0.049     7.708    design_1_i/zcu104_1/inst/soc/cpu/reg_out[25]_i_1_n_0
    SLICE_X85Y204        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.808    11.976    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X85Y204        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[25]/C
                         clock pessimism              0.177    12.153    
                         clock uncertainty           -0.130    12.023    
    SLICE_X85Y204        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.048    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[25]
  -------------------------------------------------------------------
                         required time                         12.048    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 2.831ns (51.632%)  route 2.652ns (48.368%))
  Logic Levels:           11  (LUT3=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 11.976 - 10.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 0.666ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.600ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        2.012     2.220    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y46         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     3.290 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.318    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2_n_60
    RAMB36_X1Y47         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.528 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.556    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3_n_60
    RAMB36_X1Y48         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.766 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.794    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4_n_60
    RAMB36_X1Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.004 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.032    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5_n_60
    RAMB36_X1Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.242 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.270    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6_n_60
    RAMB36_X1Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.480 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.508    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7_n_60
    RAMB36_X1Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.718 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_8/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.746    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_8_n_60
    RAMB36_X1Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.863 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_9/DOUTBDOUT[7]
                         net (fo=1, routed)           0.836     5.699    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_9_n_124
    SLICE_X52Y193        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.821 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/mem_rdata_q[15]_i_2/O
                         net (fo=2, routed)           1.032     6.853    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[15]
    SLICE_X83Y194        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     6.890 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_8/O
                         net (fo=3, routed)           0.164     7.054    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_8_n_0
    SLICE_X84Y195        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     7.154 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4/O
                         net (fo=17, routed)          0.371     7.525    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4_n_0
    SLICE_X86Y204        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125     7.650 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[30]_i_1/O
                         net (fo=1, routed)           0.053     7.703    design_1_i/zcu104_1/inst/soc/cpu/reg_out[30]_i_1_n_0
    SLICE_X86Y204        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.808    11.976    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X86Y204        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[30]/C
                         clock pessimism              0.177    12.153    
                         clock uncertainty           -0.130    12.023    
    SLICE_X86Y204        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    12.048    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[30]
  -------------------------------------------------------------------
                         required time                         12.048    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 2.793ns (51.238%)  route 2.658ns (48.762%))
  Logic Levels:           11  (LUT3=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 11.976 - 10.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 0.666ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.600ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        2.012     2.220    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y46         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     3.290 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.318    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2_n_60
    RAMB36_X1Y47         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.528 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.556    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3_n_60
    RAMB36_X1Y48         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.766 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.794    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4_n_60
    RAMB36_X1Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.004 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.032    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5_n_60
    RAMB36_X1Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.242 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.270    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6_n_60
    RAMB36_X1Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.480 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.508    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7_n_60
    RAMB36_X1Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.718 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_8/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.746    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_8_n_60
    RAMB36_X1Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.863 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_9/DOUTBDOUT[7]
                         net (fo=1, routed)           0.836     5.699    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_9_n_124
    SLICE_X52Y193        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.821 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/mem_rdata_q[15]_i_2/O
                         net (fo=2, routed)           1.033     6.854    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[15]
    SLICE_X83Y194        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     6.953 r  design_1_i/zcu104_1/inst/soc/cpu/mem_rdata_q[15]_i_1/O
                         net (fo=4, routed)           0.162     7.115    design_1_i/zcu104_1/inst/soc/cpu/mem_rdata_q[15]_i_1_n_0
    SLICE_X84Y196        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     7.203 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_3/O
                         net (fo=17, routed)          0.359     7.562    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_3_n_0
    SLICE_X86Y204        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     7.599 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[16]_i_1/O
                         net (fo=1, routed)           0.072     7.671    design_1_i/zcu104_1/inst/soc/cpu/reg_out[16]_i_1_n_0
    SLICE_X86Y204        FDSE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.808    11.976    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X86Y204        FDSE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[16]/C
                         clock pessimism              0.177    12.153    
                         clock uncertainty           -0.130    12.023    
    SLICE_X86Y204        FDSE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.048    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[16]
  -------------------------------------------------------------------
                         required time                         12.048    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 2.856ns (52.404%)  route 2.594ns (47.596%))
  Logic Levels:           11  (LUT3=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 11.980 - 10.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 0.666ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.600ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        2.012     2.220    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y46         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     3.290 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.318    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2_n_60
    RAMB36_X1Y47         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.528 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.556    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3_n_60
    RAMB36_X1Y48         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.766 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.794    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4_n_60
    RAMB36_X1Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.004 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.032    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5_n_60
    RAMB36_X1Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.242 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.270    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6_n_60
    RAMB36_X1Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.480 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.508    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7_n_60
    RAMB36_X1Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.718 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_8/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.746    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_8_n_60
    RAMB36_X1Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.863 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_9/DOUTBDOUT[7]
                         net (fo=1, routed)           0.836     5.699    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_9_n_124
    SLICE_X52Y193        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.821 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/mem_rdata_q[15]_i_2/O
                         net (fo=2, routed)           1.033     6.854    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[15]
    SLICE_X83Y194        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     6.953 r  design_1_i/zcu104_1/inst/soc/cpu/mem_rdata_q[15]_i_1/O
                         net (fo=4, routed)           0.162     7.115    design_1_i/zcu104_1/inst/soc/cpu/mem_rdata_q[15]_i_1_n_0
    SLICE_X84Y196        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     7.203 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_3/O
                         net (fo=17, routed)          0.308     7.511    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_3_n_0
    SLICE_X84Y204        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     7.611 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[27]_i_1/O
                         net (fo=1, routed)           0.059     7.670    design_1_i/zcu104_1/inst/soc/cpu/reg_out[27]_i_1_n_0
    SLICE_X84Y204        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.812    11.980    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X84Y204        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[27]/C
                         clock pessimism              0.177    12.157    
                         clock uncertainty           -0.130    12.027    
    SLICE_X84Y204        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    12.052    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[27]
  -------------------------------------------------------------------
                         required time                         12.052    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.855ns (52.520%)  route 2.581ns (47.480%))
  Logic Levels:           11  (LUT3=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 11.980 - 10.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 0.666ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.600ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        2.012     2.220    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y46         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     3.290 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.318    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2_n_60
    RAMB36_X1Y47         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.528 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.556    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3_n_60
    RAMB36_X1Y48         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.766 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.794    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4_n_60
    RAMB36_X1Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.004 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.032    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5_n_60
    RAMB36_X1Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.242 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.270    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6_n_60
    RAMB36_X1Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.480 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.508    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7_n_60
    RAMB36_X1Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.718 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_8/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.746    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_8_n_60
    RAMB36_X1Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.863 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_9/DOUTBDOUT[7]
                         net (fo=1, routed)           0.836     5.699    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_9_n_124
    SLICE_X52Y193        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.821 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/mem_rdata_q[15]_i_2/O
                         net (fo=2, routed)           1.033     6.854    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[15]
    SLICE_X83Y194        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     6.953 r  design_1_i/zcu104_1/inst/soc/cpu/mem_rdata_q[15]_i_1/O
                         net (fo=4, routed)           0.162     7.115    design_1_i/zcu104_1/inst/soc/cpu/mem_rdata_q[15]_i_1_n_0
    SLICE_X84Y196        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     7.203 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_3/O
                         net (fo=17, routed)          0.282     7.485    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_3_n_0
    SLICE_X84Y204        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     7.584 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[26]_i_1/O
                         net (fo=1, routed)           0.072     7.656    design_1_i/zcu104_1/inst/soc/cpu/reg_out[26]_i_1_n_0
    SLICE_X84Y204        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.812    11.980    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X84Y204        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[26]/C
                         clock pessimism              0.177    12.157    
                         clock uncertainty           -0.130    12.027    
    SLICE_X84Y204        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.052    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[26]
  -------------------------------------------------------------------
                         required time                         12.052    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 2.855ns (52.763%)  route 2.556ns (47.237%))
  Logic Levels:           11  (LUT3=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 11.982 - 10.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 0.666ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.600ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        2.012     2.220    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y46         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     3.290 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.318    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2_n_60
    RAMB36_X1Y47         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.528 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.556    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3_n_60
    RAMB36_X1Y48         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.766 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.794    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4_n_60
    RAMB36_X1Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.004 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.032    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5_n_60
    RAMB36_X1Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.242 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.270    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6_n_60
    RAMB36_X1Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.480 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.508    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7_n_60
    RAMB36_X1Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.718 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_8/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.746    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_8_n_60
    RAMB36_X1Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.863 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_9/DOUTBDOUT[7]
                         net (fo=1, routed)           0.836     5.699    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_9_n_124
    SLICE_X52Y193        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.821 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/mem_rdata_q[15]_i_2/O
                         net (fo=2, routed)           1.033     6.854    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[15]
    SLICE_X83Y194        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     6.953 r  design_1_i/zcu104_1/inst/soc/cpu/mem_rdata_q[15]_i_1/O
                         net (fo=4, routed)           0.162     7.115    design_1_i/zcu104_1/inst/soc/cpu/mem_rdata_q[15]_i_1_n_0
    SLICE_X84Y196        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     7.203 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_3/O
                         net (fo=17, routed)          0.257     7.460    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_3_n_0
    SLICE_X84Y203        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     7.559 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[19]_i_1/O
                         net (fo=1, routed)           0.072     7.631    design_1_i/zcu104_1/inst/soc/cpu/reg_out[19]_i_1_n_0
    SLICE_X84Y203        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.814    11.982    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X84Y203        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[19]/C
                         clock pessimism              0.177    12.159    
                         clock uncertainty           -0.130    12.029    
    SLICE_X84Y203        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.054    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[19]
  -------------------------------------------------------------------
                         required time                         12.054    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.424ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 2.828ns (52.409%)  route 2.568ns (47.591%))
  Logic Levels:           11  (LUT3=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.968ns = ( 11.968 - 10.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 0.666ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.600ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        2.012     2.220    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y46         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     3.290 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.318    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2_n_60
    RAMB36_X1Y47         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.528 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.556    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3_n_60
    RAMB36_X1Y48         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.766 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.794    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4_n_60
    RAMB36_X1Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.004 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.032    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5_n_60
    RAMB36_X1Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.242 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.270    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6_n_60
    RAMB36_X1Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.480 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.508    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7_n_60
    RAMB36_X1Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.718 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_8/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.746    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_8_n_60
    RAMB36_X1Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.863 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_9/DOUTBDOUT[7]
                         net (fo=1, routed)           0.836     5.699    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_9_n_124
    SLICE_X52Y193        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.821 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/mem_rdata_q[15]_i_2/O
                         net (fo=2, routed)           1.032     6.853    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[15]
    SLICE_X83Y194        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     6.890 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_8/O
                         net (fo=3, routed)           0.164     7.054    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_8_n_0
    SLICE_X84Y195        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     7.154 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4/O
                         net (fo=17, routed)          0.268     7.422    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4_n_0
    SLICE_X83Y201        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     7.544 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[18]_i_1/O
                         net (fo=1, routed)           0.072     7.616    design_1_i/zcu104_1/inst/soc/cpu/reg_out[18]_i_1_n_0
    SLICE_X83Y201        FDSE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.800    11.968    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X83Y201        FDSE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[18]/C
                         clock pessimism              0.177    12.145    
                         clock uncertainty           -0.130    12.015    
    SLICE_X83Y201        FDSE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.040    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                         12.040    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  4.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[1][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.059ns (30.412%)  route 0.135ns (69.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.762ns (routing 0.600ns, distribution 1.162ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.666ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.762     1.930    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/clk
    SLICE_X85Y160        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y160        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.989 r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel_reg[10]/Q
                         net (fo=3, routed)           0.135     2.124    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[2][15]_0[10]
    SLICE_X86Y164        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        2.018     2.226    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X86Y164        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[1][10]/C
                         clock pessimism             -0.175     2.051    
    SLICE_X86Y164        FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     2.113    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_y_orig_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.059ns (45.736%)  route 0.070ns (54.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Net Delay (Source):      1.773ns (routing 0.600ns, distribution 1.173ns)
  Clock Net Delay (Destination): 2.016ns (routing 0.666ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.773     1.941    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/clk
    SLICE_X87Y167        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_y_orig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y167        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.000 r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_y_orig_reg[6]/Q
                         net (fo=3, routed)           0.070     2.070    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/Q[6]
    SLICE_X87Y168        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        2.016     2.224    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X87Y168        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[1][6]/C
                         clock pessimism             -0.227     1.997    
    SLICE_X87Y168        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.059    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/signal_out_pe_in_router_data_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_y_dest_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.060ns (37.267%)  route 0.101ns (62.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.817ns (routing 0.600ns, distribution 1.217ns)
  Clock Net Delay (Destination): 2.044ns (routing 0.666ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.817     1.985    design_1_i/zcu104_1/inst/clk
    SLICE_X86Y187        FDRE                                         r  design_1_i/zcu104_1/inst/signal_out_pe_in_router_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y187        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.045 r  design_1_i/zcu104_1/inst/signal_out_pe_in_router_data_reg[37]/Q
                         net (fo=1, routed)           0.101     2.146    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/Q[36]
    SLICE_X88Y187        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_y_dest_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        2.044     2.252    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/clk
    SLICE_X88Y187        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_y_dest_reg[5]/C
                         clock pessimism             -0.179     2.073    
    SLICE_X88Y187        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.133    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_y_dest_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/simpleuart/send_bitcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/simpleuart/send_dummy_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.097ns (51.872%)  route 0.090ns (48.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.812ns (routing 0.600ns, distribution 1.212ns)
  Clock Net Delay (Destination): 2.064ns (routing 0.666ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.812     1.980    design_1_i/zcu104_1/inst/soc/simpleuart/clk
    SLICE_X86Y189        FDRE                                         r  design_1_i/zcu104_1/inst/soc/simpleuart/send_bitcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y189        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.041 r  design_1_i/zcu104_1/inst/soc/simpleuart/send_bitcnt_reg[2]/Q
                         net (fo=7, routed)           0.066     2.107    design_1_i/zcu104_1/inst/soc/simpleuart/send_bitcnt_reg_n_0_[2]
    SLICE_X85Y189        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     2.143 r  design_1_i/zcu104_1/inst/soc/simpleuart/send_dummy_i_1/O
                         net (fo=1, routed)           0.024     2.167    design_1_i/zcu104_1/inst/soc/simpleuart/send_dummy_i_1_n_0
    SLICE_X85Y189        FDSE                                         r  design_1_i/zcu104_1/inst/soc/simpleuart/send_dummy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        2.064     2.272    design_1_i/zcu104_1/inst/soc/simpleuart/clk
    SLICE_X85Y189        FDSE                                         r  design_1_i/zcu104_1/inst/soc/simpleuart/send_dummy_reg/C
                         clock pessimism             -0.179     2.093    
    SLICE_X85Y189        FDSE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.153    design_1_i/zcu104_1/inst/soc/simpleuart/send_dummy_reg
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_x_orig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_x_orig_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.058ns (33.918%)  route 0.113ns (66.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      1.831ns (routing 0.600ns, distribution 1.231ns)
  Clock Net Delay (Destination): 2.071ns (routing 0.666ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.831     1.999    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/clk
    SLICE_X93Y175        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_x_orig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y175        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.057 r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_x_orig_reg[0]/Q
                         net (fo=3, routed)           0.113     2.170    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_x_orig_reg[2][7]_0[0]
    SLICE_X91Y177        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_x_orig_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        2.071     2.279    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X91Y177        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_x_orig_reg[0][0]/C
                         clock pessimism             -0.186     2.093    
    SLICE_X91Y177        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.155    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_x_orig_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_x_orig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_x_orig_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.058ns (45.669%)  route 0.069ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      1.815ns (routing 0.600ns, distribution 1.215ns)
  Clock Net Delay (Destination): 2.056ns (routing 0.666ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.815     1.983    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/clk
    SLICE_X76Y182        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_x_orig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y182        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.041 r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_x_orig_reg[3]/Q
                         net (fo=3, routed)           0.069     2.110    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_x_orig_reg[2][7]_0[3]
    SLICE_X76Y181        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_x_orig_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        2.056     2.264    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X76Y181        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_x_orig_reg[2][3]/C
                         clock pessimism             -0.233     2.031    
    SLICE_X76Y181        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.093    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_x_orig_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.768%)  route 0.119ns (67.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.820ns (routing 0.600ns, distribution 1.220ns)
  Clock Net Delay (Destination): 2.056ns (routing 0.666ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.820     1.988    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/clk
    SLICE_X80Y183        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y183        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.046 r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel_reg[2]/Q
                         net (fo=3, routed)           0.119     2.165    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[2][15]_0[2]
    SLICE_X77Y183        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        2.056     2.264    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X77Y183        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[2][2]/C
                         clock pessimism             -0.179     2.085    
    SLICE_X77Y183        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.147    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_y_orig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.771ns (routing 0.600ns, distribution 1.171ns)
  Clock Net Delay (Destination): 2.006ns (routing 0.666ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.771     1.939    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/clk
    SLICE_X82Y163        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_y_orig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y163        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.997 r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_y_orig_reg[2]/Q
                         net (fo=3, routed)           0.071     2.068    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/Q[2]
    SLICE_X82Y162        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        2.006     2.214    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X82Y162        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig_reg[2][2]/C
                         clock pessimism             -0.226     1.988    
    SLICE_X82Y162        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.050    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_y_dest_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.059ns (46.825%)  route 0.067ns (53.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.762ns (routing 0.600ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.994ns (routing 0.666ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.762     1.930    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/clk
    SLICE_X75Y164        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_y_dest_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y164        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.989 r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_y_dest_reg[2]/Q
                         net (fo=3, routed)           0.067     2.056    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[2][7]_0[2]
    SLICE_X75Y165        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.994     2.202    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X75Y165        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[0][2]/C
                         clock pessimism             -0.226     1.976    
    SLICE_X75Y165        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.038    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/soc/cpu/mem_wdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/signal_out_pe_in_router_data_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.060ns (46.512%)  route 0.069ns (53.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Net Delay (Source):      1.764ns (routing 0.600ns, distribution 1.164ns)
  Clock Net Delay (Destination): 2.000ns (routing 0.666ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.764     1.932    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X85Y156        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/mem_wdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y156        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.992 r  design_1_i/zcu104_0/inst/soc/cpu/mem_wdata_reg[8]/Q
                         net (fo=21, routed)          0.069     2.061    design_1_i/zcu104_0/inst/soc_n_63
    SLICE_X85Y158        FDRE                                         r  design_1_i/zcu104_0/inst/signal_out_pe_in_router_data_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        2.000     2.208    design_1_i/zcu104_0/inst/clk
    SLICE_X85Y158        FDRE                                         r  design_1_i/zcu104_0/inst/signal_out_pe_in_router_data_reg[40]/C
                         clock pessimism             -0.227     1.980    
    SLICE_X85Y158        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.043    design_1_i/zcu104_0/inst/signal_out_pe_in_router_data_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y27  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_13/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y27  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_13/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y17  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y17  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_11/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y15  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_9/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y15  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_9/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y9   design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_7/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y9   design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_7/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y27  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5/CLKARDCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y17  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_11/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y9   design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_7/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y27  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y25  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y40  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y40  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y28  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_14/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y18  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_12/CLKBWRCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y27  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_13/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y27  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_13/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y27  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_13/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y17  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_11/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y15  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_9/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y9   design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_7/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y9   design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_7/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y27  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_y_orig_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.105ns (3.363%)  route 3.017ns (96.637%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 12.004 - 10.000 ) 
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.666ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.600ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.883     2.091    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X54Y119        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.168 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.717     3.885    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]_bufg_place_bufg_rep
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.913 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_place/O
                         net (fo=1675, routed)        1.300     5.213    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/SR[0]
    SLICE_X89Y179        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_y_orig_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.836    12.004    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X89Y179        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_y_orig_reg[5]/C
                         clock pessimism              0.110    12.114    
                         clock uncertainty           -0.130    11.984    
    SLICE_X89Y179        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.918    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_y_orig_reg[5]
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_y_orig_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.105ns (3.363%)  route 3.017ns (96.637%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 12.004 - 10.000 ) 
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.666ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.600ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.883     2.091    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X54Y119        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.168 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.717     3.885    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]_bufg_place_bufg_rep
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.913 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_place/O
                         net (fo=1675, routed)        1.300     5.213    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/SR[0]
    SLICE_X89Y179        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_y_orig_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.836    12.004    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X89Y179        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_y_orig_reg[6]/C
                         clock pessimism              0.110    12.114    
                         clock uncertainty           -0.130    11.984    
    SLICE_X89Y179        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.918    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_y_orig_reg[6]
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[1][13]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.105ns (3.363%)  route 3.017ns (96.637%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 12.004 - 10.000 ) 
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.666ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.600ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.883     2.091    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X54Y119        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.168 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.717     3.885    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]_bufg_place_bufg_rep
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.913 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_place/O
                         net (fo=1675, routed)        1.300     5.213    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/SR[0]
    SLICE_X89Y178        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[1][13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.836    12.004    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X89Y178        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[1][13]/C
                         clock pessimism              0.110    12.114    
                         clock uncertainty           -0.130    11.984    
    SLICE_X89Y178        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.918    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[1][13]
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[2][13]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.105ns (3.363%)  route 3.017ns (96.637%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 12.004 - 10.000 ) 
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.666ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.600ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.883     2.091    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X54Y119        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.168 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.717     3.885    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]_bufg_place_bufg_rep
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.913 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_place/O
                         net (fo=1675, routed)        1.300     5.213    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/SR[0]
    SLICE_X89Y178        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[2][13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.836    12.004    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X89Y178        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[2][13]/C
                         clock pessimism              0.110    12.114    
                         clock uncertainty           -0.130    11.984    
    SLICE_X89Y178        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.918    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[2][13]
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[1][5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.105ns (3.363%)  route 3.017ns (96.637%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 12.004 - 10.000 ) 
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.666ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.600ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.883     2.091    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X54Y119        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.168 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.717     3.885    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]_bufg_place_bufg_rep
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.913 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_place/O
                         net (fo=1675, routed)        1.300     5.213    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/SR[0]
    SLICE_X89Y179        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[1][5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.836    12.004    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X89Y179        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[1][5]/C
                         clock pessimism              0.110    12.114    
                         clock uncertainty           -0.130    11.984    
    SLICE_X89Y179        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.918    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[1][5]
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[1][6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.105ns (3.363%)  route 3.017ns (96.637%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 12.004 - 10.000 ) 
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.666ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.600ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.883     2.091    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X54Y119        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.168 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.717     3.885    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]_bufg_place_bufg_rep
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.913 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_place/O
                         net (fo=1675, routed)        1.300     5.213    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/SR[0]
    SLICE_X89Y179        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[1][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.836    12.004    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X89Y179        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[1][6]/C
                         clock pessimism              0.110    12.114    
                         clock uncertainty           -0.130    11.984    
    SLICE_X89Y179        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.918    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[1][6]
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_pixel_reg[13]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.105ns (3.366%)  route 3.014ns (96.634%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 12.003 - 10.000 ) 
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.666ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.600ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.883     2.091    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X54Y119        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.168 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.717     3.885    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]_bufg_place_bufg_rep
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.913 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_place/O
                         net (fo=1675, routed)        1.297     5.210    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/SR[0]
    SLICE_X89Y178        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_pixel_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.835    12.003    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X89Y178        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_pixel_reg[13]/C
                         clock pessimism              0.110    12.113    
                         clock uncertainty           -0.130    11.983    
    SLICE_X89Y178        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.917    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_pixel_reg[13]
  -------------------------------------------------------------------
                         required time                         11.917    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[0][13]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.105ns (3.366%)  route 3.014ns (96.634%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 12.003 - 10.000 ) 
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.666ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.600ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.883     2.091    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X54Y119        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.168 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.717     3.885    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]_bufg_place_bufg_rep
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.913 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_place/O
                         net (fo=1675, routed)        1.297     5.210    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/SR[0]
    SLICE_X89Y178        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[0][13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.835    12.003    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X89Y178        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[0][13]/C
                         clock pessimism              0.110    12.113    
                         clock uncertainty           -0.130    11.983    
    SLICE_X89Y178        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    11.917    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[0][13]
  -------------------------------------------------------------------
                         required time                         11.917    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[0][5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.105ns (3.366%)  route 3.014ns (96.634%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 12.003 - 10.000 ) 
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.666ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.600ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.883     2.091    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X54Y119        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.168 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.717     3.885    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]_bufg_place_bufg_rep
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.913 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_place/O
                         net (fo=1675, routed)        1.297     5.210    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/SR[0]
    SLICE_X89Y179        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[0][5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.835    12.003    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X89Y179        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[0][5]/C
                         clock pessimism              0.110    12.113    
                         clock uncertainty           -0.130    11.983    
    SLICE_X89Y179        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.917    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.917    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[0][6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.105ns (3.366%)  route 3.014ns (96.634%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 12.003 - 10.000 ) 
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.666ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.600ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.883     2.091    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X54Y119        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.168 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           1.717     3.885    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]_bufg_place_bufg_rep
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.913 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_place/O
                         net (fo=1675, routed)        1.297     5.210    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/SR[0]
    SLICE_X89Y179        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[0][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.835    12.003    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X89Y179        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[0][6]/C
                         clock pessimism              0.110    12.113    
                         clock uncertainty           -0.130    11.983    
    SLICE_X89Y179        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    11.917    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[0][6]
  -------------------------------------------------------------------
                         required time                         11.917    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  6.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_frame_reg[7]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.057ns (4.782%)  route 1.135ns (95.218%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      1.048ns (routing 0.363ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.410ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.048     1.187    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X51Y106        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.227 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           0.674     1.901    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]_bufg_place_bufg_rep
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.918 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_place/O
                         net (fo=1921, routed)        0.461     2.379    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/AR[0]
    SLICE_X90Y157        FDCE                                         f  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_frame_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.272     1.444    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/clk
    SLICE_X90Y157        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_frame_reg[7]/C
                         clock pessimism             -0.082     1.362    
    SLICE_X90Y157        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.342    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_frame_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_pixel_reg[10]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.057ns (4.782%)  route 1.135ns (95.218%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      1.048ns (routing 0.363ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.410ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.048     1.187    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X51Y106        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.227 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           0.674     1.901    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]_bufg_place_bufg_rep
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.918 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_place/O
                         net (fo=1921, routed)        0.461     2.379    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/AR[0]
    SLICE_X90Y157        FDCE                                         f  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_pixel_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.272     1.444    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/clk
    SLICE_X90Y157        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_pixel_reg[10]/C
                         clock pessimism             -0.082     1.362    
    SLICE_X90Y157        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.342    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_pixel_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_pixel_reg[11]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.057ns (4.782%)  route 1.135ns (95.218%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      1.048ns (routing 0.363ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.410ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.048     1.187    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X51Y106        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.227 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           0.674     1.901    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]_bufg_place_bufg_rep
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.918 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_place/O
                         net (fo=1921, routed)        0.461     2.379    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/AR[0]
    SLICE_X90Y157        FDCE                                         f  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_pixel_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.272     1.444    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/clk
    SLICE_X90Y157        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_pixel_reg[11]/C
                         clock pessimism             -0.082     1.362    
    SLICE_X90Y157        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.342    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_pixel_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_pixel_reg[12]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.057ns (4.778%)  route 1.136ns (95.222%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      1.048ns (routing 0.363ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.410ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.048     1.187    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X51Y106        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.227 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           0.674     1.901    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]_bufg_place_bufg_rep
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.918 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_place/O
                         net (fo=1921, routed)        0.462     2.380    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/AR[0]
    SLICE_X90Y158        FDCE                                         f  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_pixel_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.272     1.444    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/clk
    SLICE_X90Y158        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_pixel_reg[12]/C
                         clock pessimism             -0.082     1.362    
    SLICE_X90Y158        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.342    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_pixel_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_pixel_reg[14]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.057ns (4.778%)  route 1.136ns (95.222%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      1.048ns (routing 0.363ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.410ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.048     1.187    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X51Y106        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.227 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           0.674     1.901    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]_bufg_place_bufg_rep
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.918 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_place/O
                         net (fo=1921, routed)        0.462     2.380    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/AR[0]
    SLICE_X90Y158        FDCE                                         f  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_pixel_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.272     1.444    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/clk
    SLICE_X90Y158        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_pixel_reg[14]/C
                         clock pessimism             -0.082     1.362    
    SLICE_X90Y158        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.342    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_pixel_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_pixel_reg[15]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.057ns (4.778%)  route 1.136ns (95.222%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      1.048ns (routing 0.363ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.410ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.048     1.187    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X51Y106        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.227 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           0.674     1.901    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]_bufg_place_bufg_rep
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.918 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_place/O
                         net (fo=1921, routed)        0.462     2.380    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/AR[0]
    SLICE_X90Y158        FDCE                                         f  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_pixel_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.272     1.444    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/clk
    SLICE_X90Y158        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_pixel_reg[15]/C
                         clock pessimism             -0.082     1.362    
    SLICE_X90Y158        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.342    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_pixel_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_step_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.057ns (4.778%)  route 1.136ns (95.222%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      1.048ns (routing 0.363ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.410ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.048     1.187    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X51Y106        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.227 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           0.674     1.901    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]_bufg_place_bufg_rep
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.918 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_place/O
                         net (fo=1921, routed)        0.462     2.380    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/AR[0]
    SLICE_X90Y158        FDCE                                         f  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_step_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.272     1.444    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/clk
    SLICE_X90Y158        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_step_reg[4]/C
                         clock pessimism             -0.082     1.362    
    SLICE_X90Y158        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.342    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_step_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_x_dest_reg[7]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.057ns (4.922%)  route 1.101ns (95.078%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      1.048ns (routing 0.363ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.410ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.048     1.187    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X51Y106        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.227 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           0.674     1.901    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]_bufg_place_bufg_rep
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.918 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_place/O
                         net (fo=1921, routed)        0.427     2.345    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/AR[0]
    SLICE_X84Y156        FDCE                                         f  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_x_dest_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.237     1.409    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/clk
    SLICE_X84Y156        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_x_dest_reg[7]/C
                         clock pessimism             -0.082     1.327    
    SLICE_X84Y156        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.307    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_x_dest_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/Control_flux/i_S_y_dest_reg[7]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.057ns (4.897%)  route 1.107ns (95.103%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.414ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      1.048ns (routing 0.363ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.410ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.048     1.187    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X51Y106        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.227 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           0.674     1.901    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]_bufg_place_bufg_rep
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.918 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_place/O
                         net (fo=1921, routed)        0.433     2.351    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/Control_flux/AR[0]
    SLICE_X79Y173        FDCE                                         f  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/Control_flux/i_S_y_dest_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.242     1.414    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/Control_flux/clk
    SLICE_X79Y173        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/Control_flux/i_S_y_dest_reg[7]/C
                         clock pessimism             -0.082     1.332    
    SLICE_X79Y173        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.312    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/Control_flux/i_S_y_dest_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/Control_flux/i_S_x_orig_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.057ns (4.893%)  route 1.108ns (95.107%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.414ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      1.048ns (routing 0.363ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.410ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.048     1.187    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X51Y106        FDRE                                         r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.227 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_rep/Q
                         net (fo=1, routed)           0.674     1.901    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]_bufg_place_bufg_rep
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.918 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_bufg_place/O
                         net (fo=1921, routed)        0.434     2.352    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/Control_flux/AR[0]
    SLICE_X79Y174        FDCE                                         f  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/Control_flux/i_S_x_orig_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6433, routed)        1.242     1.414    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/Control_flux/clk
    SLICE_X79Y174        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/Control_flux/i_S_x_orig_reg[3]/C
                         clock pessimism             -0.082     1.332    
    SLICE_X79Y174        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.312    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/Control_flux/i_S_x_orig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  1.040    





