#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe50700 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe50890 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xe49730 .functor NOT 1, L_0xe81f50, C4<0>, C4<0>, C4<0>;
L_0xe81cb0 .functor XOR 1, L_0xe81b50, L_0xe81c10, C4<0>, C4<0>;
L_0xe81e40 .functor XOR 1, L_0xe81cb0, L_0xe81d70, C4<0>, C4<0>;
v0xe7eca0_0 .net *"_ivl_10", 0 0, L_0xe81d70;  1 drivers
v0xe7eda0_0 .net *"_ivl_12", 0 0, L_0xe81e40;  1 drivers
v0xe7ee80_0 .net *"_ivl_2", 0 0, L_0xe81ab0;  1 drivers
v0xe7ef40_0 .net *"_ivl_4", 0 0, L_0xe81b50;  1 drivers
v0xe7f020_0 .net *"_ivl_6", 0 0, L_0xe81c10;  1 drivers
v0xe7f150_0 .net *"_ivl_8", 0 0, L_0xe81cb0;  1 drivers
v0xe7f230_0 .var "clk", 0 0;
v0xe7f2d0_0 .net "f_dut", 0 0, L_0xe818b0;  1 drivers
v0xe7f370_0 .net "f_ref", 0 0, L_0xe80450;  1 drivers
v0xe7f410_0 .var/2u "stats1", 159 0;
v0xe7f4b0_0 .var/2u "strobe", 0 0;
v0xe7f550_0 .net "tb_match", 0 0, L_0xe81f50;  1 drivers
v0xe7f610_0 .net "tb_mismatch", 0 0, L_0xe49730;  1 drivers
v0xe7f6d0_0 .net "wavedrom_enable", 0 0, v0xe7cfc0_0;  1 drivers
v0xe7f770_0 .net "wavedrom_title", 511 0, v0xe7d080_0;  1 drivers
v0xe7f840_0 .net "x1", 0 0, v0xe7d140_0;  1 drivers
v0xe7f8e0_0 .net "x2", 0 0, v0xe7d1e0_0;  1 drivers
v0xe7fa90_0 .net "x3", 0 0, v0xe7d2d0_0;  1 drivers
L_0xe81ab0 .concat [ 1 0 0 0], L_0xe80450;
L_0xe81b50 .concat [ 1 0 0 0], L_0xe80450;
L_0xe81c10 .concat [ 1 0 0 0], L_0xe818b0;
L_0xe81d70 .concat [ 1 0 0 0], L_0xe80450;
L_0xe81f50 .cmp/eeq 1, L_0xe81ab0, L_0xe81e40;
S_0xe50a20 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0xe50890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xe3ce70 .functor NOT 1, v0xe7d2d0_0, C4<0>, C4<0>, C4<0>;
L_0xe51140 .functor AND 1, L_0xe3ce70, v0xe7d1e0_0, C4<1>, C4<1>;
L_0xe497a0 .functor NOT 1, v0xe7d140_0, C4<0>, C4<0>, C4<0>;
L_0xe7fd30 .functor AND 1, L_0xe51140, L_0xe497a0, C4<1>, C4<1>;
L_0xe7fe00 .functor NOT 1, v0xe7d2d0_0, C4<0>, C4<0>, C4<0>;
L_0xe7fe70 .functor AND 1, L_0xe7fe00, v0xe7d1e0_0, C4<1>, C4<1>;
L_0xe7ff20 .functor AND 1, L_0xe7fe70, v0xe7d140_0, C4<1>, C4<1>;
L_0xe7ffe0 .functor OR 1, L_0xe7fd30, L_0xe7ff20, C4<0>, C4<0>;
L_0xe80140 .functor NOT 1, v0xe7d1e0_0, C4<0>, C4<0>, C4<0>;
L_0xe801b0 .functor AND 1, v0xe7d2d0_0, L_0xe80140, C4<1>, C4<1>;
L_0xe802d0 .functor AND 1, L_0xe801b0, v0xe7d140_0, C4<1>, C4<1>;
L_0xe80340 .functor OR 1, L_0xe7ffe0, L_0xe802d0, C4<0>, C4<0>;
L_0xe804c0 .functor AND 1, v0xe7d2d0_0, v0xe7d1e0_0, C4<1>, C4<1>;
L_0xe80530 .functor AND 1, L_0xe804c0, v0xe7d140_0, C4<1>, C4<1>;
L_0xe80450 .functor OR 1, L_0xe80340, L_0xe80530, C4<0>, C4<0>;
v0xe499a0_0 .net *"_ivl_0", 0 0, L_0xe3ce70;  1 drivers
v0xe49a40_0 .net *"_ivl_10", 0 0, L_0xe7fe70;  1 drivers
v0xe3cee0_0 .net *"_ivl_12", 0 0, L_0xe7ff20;  1 drivers
v0xe7b920_0 .net *"_ivl_14", 0 0, L_0xe7ffe0;  1 drivers
v0xe7ba00_0 .net *"_ivl_16", 0 0, L_0xe80140;  1 drivers
v0xe7bb30_0 .net *"_ivl_18", 0 0, L_0xe801b0;  1 drivers
v0xe7bc10_0 .net *"_ivl_2", 0 0, L_0xe51140;  1 drivers
v0xe7bcf0_0 .net *"_ivl_20", 0 0, L_0xe802d0;  1 drivers
v0xe7bdd0_0 .net *"_ivl_22", 0 0, L_0xe80340;  1 drivers
v0xe7bf40_0 .net *"_ivl_24", 0 0, L_0xe804c0;  1 drivers
v0xe7c020_0 .net *"_ivl_26", 0 0, L_0xe80530;  1 drivers
v0xe7c100_0 .net *"_ivl_4", 0 0, L_0xe497a0;  1 drivers
v0xe7c1e0_0 .net *"_ivl_6", 0 0, L_0xe7fd30;  1 drivers
v0xe7c2c0_0 .net *"_ivl_8", 0 0, L_0xe7fe00;  1 drivers
v0xe7c3a0_0 .net "f", 0 0, L_0xe80450;  alias, 1 drivers
v0xe7c460_0 .net "x1", 0 0, v0xe7d140_0;  alias, 1 drivers
v0xe7c520_0 .net "x2", 0 0, v0xe7d1e0_0;  alias, 1 drivers
v0xe7c5e0_0 .net "x3", 0 0, v0xe7d2d0_0;  alias, 1 drivers
S_0xe7c720 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0xe50890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0xe7cf00_0 .net "clk", 0 0, v0xe7f230_0;  1 drivers
v0xe7cfc0_0 .var "wavedrom_enable", 0 0;
v0xe7d080_0 .var "wavedrom_title", 511 0;
v0xe7d140_0 .var "x1", 0 0;
v0xe7d1e0_0 .var "x2", 0 0;
v0xe7d2d0_0 .var "x3", 0 0;
E_0xe4b5e0/0 .event negedge, v0xe7cf00_0;
E_0xe4b5e0/1 .event posedge, v0xe7cf00_0;
E_0xe4b5e0 .event/or E_0xe4b5e0/0, E_0xe4b5e0/1;
E_0xe4b370 .event negedge, v0xe7cf00_0;
E_0xe369f0 .event posedge, v0xe7cf00_0;
S_0xe7ca00 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0xe7c720;
 .timescale -12 -12;
v0xe7cc00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe7cd00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0xe7c720;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe7d3d0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0xe50890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xe80760 .functor NOT 1, v0xe7d2d0_0, C4<0>, C4<0>, C4<0>;
L_0xe808e0 .functor NOT 1, v0xe7d1e0_0, C4<0>, C4<0>, C4<0>;
L_0xe80a80 .functor AND 1, L_0xe80760, L_0xe808e0, C4<1>, C4<1>;
L_0xe80b90 .functor NOT 1, v0xe7d140_0, C4<0>, C4<0>, C4<0>;
L_0xe80d40 .functor AND 1, L_0xe80a80, L_0xe80b90, C4<1>, C4<1>;
L_0xe80e50 .functor NOT 1, v0xe7d2d0_0, C4<0>, C4<0>, C4<0>;
L_0xe80f00 .functor NOT 1, v0xe7d1e0_0, C4<0>, C4<0>, C4<0>;
L_0xe80f70 .functor AND 1, L_0xe80e50, L_0xe80f00, C4<1>, C4<1>;
L_0xe810d0 .functor AND 1, L_0xe80f70, v0xe7d140_0, C4<1>, C4<1>;
L_0xe81190 .functor OR 1, L_0xe80d40, L_0xe810d0, C4<0>, C4<0>;
L_0xe81300 .functor NOT 1, v0xe7d2d0_0, C4<0>, C4<0>, C4<0>;
L_0xe81370 .functor AND 1, L_0xe81300, v0xe7d1e0_0, C4<1>, C4<1>;
L_0xe81450 .functor AND 1, L_0xe81370, v0xe7d140_0, C4<1>, C4<1>;
L_0xe81510 .functor OR 1, L_0xe81190, L_0xe81450, C4<0>, C4<0>;
L_0xe813e0 .functor NOT 1, v0xe7d1e0_0, C4<0>, C4<0>, C4<0>;
L_0xe816a0 .functor AND 1, v0xe7d2d0_0, L_0xe813e0, C4<1>, C4<1>;
L_0xe817f0 .functor AND 1, L_0xe816a0, v0xe7d140_0, C4<1>, C4<1>;
L_0xe818b0 .functor OR 1, L_0xe81510, L_0xe817f0, C4<0>, C4<0>;
v0xe7d5e0_0 .net *"_ivl_0", 0 0, L_0xe80760;  1 drivers
v0xe7d6c0_0 .net *"_ivl_10", 0 0, L_0xe80e50;  1 drivers
v0xe7d7a0_0 .net *"_ivl_12", 0 0, L_0xe80f00;  1 drivers
v0xe7d890_0 .net *"_ivl_14", 0 0, L_0xe80f70;  1 drivers
v0xe7d970_0 .net *"_ivl_16", 0 0, L_0xe810d0;  1 drivers
v0xe7daa0_0 .net *"_ivl_18", 0 0, L_0xe81190;  1 drivers
v0xe7db80_0 .net *"_ivl_2", 0 0, L_0xe808e0;  1 drivers
v0xe7dc60_0 .net *"_ivl_20", 0 0, L_0xe81300;  1 drivers
v0xe7dd40_0 .net *"_ivl_22", 0 0, L_0xe81370;  1 drivers
v0xe7deb0_0 .net *"_ivl_24", 0 0, L_0xe81450;  1 drivers
v0xe7df90_0 .net *"_ivl_26", 0 0, L_0xe81510;  1 drivers
v0xe7e070_0 .net *"_ivl_28", 0 0, L_0xe813e0;  1 drivers
v0xe7e150_0 .net *"_ivl_30", 0 0, L_0xe816a0;  1 drivers
v0xe7e230_0 .net *"_ivl_32", 0 0, L_0xe817f0;  1 drivers
v0xe7e310_0 .net *"_ivl_4", 0 0, L_0xe80a80;  1 drivers
v0xe7e3f0_0 .net *"_ivl_6", 0 0, L_0xe80b90;  1 drivers
v0xe7e4d0_0 .net *"_ivl_8", 0 0, L_0xe80d40;  1 drivers
v0xe7e6c0_0 .net "f", 0 0, L_0xe818b0;  alias, 1 drivers
v0xe7e780_0 .net "x1", 0 0, v0xe7d140_0;  alias, 1 drivers
v0xe7e820_0 .net "x2", 0 0, v0xe7d1e0_0;  alias, 1 drivers
v0xe7e910_0 .net "x3", 0 0, v0xe7d2d0_0;  alias, 1 drivers
S_0xe7ea80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0xe50890;
 .timescale -12 -12;
E_0xe4b830 .event anyedge, v0xe7f4b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe7f4b0_0;
    %nor/r;
    %assign/vec4 v0xe7f4b0_0, 0;
    %wait E_0xe4b830;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe7c720;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xe7d140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7d1e0_0, 0;
    %assign/vec4 v0xe7d2d0_0, 0;
    %wait E_0xe4b370;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe369f0;
    %load/vec4 v0xe7d2d0_0;
    %load/vec4 v0xe7d1e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xe7d140_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xe7d140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7d1e0_0, 0;
    %assign/vec4 v0xe7d2d0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xe4b370;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe7cd00;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe4b5e0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xe7d140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7d1e0_0, 0;
    %assign/vec4 v0xe7d2d0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xe50890;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe7f230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe7f4b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xe50890;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xe7f230_0;
    %inv;
    %store/vec4 v0xe7f230_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xe50890;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe7cf00_0, v0xe7f610_0, v0xe7fa90_0, v0xe7f8e0_0, v0xe7f840_0, v0xe7f370_0, v0xe7f2d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xe50890;
T_7 ;
    %load/vec4 v0xe7f410_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xe7f410_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe7f410_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0xe7f410_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe7f410_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe7f410_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe7f410_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xe50890;
T_8 ;
    %wait E_0xe4b5e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe7f410_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7f410_0, 4, 32;
    %load/vec4 v0xe7f550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xe7f410_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7f410_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe7f410_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7f410_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xe7f370_0;
    %load/vec4 v0xe7f370_0;
    %load/vec4 v0xe7f2d0_0;
    %xor;
    %load/vec4 v0xe7f370_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xe7f410_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7f410_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xe7f410_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe7f410_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/truthtable1/iter3/response1/top_module.sv";
