$date
	Fri Sep 26 22:08:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Asyn_Syn_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # Syn_rst $end
$var reg 1 $ clk $end
$scope module Syn_reset $end
$var wire 1 " D $end
$var wire 1 # Syn_rst $end
$var wire 1 $ clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
x#
0"
x!
$end
#10
0!
1$
#20
0$
#30
1$
#40
0$
#50
1$
#60
0$
#70
1!
1$
1"
#80
0$
#90
1$
#100
0$
1#
#110
0!
1$
#120
0$
#130
1$
#140
0$
0"
#150
1$
#160
0$
#170
1$
#180
0$
#190
1$
#200
0$
0#
#210
1!
1$
1"
#220
0$
#230
1$
#240
0$
#250
1$
#260
0$
#270
1$
#280
0$
0"
#290
0!
1$
#300
0$
#310
1$
#320
0$
#330
1$
#340
0$
#350
1!
1$
1"
#360
0$
#370
1$
#380
0$
#390
1$
#400
0$
1#
#410
0!
1$
#420
0$
0"
#430
1$
#440
0$
#450
1$
#460
0$
#470
1$
#480
0$
#490
1$
1"
#500
0$
#510
1$
#520
0$
#530
1$
#540
0$
#550
1$
#560
0$
0"
#570
1$
#580
0$
#590
1$
#600
0$
0#
#610
1$
#620
0$
#630
1!
1$
1"
#640
0$
#650
1$
#660
0$
#670
1$
#680
0$
#690
1$
#700
0$
0"
