[2025-09-17 00:52:52] START suite=qualcomm_srv trace=srv181_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv181_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2642504 heartbeat IPC: 3.784 cumulative IPC: 3.784 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5044298 heartbeat IPC: 4.164 cumulative IPC: 3.965 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5044298 cumulative IPC: 3.965 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5044298 cumulative IPC: 3.965 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13825332 heartbeat IPC: 1.139 cumulative IPC: 1.139 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 22401330 heartbeat IPC: 1.166 cumulative IPC: 1.152 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 30787725 heartbeat IPC: 1.192 cumulative IPC: 1.165 (Simulation time: 00 hr 04 min 32 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 39249967 heartbeat IPC: 1.182 cumulative IPC: 1.169 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 47841113 heartbeat IPC: 1.164 cumulative IPC: 1.168 (Simulation time: 00 hr 06 min 48 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv181_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000007 cycles: 56414365 heartbeat IPC: 1.166 cumulative IPC: 1.168 (Simulation time: 00 hr 07 min 49 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 64956653 heartbeat IPC: 1.171 cumulative IPC: 1.168 (Simulation time: 00 hr 08 min 50 sec)
Heartbeat CPU 0 instructions: 100000010 cycles: 73500161 heartbeat IPC: 1.17 cumulative IPC: 1.169 (Simulation time: 00 hr 10 min 01 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 82214397 heartbeat IPC: 1.148 cumulative IPC: 1.166 (Simulation time: 00 hr 11 min 02 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 85749337 cumulative IPC: 1.166 (Simulation time: 00 hr 12 min 08 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 85749337 cumulative IPC: 1.166 (Simulation time: 00 hr 12 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv181_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.166 instructions: 100000002 cycles: 85749337
CPU 0 Branch Prediction Accuracy: 91.55% MPKI: 14.9 Average ROB Occupancy at Mispredict: 27.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2861
BRANCH_INDIRECT: 0.4193
BRANCH_CONDITIONAL: 12.51
BRANCH_DIRECT_CALL: 0.7205
BRANCH_INDIRECT_CALL: 0.5106
BRANCH_RETURN: 0.4604


====Backend Stall Breakdown====
ROB_STALL: 172892
LQ_STALL: 0
SQ_STALL: 582048


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 91.53913
REPLAY_LOAD: 83.17687
NON_REPLAY_LOAD: 15.675298

== Total ==
ADDR_TRANS: 10527
REPLAY_LOAD: 12227
NON_REPLAY_LOAD: 150138

== Counts ==
ADDR_TRANS: 115
REPLAY_LOAD: 147
NON_REPLAY_LOAD: 9578

cpu0->cpu0_STLB TOTAL        ACCESS:    1754363 HIT:    1748702 MISS:       5661 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1754363 HIT:    1748702 MISS:       5661 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 177 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7692281 HIT:    6598337 MISS:    1093944 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6225965 HIT:    5311153 MISS:     914812 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     541613 HIT:     387549 MISS:     154064 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     914463 HIT:     898240 MISS:      16223 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10240 HIT:       1395 MISS:       8845 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.79 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14473367 HIT:    8104570 MISS:    6368797 MSHR_MERGE:    1535735
cpu0->cpu0_L1I LOAD         ACCESS:   14473367 HIT:    8104570 MISS:    6368797 MSHR_MERGE:    1535735
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.09 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29950421 HIT:   26616252 MISS:    3334169 MSHR_MERGE:    1389358
cpu0->cpu0_L1D LOAD         ACCESS:   16910691 HIT:   15177595 MISS:    1733096 MSHR_MERGE:     340156
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13027996 HIT:   11437180 MISS:    1590816 MSHR_MERGE:    1049185
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11734 HIT:       1477 MISS:      10257 MSHR_MERGE:         17
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.96 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12101768 HIT:   10375698 MISS:    1726070 MSHR_MERGE:     871203
cpu0->cpu0_ITLB LOAD         ACCESS:   12101768 HIT:   10375698 MISS:    1726070 MSHR_MERGE:     871203
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.129 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28320430 HIT:   27115082 MISS:    1205348 MSHR_MERGE:     305852
cpu0->cpu0_DTLB LOAD         ACCESS:   28320430 HIT:   27115082 MISS:    1205348 MSHR_MERGE:     305852
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.999 cycles
cpu0->LLC TOTAL        ACCESS:    1304051 HIT:    1232178 MISS:      71873 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     914803 HIT:     888444 MISS:      26359 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     154064 HIT:     113065 MISS:      40999 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     226339 HIT:     226068 MISS:        271 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8845 HIT:       4601 MISS:       4244 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 127.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3839
  ROW_BUFFER_MISS:      67761
  AVG DBUS CONGESTED CYCLE: 3.686
Channel 0 WQ ROW_BUFFER_HIT:       1861
  ROW_BUFFER_MISS:      35295
  FULL:          0
Channel 0 REFRESHES ISSUED:       7146

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       536907       396460        81937         5085
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          412          390          200
  STLB miss resolved @ L2C                0          431          447          571          178
  STLB miss resolved @ LLC                0          159          618         2280          956
  STLB miss resolved @ MEM                0            1          299         1962         2285

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             158529        52171      1114018       142132          534
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          300          147           30
  STLB miss resolved @ L2C                0          164          247           78            6
  STLB miss resolved @ LLC                0          157          330          593           81
  STLB miss resolved @ MEM                0            0           83          301          135
[2025-09-17 01:05:01] END   suite=qualcomm_srv trace=srv181_ap (rc=0)
