<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LPCOpen Platform: C:/nxp/v1.03/lpcopen_v1.03/lpcopen/software/ucos_iii/lpc_ucos_iii/uC-CPU/ARM-Cortex-M3/GCC/cpu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform
   &#160;<span id="projectnumber">v1.03</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for NXP LPC Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">cpu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="cpu__def_8h_source.html">cpu_def.h</a>&gt;</code><br/>
<code>#include &lt;cpu_cfg.h&gt;</code><br/>
</div>
<p><a href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a184fc3063f5d526ce4843c0e87f53093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a184fc3063f5d526ce4843c0e87f53093">CPU_CFG_ADDR_SIZE</a>&#160;&#160;&#160;<a class="el" href="cpu__def_8h.html#ab1c095da43dace1cd5133b2b420355a6">CPU_WORD_SIZE_32</a>        /* Defines CPU address word size  (in octets).          */</td></tr>
<tr class="separator:a184fc3063f5d526ce4843c0e87f53093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a992154d8edececa3e4828a0c3068e246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a992154d8edececa3e4828a0c3068e246">CPU_CFG_DATA_SIZE</a>&#160;&#160;&#160;<a class="el" href="cpu__def_8h.html#ab1c095da43dace1cd5133b2b420355a6">CPU_WORD_SIZE_32</a>        /* Defines CPU data    word size  (in octets).          */</td></tr>
<tr class="separator:a992154d8edececa3e4828a0c3068e246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e15adcc52aa63b2b6a2d19be69beea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac2e15adcc52aa63b2b6a2d19be69beea">CPU_CFG_ENDIAN_TYPE</a>&#160;&#160;&#160;<a class="el" href="cpu__def_8h.html#a33a2262182131fc1350c207a8e3fd4d0">CPU_ENDIAN_TYPE_LITTLE</a>  /* Defines CPU data    word-memory order (see Note #2). */</td></tr>
<tr class="separator:ac2e15adcc52aa63b2b6a2d19be69beea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5104b8450984da0710c2f0ed9ec3d03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ad5104b8450984da0710c2f0ed9ec3d03">CPU_CFG_STK_GROWTH</a>&#160;&#160;&#160;<a class="el" href="cpu__def_8h.html#a6d85ac813b3730fc9bde1b0dd14ea093">CPU_STK_GROWTH_HI_TO_LO</a>         /* Defines CPU stack growth order (see Note #1).        */</td></tr>
<tr class="separator:ad5104b8450984da0710c2f0ed9ec3d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2f626d7417e104c6890a48054f5c2e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ab2f626d7417e104c6890a48054f5c2e9">CPU_CFG_CRITICAL_METHOD</a>&#160;&#160;&#160;<a class="el" href="cpu__def_8h.html#a04047a4b75546dd528a22e263b2f79d7">CPU_CRITICAL_METHOD_STATUS_LOCAL</a></td></tr>
<tr class="separator:ab2f626d7417e104c6890a48054f5c2e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9613b70052445254c261863595b0b6e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a9613b70052445254c261863595b0b6e5">CPU_SR_ALLOC</a>()&#160;&#160;&#160;<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a>  cpu_sr = (<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a>)0</td></tr>
<tr class="separator:a9613b70052445254c261863595b0b6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f5cd03d6a72d3ff9570c6e76388ec83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a1f5cd03d6a72d3ff9570c6e76388ec83">CPU_INT_DIS</a>()&#160;&#160;&#160;do { cpu_sr = <a class="el" href="_micrium_2_software_2u_c-_c_p_u_2_a_r_m-_cortex-_m4_2_real_view_2cpu_8h.html#a68ca6cce93e44681dc79e353b6f0db52">CPU_SR_Save</a>(); } while (0) /* Save    CPU <a class="el" href="_e_h_c_i_8h.html#af65ae05bcce5786d892c6a2bd1141292">status</a> word &amp; disable interrupts.*/</td></tr>
<tr class="separator:a1f5cd03d6a72d3ff9570c6e76388ec83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a159531368e96c6a5e76658c4fefc6859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a159531368e96c6a5e76658c4fefc6859">CPU_INT_EN</a>()&#160;&#160;&#160;do { <a class="el" href="_micrium_2_software_2u_c-_c_p_u_2_a_r_m-_cortex-_m4_2_real_view_2cpu_8h.html#a2b83b84c2c57669cc4ada66870d6cf17">CPU_SR_Restore</a>(cpu_sr); } while (0) /* Restore CPU <a class="el" href="_e_h_c_i_8h.html#af65ae05bcce5786d892c6a2bd1141292">status</a> word.                     */</td></tr>
<tr class="separator:a159531368e96c6a5e76658c4fefc6859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f6a325617b3c9daea0084d5eed2698e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a8f6a325617b3c9daea0084d5eed2698e">CPU_CRITICAL_ENTER</a>()&#160;&#160;&#160;do { <a class="el" href="_micrium_2_software_2u_c-_c_p_u_2_a_r_m-_cortex-_m4_2_real_view_2cpu_8h.html#a1f5cd03d6a72d3ff9570c6e76388ec83">CPU_INT_DIS</a>(); } while (0)          /* Disable   interrupts.                        */</td></tr>
<tr class="separator:a8f6a325617b3c9daea0084d5eed2698e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c1c05de85cf8a230d24ded521b1ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a14c1c05de85cf8a230d24ded521b1ed5">CPU_CRITICAL_EXIT</a>()&#160;&#160;&#160;do { <a class="el" href="_micrium_2_software_2u_c-_c_p_u_2_a_r_m-_cortex-_m4_2_real_view_2cpu_8h.html#a159531368e96c6a5e76658c4fefc6859">CPU_INT_EN</a>();  } while (0)          /* Re-enable interrupts.                        */</td></tr>
<tr class="separator:a14c1c05de85cf8a230d24ded521b1ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d4ada655bfc2e5dcce78660ffa31383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a3d4ada655bfc2e5dcce78660ffa31383">CPU_CFG_LEAD_ZEROS_ASM_PRESENT</a>&#160;&#160;&#160;/* See Note #1.                                         */</td></tr>
<tr class="separator:a3d4ada655bfc2e5dcce78660ffa31383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40428cfd5b4143c5d30b03317ff81e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a40428cfd5b4143c5d30b03317ff81e5b">CPU_INT_STK_PTR</a>&#160;&#160;&#160;0u</td></tr>
<tr class="separator:a40428cfd5b4143c5d30b03317ff81e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7bc25df06417ef903c3126b8f84683d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ab7bc25df06417ef903c3126b8f84683d">CPU_INT_RESET</a>&#160;&#160;&#160;1u</td></tr>
<tr class="separator:ab7bc25df06417ef903c3126b8f84683d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9831f6b615330a333a162551f8b4aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ad9831f6b615330a333a162551f8b4aff">CPU_INT_NMI</a>&#160;&#160;&#160;2u</td></tr>
<tr class="separator:ad9831f6b615330a333a162551f8b4aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bc030711a255d430efab24c588d8b71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a6bc030711a255d430efab24c588d8b71">CPU_INT_HFAULT</a>&#160;&#160;&#160;3u</td></tr>
<tr class="separator:a6bc030711a255d430efab24c588d8b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb5abe820d583eb3d1e1b0a0589a33e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#afb5abe820d583eb3d1e1b0a0589a33e2">CPU_INT_MEM</a>&#160;&#160;&#160;4u</td></tr>
<tr class="separator:afb5abe820d583eb3d1e1b0a0589a33e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dde2ea5c632e1820c29327a08d5e3ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a0dde2ea5c632e1820c29327a08d5e3ce">CPU_INT_BUSFAULT</a>&#160;&#160;&#160;5u</td></tr>
<tr class="separator:a0dde2ea5c632e1820c29327a08d5e3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a878e4b578bab52dcbaaed27481d385d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a878e4b578bab52dcbaaed27481d385d8">CPU_INT_USAGEFAULT</a>&#160;&#160;&#160;6u</td></tr>
<tr class="separator:a878e4b578bab52dcbaaed27481d385d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9167a0b119ca313200a1b04101fa408b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a9167a0b119ca313200a1b04101fa408b">CPU_INT_RSVD_07</a>&#160;&#160;&#160;7u</td></tr>
<tr class="separator:a9167a0b119ca313200a1b04101fa408b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a32af65fcafe2041dca82d6ee51a812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a9a32af65fcafe2041dca82d6ee51a812">CPU_INT_RSVD_08</a>&#160;&#160;&#160;8u</td></tr>
<tr class="separator:a9a32af65fcafe2041dca82d6ee51a812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96466f1ae00baba00ad02d4e238ab31d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a96466f1ae00baba00ad02d4e238ab31d">CPU_INT_RSVD_09</a>&#160;&#160;&#160;9u</td></tr>
<tr class="separator:a96466f1ae00baba00ad02d4e238ab31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a103c16a3f84f652b791086545a20f2c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a103c16a3f84f652b791086545a20f2c3">CPU_INT_RSVD_10</a>&#160;&#160;&#160;10u</td></tr>
<tr class="separator:a103c16a3f84f652b791086545a20f2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc740dc527ffff65c332aa55e050475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#adfc740dc527ffff65c332aa55e050475">CPU_INT_SVCALL</a>&#160;&#160;&#160;11u</td></tr>
<tr class="separator:adfc740dc527ffff65c332aa55e050475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac305745c674c79a61d121dfac42ebaab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac305745c674c79a61d121dfac42ebaab">CPU_INT_DBGMON</a>&#160;&#160;&#160;12u</td></tr>
<tr class="separator:ac305745c674c79a61d121dfac42ebaab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac25c15a9e50a563b73e0be87375de4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac25c15a9e50a563b73e0be87375de4a1">CPU_INT_RSVD_13</a>&#160;&#160;&#160;13u</td></tr>
<tr class="separator:ac25c15a9e50a563b73e0be87375de4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2132e44568e98011f255119d2affb152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a2132e44568e98011f255119d2affb152">CPU_INT_PENDSV</a>&#160;&#160;&#160;14u</td></tr>
<tr class="separator:a2132e44568e98011f255119d2affb152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc6a9655ea85f48dd2bf32fa97ef656b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#abc6a9655ea85f48dd2bf32fa97ef656b">CPU_INT_SYSTICK</a>&#160;&#160;&#160;15u</td></tr>
<tr class="separator:abc6a9655ea85f48dd2bf32fa97ef656b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a650e74cbe18367d5cdc852b9c2df236d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a650e74cbe18367d5cdc852b9c2df236d">CPU_INT_EXT0</a>&#160;&#160;&#160;16u</td></tr>
<tr class="separator:a650e74cbe18367d5cdc852b9c2df236d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ac516ee2c95ff651c88d72fae2c65a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ae3ac516ee2c95ff651c88d72fae2c65a">CPU_REG_NVIC_NVIC</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E004)))             /* Int Ctrl'er Type Reg.                */</td></tr>
<tr class="separator:ae3ac516ee2c95ff651c88d72fae2c65a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7e9a6689961cec97a698ebf0242df1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#af7e9a6689961cec97a698ebf0242df1e">CPU_REG_NVIC_ST_CTRL</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E010)))             /* SysTick Ctrl &amp; Status Reg.           */</td></tr>
<tr class="separator:af7e9a6689961cec97a698ebf0242df1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2ba0a26731de018ae2d2e3e967551d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#af2ba0a26731de018ae2d2e3e967551d3">CPU_REG_NVIC_ST_RELOAD</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E014)))             /* SysTick Reload      Value Reg.       */</td></tr>
<tr class="separator:af2ba0a26731de018ae2d2e3e967551d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f0b19701573fadfe73887948424ae21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a0f0b19701573fadfe73887948424ae21">CPU_REG_NVIC_ST_CURRENT</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E018)))             /* SysTick Current     Value Reg.       */</td></tr>
<tr class="separator:a0f0b19701573fadfe73887948424ae21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a389e4640e8baa328816e42e2d24ab460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a389e4640e8baa328816e42e2d24ab460">CPU_REG_NVIC_ST_CAL</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E01C)))             /* SysTick Calibration Value Reg.       */</td></tr>
<tr class="separator:a389e4640e8baa328816e42e2d24ab460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cd5c442bb1c67c8c51cf8f2885c3a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a6cd5c442bb1c67c8c51cf8f2885c3a14">CPU_REG_NVIC_SETEN</a>(n)&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E100 + (n) * 4u)))  /* IRQ Set En Reg.                      */</td></tr>
<tr class="separator:a6cd5c442bb1c67c8c51cf8f2885c3a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13cf2cc9daf8d74c60dab1df2358a79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a13cf2cc9daf8d74c60dab1df2358a79d">CPU_REG_NVIC_CLREN</a>(n)&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E180 + (n) * 4u)))  /* IRQ Clr En Reg.                      */</td></tr>
<tr class="separator:a13cf2cc9daf8d74c60dab1df2358a79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ab3a10c893eef6c784a8a8d540cc322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a3ab3a10c893eef6c784a8a8d540cc322">CPU_REG_NVIC_SETPEND</a>(n)&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E200 + (n) * 4u)))  /* IRQ Set Pending Reg.                 */</td></tr>
<tr class="separator:a3ab3a10c893eef6c784a8a8d540cc322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3fa30b31ef80465ad0f36b2122d8fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#add3fa30b31ef80465ad0f36b2122d8fb">CPU_REG_NVIC_CLRPEND</a>(n)&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E280 + (n) * 4u)))  /* IRQ Clr Pending Reg.                 */</td></tr>
<tr class="separator:add3fa30b31ef80465ad0f36b2122d8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02469af6d43e4b3fd8f9eed033183d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a02469af6d43e4b3fd8f9eed033183d85">CPU_REG_NVIC_ACTIVE</a>(n)&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E300 + (n) * 4u)))  /* IRQ Active Reg.                      */</td></tr>
<tr class="separator:a02469af6d43e4b3fd8f9eed033183d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af102a62c8bc3578e3e88275229307a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#af102a62c8bc3578e3e88275229307a67">CPU_REG_NVIC_PRIO</a>(n)&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E400 + (n) * 4u)))  /* IRQ Prio Reg.                        */</td></tr>
<tr class="separator:af102a62c8bc3578e3e88275229307a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f69eb42a00073e700bd0061262afde4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a4f69eb42a00073e700bd0061262afde4">CPU_REG_NVIC_CPUID</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED00)))             /* CPUID Base Reg.                      */</td></tr>
<tr class="separator:a4f69eb42a00073e700bd0061262afde4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a319bf9b40aacdb28b7309881678c01a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a319bf9b40aacdb28b7309881678c01a9">CPU_REG_NVIC_ICSR</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED04)))             /* Int Ctrl State  Reg.                 */</td></tr>
<tr class="separator:a319bf9b40aacdb28b7309881678c01a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19ea6d266a228f85352b1bf81ed08dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a19ea6d266a228f85352b1bf81ed08dca">CPU_REG_NVIC_VTOR</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED08)))             /* Vect Tbl Offset Reg.                 */</td></tr>
<tr class="separator:a19ea6d266a228f85352b1bf81ed08dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad5c324f4723a68d0911aaf507ee9921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#aad5c324f4723a68d0911aaf507ee9921">CPU_REG_NVIC_AIRCR</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED0C)))             /* App Int/Reset Ctrl Reg.              */</td></tr>
<tr class="separator:aad5c324f4723a68d0911aaf507ee9921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51b30937e6d54f170d941fae152e8830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a51b30937e6d54f170d941fae152e8830">CPU_REG_NVIC_SCR</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED10)))             /* System Ctrl Reg.                     */</td></tr>
<tr class="separator:a51b30937e6d54f170d941fae152e8830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa54c5d3d9d308cd085291abb6f0ecdba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#aa54c5d3d9d308cd085291abb6f0ecdba">CPU_REG_NVIC_CCR</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED14)))             /* Cfg    Ctrl Reg.                     */</td></tr>
<tr class="separator:aa54c5d3d9d308cd085291abb6f0ecdba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599a5ddcfb1a0d15ddb3a3756a3b17a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a599a5ddcfb1a0d15ddb3a3756a3b17a4">CPU_REG_NVIC_SHPRI1</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED18)))             /* System Handlers  4 to  7 Prio.       */</td></tr>
<tr class="separator:a599a5ddcfb1a0d15ddb3a3756a3b17a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eb24d47f3ad49eaecd4da29de87f80f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a2eb24d47f3ad49eaecd4da29de87f80f">CPU_REG_NVIC_SHPRI2</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED1C)))             /* System Handlers  8 to 11 Prio.       */</td></tr>
<tr class="separator:a2eb24d47f3ad49eaecd4da29de87f80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2172f763430e3a2d3adf4689aab1521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac2172f763430e3a2d3adf4689aab1521">CPU_REG_NVIC_SHPRI3</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED20)))             /* System Handlers 12 to 15 Prio.       */</td></tr>
<tr class="separator:ac2172f763430e3a2d3adf4689aab1521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dbcbb28efe9dbdec220f455f1162c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a6dbcbb28efe9dbdec220f455f1162c5c">CPU_REG_NVIC_SHCSR</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED24)))             /* System Handler Ctrl &amp; State Reg.     */</td></tr>
<tr class="separator:a6dbcbb28efe9dbdec220f455f1162c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f0029eb23b91b5c2da6a5c9e4dc8d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a8f0029eb23b91b5c2da6a5c9e4dc8d20">CPU_REG_NVIC_CFSR</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED28)))             /* Configurable Fault Status Reg.       */</td></tr>
<tr class="separator:a8f0029eb23b91b5c2da6a5c9e4dc8d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2063db48089786cfd69eca4f327f1f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a2063db48089786cfd69eca4f327f1f72">CPU_REG_NVIC_HFSR</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED2C)))             /* Hard  Fault Status Reg.              */</td></tr>
<tr class="separator:a2063db48089786cfd69eca4f327f1f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d47a386dfc595cc521f85a4eca806b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a8d47a386dfc595cc521f85a4eca806b7">CPU_REG_NVIC_DFSR</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED30)))             /* Debug Fault Status Reg.              */</td></tr>
<tr class="separator:a8d47a386dfc595cc521f85a4eca806b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae11c4338b410c30622c4dfbab8bf1f71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ae11c4338b410c30622c4dfbab8bf1f71">CPU_REG_NVIC_MMFAR</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED34)))             /* Mem Manage Addr Reg.                 */</td></tr>
<tr class="separator:ae11c4338b410c30622c4dfbab8bf1f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314d5ef9b30f95df74966e56b5c7bcf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a314d5ef9b30f95df74966e56b5c7bcf5">CPU_REG_NVIC_BFAR</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED38)))             /* Bus Fault  Addr Reg.                 */</td></tr>
<tr class="separator:a314d5ef9b30f95df74966e56b5c7bcf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a323ed7ab2824df62ddde2a551cefb268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a323ed7ab2824df62ddde2a551cefb268">CPU_REG_NVIC_AFSR</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED3C)))             /* Aux Fault Status Reg.                */</td></tr>
<tr class="separator:a323ed7ab2824df62ddde2a551cefb268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73df01df2d8317e068db2beb671ce916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a73df01df2d8317e068db2beb671ce916">CPU_REG_NVIC_PFR0</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED40)))             /* Processor Feature Reg 0.             */</td></tr>
<tr class="separator:a73df01df2d8317e068db2beb671ce916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c382129379ddf1ebcc4a87f37af8117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a4c382129379ddf1ebcc4a87f37af8117">CPU_REG_NVIC_PFR1</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED44)))             /* Processor Feature Reg 1.             */</td></tr>
<tr class="separator:a4c382129379ddf1ebcc4a87f37af8117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdc0b40b76d8f17fffc83f84e527b51d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#acdc0b40b76d8f17fffc83f84e527b51d">CPU_REG_NVIC_DFR0</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED48)))             /* Debug     Feature Reg 0.             */</td></tr>
<tr class="separator:acdc0b40b76d8f17fffc83f84e527b51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f10a0b104ea20793e249c9c0a10269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ad3f10a0b104ea20793e249c9c0a10269">CPU_REG_NVIC_AFR0</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED4C)))             /* Aux       Feature Reg 0.             */</td></tr>
<tr class="separator:ad3f10a0b104ea20793e249c9c0a10269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa3621a45c39e7e8485662d1f9df5f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#afa3621a45c39e7e8485662d1f9df5f6a">CPU_REG_NVIC_MMFR0</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED50)))             /* Memory Model Feature Reg 0.          */</td></tr>
<tr class="separator:afa3621a45c39e7e8485662d1f9df5f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79859da3940b9122e6e291532727c9c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a79859da3940b9122e6e291532727c9c4">CPU_REG_NVIC_MMFR1</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED54)))             /* Memory Model Feature Reg 1.          */</td></tr>
<tr class="separator:a79859da3940b9122e6e291532727c9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b5c3f547f848ca57500f9b9e1f1d752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a6b5c3f547f848ca57500f9b9e1f1d752">CPU_REG_NVIC_MMFR2</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED58)))             /* Memory Model Feature Reg 2.          */</td></tr>
<tr class="separator:a6b5c3f547f848ca57500f9b9e1f1d752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add9a84bd32e80477ac085d0c313fafcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#add9a84bd32e80477ac085d0c313fafcb">CPU_REG_NVIC_MMFR3</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED5C)))             /* Memory Model Feature Reg 3.          */</td></tr>
<tr class="separator:add9a84bd32e80477ac085d0c313fafcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae202d2203cc23b3af61985d7ad49d8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ae202d2203cc23b3af61985d7ad49d8bb">CPU_REG_NVIC_ISAFR0</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED60)))             /* ISA Feature Reg 0.                   */</td></tr>
<tr class="separator:ae202d2203cc23b3af61985d7ad49d8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc776ba00d3c51044766fadede42064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a0bc776ba00d3c51044766fadede42064">CPU_REG_NVIC_ISAFR1</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED64)))             /* ISA Feature Reg 1.                   */</td></tr>
<tr class="separator:a0bc776ba00d3c51044766fadede42064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb5ed23fbacaa7f450658e6a77e45d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#adb5ed23fbacaa7f450658e6a77e45d4d">CPU_REG_NVIC_ISAFR2</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED68)))             /* ISA Feature Reg 2.                   */</td></tr>
<tr class="separator:adb5ed23fbacaa7f450658e6a77e45d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedca12e8126acd97e480421a1c101c9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#aedca12e8126acd97e480421a1c101c9d">CPU_REG_NVIC_ISAFR3</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED6C)))             /* ISA Feature Reg 3.                   */</td></tr>
<tr class="separator:aedca12e8126acd97e480421a1c101c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3da91442d9e2267114db2b3342cb732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#af3da91442d9e2267114db2b3342cb732">CPU_REG_NVIC_ISAFR4</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED70)))             /* ISA Feature Reg 4.                   */</td></tr>
<tr class="separator:af3da91442d9e2267114db2b3342cb732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf6c0de385921b445cbd9e7d8c9fe45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#aaf6c0de385921b445cbd9e7d8c9fe45e">CPU_REG_NVIC_SW_TRIG</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EF00)))             /* Software Trigger Int Reg.            */</td></tr>
<tr class="separator:aaf6c0de385921b445cbd9e7d8c9fe45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ddcfb01c9f91040e788e74ff26b15a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a4ddcfb01c9f91040e788e74ff26b15a9">CPU_REG_MPU_TYPE</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED90)))             /* MPU Type Reg.                        */</td></tr>
<tr class="separator:a4ddcfb01c9f91040e788e74ff26b15a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab75c699dffb872da15d248c0dfcd71ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ab75c699dffb872da15d248c0dfcd71ba">CPU_REG_MPU_CTRL</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED94)))             /* MPU Ctrl Reg.                        */</td></tr>
<tr class="separator:ab75c699dffb872da15d248c0dfcd71ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89c555f0894ea96818c3b25e008f148b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a89c555f0894ea96818c3b25e008f148b">CPU_REG_MPU_REG_NBR</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED98)))             /* MPU Region Nbr Reg.                  */</td></tr>
<tr class="separator:a89c555f0894ea96818c3b25e008f148b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52d9c9908421fc4b9464f05d83d3a110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a52d9c9908421fc4b9464f05d83d3a110">CPU_REG_MPU_REG_BASE</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED9C)))             /* MPU Region Base Addr Reg.            */</td></tr>
<tr class="separator:a52d9c9908421fc4b9464f05d83d3a110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29a983fc0d943ebf5909365fd5c925e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a29a983fc0d943ebf5909365fd5c925e6">CPU_REG_MPU_REG_ATTR</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EDA0)))             /* MPU Region Attrib &amp; Size Reg.        */</td></tr>
<tr class="separator:a29a983fc0d943ebf5909365fd5c925e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cc808817084e16d9ed5884298748c8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a6cc808817084e16d9ed5884298748c8c">CPU_REG_DBG_CTRL</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EDF0)))             /* Debug Halting Ctrl &amp; Status Reg.     */</td></tr>
<tr class="separator:a6cc808817084e16d9ed5884298748c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d1075cd039a84abbc90b075c00dd473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a0d1075cd039a84abbc90b075c00dd473">CPU_REG_DBG_SELECT</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EDF4)))             /* Debug Core Reg Selector Reg.         */</td></tr>
<tr class="separator:a0d1075cd039a84abbc90b075c00dd473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2d939d9b8a15c4d63345872b7d725eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ab2d939d9b8a15c4d63345872b7d725eb">CPU_REG_DBG_DATA</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EDF8)))             /* Debug Core Reg Data     Reg.         */</td></tr>
<tr class="separator:ab2d939d9b8a15c4d63345872b7d725eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a402233e264f5be5304e7a66e8dd80e64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a402233e264f5be5304e7a66e8dd80e64">CPU_REG_DBG_INT</a>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EDFC)))             /* Debug Except &amp; Monitor Ctrl Reg.     */</td></tr>
<tr class="separator:a402233e264f5be5304e7a66e8dd80e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6835d914c325200976be3a5ede23cae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a6835d914c325200976be3a5ede23cae0">CPU_REG_NVIC_ST_CTRL_COUNTFLAG</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a6835d914c325200976be3a5ede23cae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab619f0d3d57afe3b38fa80dc58901e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ab619f0d3d57afe3b38fa80dc58901e3e">CPU_REG_NVIC_ST_CTRL_CLKSOURCE</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ab619f0d3d57afe3b38fa80dc58901e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd2f4bb1720f1ee310fa81429153e63a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#afd2f4bb1720f1ee310fa81429153e63a">CPU_REG_NVIC_ST_CTRL_TICKINT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:afd2f4bb1720f1ee310fa81429153e63a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8082b1bd706f40eae5300e958ca291b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a8082b1bd706f40eae5300e958ca291b7">CPU_REG_NVIC_ST_CTRL_ENABLE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a8082b1bd706f40eae5300e958ca291b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d4e086dd0773550c380b82d042408d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ab9d4e086dd0773550c380b82d042408d">CPU_REG_NVIC_ST_CAL_NOREF</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ab9d4e086dd0773550c380b82d042408d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64043243be2887b79678529f952e907a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a64043243be2887b79678529f952e907a">CPU_REG_NVIC_ST_CAL_SKEW</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a64043243be2887b79678529f952e907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab733b463307a6cfcb34c9bb0cb5159a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ab733b463307a6cfcb34c9bb0cb5159a3">CPU_REG_NVIC_ICSR_NMIPENDSET</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ab733b463307a6cfcb34c9bb0cb5159a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3787d18eb9d30827a354806eee4154ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a3787d18eb9d30827a354806eee4154ed">CPU_REG_NVIC_ICSR_PENDSVSET</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:a3787d18eb9d30827a354806eee4154ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa16f2892ca92fd8c25a895dce8d82c7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#aa16f2892ca92fd8c25a895dce8d82c7c">CPU_REG_NVIC_ICSR_PENDSVCLR</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:aa16f2892ca92fd8c25a895dce8d82c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4afc6a1b01ea85ae37f840106758b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ab4afc6a1b01ea85ae37f840106758b57">CPU_REG_NVIC_ICSR_PENDSTSET</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:ab4afc6a1b01ea85ae37f840106758b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab08c4386bf017fbb0db6f8667a10f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a1ab08c4386bf017fbb0db6f8667a10f9">CPU_REG_NVIC_ICSR_PENDSTCLR</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:a1ab08c4386bf017fbb0db6f8667a10f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a824606957e140e869b63b4ca9a6dc6ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a824606957e140e869b63b4ca9a6dc6ee">CPU_REG_NVIC_ICSR_ISRPREEMPT</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="separator:a824606957e140e869b63b4ca9a6dc6ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac706e6127fed2c624640240e926360c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#aac706e6127fed2c624640240e926360c">CPU_REG_NVIC_ICSR_ISRPENDING</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:aac706e6127fed2c624640240e926360c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4579e369422f35c77654b6fa86e2926a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a4579e369422f35c77654b6fa86e2926a">CPU_REG_NVIC_ICSR_RETTOBASE</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:a4579e369422f35c77654b6fa86e2926a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b1dc184c9caaf4677d717a69fe054e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ab2b1dc184c9caaf4677d717a69fe054e">CPU_REG_NVIC_VTOR_TBLBASE</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:ab2b1dc184c9caaf4677d717a69fe054e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ed2a108d5e8bf5ef13893faaac5d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ae3ed2a108d5e8bf5ef13893faaac5d49">CPU_REG_NVIC_AIRCR_ENDIANNESS</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:ae3ed2a108d5e8bf5ef13893faaac5d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a572577a9d8ed9ef8ae505ac2ce7033f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a572577a9d8ed9ef8ae505ac2ce7033f2">CPU_REG_NVIC_AIRCR_SYSRESETREQ</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a572577a9d8ed9ef8ae505ac2ce7033f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6571d158ce434e8ca36acd5131b2f177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a6571d158ce434e8ca36acd5131b2f177">CPU_REG_NVIC_AIRCR_VECTCLRACTIVE</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a6571d158ce434e8ca36acd5131b2f177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac81d146c248c55e6567c1b8dd67f6262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac81d146c248c55e6567c1b8dd67f6262">CPU_REG_NVIC_AIRCR_VECTRESET</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ac81d146c248c55e6567c1b8dd67f6262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f8a00670a1658baa20653a51ac2282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a4f8a00670a1658baa20653a51ac2282f">CPU_REG_NVIC_SCR_SEVONPEND</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a4f8a00670a1658baa20653a51ac2282f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11e8e2cb49d5baba6bf8ba6324917978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a11e8e2cb49d5baba6bf8ba6324917978">CPU_REG_NVIC_SCR_SLEEPDEEP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a11e8e2cb49d5baba6bf8ba6324917978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a748719c43b637fe2d594656e0709d231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a748719c43b637fe2d594656e0709d231">CPU_REG_NVIC_SCR_SLEEPONEXIT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a748719c43b637fe2d594656e0709d231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa6c8510456f546294094943aa176163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#afa6c8510456f546294094943aa176163">CPU_REG_NVIC_CCR_STKALIGN</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:afa6c8510456f546294094943aa176163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55e9f4a7519dc836b61133c3f70b4016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a55e9f4a7519dc836b61133c3f70b4016">CPU_REG_NVIC_CCR_BFHFNMIGN</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a55e9f4a7519dc836b61133c3f70b4016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67f317c0fc6d57784b78d1659a4f42c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a67f317c0fc6d57784b78d1659a4f42c2">CPU_REG_NVIC_CCR_DIV_0_TRP</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a67f317c0fc6d57784b78d1659a4f42c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d2b3e1dad876977a16813f9838eafbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a5d2b3e1dad876977a16813f9838eafbc">CPU_REG_NVIC_CCR_UNALIGN_TRP</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a5d2b3e1dad876977a16813f9838eafbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad2be33261ebf05010631c21bbc0f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#afad2be33261ebf05010631c21bbc0f40">CPU_REG_NVIC_CCR_USERSETMPEND</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:afad2be33261ebf05010631c21bbc0f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae59cf99034d866c669942286926f1e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ae59cf99034d866c669942286926f1e43">CPU_REG_NVIC_CCR_NONBASETHRDENA</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ae59cf99034d866c669942286926f1e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9d65f5c78d5ca62935c76f38d544e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a9c9d65f5c78d5ca62935c76f38d544e1">CPU_REG_NVIC_SHCSR_USGFAULTENA</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:a9c9d65f5c78d5ca62935c76f38d544e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ba7bd4d6db4168e177f785b60ca4f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a10ba7bd4d6db4168e177f785b60ca4f6">CPU_REG_NVIC_SHCSR_BUSFAULTENA</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a10ba7bd4d6db4168e177f785b60ca4f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac67a1f1be74ce2af9252127b13750623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac67a1f1be74ce2af9252127b13750623">CPU_REG_NVIC_SHCSR_MEMFAULTENA</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ac67a1f1be74ce2af9252127b13750623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b026cde5ad75e5e3845e9e64faa6939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a6b026cde5ad75e5e3845e9e64faa6939">CPU_REG_NVIC_SHCSR_SVCALLPENDED</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:a6b026cde5ad75e5e3845e9e64faa6939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecec549dd50e32fdeac787ca9081d90c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#aecec549dd50e32fdeac787ca9081d90c">CPU_REG_NVIC_SHCSR_BUSFAULTPENDED</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:aecec549dd50e32fdeac787ca9081d90c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac98cc4d6b5241d99203c45e706990346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac98cc4d6b5241d99203c45e706990346">CPU_REG_NVIC_SHCSR_MEMFAULTPENDED</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:ac98cc4d6b5241d99203c45e706990346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f737edad82f791fa96eb374793ff2be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a5f737edad82f791fa96eb374793ff2be">CPU_REG_NVIC_SHCSR_USGFAULTPENDED</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:a5f737edad82f791fa96eb374793ff2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ee023652ed168ee1f17d451a18adba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a3ee023652ed168ee1f17d451a18adba6">CPU_REG_NVIC_SHCSR_SYSTICKACT</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:a3ee023652ed168ee1f17d451a18adba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b1492ee15f09511cabf84089bae58c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a9b1492ee15f09511cabf84089bae58c8">CPU_REG_NVIC_SHCSR_PENDSVACT</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:a9b1492ee15f09511cabf84089bae58c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af637309abe10e6aeb441e6cb2c9e5602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#af637309abe10e6aeb441e6cb2c9e5602">CPU_REG_NVIC_SHCSR_MONITORACT</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:af637309abe10e6aeb441e6cb2c9e5602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec378d5ec9ee50864fc311e9b99a1166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#aec378d5ec9ee50864fc311e9b99a1166">CPU_REG_NVIC_SHCSR_SVCALLACT</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:aec378d5ec9ee50864fc311e9b99a1166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ba01845b8ad72c8159c946d6fdea4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a49ba01845b8ad72c8159c946d6fdea4d">CPU_REG_NVIC_SHCSR_USGFAULTACT</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a49ba01845b8ad72c8159c946d6fdea4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac90d87d66a5ceaac5d71b599785218f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac90d87d66a5ceaac5d71b599785218f3">CPU_REG_NVIC_SHCSR_BUSFAULTACT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ac90d87d66a5ceaac5d71b599785218f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47d0e03916adf441b6a6beb01908ed58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a47d0e03916adf441b6a6beb01908ed58">CPU_REG_NVIC_SHCSR_MEMFAULTACT</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a47d0e03916adf441b6a6beb01908ed58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a973928eedcebb227aedea036de67d701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a973928eedcebb227aedea036de67d701">CPU_REG_NVIC_CFSR_DIVBYZERO</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:a973928eedcebb227aedea036de67d701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc5fac905dd8438ca96b8eee5de05f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a9cc5fac905dd8438ca96b8eee5de05f2">CPU_REG_NVIC_CFSR_UNALIGNED</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:a9cc5fac905dd8438ca96b8eee5de05f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99bbd041fc4681d0c9eb26cef001a03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a99bbd041fc4681d0c9eb26cef001a03b">CPU_REG_NVIC_CFSR_NOCP</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:a99bbd041fc4681d0c9eb26cef001a03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af72322e0aef037e0ff686426d6b120d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#af72322e0aef037e0ff686426d6b120d7">CPU_REG_NVIC_CFSR_INVPC</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:af72322e0aef037e0ff686426d6b120d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c66a750750b8bdd5e9525cbc04d9139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a4c66a750750b8bdd5e9525cbc04d9139">CPU_REG_NVIC_CFSR_INVSTATE</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:a4c66a750750b8bdd5e9525cbc04d9139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12bee73ebe824b80150d1b7d4e7c2b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a12bee73ebe824b80150d1b7d4e7c2b7e">CPU_REG_NVIC_CFSR_UNDEFINSTR</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:a12bee73ebe824b80150d1b7d4e7c2b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94817013b759d26f1948f3527414f015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a94817013b759d26f1948f3527414f015">CPU_REG_NVIC_CFSR_BFARVALID</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:a94817013b759d26f1948f3527414f015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac86af4408d9dfb386fe46c418dd5765e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac86af4408d9dfb386fe46c418dd5765e">CPU_REG_NVIC_CFSR_STKERR</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:ac86af4408d9dfb386fe46c418dd5765e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f6d7b4cf948c3a898ea7e3b47b831c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ad2f6d7b4cf948c3a898ea7e3b47b831c">CPU_REG_NVIC_CFSR_UNSTKERR</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:ad2f6d7b4cf948c3a898ea7e3b47b831c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7a6c70cd2a5b72aec94b5c33a46653f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ae7a6c70cd2a5b72aec94b5c33a46653f">CPU_REG_NVIC_CFSR_IMPRECISERR</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ae7a6c70cd2a5b72aec94b5c33a46653f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a7522fdeda317365f581586e5be7e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a4a7522fdeda317365f581586e5be7e72">CPU_REG_NVIC_CFSR_PRECISERR</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:a4a7522fdeda317365f581586e5be7e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a122b242df58cc7848fb3d6579628bd1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a122b242df58cc7848fb3d6579628bd1f">CPU_REG_NVIC_CFSR_IBUSERR</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a122b242df58cc7848fb3d6579628bd1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cab429d2a211c99681dd987dcba5c34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a3cab429d2a211c99681dd987dcba5c34">CPU_REG_NVIC_CFSR_MMARVALID</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:a3cab429d2a211c99681dd987dcba5c34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a650ea0275a5d5efe8cac9488ba4e7771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a650ea0275a5d5efe8cac9488ba4e7771">CPU_REG_NVIC_CFSR_MSTKERR</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a650ea0275a5d5efe8cac9488ba4e7771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59d0ceab40fb32c00f011e864e035465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a59d0ceab40fb32c00f011e864e035465">CPU_REG_NVIC_CFSR_MUNSTKERR</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a59d0ceab40fb32c00f011e864e035465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1da531f20303a60e76587ff9516d9c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a1da531f20303a60e76587ff9516d9c74">CPU_REG_NVIC_CFSR_DACCVIOL</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a1da531f20303a60e76587ff9516d9c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a595cc99f230f4ef1827b207909db87c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a595cc99f230f4ef1827b207909db87c7">CPU_REG_NVIC_CFSR_IACCVIOL</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a595cc99f230f4ef1827b207909db87c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8452e6d5c245edec682bccae48225358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a8452e6d5c245edec682bccae48225358">CPU_REG_NVIC_HFSR_DEBUGEVT</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a8452e6d5c245edec682bccae48225358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4296452e50afead6b757da7971693e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a4296452e50afead6b757da7971693e8f">CPU_REG_NVIC_HFSR_FORCED</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:a4296452e50afead6b757da7971693e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be3685cabc86ef690e70766de0398ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a8be3685cabc86ef690e70766de0398ce">CPU_REG_NVIC_HFSR_VECTTBL</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a8be3685cabc86ef690e70766de0398ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02f845e614ed72c28fc13e8ed5067480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a02f845e614ed72c28fc13e8ed5067480">CPU_REG_NVIC_DFSR_EXTERNAL</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a02f845e614ed72c28fc13e8ed5067480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192086de4670f10b95d03818ae2e7e7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a192086de4670f10b95d03818ae2e7e7f">CPU_REG_NVIC_DFSR_VCATCH</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a192086de4670f10b95d03818ae2e7e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23948aa9404147ba617cedbf009355cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a23948aa9404147ba617cedbf009355cf">CPU_REG_NVIC_DFSR_DWTTRAP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a23948aa9404147ba617cedbf009355cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eae20ef05325bfee313b3532c675a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a4eae20ef05325bfee313b3532c675a93">CPU_REG_NVIC_DFSR_BKPT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a4eae20ef05325bfee313b3532c675a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd01ec4e0724b6ff833100fb674995a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#abd01ec4e0724b6ff833100fb674995a6">CPU_REG_NVIC_DFSR_HALTED</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:abd01ec4e0724b6ff833100fb674995a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0520036596d147679e7a35846b4118ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a0520036596d147679e7a35846b4118ee">CPU_MSK_NVIC_ICSR_VECT_ACTIVE</a>&#160;&#160;&#160;0x000001FF</td></tr>
<tr class="separator:a0520036596d147679e7a35846b4118ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:aeb68bc4acef796df1ae768e609b53120"><td class="memItemLeft" align="right" valign="top">typedef void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#aeb68bc4acef796df1ae768e609b53120">CPU_VOID</a></td></tr>
<tr class="separator:aeb68bc4acef796df1ae768e609b53120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac598a89939440979012768e89b3c66f7"><td class="memItemLeft" align="right" valign="top">typedef char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac598a89939440979012768e89b3c66f7">CPU_CHAR</a></td></tr>
<tr class="separator:ac598a89939440979012768e89b3c66f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1510d21ebb58398df7fe1c67e9830947"><td class="memItemLeft" align="right" valign="top">typedef unsigned char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a1510d21ebb58398df7fe1c67e9830947">CPU_BOOLEAN</a></td></tr>
<tr class="separator:a1510d21ebb58398df7fe1c67e9830947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e60b887bb91871f6e96265216815715"><td class="memItemLeft" align="right" valign="top">typedef unsigned char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a></td></tr>
<tr class="separator:a8e60b887bb91871f6e96265216815715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94b47b0b8c12e2763ec7c76c6e546ed5"><td class="memItemLeft" align="right" valign="top">typedef signed char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a94b47b0b8c12e2763ec7c76c6e546ed5">CPU_INT08S</a></td></tr>
<tr class="separator:a94b47b0b8c12e2763ec7c76c6e546ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84a08c376d1e05e24385d81025ff3538"><td class="memItemLeft" align="right" valign="top">typedef unsigned short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a84a08c376d1e05e24385d81025ff3538">CPU_INT16U</a></td></tr>
<tr class="separator:a84a08c376d1e05e24385d81025ff3538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5e8df1af46862d3d1e0fe438fd8131e"><td class="memItemLeft" align="right" valign="top">typedef signed short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac5e8df1af46862d3d1e0fe438fd8131e">CPU_INT16S</a></td></tr>
<tr class="separator:ac5e8df1af46862d3d1e0fe438fd8131e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac049d4711475abaa82ae161753fb18b0"><td class="memItemLeft" align="right" valign="top">typedef unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a></td></tr>
<tr class="separator:ac049d4711475abaa82ae161753fb18b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6f7305992590a70b820f7b08535722"><td class="memItemLeft" align="right" valign="top">typedef signed int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#acd6f7305992590a70b820f7b08535722">CPU_INT32S</a></td></tr>
<tr class="separator:acd6f7305992590a70b820f7b08535722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaafca22c1288e1cf5b4c8c2283966e4f"><td class="memItemLeft" align="right" valign="top">typedef unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#aaafca22c1288e1cf5b4c8c2283966e4f">CPU_INT64U</a></td></tr>
<tr class="separator:aaafca22c1288e1cf5b4c8c2283966e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae93b418792846a4c7fee43f6d00dad2d"><td class="memItemLeft" align="right" valign="top">typedef signed long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ae93b418792846a4c7fee43f6d00dad2d">CPU_INT64S</a></td></tr>
<tr class="separator:ae93b418792846a4c7fee43f6d00dad2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a315bb14af28c12d0e694e1973de8273e"><td class="memItemLeft" align="right" valign="top">typedef float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a315bb14af28c12d0e694e1973de8273e">CPU_FP32</a></td></tr>
<tr class="separator:a315bb14af28c12d0e694e1973de8273e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73decb82b1d85cb21fbce44286445c20"><td class="memItemLeft" align="right" valign="top">typedef double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a73decb82b1d85cb21fbce44286445c20">CPU_FP64</a></td></tr>
<tr class="separator:a73decb82b1d85cb21fbce44286445c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f932a82afac20d821ed9ce700b9d76"><td class="memItemLeft" align="right" valign="top">typedef volatile <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a93f932a82afac20d821ed9ce700b9d76">CPU_REG08</a></td></tr>
<tr class="separator:a93f932a82afac20d821ed9ce700b9d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12c582d330b6b318996590c55a078229"><td class="memItemLeft" align="right" valign="top">typedef volatile <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a84a08c376d1e05e24385d81025ff3538">CPU_INT16U</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a12c582d330b6b318996590c55a078229">CPU_REG16</a></td></tr>
<tr class="separator:a12c582d330b6b318996590c55a078229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ba2bf5592c7d296e320f4469a10e96c"><td class="memItemLeft" align="right" valign="top">typedef volatile <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a></td></tr>
<tr class="separator:a2ba2bf5592c7d296e320f4469a10e96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06efa4d12c6a2989edb19ac1e0971b48"><td class="memItemLeft" align="right" valign="top">typedef volatile <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#aaafca22c1288e1cf5b4c8c2283966e4f">CPU_INT64U</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a06efa4d12c6a2989edb19ac1e0971b48">CPU_REG64</a></td></tr>
<tr class="separator:a06efa4d12c6a2989edb19ac1e0971b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3293affb5c1c53acd52503cfdce8d6"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a1a3293affb5c1c53acd52503cfdce8d6">CPU_FNCT_VOID</a> )(void)</td></tr>
<tr class="separator:a1a3293affb5c1c53acd52503cfdce8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ad74500ffff1f7a8d8b4d5d48b3a4e"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ae1ad74500ffff1f7a8d8b4d5d48b3a4e">CPU_FNCT_PTR</a> )(void *p_obj)</td></tr>
<tr class="separator:ae1ad74500ffff1f7a8d8b4d5d48b3a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a395be150845c50d1a2c2b7003872b946"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a></td></tr>
<tr class="separator:a395be150845c50d1a2c2b7003872b946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a743640810ca584b6c2d95746d9470469"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a></td></tr>
<tr class="separator:a743640810ca584b6c2d95746d9470469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6449103be501bb9f1069dfef131b080"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ad6449103be501bb9f1069dfef131b080">CPU_ALIGN</a></td></tr>
<tr class="separator:ad6449103be501bb9f1069dfef131b080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a137467f659b1c836450e8121e78d49b4"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a137467f659b1c836450e8121e78d49b4">CPU_SIZE_T</a></td></tr>
<tr class="separator:a137467f659b1c836450e8121e78d49b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0791e1c16134496a1a80966b5c4de85"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ad0791e1c16134496a1a80966b5c4de85">CPU_STK</a></td></tr>
<tr class="separator:ad0791e1c16134496a1a80966b5c4de85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0c8ab0b19c9aedaf0b71a939524cdc5"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#af0c8ab0b19c9aedaf0b71a939524cdc5">CPU_STK_SIZE</a></td></tr>
<tr class="separator:af0c8ab0b19c9aedaf0b71a939524cdc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b26b0648f657b88b55ff64bfffc036"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a></td></tr>
<tr class="separator:af8b26b0648f657b88b55ff64bfffc036"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a75fd956028d3ff81ed77bf1b8740267a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a75fd956028d3ff81ed77bf1b8740267a">CPU_IntDis</a> (void)</td></tr>
<tr class="separator:a75fd956028d3ff81ed77bf1b8740267a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d15b99e5ac2fe8d3932040fe19947ec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a9d15b99e5ac2fe8d3932040fe19947ec">CPU_IntEn</a> (void)</td></tr>
<tr class="separator:a9d15b99e5ac2fe8d3932040fe19947ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360cb5705b5c832c448eb0233c740147"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a360cb5705b5c832c448eb0233c740147">CPU_IntSrcDis</a> (<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a> pos)</td></tr>
<tr class="separator:a360cb5705b5c832c448eb0233c740147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b5e0d573324f4e9fcdc42f307560ec7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a1b5e0d573324f4e9fcdc42f307560ec7">CPU_IntSrcEn</a> (<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a> pos)</td></tr>
<tr class="separator:a1b5e0d573324f4e9fcdc42f307560ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada82e918d22180d9afc8bb9b57ea6a37"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ada82e918d22180d9afc8bb9b57ea6a37">CPU_IntSrcPendClr</a> (<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a> pos)</td></tr>
<tr class="separator:ada82e918d22180d9afc8bb9b57ea6a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab184c5b7557c40c2865969a941de06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac5e8df1af46862d3d1e0fe438fd8131e">CPU_INT16S</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a8ab184c5b7557c40c2865969a941de06">CPU_IntSrcPrioGet</a> (<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a> pos)</td></tr>
<tr class="separator:a8ab184c5b7557c40c2865969a941de06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbeda24a5dd681a498b187b499520afa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#abbeda24a5dd681a498b187b499520afa">CPU_IntSrcPrioSet</a> (<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a> pos, <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a> prio)</td></tr>
<tr class="separator:abbeda24a5dd681a498b187b499520afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68ca6cce93e44681dc79e353b6f0db52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a68ca6cce93e44681dc79e353b6f0db52">CPU_SR_Save</a> (void)</td></tr>
<tr class="separator:a68ca6cce93e44681dc79e353b6f0db52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b83b84c2c57669cc4ada66870d6cf17"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a2b83b84c2c57669cc4ada66870d6cf17">CPU_SR_Restore</a> (<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a> cpu_sr)</td></tr>
<tr class="separator:a2b83b84c2c57669cc4ada66870d6cf17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af58e773409bfb922b4e0a9f18dcc8ed1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#af58e773409bfb922b4e0a9f18dcc8ed1">CPU_CntLeadZeros</a> (<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a> val)</td></tr>
<tr class="separator:af58e773409bfb922b4e0a9f18dcc8ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af445adb7622a27265d832bcc777aed40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#af445adb7622a27265d832bcc777aed40">CPU_RevBits</a> (<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a> val)</td></tr>
<tr class="separator:af445adb7622a27265d832bcc777aed40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa88221fe9ecc8e3e738fa2ab4d353c40"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#aa88221fe9ecc8e3e738fa2ab4d353c40">CPU_WaitForInt</a> (void)</td></tr>
<tr class="separator:aa88221fe9ecc8e3e738fa2ab4d353c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0de4077119bc1ec9477c1ab23ad40ee7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a0de4077119bc1ec9477c1ab23ad40ee7">CPU_WaitForExcept</a> (void)</td></tr>
<tr class="separator:a0de4077119bc1ec9477c1ab23ad40ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2d004949fe7ca0ccc6a60d8cdea94f7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ae2d004949fe7ca0ccc6a60d8cdea94f7">CPU_BitBandClr</a> (<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a> addr, <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a> bit_nbr)</td></tr>
<tr class="separator:ae2d004949fe7ca0ccc6a60d8cdea94f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a943b673686909b6702db2b16c0a46fb6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a943b673686909b6702db2b16c0a46fb6">CPU_BitBandSet</a> (<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a> addr, <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a> bit_nbr)</td></tr>
<tr class="separator:a943b673686909b6702db2b16c0a46fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a184fc3063f5d526ce4843c0e87f53093"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CFG_ADDR_SIZE&#160;&#160;&#160;<a class="el" href="cpu__def_8h.html#ab1c095da43dace1cd5133b2b420355a6">CPU_WORD_SIZE_32</a>        /* Defines CPU address word size  (in octets).          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00163">163</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab2f626d7417e104c6890a48054f5c2e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CFG_CRITICAL_METHOD&#160;&#160;&#160;<a class="el" href="cpu__def_8h.html#a04047a4b75546dd528a22e263b2f79d7">CPU_CRITICAL_METHOD_STATUS_LOCAL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00291">291</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a992154d8edececa3e4828a0c3068e246"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CFG_DATA_SIZE&#160;&#160;&#160;<a class="el" href="cpu__def_8h.html#ab1c095da43dace1cd5133b2b420355a6">CPU_WORD_SIZE_32</a>        /* Defines CPU data    word size  (in octets).          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00164">164</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac2e15adcc52aa63b2b6a2d19be69beea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CFG_ENDIAN_TYPE&#160;&#160;&#160;<a class="el" href="cpu__def_8h.html#a33a2262182131fc1350c207a8e3fd4d0">CPU_ENDIAN_TYPE_LITTLE</a>  /* Defines CPU data    word-memory order (see Note #2). */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00166">166</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3d4ada655bfc2e5dcce78660ffa31383"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CFG_LEAD_ZEROS_ASM_PRESENT&#160;&#160;&#160;/* See Note #1.                                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00358">358</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad5104b8450984da0710c2f0ed9ec3d03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CFG_STK_GROWTH&#160;&#160;&#160;<a class="el" href="cpu__def_8h.html#a6d85ac813b3730fc9bde1b0dd14ea093">CPU_STK_GROWTH_HI_TO_LO</a>         /* Defines CPU stack growth order (see Note #1).        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00211">211</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8f6a325617b3c9daea0084d5eed2698e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CRITICAL_ENTER</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;do { <a class="el" href="_micrium_2_software_2u_c-_c_p_u_2_a_r_m-_cortex-_m4_2_real_view_2cpu_8h.html#a1f5cd03d6a72d3ff9570c6e76388ec83">CPU_INT_DIS</a>(); } while (0)          /* Disable   interrupts.                        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00320">320</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a14c1c05de85cf8a230d24ded521b1ed5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CRITICAL_EXIT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;do { <a class="el" href="_micrium_2_software_2u_c-_c_p_u_2_a_r_m-_cortex-_m4_2_real_view_2cpu_8h.html#a159531368e96c6a5e76658c4fefc6859">CPU_INT_EN</a>();  } while (0)          /* Re-enable interrupts.                        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00321">321</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0dde2ea5c632e1820c29327a08d5e3ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_BUSFAULT&#160;&#160;&#160;5u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00386">386</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac305745c674c79a61d121dfac42ebaab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_DBGMON&#160;&#160;&#160;12u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00393">393</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1f5cd03d6a72d3ff9570c6e76388ec83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_DIS</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;do { cpu_sr = <a class="el" href="_micrium_2_software_2u_c-_c_p_u_2_a_r_m-_cortex-_m4_2_real_view_2cpu_8h.html#a68ca6cce93e44681dc79e353b6f0db52">CPU_SR_Save</a>(); } while (0) /* Save    CPU <a class="el" href="_e_h_c_i_8h.html#af65ae05bcce5786d892c6a2bd1141292">status</a> word &amp; disable interrupts.*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00304">304</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a159531368e96c6a5e76658c4fefc6859"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_EN</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;do { <a class="el" href="_micrium_2_software_2u_c-_c_p_u_2_a_r_m-_cortex-_m4_2_real_view_2cpu_8h.html#a2b83b84c2c57669cc4ada66870d6cf17">CPU_SR_Restore</a>(cpu_sr); } while (0) /* Restore CPU <a class="el" href="_e_h_c_i_8h.html#af65ae05bcce5786d892c6a2bd1141292">status</a> word.                     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00305">305</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a650e74cbe18367d5cdc852b9c2df236d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_EXT0&#160;&#160;&#160;16u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00397">397</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6bc030711a255d430efab24c588d8b71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_HFAULT&#160;&#160;&#160;3u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00384">384</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="afb5abe820d583eb3d1e1b0a0589a33e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_MEM&#160;&#160;&#160;4u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00385">385</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad9831f6b615330a333a162551f8b4aff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_NMI&#160;&#160;&#160;2u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00383">383</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2132e44568e98011f255119d2affb152"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_PENDSV&#160;&#160;&#160;14u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00395">395</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab7bc25df06417ef903c3126b8f84683d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_RESET&#160;&#160;&#160;1u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00382">382</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9167a0b119ca313200a1b04101fa408b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_RSVD_07&#160;&#160;&#160;7u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00388">388</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9a32af65fcafe2041dca82d6ee51a812"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_RSVD_08&#160;&#160;&#160;8u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00389">389</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a96466f1ae00baba00ad02d4e238ab31d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_RSVD_09&#160;&#160;&#160;9u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00390">390</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a103c16a3f84f652b791086545a20f2c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_RSVD_10&#160;&#160;&#160;10u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00391">391</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac25c15a9e50a563b73e0be87375de4a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_RSVD_13&#160;&#160;&#160;13u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00394">394</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a40428cfd5b4143c5d30b03317ff81e5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_STK_PTR&#160;&#160;&#160;0u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00381">381</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="adfc740dc527ffff65c332aa55e050475"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_SVCALL&#160;&#160;&#160;11u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00392">392</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="abc6a9655ea85f48dd2bf32fa97ef656b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_SYSTICK&#160;&#160;&#160;15u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00396">396</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a878e4b578bab52dcbaaed27481d385d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_USAGEFAULT&#160;&#160;&#160;6u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00387">387</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0520036596d147679e7a35846b4118ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_MSK_NVIC_ICSR_VECT_ACTIVE&#160;&#160;&#160;0x000001FF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00567">567</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6cc808817084e16d9ed5884298748c8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_DBG_CTRL&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EDF0)))             /* Debug Halting Ctrl &amp; Status Reg.     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00457">457</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab2d939d9b8a15c4d63345872b7d725eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_DBG_DATA&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EDF8)))             /* Debug Core Reg Data     Reg.         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00459">459</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a402233e264f5be5304e7a66e8dd80e64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_DBG_INT&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EDFC)))             /* Debug Except &amp; Monitor Ctrl Reg.     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00460">460</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0d1075cd039a84abbc90b075c00dd473"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_DBG_SELECT&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EDF4)))             /* Debug Core Reg Selector Reg.         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00458">458</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab75c699dffb872da15d248c0dfcd71ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_MPU_CTRL&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED94)))             /* MPU Ctrl Reg.                        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00452">452</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a29a983fc0d943ebf5909365fd5c925e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_MPU_REG_ATTR&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EDA0)))             /* MPU Region Attrib &amp; Size Reg.        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00455">455</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a52d9c9908421fc4b9464f05d83d3a110"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_MPU_REG_BASE&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED9C)))             /* MPU Region Base Addr Reg.            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00454">454</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a89c555f0894ea96818c3b25e008f148b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_MPU_REG_NBR&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED98)))             /* MPU Region Nbr Reg.                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00453">453</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4ddcfb01c9f91040e788e74ff26b15a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_MPU_TYPE&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED90)))             /* MPU Type Reg.                        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00451">451</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a02469af6d43e4b3fd8f9eed033183d85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ACTIVE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E300 + (n) * 4u)))  /* IRQ Active Reg.                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00416">416</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad3f10a0b104ea20793e249c9c0a10269"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_AFR0&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED4C)))             /* Aux       Feature Reg 0.             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00439">439</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a323ed7ab2824df62ddde2a551cefb268"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_AFSR&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED3C)))             /* Aux Fault Status Reg.                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00434">434</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="aad5c324f4723a68d0911aaf507ee9921"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_AIRCR&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED0C)))             /* App Int/Reset Ctrl Reg.              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00422">422</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae3ed2a108d5e8bf5ef13893faaac5d49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_AIRCR_ENDIANNESS&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00495">495</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a572577a9d8ed9ef8ae505ac2ce7033f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_AIRCR_SYSRESETREQ&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00496">496</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6571d158ce434e8ca36acd5131b2f177"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_AIRCR_VECTCLRACTIVE&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00497">497</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac81d146c248c55e6567c1b8dd67f6262"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_AIRCR_VECTRESET&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00498">498</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a314d5ef9b30f95df74966e56b5c7bcf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_BFAR&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED38)))             /* Bus Fault  Addr Reg.                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00433">433</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa54c5d3d9d308cd085291abb6f0ecdba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CCR&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED14)))             /* Cfg    Ctrl Reg.                     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00424">424</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a55e9f4a7519dc836b61133c3f70b4016"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CCR_BFHFNMIGN&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00507">507</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a67f317c0fc6d57784b78d1659a4f42c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CCR_DIV_0_TRP&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00508">508</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae59cf99034d866c669942286926f1e43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CCR_NONBASETHRDENA&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00511">511</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="afa6c8510456f546294094943aa176163"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CCR_STKALIGN&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00506">506</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5d2b3e1dad876977a16813f9838eafbc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CCR_UNALIGN_TRP&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00509">509</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="afad2be33261ebf05010631c21bbc0f40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CCR_USERSETMPEND&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00510">510</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8f0029eb23b91b5c2da6a5c9e4dc8d20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CFSR&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED28)))             /* Configurable Fault Status Reg.       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00429">429</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a94817013b759d26f1948f3527414f015"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CFSR_BFARVALID&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00536">536</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1da531f20303a60e76587ff9516d9c74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CFSR_DACCVIOL&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00545">545</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a973928eedcebb227aedea036de67d701"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CFSR_DIVBYZERO&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00530">530</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a595cc99f230f4ef1827b207909db87c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CFSR_IACCVIOL&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00546">546</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a122b242df58cc7848fb3d6579628bd1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CFSR_IBUSERR&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00541">541</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae7a6c70cd2a5b72aec94b5c33a46653f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CFSR_IMPRECISERR&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00539">539</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="af72322e0aef037e0ff686426d6b120d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CFSR_INVPC&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00533">533</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4c66a750750b8bdd5e9525cbc04d9139"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CFSR_INVSTATE&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00534">534</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3cab429d2a211c99681dd987dcba5c34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CFSR_MMARVALID&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00542">542</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a650ea0275a5d5efe8cac9488ba4e7771"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CFSR_MSTKERR&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00543">543</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a59d0ceab40fb32c00f011e864e035465"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CFSR_MUNSTKERR&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00544">544</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a99bbd041fc4681d0c9eb26cef001a03b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CFSR_NOCP&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00532">532</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4a7522fdeda317365f581586e5be7e72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CFSR_PRECISERR&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00540">540</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac86af4408d9dfb386fe46c418dd5765e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CFSR_STKERR&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00537">537</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9cc5fac905dd8438ca96b8eee5de05f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CFSR_UNALIGNED&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00531">531</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a12bee73ebe824b80150d1b7d4e7c2b7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CFSR_UNDEFINSTR&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00535">535</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad2f6d7b4cf948c3a898ea7e3b47b831c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CFSR_UNSTKERR&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00538">538</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a13cf2cc9daf8d74c60dab1df2358a79d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CLREN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E180 + (n) * 4u)))  /* IRQ Clr En Reg.                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00413">413</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="add3fa30b31ef80465ad0f36b2122d8fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CLRPEND</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E280 + (n) * 4u)))  /* IRQ Clr Pending Reg.                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00415">415</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4f69eb42a00073e700bd0061262afde4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_CPUID&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED00)))             /* CPUID Base Reg.                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00419">419</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="acdc0b40b76d8f17fffc83f84e527b51d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_DFR0&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED48)))             /* Debug     Feature Reg 0.             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00438">438</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8d47a386dfc595cc521f85a4eca806b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_DFSR&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED30)))             /* Debug Fault Status Reg.              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00431">431</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4eae20ef05325bfee313b3532c675a93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_DFSR_BKPT&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00557">557</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a23948aa9404147ba617cedbf009355cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_DFSR_DWTTRAP&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00556">556</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a02f845e614ed72c28fc13e8ed5067480"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_DFSR_EXTERNAL&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00554">554</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="abd01ec4e0724b6ff833100fb674995a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_DFSR_HALTED&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00558">558</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a192086de4670f10b95d03818ae2e7e7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_DFSR_VCATCH&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00555">555</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2063db48089786cfd69eca4f327f1f72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_HFSR&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED2C)))             /* Hard  Fault Status Reg.              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00430">430</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8452e6d5c245edec682bccae48225358"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_HFSR_DEBUGEVT&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00549">549</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4296452e50afead6b757da7971693e8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_HFSR_FORCED&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00550">550</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8be3685cabc86ef690e70766de0398ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_HFSR_VECTTBL&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00551">551</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a319bf9b40aacdb28b7309881678c01a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ICSR&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED04)))             /* Int Ctrl State  Reg.                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00420">420</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="aac706e6127fed2c624640240e926360c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ICSR_ISRPENDING&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00488">488</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a824606957e140e869b63b4ca9a6dc6ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ICSR_ISRPREEMPT&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00487">487</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab733b463307a6cfcb34c9bb0cb5159a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ICSR_NMIPENDSET&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00482">482</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1ab08c4386bf017fbb0db6f8667a10f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ICSR_PENDSTCLR&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00486">486</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab4afc6a1b01ea85ae37f840106758b57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ICSR_PENDSTSET&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00485">485</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa16f2892ca92fd8c25a895dce8d82c7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ICSR_PENDSVCLR&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00484">484</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3787d18eb9d30827a354806eee4154ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ICSR_PENDSVSET&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00483">483</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4579e369422f35c77654b6fa86e2926a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ICSR_RETTOBASE&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00489">489</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae202d2203cc23b3af61985d7ad49d8bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ISAFR0&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED60)))             /* ISA Feature Reg 0.                   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00444">444</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0bc776ba00d3c51044766fadede42064"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ISAFR1&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED64)))             /* ISA Feature Reg 1.                   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00445">445</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb5ed23fbacaa7f450658e6a77e45d4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ISAFR2&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED68)))             /* ISA Feature Reg 2.                   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00446">446</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="aedca12e8126acd97e480421a1c101c9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ISAFR3&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED6C)))             /* ISA Feature Reg 3.                   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00447">447</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="af3da91442d9e2267114db2b3342cb732"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ISAFR4&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED70)))             /* ISA Feature Reg 4.                   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00448">448</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae11c4338b410c30622c4dfbab8bf1f71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_MMFAR&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED34)))             /* Mem Manage Addr Reg.                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00432">432</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="afa3621a45c39e7e8485662d1f9df5f6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_MMFR0&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED50)))             /* Memory Model Feature Reg 0.          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00440">440</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a79859da3940b9122e6e291532727c9c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_MMFR1&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED54)))             /* Memory Model Feature Reg 1.          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00441">441</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6b5c3f547f848ca57500f9b9e1f1d752"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_MMFR2&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED58)))             /* Memory Model Feature Reg 2.          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00442">442</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="add9a84bd32e80477ac085d0c313fafcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_MMFR3&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED5C)))             /* Memory Model Feature Reg 3.          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00443">443</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae3ac516ee2c95ff651c88d72fae2c65a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_NVIC&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E004)))             /* Int Ctrl'er Type Reg.                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00406">406</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a73df01df2d8317e068db2beb671ce916"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_PFR0&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED40)))             /* Processor Feature Reg 0.             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00436">436</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4c382129379ddf1ebcc4a87f37af8117"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_PFR1&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED44)))             /* Processor Feature Reg 1.             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00437">437</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="af102a62c8bc3578e3e88275229307a67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_PRIO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E400 + (n) * 4u)))  /* IRQ Prio Reg.                        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00417">417</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a51b30937e6d54f170d941fae152e8830"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SCR&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED10)))             /* System Ctrl Reg.                     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00423">423</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4f8a00670a1658baa20653a51ac2282f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SCR_SEVONPEND&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00501">501</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a11e8e2cb49d5baba6bf8ba6324917978"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SCR_SLEEPDEEP&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00502">502</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a748719c43b637fe2d594656e0709d231"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SCR_SLEEPONEXIT&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00503">503</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6cd5c442bb1c67c8c51cf8f2885c3a14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SETEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E100 + (n) * 4u)))  /* IRQ Set En Reg.                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00412">412</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3ab3a10c893eef6c784a8a8d540cc322"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SETPEND</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E200 + (n) * 4u)))  /* IRQ Set Pending Reg.                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00414">414</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6dbcbb28efe9dbdec220f455f1162c5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SHCSR&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED24)))             /* System Handler Ctrl &amp; State Reg.     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00428">428</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac90d87d66a5ceaac5d71b599785218f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SHCSR_BUSFAULTACT&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00526">526</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a10ba7bd4d6db4168e177f785b60ca4f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SHCSR_BUSFAULTENA&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00515">515</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="aecec549dd50e32fdeac787ca9081d90c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SHCSR_BUSFAULTPENDED&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00518">518</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a47d0e03916adf441b6a6beb01908ed58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SHCSR_MEMFAULTACT&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00527">527</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac67a1f1be74ce2af9252127b13750623"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SHCSR_MEMFAULTENA&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00516">516</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac98cc4d6b5241d99203c45e706990346"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SHCSR_MEMFAULTPENDED&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00519">519</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="af637309abe10e6aeb441e6cb2c9e5602"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SHCSR_MONITORACT&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00523">523</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9b1492ee15f09511cabf84089bae58c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SHCSR_PENDSVACT&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00522">522</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="aec378d5ec9ee50864fc311e9b99a1166"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SHCSR_SVCALLACT&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00524">524</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6b026cde5ad75e5e3845e9e64faa6939"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SHCSR_SVCALLPENDED&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00517">517</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3ee023652ed168ee1f17d451a18adba6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SHCSR_SYSTICKACT&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00521">521</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a49ba01845b8ad72c8159c946d6fdea4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SHCSR_USGFAULTACT&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00525">525</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9c9d65f5c78d5ca62935c76f38d544e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SHCSR_USGFAULTENA&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00514">514</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f737edad82f791fa96eb374793ff2be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SHCSR_USGFAULTPENDED&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00520">520</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a599a5ddcfb1a0d15ddb3a3756a3b17a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SHPRI1&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED18)))             /* System Handlers  4 to  7 Prio.       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00425">425</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2eb24d47f3ad49eaecd4da29de87f80f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SHPRI2&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED1C)))             /* System Handlers  8 to 11 Prio.       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00426">426</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac2172f763430e3a2d3adf4689aab1521"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SHPRI3&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED20)))             /* System Handlers 12 to 15 Prio.       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00427">427</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a389e4640e8baa328816e42e2d24ab460"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ST_CAL&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E01C)))             /* SysTick Calibration Value Reg.       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00410">410</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab9d4e086dd0773550c380b82d042408d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ST_CAL_NOREF&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00478">478</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a64043243be2887b79678529f952e907a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ST_CAL_SKEW&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00479">479</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="af7e9a6689961cec97a698ebf0242df1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ST_CTRL&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E010)))             /* SysTick Ctrl &amp; Status Reg.           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00407">407</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab619f0d3d57afe3b38fa80dc58901e3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ST_CTRL_CLKSOURCE&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00472">472</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6835d914c325200976be3a5ede23cae0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ST_CTRL_COUNTFLAG&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00471">471</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8082b1bd706f40eae5300e958ca291b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ST_CTRL_ENABLE&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00474">474</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="afd2f4bb1720f1ee310fa81429153e63a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ST_CTRL_TICKINT&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00473">473</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0f0b19701573fadfe73887948424ae21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ST_CURRENT&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E018)))             /* SysTick Current     Value Reg.       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00409">409</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="af2ba0a26731de018ae2d2e3e967551d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_ST_RELOAD&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000E014)))             /* SysTick Reload      Value Reg.       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00408">408</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaf6c0de385921b445cbd9e7d8c9fe45e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_SW_TRIG&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000EF00)))             /* Software Trigger Int Reg.            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00449">449</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a19ea6d266a228f85352b1bf81ed08dca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_VTOR&#160;&#160;&#160;(*((<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a> *)(0xE000ED08)))             /* Vect Tbl Offset Reg.                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00421">421</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab2b1dc184c9caaf4677d717a69fe054e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_REG_NVIC_VTOR_TBLBASE&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00492">492</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9613b70052445254c261863595b0b6e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SR_ALLOC</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a>  cpu_sr = (<a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a>)0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00297">297</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="a395be150845c50d1a2c2b7003872b946"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a> <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00177">177</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad6449103be501bb9f1069dfef131b080"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a> <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ad6449103be501bb9f1069dfef131b080">CPU_ALIGN</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00194">194</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1510d21ebb58398df7fe1c67e9830947"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef unsigned char <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a1510d21ebb58398df7fe1c67e9830947">CPU_BOOLEAN</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00115">115</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac598a89939440979012768e89b3c66f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef char <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac598a89939440979012768e89b3c66f7">CPU_CHAR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00114">114</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a743640810ca584b6c2d95746d9470469"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a> <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00186">186</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae1ad74500ffff1f7a8d8b4d5d48b3a4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* CPU_FNCT_PTR)(void *p_obj)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00136">136</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1a3293affb5c1c53acd52503cfdce8d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* CPU_FNCT_VOID)(void)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00135">135</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a315bb14af28c12d0e694e1973de8273e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef float <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a315bb14af28c12d0e694e1973de8273e">CPU_FP32</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00125">125</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a73decb82b1d85cb21fbce44286445c20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef double <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a73decb82b1d85cb21fbce44286445c20">CPU_FP64</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00126">126</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a94b47b0b8c12e2763ec7c76c6e546ed5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef signed char <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a94b47b0b8c12e2763ec7c76c6e546ed5">CPU_INT08S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00117">117</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8e60b887bb91871f6e96265216815715"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef unsigned char <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00116">116</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac5e8df1af46862d3d1e0fe438fd8131e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef signed short <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac5e8df1af46862d3d1e0fe438fd8131e">CPU_INT16S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00119">119</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a84a08c376d1e05e24385d81025ff3538"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef unsigned short <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a84a08c376d1e05e24385d81025ff3538">CPU_INT16U</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00118">118</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="acd6f7305992590a70b820f7b08535722"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef signed int <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#acd6f7305992590a70b820f7b08535722">CPU_INT32S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00121">121</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac049d4711475abaa82ae161753fb18b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef unsigned int <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00120">120</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae93b418792846a4c7fee43f6d00dad2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef signed long long <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ae93b418792846a4c7fee43f6d00dad2d">CPU_INT64S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00123">123</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaafca22c1288e1cf5b4c8c2283966e4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef unsigned long long <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#aaafca22c1288e1cf5b4c8c2283966e4f">CPU_INT64U</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00122">122</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a93f932a82afac20d821ed9ce700b9d76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a> <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a93f932a82afac20d821ed9ce700b9d76">CPU_REG08</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00129">129</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a12c582d330b6b318996590c55a078229"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a84a08c376d1e05e24385d81025ff3538">CPU_INT16U</a> <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a12c582d330b6b318996590c55a078229">CPU_REG16</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00130">130</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2ba2bf5592c7d296e320f4469a10e96c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a> <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00131">131</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a06efa4d12c6a2989edb19ac1e0971b48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#aaafca22c1288e1cf5b4c8c2283966e4f">CPU_INT64U</a> <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a06efa4d12c6a2989edb19ac1e0971b48">CPU_REG64</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00132">132</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a137467f659b1c836450e8121e78d49b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a> <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a137467f659b1c836450e8121e78d49b4">CPU_SIZE_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00195">195</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="af8b26b0648f657b88b55ff64bfffc036"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a> <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00293">293</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad0791e1c16134496a1a80966b5c4de85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a> <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ad0791e1c16134496a1a80966b5c4de85">CPU_STK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00213">213</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="af0c8ab0b19c9aedaf0b71a939524cdc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a> <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#af0c8ab0b19c9aedaf0b71a939524cdc5">CPU_STK_SIZE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00214">214</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeb68bc4acef796df1ae768e609b53120"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#aeb68bc4acef796df1ae768e609b53120">CPU_VOID</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html#l00113">113</a> of file <a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ae2d004949fe7ca0ccc6a60d8cdea94f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CPU_BitBandClr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>&#160;</td>
          <td class="paramname"><em>bit_nbr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_g_c_c_2cpu__c__m0_8c_source.html#l00132">132</a> of file <a class="el" href="_g_c_c_2cpu__c__m0_8c_source.html">cpu_c_m0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a943b673686909b6702db2b16c0a46fb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CPU_BitBandSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>&#160;</td>
          <td class="paramname"><em>bit_nbr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_g_c_c_2cpu__c__m0_8c_source.html#l00175">175</a> of file <a class="el" href="_g_c_c_2cpu__c__m0_8c_source.html">cpu_c_m0.c</a>.</p>

</div>
</div>
<a class="anchor" id="af58e773409bfb922b4e0a9f18dcc8ed1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a> CPU_CntLeadZeros </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a>&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_real_view_2os__cpu__c__m0_8c_source.html#l00349">349</a> of file <a class="el" href="_real_view_2os__cpu__c__m0_8c_source.html">os_cpu_c_m0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a75fd956028d3ff81ed77bf1b8740267a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CPU_IntDis </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d15b99e5ac2fe8d3932040fe19947ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CPU_IntEn </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a360cb5705b5c832c448eb0233c740147"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CPU_IntSrcDis </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>&#160;</td>
          <td class="paramname"><em>pos</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_g_c_c_2cpu__c__m0_8c_source.html#l00249">249</a> of file <a class="el" href="_g_c_c_2cpu__c__m0_8c_source.html">cpu_c_m0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a1b5e0d573324f4e9fcdc42f307560ec7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CPU_IntSrcEn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>&#160;</td>
          <td class="paramname"><em>pos</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_g_c_c_2cpu__c__m0_8c_source.html#l00338">338</a> of file <a class="el" href="_g_c_c_2cpu__c__m0_8c_source.html">cpu_c_m0.c</a>.</p>

</div>
</div>
<a class="anchor" id="ada82e918d22180d9afc8bb9b57ea6a37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CPU_IntSrcPendClr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>&#160;</td>
          <td class="paramname"><em>pos</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_g_c_c_2cpu__c__m0_8c_source.html#l00437">437</a> of file <a class="el" href="_g_c_c_2cpu__c__m0_8c_source.html">cpu_c_m0.c</a>.</p>

</div>
</div>
<a class="anchor" id="a8ab184c5b7557c40c2865969a941de06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac5e8df1af46862d3d1e0fe438fd8131e">CPU_INT16S</a> CPU_IntSrcPrioGet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>&#160;</td>
          <td class="paramname"><em>pos</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_g_c_c_2cpu__c__m0_8c_source.html#l00644">644</a> of file <a class="el" href="_g_c_c_2cpu__c__m0_8c_source.html">cpu_c_m0.c</a>.</p>

</div>
</div>
<a class="anchor" id="abbeda24a5dd681a498b187b499520afa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CPU_IntSrcPrioSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>&#160;</td>
          <td class="paramname"><em>pos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>&#160;</td>
          <td class="paramname"><em>prio</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_g_c_c_2cpu__c__m0_8c_source.html#l00509">509</a> of file <a class="el" href="_g_c_c_2cpu__c__m0_8c_source.html">cpu_c_m0.c</a>.</p>

</div>
</div>
<a class="anchor" id="af445adb7622a27265d832bcc777aed40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a> CPU_RevBits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a>&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b83b84c2c57669cc4ada66870d6cf17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CPU_SR_Restore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a>&#160;</td>
          <td class="paramname"><em>cpu_sr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a68ca6cce93e44681dc79e353b6f0db52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a> CPU_SR_Save </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0de4077119bc1ec9477c1ab23ad40ee7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CPU_WaitForExcept </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa88221fe9ecc8e3e738fa2ab4d353c40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CPU_WaitForInt </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c8fa76d8dc1b9e06ff8aeb3121608b1b.html">software</a></li><li class="navelem"><a class="el" href="dir_d7bc705864eeb6391c61e3009f1e82be.html">ucos_iii</a></li><li class="navelem"><a class="el" href="dir_c7d668b3fcd550dc4f7b31c08fc6c53a.html">lpc_ucos_iii</a></li><li class="navelem"><a class="el" href="dir_2d70dd4fafab636e535754a92bce188c.html">uC-CPU</a></li><li class="navelem"><a class="el" href="dir_e1d96d3752bb2dc3e4849bec961b1bab.html">ARM-Cortex-M3</a></li><li class="navelem"><a class="el" href="dir_1cb0606ccf701d453478307e0dc0d4a2.html">GCC</a></li><li class="navelem"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html">cpu.h</a></li>
    <li class="footer">Generated on Fri May 10 2013 10:42:50 for LPCOpen Platform by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
