                         Detailed Path Analysis Report
                         -----------------------------

Design:     z80tube
Device:     XC9572-10-PC84
Speed File: Version 3.0
Program:    Timing Report Generator:  version L.70
Date:       Mon Nov  5 20:59:06 2018

Output will be sorted by decreasing path delays.
Logical Path    Delay Type                              Delay        Cumulative
------------    ----------                              -----        ----------
                              ********************
                              * Pad to Pad (tPD) *
                              ********************
From: ADR<10>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_10_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137283.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<6>   tF + tLOGI + tPDI                       : 13.0ns       (33.0ns)
  To: DATA<6>   tOUT                                    :  3.0ns       (36.0ns)

From: ADR<10>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_10_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137282.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<7>   tF + tLOGI + tPDI                       : 13.0ns       (33.0ns)
  To: DATA<7>   tOUT                                    :  3.0ns       (36.0ns)

From: ADR<11>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_11_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137283.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<6>   tF + tLOGI + tPDI                       : 13.0ns       (33.0ns)
  To: DATA<6>   tOUT                                    :  3.0ns       (36.0ns)

From: ADR<11>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_11_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137282.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<7>   tF + tLOGI + tPDI                       : 13.0ns       (33.0ns)
  To: DATA<7>   tOUT                                    :  3.0ns       (36.0ns)

From: ADR<12>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_12_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137283.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<6>   tF + tLOGI + tPDI                       : 13.0ns       (33.0ns)
  To: DATA<6>   tOUT                                    :  3.0ns       (36.0ns)

From: ADR<12>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_12_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137282.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<7>   tF + tLOGI + tPDI                       : 13.0ns       (33.0ns)
  To: DATA<7>   tOUT                                    :  3.0ns       (36.0ns)

From: ADR<13>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_13_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137283.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<6>   tF + tLOGI + tPDI                       : 13.0ns       (33.0ns)
  To: DATA<6>   tOUT                                    :  3.0ns       (36.0ns)

From: ADR<13>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_13_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137282.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<7>   tF + tLOGI + tPDI                       : 13.0ns       (33.0ns)
  To: DATA<7>   tOUT                                    :  3.0ns       (36.0ns)

From: ADR<14>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_14_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137283.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<6>   tF + tLOGI + tPDI                       : 13.0ns       (33.0ns)
  To: DATA<6>   tOUT                                    :  3.0ns       (36.0ns)

From: ADR<14>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_14_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137282.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<7>   tF + tLOGI + tPDI                       : 13.0ns       (33.0ns)
  To: DATA<7>   tOUT                                    :  3.0ns       (36.0ns)

From: ADR<15>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_15_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137283.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<6>   tF + tLOGI + tPDI                       : 13.0ns       (33.0ns)
  To: DATA<6>   tOUT                                    :  3.0ns       (36.0ns)

From: ADR<15>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_15_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137282.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<7>   tF + tLOGI + tPDI                       : 13.0ns       (33.0ns)
  To: DATA<7>   tOUT                                    :  3.0ns       (36.0ns)

From: ADR<1>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_1_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137283.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<6>   tF + tLOGI + tPDI                       : 13.0ns       (33.0ns)
  To: DATA<6>   tOUT                                    :  3.0ns       (36.0ns)

From: ADR<1>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_1_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137282.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<7>   tF + tLOGI + tPDI                       : 13.0ns       (33.0ns)
  To: DATA<7>   tOUT                                    :  3.0ns       (36.0ns)

From: ADR<2>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_2_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137283.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<6>   tF + tLOGI + tPDI                       : 13.0ns       (33.0ns)
  To: DATA<6>   tOUT                                    :  3.0ns       (36.0ns)

From: ADR<2>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_2_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137282.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<7>   tF + tLOGI + tPDI                       : 13.0ns       (33.0ns)
  To: DATA<7>   tOUT                                    :  3.0ns       (36.0ns)

From: ADR<4>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_4_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137283.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<6>   tF + tLOGI + tPDI                       : 13.0ns       (33.0ns)
  To: DATA<6>   tOUT                                    :  3.0ns       (36.0ns)

From: ADR<4>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_4_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137282.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<7>   tF + tLOGI + tPDI                       : 13.0ns       (33.0ns)
  To: DATA<7>   tOUT                                    :  3.0ns       (36.0ns)

From: ADR<5>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_5_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137283.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<6>   tF + tLOGI + tPDI                       : 13.0ns       (33.0ns)
  To: DATA<6>   tOUT                                    :  3.0ns       (36.0ns)

From: ADR<5>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_5_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137282.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<7>   tF + tLOGI + tPDI                       : 13.0ns       (33.0ns)
  To: DATA<7>   tOUT                                    :  3.0ns       (36.0ns)

From: ADR<10>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_10_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<0>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<0>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<10>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_10_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<1>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<1>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<10>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_10_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<2>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<2>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<10>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_10_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<3>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<3>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<10>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_10_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<4>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<4>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<10>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_10_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<5>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<5>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<11>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_11_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<0>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<0>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<11>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_11_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<1>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<1>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<11>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_11_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<2>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<2>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<11>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_11_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<3>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<3>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<11>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_11_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<4>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<4>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<11>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_11_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<5>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<5>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<12>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_12_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<0>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<0>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<12>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_12_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<1>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<1>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<12>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_12_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<2>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<2>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<12>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_12_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<3>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<3>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<12>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_12_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<4>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<4>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<12>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_12_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<5>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<5>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<13>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_13_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<0>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<0>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<13>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_13_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<1>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<1>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<13>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_13_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<2>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<2>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<13>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_13_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<3>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<3>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<13>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_13_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<4>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<4>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<13>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_13_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<5>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<5>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<14>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_14_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<0>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<0>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<14>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_14_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<1>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<1>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<14>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_14_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<2>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<2>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<14>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_14_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<3>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<3>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<14>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_14_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<4>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<4>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<14>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_14_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<5>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<5>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<15>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_15_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<0>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<0>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<15>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_15_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<1>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<1>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<15>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_15_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<2>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<2>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<15>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_15_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<3>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<3>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<15>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_15_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<4>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<4>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<15>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_15_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<5>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<5>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<1>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_1_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<0>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<0>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<1>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_1_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<1>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<1>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<1>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_1_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<2>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<2>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<1>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_1_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<3>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<3>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<1>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_1_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<4>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<4>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<1>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_1_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<5>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<5>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<2>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_2_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<0>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<0>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<2>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_2_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<1>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<1>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<2>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_2_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<2>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<2>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<2>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_2_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<3>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<3>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<2>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_2_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<4>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<4>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<2>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_2_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<5>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<5>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<4>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_4_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<0>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<0>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<4>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_4_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<1>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<1>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<4>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_4_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<2>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<2>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<4>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_4_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<3>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<3>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<4>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_4_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<4>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<4>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<4>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_4_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<5>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<5>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<5>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_5_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<0>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<0>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<5>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_5_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<1>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<1>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<5>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_5_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<2>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<2>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<5>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_5_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<3>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<3>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<5>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_5_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<4>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<4>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<5>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_5_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137284.FBK tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
Thru: DATA<5>   tLF + tLOGI + tPDI                      :  7.0ns       (27.0ns)
  To: DATA<5>   tOUT                                    :  3.0ns       (30.0ns)

From: ADR<0>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_0_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137282.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<6>   tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: DATA<6>   tOUT                                    :  3.0ns       (23.0ns)

From: ADR<0>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_0_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137282.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<7>   tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: DATA<7>   tOUT                                    :  3.0ns       (23.0ns)

From: ADR<10>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_10_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: TUBE_CS_B tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: TUBE_CS_B tOUT                                    :  3.0ns       (23.0ns)

From: ADR<11>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_11_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: TUBE_CS_B tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: TUBE_CS_B tOUT                                    :  3.0ns       (23.0ns)

From: ADR<12>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_12_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: TUBE_CS_B tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: TUBE_CS_B tOUT                                    :  3.0ns       (23.0ns)

From: ADR<13>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_13_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: TUBE_CS_B tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: TUBE_CS_B tOUT                                    :  3.0ns       (23.0ns)

From: ADR<14>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_14_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: TUBE_CS_B tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: TUBE_CS_B tOUT                                    :  3.0ns       (23.0ns)

From: ADR<15>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_15_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: TUBE_CS_B tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: TUBE_CS_B tOUT                                    :  3.0ns       (23.0ns)

From: ADR<3>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_3_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137283.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<6>   tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: DATA<6>   tOUT                                    :  3.0ns       (23.0ns)

From: ADR<3>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_3_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137282.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<7>   tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: DATA<7>   tOUT                                    :  3.0ns       (23.0ns)

From: ADR<4>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_4_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: TUBE_CS_B tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: TUBE_CS_B tOUT                                    :  3.0ns       (23.0ns)

From: ADR<5>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_5_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: TUBE_CS_B tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: TUBE_CS_B tOUT                                    :  3.0ns       (23.0ns)

From: ADR<6>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_6_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137283.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<6>   tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: DATA<6>   tOUT                                    :  3.0ns       (23.0ns)

From: ADR<6>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_6_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137282.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<7>   tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: DATA<7>   tOUT                                    :  3.0ns       (23.0ns)

From: ADR<7>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_7_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137283.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<6>   tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: DATA<6>   tOUT                                    :  3.0ns       (23.0ns)

From: ADR<7>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_7_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137282.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<7>   tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: DATA<7>   tOUT                                    :  3.0ns       (23.0ns)

From: ADR<8>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_8_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137283.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<6>   tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: DATA<6>   tOUT                                    :  3.0ns       (23.0ns)

From: ADR<8>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_8_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137282.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<7>   tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: DATA<7>   tOUT                                    :  3.0ns       (23.0ns)

From: ADR<9>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_9_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137283.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<6>   tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: DATA<6>   tOUT                                    :  3.0ns       (23.0ns)

From: ADR<9>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_9_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137282.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<7>   tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: DATA<7>   tOUT                                    :  3.0ns       (23.0ns)

From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137283.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<6>   tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: DATA<6>   tOUT                                    :  3.0ns       (23.0ns)

From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137282.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<7>   tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: DATA<7>   tOUT                                    :  3.0ns       (23.0ns)

From: RD_B      -                                       :  0.0ns        (0.0ns)
Thru: RD_B_IBUF tIN                                     :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137283.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<6>   tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: DATA<6>   tOUT                                    :  3.0ns       (23.0ns)

From: RD_B      -                                       :  0.0ns        (0.0ns)
Thru: RD_B_IBUF tIN                                     :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137282.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<7>   tF + tLOGI + tPDI                       : 13.0ns       (20.0ns)
  To: DATA<7>   tOUT                                    :  3.0ns       (23.0ns)

From: ADR<0>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_0_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<0>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<0>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<0>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_0_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<1>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<1>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<0>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_0_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<2>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<2>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<0>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_0_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<3>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<3>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<0>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_0_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<4>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<4>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<0>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_0_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<5>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<5>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<3>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_3_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<0>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<0>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<3>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_3_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<1>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<1>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<3>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_3_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<2>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<2>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<3>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_3_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<3>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<3>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<3>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_3_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<4>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<4>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<3>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_3_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<5>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<5>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<6>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_6_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<0>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<0>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<6>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_6_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<1>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<1>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<6>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_6_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<2>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<2>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<6>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_6_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<3>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<3>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<6>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_6_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<4>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<4>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<6>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_6_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<5>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<5>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<7>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_7_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<0>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<0>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<7>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_7_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<1>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<1>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<7>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_7_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<2>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<2>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<7>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_7_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<3>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<3>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<7>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_7_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<4>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<4>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<7>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_7_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<5>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<5>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<8>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_8_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<0>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<0>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<8>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_8_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<1>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<1>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<8>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_8_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<2>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<2>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<8>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_8_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<3>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<3>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<8>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_8_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<4>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<4>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<8>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_8_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<5>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<5>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<9>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_9_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<0>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<0>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<9>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_9_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<1>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<1>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<9>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_9_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<2>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<2>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<9>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_9_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<3>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<3>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<9>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_9_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<4>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<4>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<9>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_9_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<5>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<5>   tOUT                                    :  3.0ns       (17.0ns)

From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<0>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<0>   tOUT                                    :  3.0ns       (17.0ns)

From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<1>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<1>   tOUT                                    :  3.0ns       (17.0ns)

From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<2>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<2>   tOUT                                    :  3.0ns       (17.0ns)

From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<3>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<3>   tOUT                                    :  3.0ns       (17.0ns)

From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<4>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<4>   tOUT                                    :  3.0ns       (17.0ns)

From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<5>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<5>   tOUT                                    :  3.0ns       (17.0ns)

From: RD_B      -                                       :  0.0ns        (0.0ns)
Thru: RD_B_IBUF tIN                                     :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<0>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<0>   tOUT                                    :  3.0ns       (17.0ns)

From: RD_B      -                                       :  0.0ns        (0.0ns)
Thru: RD_B_IBUF tIN                                     :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<1>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<1>   tOUT                                    :  3.0ns       (17.0ns)

From: RD_B      -                                       :  0.0ns        (0.0ns)
Thru: RD_B_IBUF tIN                                     :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<2>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<2>   tOUT                                    :  3.0ns       (17.0ns)

From: RD_B      -                                       :  0.0ns        (0.0ns)
Thru: RD_B_IBUF tIN                                     :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<3>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<3>   tOUT                                    :  3.0ns       (17.0ns)

From: RD_B      -                                       :  0.0ns        (0.0ns)
Thru: RD_B_IBUF tIN                                     :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<4>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<4>   tOUT                                    :  3.0ns       (17.0ns)

From: RD_B      -                                       :  0.0ns        (0.0ns)
Thru: RD_B_IBUF tIN                                     :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137284.FBK tLOGI + tPDI               :  3.5ns        (7.0ns)
Thru: DATA<5>   tLF + tLOGI + tPDI                      :  7.0ns       (14.0ns)
  To: DATA<5>   tOUT                                    :  3.0ns       (17.0ns)

From: ADR<0>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_0_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: TUBE_ADR<0> tLOGI + tPDI                          :  3.5ns        (7.0ns)
  To: TUBE_ADR<0> tOUT                                  :  3.0ns       (10.0ns)

From: ADR<1>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_1_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: TUBE_ADR<1> tLOGI + tPDI                          :  3.5ns        (7.0ns)
  To: TUBE_ADR<1> tOUT                                  :  3.0ns       (10.0ns)

From: ADR<2>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_2_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: TUBE_ADR<2> tLOGI + tPDI                          :  3.5ns        (7.0ns)
  To: TUBE_ADR<2> tOUT                                  :  3.0ns       (10.0ns)

From: ADR<3>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_3_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: TUBE_CS_B tLOGI + tPDI                            :  3.5ns        (7.0ns)
  To: TUBE_CS_B tOUT                                    :  3.0ns       (10.0ns)

From: ADR<6>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_6_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: TUBE_CS_B tLOGI + tPDI                            :  3.5ns        (7.0ns)
  To: TUBE_CS_B tOUT                                    :  3.0ns       (10.0ns)

From: ADR<7>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_7_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: TUBE_CS_B tLOGI + tPDI                            :  3.5ns        (7.0ns)
  To: TUBE_CS_B tOUT                                    :  3.0ns       (10.0ns)

From: ADR<8>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_8_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: TUBE_CS_B tLOGI + tPDI                            :  3.5ns        (7.0ns)
  To: TUBE_CS_B tOUT                                    :  3.0ns       (10.0ns)

From: ADR<9>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_9_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: TUBE_CS_B tLOGI + tPDI                            :  3.5ns        (7.0ns)
  To: TUBE_CS_B tOUT                                    :  3.0ns       (10.0ns)

From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: TUBE_CS_B tLOGI + tPDI                            :  3.5ns        (7.0ns)
  To: TUBE_CS_B tOUT                                    :  3.0ns       (10.0ns)

From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: TUBE_RNW_B tLOGI + tPDI                           :  3.5ns        (7.0ns)
  To: TUBE_RNW_B tOUT                                   :  3.0ns       (10.0ns)

From: RESET_B   -                                       :  0.0ns        (0.0ns)
Thru: RESET_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: TUBE_RST_B tLOGI + tPDI                           :  3.5ns        (7.0ns)
  To: TUBE_RST_B tOUT                                   :  3.0ns       (10.0ns)

From: TUBE_DATA<0> -                                    :  0.0ns        (0.0ns)
Thru: N31       tIN                                     :  3.5ns        (3.5ns)
Thru: DATA<0>   tLOGI + tPDI                            :  3.5ns        (7.0ns)
  To: DATA<0>   tOUT                                    :  3.0ns       (10.0ns)

From: TUBE_DATA<1> -                                    :  0.0ns        (0.0ns)
Thru: N30       tIN                                     :  3.5ns        (3.5ns)
Thru: DATA<1>   tLOGI + tPDI                            :  3.5ns        (7.0ns)
  To: DATA<1>   tOUT                                    :  3.0ns       (10.0ns)

From: TUBE_DATA<2> -                                    :  0.0ns        (0.0ns)
Thru: N29       tIN                                     :  3.5ns        (3.5ns)
Thru: DATA<2>   tLOGI + tPDI                            :  3.5ns        (7.0ns)
  To: DATA<2>   tOUT                                    :  3.0ns       (10.0ns)

From: TUBE_DATA<3> -                                    :  0.0ns        (0.0ns)
Thru: N28       tIN                                     :  3.5ns        (3.5ns)
Thru: DATA<3>   tLOGI + tPDI                            :  3.5ns        (7.0ns)
  To: DATA<3>   tOUT                                    :  3.0ns       (10.0ns)

From: TUBE_DATA<4> -                                    :  0.0ns        (0.0ns)
Thru: N27       tIN                                     :  3.5ns        (3.5ns)
Thru: DATA<4>   tLOGI + tPDI                            :  3.5ns        (7.0ns)
  To: DATA<4>   tOUT                                    :  3.0ns       (10.0ns)

From: TUBE_DATA<5> -                                    :  0.0ns        (0.0ns)
Thru: N26       tIN                                     :  3.5ns        (3.5ns)
Thru: DATA<5>   tLOGI + tPDI                            :  3.5ns        (7.0ns)
  To: DATA<5>   tOUT                                    :  3.0ns       (10.0ns)

From: TUBE_DATA<6> -                                    :  0.0ns        (0.0ns)
Thru: N25       tIN                                     :  3.5ns        (3.5ns)
Thru: DATA<6>   tLOGI + tPDI                            :  3.5ns        (7.0ns)
  To: DATA<6>   tOUT                                    :  3.0ns       (10.0ns)

From: TUBE_DATA<7> -                                    :  0.0ns        (0.0ns)
Thru: N24       tIN                                     :  3.5ns        (3.5ns)
Thru: DATA<7>   tLOGI + tPDI                            :  3.5ns        (7.0ns)
  To: DATA<7>   tOUT                                    :  3.0ns       (10.0ns)

From: WR_B      -                                       :  0.0ns        (0.0ns)
Thru: WR_B_IBUF tIN                                     :  3.5ns        (3.5ns)
Thru: TUBE_RNW_B tLOGI + tPDI                           :  3.5ns        (7.0ns)
  To: TUBE_RNW_B tOUT                                   :  3.0ns       (10.0ns)

From: DATA<0>   -                                       :  0.0ns        (0.0ns)
Thru: TUBE_DATA_0_IOBUFE tIN                            :  3.5ns        (3.5ns)
Thru: TUBE_DATA<0> tLOGI + tPDI                         :  3.5ns        (7.0ns)
  To: TUBE_DATA<0> tOUT                                 :  3.0ns       (10.0ns)

From: DATA<1>   -                                       :  0.0ns        (0.0ns)
Thru: TUBE_DATA_1_IOBUFE tIN                            :  3.5ns        (3.5ns)
Thru: TUBE_DATA<1> tLOGI + tPDI                         :  3.5ns        (7.0ns)
  To: TUBE_DATA<1> tOUT                                 :  3.0ns       (10.0ns)

From: DATA<2>   -                                       :  0.0ns        (0.0ns)
Thru: TUBE_DATA_2_IOBUFE tIN                            :  3.5ns        (3.5ns)
Thru: TUBE_DATA<2> tLOGI + tPDI                         :  3.5ns        (7.0ns)
  To: TUBE_DATA<2> tOUT                                 :  3.0ns       (10.0ns)

From: DATA<3>   -                                       :  0.0ns        (0.0ns)
Thru: TUBE_DATA_3_IOBUFE tIN                            :  3.5ns        (3.5ns)
Thru: TUBE_DATA<3> tLOGI + tPDI                         :  3.5ns        (7.0ns)
  To: TUBE_DATA<3> tOUT                                 :  3.0ns       (10.0ns)

From: DATA<4>   -                                       :  0.0ns        (0.0ns)
Thru: TUBE_DATA_4_IOBUFE tIN                            :  3.5ns        (3.5ns)
Thru: TUBE_DATA<4> tLOGI + tPDI                         :  3.5ns        (7.0ns)
  To: TUBE_DATA<4> tOUT                                 :  3.0ns       (10.0ns)

From: DATA<5>   -                                       :  0.0ns        (0.0ns)
Thru: TUBE_DATA_5_IOBUFE tIN                            :  3.5ns        (3.5ns)
Thru: TUBE_DATA<5> tLOGI + tPDI                         :  3.5ns        (7.0ns)
  To: TUBE_DATA<5> tOUT                                 :  3.0ns       (10.0ns)

From: DATA<6>   -                                       :  0.0ns        (0.0ns)
Thru: TUBE_DATA_6_IOBUFE tIN                            :  3.5ns        (3.5ns)
Thru: TUBE_DATA<6> tLOGI + tPDI                         :  3.5ns        (7.0ns)
  To: TUBE_DATA<6> tOUT                                 :  3.0ns       (10.0ns)

From: DATA<7>   -                                       :  0.0ns        (0.0ns)
Thru: TUBE_DATA_7_IOBUFE tIN                            :  3.5ns        (3.5ns)
Thru: TUBE_DATA<7> tLOGI + tPDI                         :  3.5ns        (7.0ns)
  To: TUBE_DATA<7> tOUT                                 :  3.0ns       (10.0ns)

                       *********************************
                       * Clock Pad to Output Pad (tCO) *
                       *********************************
From: CLK       -                                       :  0.0ns        (0.0ns)
Thru: FCLK-IO_0 tGCK                                    :  2.5ns        (2.5ns)
Thru: pmod_dir_f_q<0> tCOI                              :  0.5ns        (3.0ns)
Thru: DATA<0>   tF + tLOGI + tPDI                       : 13.0ns       (16.0ns)
  To: DATA<0>   tOUT                                    :  3.0ns       (19.0ns)

From: CLK       -                                       :  0.0ns        (0.0ns)
Thru: FCLK-IO_0 tGCK                                    :  2.5ns        (2.5ns)
Thru: pmod_dir_f_q<1> tCOI                              :  0.5ns        (3.0ns)
Thru: DATA<1>   tF + tLOGI + tPDI                       : 13.0ns       (16.0ns)
  To: DATA<1>   tOUT                                    :  3.0ns       (19.0ns)

From: CLK       -                                       :  0.0ns        (0.0ns)
Thru: FCLK-IO_0 tGCK                                    :  2.5ns        (2.5ns)
Thru: pmod_dir_f_q<2> tCOI                              :  0.5ns        (3.0ns)
Thru: DATA<2>   tF + tLOGI + tPDI                       : 13.0ns       (16.0ns)
  To: DATA<2>   tOUT                                    :  3.0ns       (19.0ns)

From: CLK       -                                       :  0.0ns        (0.0ns)
Thru: FCLK-IO_0 tGCK                                    :  2.5ns        (2.5ns)
Thru: pmod_dir_f_q<3> tCOI                              :  0.5ns        (3.0ns)
Thru: DATA<3>   tF + tLOGI + tPDI                       : 13.0ns       (16.0ns)
  To: DATA<3>   tOUT                                    :  3.0ns       (19.0ns)

From: CLK       -                                       :  0.0ns        (0.0ns)
Thru: FCLK-IO_0 tGCK                                    :  2.5ns        (2.5ns)
Thru: pmod_dir_f_q<4> tCOI                              :  0.5ns        (3.0ns)
Thru: DATA<4>   tF + tLOGI + tPDI                       : 13.0ns       (16.0ns)
  To: DATA<4>   tOUT                                    :  3.0ns       (19.0ns)

From: CLK       -                                       :  0.0ns        (0.0ns)
Thru: FCLK-IO_0 tGCK                                    :  2.5ns        (2.5ns)
Thru: pmod_dir_f_q<5> tCOI                              :  0.5ns        (3.0ns)
Thru: DATA<5>   tF + tLOGI + tPDI                       : 13.0ns       (16.0ns)
  To: DATA<5>   tOUT                                    :  3.0ns       (19.0ns)

From: CLK       -                                       :  0.0ns        (0.0ns)
Thru: FCLK-IO_0 tGCK                                    :  2.5ns        (2.5ns)
Thru: pmod_dir_f_q<6> tCOI                              :  0.5ns        (3.0ns)
Thru: DATA<6>   tF + tLOGI + tPDI                       : 13.0ns       (16.0ns)
  To: DATA<6>   tOUT                                    :  3.0ns       (19.0ns)

From: CLK       -                                       :  0.0ns        (0.0ns)
Thru: FCLK-IO_0 tGCK                                    :  2.5ns        (2.5ns)
Thru: pmod_dir_f_q<7> tCOI                              :  0.5ns        (3.0ns)
Thru: DATA<7>   tF + tLOGI + tPDI                       : 13.0ns       (16.0ns)
  To: DATA<7>   tOUT                                    :  3.0ns       (19.0ns)

From: CLK       -                                       :  0.0ns        (0.0ns)
Thru: FCLK-IO_0 tGCK                                    :  2.5ns        (2.5ns)
Thru: pmod_dir_f_q<0> tCOI                              :  0.5ns        (3.0ns)
Thru: PMOD_GPIO<0> tF + tPTTS                           : 16.0ns       (19.0ns)
  To: PMOD_GPIO<0> tEN                                  :  0.0ns       (19.0ns)

From: CLK       -                                       :  0.0ns        (0.0ns)
Thru: FCLK-IO_0 tGCK                                    :  2.5ns        (2.5ns)
Thru: pmod_dir_f_q<1> tCOI                              :  0.5ns        (3.0ns)
Thru: PMOD_GPIO<1> tF + tPTTS                           : 16.0ns       (19.0ns)
  To: PMOD_GPIO<1> tEN                                  :  0.0ns       (19.0ns)

From: CLK       -                                       :  0.0ns        (0.0ns)
Thru: FCLK-IO_0 tGCK                                    :  2.5ns        (2.5ns)
Thru: pmod_dir_f_q<2> tCOI                              :  0.5ns        (3.0ns)
Thru: PMOD_GPIO<2> tF + tPTTS                           : 16.0ns       (19.0ns)
  To: PMOD_GPIO<2> tEN                                  :  0.0ns       (19.0ns)

From: CLK       -                                       :  0.0ns        (0.0ns)
Thru: FCLK-IO_0 tGCK                                    :  2.5ns        (2.5ns)
Thru: pmod_dir_f_q<3> tCOI                              :  0.5ns        (3.0ns)
Thru: PMOD_GPIO<3> tF + tPTTS                           : 16.0ns       (19.0ns)
  To: PMOD_GPIO<3> tEN                                  :  0.0ns       (19.0ns)

From: CLK       -                                       :  0.0ns        (0.0ns)
Thru: FCLK-IO_0 tGCK                                    :  2.5ns        (2.5ns)
Thru: state_f_q<1> tCOI                                 :  0.5ns        (3.0ns)
Thru: TUBE_DATA<0> tF + tPTTS                           : 16.0ns       (19.0ns)
  To: TUBE_DATA<0> tEN                                  :  0.0ns       (19.0ns)

From: CLK       -                                       :  0.0ns        (0.0ns)
Thru: FCLKIO_1  tGCK                                    :  2.5ns        (2.5ns)
Thru: posen_q   tCOI                                    :  0.5ns        (3.0ns)
Thru: TUBE_DATA<1> tF + tPTTS                           : 16.0ns       (19.0ns)
  To: TUBE_DATA<1> tEN                                  :  0.0ns       (19.0ns)

From: CLK       -                                       :  0.0ns        (0.0ns)
Thru: FCLK-IO_0 tGCK                                    :  2.5ns        (2.5ns)
Thru: state_f_q<1> tCOI                                 :  0.5ns        (3.0ns)
Thru: TUBE_DATA<2> tF + tPTTS                           : 16.0ns       (19.0ns)
  To: TUBE_DATA<2> tEN                                  :  0.0ns       (19.0ns)

From: CLK       -                                       :  0.0ns        (0.0ns)
Thru: FCLK-IO_0 tGCK                                    :  2.5ns        (2.5ns)
Thru: state_f_q<1> tCOI                                 :  0.5ns        (3.0ns)
Thru: TUBE_DATA<3> tF + tPTTS                           : 16.0ns       (19.0ns)
  To: TUBE_DATA<3> tEN                                  :  0.0ns       (19.0ns)

From: CLK       -                                       :  0.0ns        (0.0ns)
Thru: FCLKIO_1  tGCK                                    :  2.5ns        (2.5ns)
Thru: posen_q   tCOI                                    :  0.5ns        (3.0ns)
Thru: TUBE_DATA<4> tF + tPTTS                           : 16.0ns       (19.0ns)
  To: TUBE_DATA<4> tEN                                  :  0.0ns       (19.0ns)

From: CLK       -                                       :  0.0ns        (0.0ns)
Thru: FCLK-IO_0 tGCK                                    :  2.5ns        (2.5ns)
Thru: state_f_q<1> tCOI                                 :  0.5ns        (3.0ns)
Thru: TUBE_DATA<5> tF + tPTTS                           : 16.0ns       (19.0ns)
  To: TUBE_DATA<5> tEN                                  :  0.0ns       (19.0ns)

From: CLK       -                                       :  0.0ns        (0.0ns)
Thru: FCLKIO_1  tGCK                                    :  2.5ns        (2.5ns)
Thru: posen_q   tCOI                                    :  0.5ns        (3.0ns)
Thru: TUBE_DATA<6> tF + tPTTS                           : 16.0ns       (19.0ns)
  To: TUBE_DATA<6> tEN                                  :  0.0ns       (19.0ns)

From: CLK       -                                       :  0.0ns        (0.0ns)
Thru: FCLK-IO_0 tGCK                                    :  2.5ns        (2.5ns)
Thru: state_f_q<1> tCOI                                 :  0.5ns        (3.0ns)
Thru: TUBE_DATA<7> tF + tPTTS                           : 16.0ns       (19.0ns)
  To: TUBE_DATA<7> tEN                                  :  0.0ns       (19.0ns)

From: CLK       -                                       :  0.0ns        (0.0ns)
Thru: FCLK-IO_0 tGCK                                    :  2.5ns        (2.5ns)
Thru: negen_f_q tCOI                                    :  0.5ns        (3.0ns)
Thru: TUBE_PHI2 tF + tLOGI + tPDI                       : 13.0ns       (16.0ns)
  To: TUBE_PHI2 tOUT                                    :  3.0ns       (19.0ns)

From: CLK       -                                       :  0.0ns        (0.0ns)
Thru: FCLK-IO_0 tGCK                                    :  2.5ns        (2.5ns)
Thru: pmod_dir_f_q<0> tCOI                              :  0.5ns        (3.0ns)
Thru: TUBE_RST_B tF + tLOGI + tPDI                      : 13.0ns       (16.0ns)
  To: TUBE_RST_B tOUT                                   :  3.0ns       (19.0ns)

                           *************************
                           * Clock to Setup (tCYC) *
                           *************************
Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: reset_b_q<0> tCOI                                 :  0.5ns        (0.5ns)
Thru: $OpTx$$OpTx$FX_DC$137266_INV$137604.UIM tF + tLOGI + tPDI : 13.0ns       (13.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.UIM tF + tLOGI + tPDI : 13.0ns       (26.5ns)
  To: PMOD_GPIO<0>.D tF + tLOGI + tSUI                  : 14.5ns       (41.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: reset_b_q<0> tCOI                                 :  0.5ns        (0.5ns)
Thru: $OpTx$$OpTx$FX_DC$137266_INV$137604.UIM tF + tLOGI + tPDI : 13.0ns       (13.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (26.5ns)
  To: PMOD_GPIO<1>.D tLF + tLOGI + tSUI                 :  8.5ns       (35.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: reset_b_q<0> tCOI                                 :  0.5ns        (0.5ns)
Thru: $OpTx$$OpTx$FX_DC$137266_INV$137604.UIM tF + tLOGI + tPDI : 13.0ns       (13.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (26.5ns)
  To: PMOD_GPIO<2>.D tLF + tLOGI + tSUI                 :  8.5ns       (35.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: reset_b_q<0> tCOI                                 :  0.5ns        (0.5ns)
Thru: $OpTx$$OpTx$FX_DC$137266_INV$137604.UIM tF + tLOGI + tPDI : 13.0ns       (13.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (26.5ns)
  To: PMOD_GPIO<3>.D tLF + tLOGI + tSUI                 :  8.5ns       (35.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: reset_b_q<0> tCOI                                 :  0.5ns        (0.5ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (13.5ns)
  To: pmod_dir_f_q<0>.D tF + tLOGI + tSUI               : 14.5ns       (28.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: reset_b_q<0> tCOI                                 :  0.5ns        (0.5ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (13.5ns)
  To: pmod_dir_f_q<1>.D tF + tLOGI + tSUI               : 14.5ns       (28.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: reset_b_q<0> tCOI                                 :  0.5ns        (0.5ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (13.5ns)
  To: pmod_dir_f_q<2>.D tF + tLOGI + tSUI               : 14.5ns       (28.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: reset_b_q<0> tCOI                                 :  0.5ns        (0.5ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (13.5ns)
  To: pmod_dir_f_q<3>.D tF + tLOGI + tSUI               : 14.5ns       (28.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: reset_b_q<0> tCOI                                 :  0.5ns        (0.5ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (13.5ns)
  To: pmod_dir_f_q<4>.D tF + tLOGI + tSUI               : 14.5ns       (28.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: reset_b_q<0> tCOI                                 :  0.5ns        (0.5ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (13.5ns)
  To: pmod_dir_f_q<5>.D tF + tLOGI + tSUI               : 14.5ns       (28.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: reset_b_q<0> tCOI                                 :  0.5ns        (0.5ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (13.5ns)
  To: pmod_dir_f_q<6>.D tF + tLOGI + tSUI               : 14.5ns       (28.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: reset_b_q<0> tCOI                                 :  0.5ns        (0.5ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (13.5ns)
  To: pmod_dir_f_q<7>.D tF + tLOGI + tSUI               : 14.5ns       (28.0ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: negen_f_q tCOI                                    :  0.5ns        (0.5ns)
  To: posen_q.D tF + tLOGI + tSUI                       : 14.5ns       (15.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: rd_b_q    tCOI                                    :  0.5ns        (0.5ns)
  To: pmod_din_q<0>.D tF + tLOGI + tSUI                 : 14.5ns       (15.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: rd_b_q    tCOI                                    :  0.5ns        (0.5ns)
  To: pmod_din_q<1>.D tF + tLOGI + tSUI                 : 14.5ns       (15.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: rd_b_q    tCOI                                    :  0.5ns        (0.5ns)
  To: pmod_din_q<2>.D tF + tLOGI + tSUI                 : 14.5ns       (15.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: rd_b_q    tCOI                                    :  0.5ns        (0.5ns)
  To: pmod_din_q<3>.D tF + tLOGI + tSUI                 : 14.5ns       (15.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: rd_b_q    tCOI                                    :  0.5ns        (0.5ns)
  To: pmod_din_q<4>.D tF + tLOGI + tSUI                 : 14.5ns       (15.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: rd_b_q    tCOI                                    :  0.5ns        (0.5ns)
  To: pmod_din_q<5>.D tF + tLOGI + tSUI                 : 14.5ns       (15.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: rd_b_q    tCOI                                    :  0.5ns        (0.5ns)
  To: pmod_din_q<6>.D tF + tLOGI + tSUI                 : 14.5ns       (15.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: rd_b_q    tCOI                                    :  0.5ns        (0.5ns)
  To: pmod_din_q<7>.D tF + tLOGI + tSUI                 : 14.5ns       (15.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: reset_b_q<0> tCOI                                 :  0.5ns        (0.5ns)
  To: negen_f_q.D tF + tLOGI + tSUI                     : 14.5ns       (15.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: reset_b_q<0> tCOI                                 :  0.5ns        (0.5ns)
  To: state_f_q<0>.D tF + tLOGI + tSUI                  : 14.5ns       (15.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: reset_b_q<0> tCOI                                 :  0.5ns        (0.5ns)
  To: state_f_q<1>.D tF + tLOGI + tSUI                  : 14.5ns       (15.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: reset_b_q<1> tCOI                                 :  0.5ns        (0.5ns)
  To: reset_b_q<0>.D tF + tLOGI + tSUI                  : 14.5ns       (15.0ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: state_d<0> tCOI                                   :  0.5ns        (0.5ns)
  To: state_f_q<0>.D tF + tLOGI + tSUI                  : 14.5ns       (15.0ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: state_d<1> tCOI                                   :  0.5ns        (0.5ns)
  To: state_f_q<1>.D tF + tLOGI + tSUI                  : 14.5ns       (15.0ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: state_f_q<0> tCOI                                 :  0.5ns        (0.5ns)
  To: negen_f_q.D tF + tLOGI + tSUI                     : 14.5ns       (15.0ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: state_f_q<0> tCOI                                 :  0.5ns        (0.5ns)
  To: state_d<0>.D tF + tLOGI + tSUI                    : 14.5ns       (15.0ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: state_f_q<0> tCOI                                 :  0.5ns        (0.5ns)
  To: state_d<1>.D tF + tLOGI + tSUI                    : 14.5ns       (15.0ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: state_f_q<1> tCOI                                 :  0.5ns        (0.5ns)
  To: negen_f_q.D tF + tLOGI + tSUI                     : 14.5ns       (15.0ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: state_f_q<1> tCOI                                 :  0.5ns        (0.5ns)
  To: state_d<0>.D tF + tLOGI + tSUI                    : 14.5ns       (15.0ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: state_f_q<1> tCOI                                 :  0.5ns        (0.5ns)
  To: state_d<1>.D tF + tLOGI + tSUI                    : 14.5ns       (15.0ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: PMOD_GPIO<0> tCOI                                 :  0.5ns        (0.5ns)
  To: PMOD_GPIO<0>.D tLF + tLOGI + tSUI                 :  8.5ns        (9.0ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: PMOD_GPIO<1> tCOI                                 :  0.5ns        (0.5ns)
  To: PMOD_GPIO<1>.D tLF + tLOGI + tSUI                 :  8.5ns        (9.0ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: PMOD_GPIO<2> tCOI                                 :  0.5ns        (0.5ns)
  To: PMOD_GPIO<2>.D tLF + tLOGI + tSUI                 :  8.5ns        (9.0ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: PMOD_GPIO<3> tCOI                                 :  0.5ns        (0.5ns)
  To: PMOD_GPIO<3>.D tLF + tLOGI + tSUI                 :  8.5ns        (9.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: pmod_din_q<0>.FBK tCOI                            :  0.5ns        (0.5ns)
  To: pmod_din_q<0>.D tLF + tLOGI + tSUI                :  8.5ns        (9.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: pmod_din_q<1>.FBK tCOI                            :  0.5ns        (0.5ns)
  To: pmod_din_q<1>.D tLF + tLOGI + tSUI                :  8.5ns        (9.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: pmod_din_q<2>.FBK tCOI                            :  0.5ns        (0.5ns)
  To: pmod_din_q<2>.D tLF + tLOGI + tSUI                :  8.5ns        (9.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: pmod_din_q<3>.FBK tCOI                            :  0.5ns        (0.5ns)
  To: pmod_din_q<3>.D tLF + tLOGI + tSUI                :  8.5ns        (9.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: pmod_din_q<4>.FBK tCOI                            :  0.5ns        (0.5ns)
  To: pmod_din_q<4>.D tLF + tLOGI + tSUI                :  8.5ns        (9.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: pmod_din_q<5>.FBK tCOI                            :  0.5ns        (0.5ns)
  To: pmod_din_q<5>.D tLF + tLOGI + tSUI                :  8.5ns        (9.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: pmod_din_q<6>.FBK tCOI                            :  0.5ns        (0.5ns)
  To: pmod_din_q<6>.D tLF + tLOGI + tSUI                :  8.5ns        (9.0ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: pmod_din_q<7>.FBK tCOI                            :  0.5ns        (0.5ns)
  To: pmod_din_q<7>.D tLF + tLOGI + tSUI                :  8.5ns        (9.0ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: pmod_dir_f_q<0>.FBK tCOI                          :  0.5ns        (0.5ns)
  To: pmod_dir_f_q<0>.D tLF + tLOGI + tSUI              :  8.5ns        (9.0ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: pmod_dir_f_q<1>.FBK tCOI                          :  0.5ns        (0.5ns)
  To: pmod_dir_f_q<1>.D tLF + tLOGI + tSUI              :  8.5ns        (9.0ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: pmod_dir_f_q<2>.FBK tCOI                          :  0.5ns        (0.5ns)
  To: pmod_dir_f_q<2>.D tLF + tLOGI + tSUI              :  8.5ns        (9.0ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: pmod_dir_f_q<3>.FBK tCOI                          :  0.5ns        (0.5ns)
  To: pmod_dir_f_q<3>.D tLF + tLOGI + tSUI              :  8.5ns        (9.0ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: pmod_dir_f_q<4>.FBK tCOI                          :  0.5ns        (0.5ns)
  To: pmod_dir_f_q<4>.D tLF + tLOGI + tSUI              :  8.5ns        (9.0ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: pmod_dir_f_q<5>.FBK tCOI                          :  0.5ns        (0.5ns)
  To: pmod_dir_f_q<5>.D tLF + tLOGI + tSUI              :  8.5ns        (9.0ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: pmod_dir_f_q<6>.FBK tCOI                          :  0.5ns        (0.5ns)
  To: pmod_dir_f_q<6>.D tLF + tLOGI + tSUI              :  8.5ns        (9.0ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
Source and destination clock skew: 0.0ns
From: pmod_dir_f_q<7>.FBK tCOI                          :  0.5ns        (0.5ns)
  To: pmod_dir_f_q<7>.D tLF + tLOGI + tSUI              :  8.5ns        (9.0ns)

                                ****************
                                * Pad to Setup *
                                ****************
Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<0>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_0_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137266_INV$137604.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.UIM tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<0>.D tF + tLOGI + tSUI                  : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<10>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_10_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.UIM tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<0>.D tF + tLOGI + tSUI                  : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<10>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_10_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<0>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<10>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_10_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<1>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<10>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_10_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<2>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<10>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_10_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<3>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<10>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_10_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<4>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<10>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_10_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<5>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<10>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_10_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<6>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<10>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_10_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<7>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<11>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_11_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.UIM tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<0>.D tF + tLOGI + tSUI                  : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<11>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_11_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<0>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<11>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_11_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<1>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<11>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_11_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<2>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<11>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_11_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<3>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<11>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_11_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<4>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<11>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_11_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<5>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<11>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_11_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<6>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<11>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_11_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<7>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<12>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_12_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.UIM tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<0>.D tF + tLOGI + tSUI                  : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<12>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_12_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<0>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<12>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_12_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<1>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<12>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_12_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<2>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<12>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_12_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<3>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<12>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_12_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<4>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<12>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_12_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<5>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<12>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_12_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<6>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<12>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_12_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<7>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<13>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_13_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.UIM tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<0>.D tF + tLOGI + tSUI                  : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<13>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_13_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<0>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<13>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_13_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<1>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<13>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_13_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<2>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<13>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_13_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<3>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<13>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_13_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<4>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<13>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_13_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<5>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<13>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_13_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<6>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<13>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_13_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<7>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<14>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_14_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.UIM tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<0>.D tF + tLOGI + tSUI                  : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<14>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_14_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<0>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<14>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_14_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<1>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<14>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_14_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<2>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<14>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_14_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<3>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<14>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_14_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<4>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<14>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_14_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<5>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<14>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_14_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<6>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<14>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_14_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<7>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<15>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_15_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.UIM tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<0>.D tF + tLOGI + tSUI                  : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<15>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_15_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<0>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<15>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_15_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<1>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<15>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_15_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<2>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<15>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_15_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<3>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<15>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_15_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<4>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<15>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_15_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<5>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<15>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_15_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<6>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<15>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_15_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<7>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<4>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_4_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.UIM tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<0>.D tF + tLOGI + tSUI                  : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<4>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_4_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<0>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<4>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_4_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<1>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<4>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_4_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<2>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<4>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_4_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<3>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<4>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_4_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<4>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<4>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_4_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<5>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<4>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_4_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<6>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<4>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_4_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<7>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<5>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_5_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.UIM tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<0>.D tF + tLOGI + tSUI                  : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<5>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_5_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<0>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<5>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_5_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<1>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<5>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_5_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<2>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<5>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_5_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<3>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<5>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_5_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<4>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<5>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_5_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<5>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<5>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_5_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<6>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<5>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_5_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<7>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<6>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_6_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<0>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<6>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_6_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<1>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<6>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_6_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<2>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<6>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_6_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<3>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<6>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_6_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<4>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<6>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_6_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<5>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<6>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_6_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<6>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<6>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_6_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<7>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<7>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_7_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<0>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<7>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_7_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<1>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<7>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_7_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<2>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<7>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_7_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<3>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<7>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_7_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<4>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<7>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_7_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<5>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<7>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_7_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<6>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<7>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_7_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<7>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<8>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_8_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<0>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<8>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_8_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<1>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<8>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_8_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<2>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<8>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_8_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<3>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<8>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_8_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<4>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<8>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_8_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<5>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<8>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_8_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<6>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<8>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_8_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<7>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<9>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_9_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<0>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<9>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_9_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<1>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<9>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_9_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<2>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<9>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_9_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<3>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<9>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_9_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<4>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<9>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_9_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<5>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<9>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_9_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<6>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<9>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_9_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137263_INV$137603.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$FX_SC$137286.UIM tF + tLOGI + tPDI          : 13.0ns       (20.0ns)
  To: pmod_dir_f_q<7>.D tF + tLOGI + tSUI               : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: RESET_B   -                                       :  0.0ns        (0.0ns)
Thru: RESET_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137266_INV$137604.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.UIM tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<0>.D tF + tLOGI + tSUI                  : 14.5ns       (34.5ns)
Subtracting clock delay from path delay yields setup requirement: 32.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<0>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_0_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137266_INV$137604.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<1>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<0>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_0_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137266_INV$137604.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<2>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<0>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_0_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137266_INV$137604.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<3>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<10>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_10_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<1>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<10>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_10_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<2>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<10>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_10_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<3>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<11>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_11_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<1>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<11>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_11_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<2>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<11>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_11_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<3>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<12>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_12_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<1>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<12>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_12_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<2>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<12>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_12_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<3>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<13>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_13_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<1>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<13>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_13_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<2>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<13>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_13_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<3>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<14>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_14_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<1>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<14>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_14_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<2>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<14>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_14_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<3>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<15>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_15_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<1>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<15>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_15_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<2>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<15>   -                                       :  0.0ns        (0.0ns)
Thru: ADR_15_IBUF tIN                                   :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<3>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<1>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_1_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.UIM tLF + tLOGI + tPDI :  7.0ns       (14.0ns)
  To: PMOD_GPIO<0>.D tF + tLOGI + tSUI                  : 14.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<2>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_2_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.UIM tLF + tLOGI + tPDI :  7.0ns       (14.0ns)
  To: PMOD_GPIO<0>.D tF + tLOGI + tSUI                  : 14.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<4>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_4_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<1>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<4>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_4_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<2>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<4>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_4_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<3>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<5>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_5_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<1>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<5>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_5_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<2>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<5>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_5_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137278_INV$137605.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<3>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: RESET_B   -                                       :  0.0ns        (0.0ns)
Thru: RESET_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137266_INV$137604.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<1>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: RESET_B   -                                       :  0.0ns        (0.0ns)
Thru: RESET_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137266_INV$137604.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<2>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: RESET_B   -                                       :  0.0ns        (0.0ns)
Thru: RESET_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137266_INV$137604.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tF + tLOGI + tPDI : 13.0ns       (20.0ns)
  To: PMOD_GPIO<3>.D tLF + tLOGI + tSUI                 :  8.5ns       (28.5ns)
Subtracting clock delay from path delay yields setup requirement: 26.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<1>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_1_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLF + tLOGI + tPDI :  7.0ns       (14.0ns)
  To: PMOD_GPIO<1>.D tLF + tLOGI + tSUI                 :  8.5ns       (22.5ns)
Subtracting clock delay from path delay yields setup requirement: 20.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<1>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_1_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLF + tLOGI + tPDI :  7.0ns       (14.0ns)
  To: PMOD_GPIO<2>.D tLF + tLOGI + tSUI                 :  8.5ns       (22.5ns)
Subtracting clock delay from path delay yields setup requirement: 20.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<1>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_1_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLF + tLOGI + tPDI :  7.0ns       (14.0ns)
  To: PMOD_GPIO<3>.D tLF + tLOGI + tSUI                 :  8.5ns       (22.5ns)
Subtracting clock delay from path delay yields setup requirement: 20.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<2>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_2_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLF + tLOGI + tPDI :  7.0ns       (14.0ns)
  To: PMOD_GPIO<1>.D tLF + tLOGI + tSUI                 :  8.5ns       (22.5ns)
Subtracting clock delay from path delay yields setup requirement: 20.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<2>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_2_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLF + tLOGI + tPDI :  7.0ns       (14.0ns)
  To: PMOD_GPIO<2>.D tLF + tLOGI + tSUI                 :  8.5ns       (22.5ns)
Subtracting clock delay from path delay yields setup requirement: 20.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<2>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_2_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137251_INV$137602.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLF + tLOGI + tPDI :  7.0ns       (14.0ns)
  To: PMOD_GPIO<3>.D tLF + tLOGI + tSUI                 :  8.5ns       (22.5ns)
Subtracting clock delay from path delay yields setup requirement: 20.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<0>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_0_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<0>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<0>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_0_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<1>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<0>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_0_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<2>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<0>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_0_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<3>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<0>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_0_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<4>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<0>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_0_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<5>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<0>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_0_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<6>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<0>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_0_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<7>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<1>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_1_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<0>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<1>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_1_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<1>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<1>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_1_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<2>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<1>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_1_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<3>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<1>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_1_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<4>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<1>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_1_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<5>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<1>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_1_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<6>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<1>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_1_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<7>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<2>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_2_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<0>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<2>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_2_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<1>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<2>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_2_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<2>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<2>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_2_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<3>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<2>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_2_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<4>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<2>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_2_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<5>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<2>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_2_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<6>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<2>    -                                       :  0.0ns        (0.0ns)
Thru: TUBE_ADR_2_OBUF tIN                               :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<7>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<3>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_3_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<0>.D tF + tLOGI + tSUI                  : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<3>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_3_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<0>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<3>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_3_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<1>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<3>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_3_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<2>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<3>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_3_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<3>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<3>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_3_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<4>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<3>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_3_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<5>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<3>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_3_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<6>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<3>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_3_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<7>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<6>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_6_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<0>.D tF + tLOGI + tSUI                  : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<7>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_7_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<0>.D tF + tLOGI + tSUI                  : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<8>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_8_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<0>.D tF + tLOGI + tSUI                  : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<9>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_9_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<0>.D tF + tLOGI + tSUI                  : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<0>.D tF + tLOGI + tSUI                  : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<0>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<1>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<2>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<3>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<4>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<5>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<6>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<7>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: RESET_B   -                                       :  0.0ns        (0.0ns)
Thru: RESET_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<0>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: RESET_B   -                                       :  0.0ns        (0.0ns)
Thru: RESET_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<1>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: RESET_B   -                                       :  0.0ns        (0.0ns)
Thru: RESET_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<2>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: RESET_B   -                                       :  0.0ns        (0.0ns)
Thru: RESET_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<3>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: RESET_B   -                                       :  0.0ns        (0.0ns)
Thru: RESET_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<4>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: RESET_B   -                                       :  0.0ns        (0.0ns)
Thru: RESET_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<5>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: RESET_B   -                                       :  0.0ns        (0.0ns)
Thru: RESET_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<6>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: RESET_B   -                                       :  0.0ns        (0.0ns)
Thru: RESET_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<7>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: WR_B      -                                       :  0.0ns        (0.0ns)
Thru: WR_B_IBUF tIN                                     :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.UIM tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<0>.D tF + tLOGI + tSUI                  : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: WR_B      -                                       :  0.0ns        (0.0ns)
Thru: WR_B_IBUF tIN                                     :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<0>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: WR_B      -                                       :  0.0ns        (0.0ns)
Thru: WR_B_IBUF tIN                                     :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<1>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: WR_B      -                                       :  0.0ns        (0.0ns)
Thru: WR_B_IBUF tIN                                     :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<2>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: WR_B      -                                       :  0.0ns        (0.0ns)
Thru: WR_B_IBUF tIN                                     :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<3>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: WR_B      -                                       :  0.0ns        (0.0ns)
Thru: WR_B_IBUF tIN                                     :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<4>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: WR_B      -                                       :  0.0ns        (0.0ns)
Thru: WR_B_IBUF tIN                                     :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<5>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: WR_B      -                                       :  0.0ns        (0.0ns)
Thru: WR_B_IBUF tIN                                     :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<6>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: WR_B      -                                       :  0.0ns        (0.0ns)
Thru: WR_B_IBUF tIN                                     :  3.5ns        (3.5ns)
Thru: $OpTx$FX_SC$137286.UIM tLOGI + tPDI               :  3.5ns        (7.0ns)
  To: pmod_dir_f_q<7>.D tF + tLOGI + tSUI               : 14.5ns       (21.5ns)
Subtracting clock delay from path delay yields setup requirement: 19.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<3>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_3_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<1>.D tLF + tLOGI + tSUI                 :  8.5ns       (15.5ns)
Subtracting clock delay from path delay yields setup requirement: 13.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<3>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_3_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<2>.D tLF + tLOGI + tSUI                 :  8.5ns       (15.5ns)
Subtracting clock delay from path delay yields setup requirement: 13.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<3>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_3_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<3>.D tLF + tLOGI + tSUI                 :  8.5ns       (15.5ns)
Subtracting clock delay from path delay yields setup requirement: 13.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<6>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_6_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<1>.D tLF + tLOGI + tSUI                 :  8.5ns       (15.5ns)
Subtracting clock delay from path delay yields setup requirement: 13.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<6>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_6_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<2>.D tLF + tLOGI + tSUI                 :  8.5ns       (15.5ns)
Subtracting clock delay from path delay yields setup requirement: 13.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<6>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_6_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<3>.D tLF + tLOGI + tSUI                 :  8.5ns       (15.5ns)
Subtracting clock delay from path delay yields setup requirement: 13.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<7>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_7_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<1>.D tLF + tLOGI + tSUI                 :  8.5ns       (15.5ns)
Subtracting clock delay from path delay yields setup requirement: 13.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<7>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_7_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<2>.D tLF + tLOGI + tSUI                 :  8.5ns       (15.5ns)
Subtracting clock delay from path delay yields setup requirement: 13.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<7>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_7_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<3>.D tLF + tLOGI + tSUI                 :  8.5ns       (15.5ns)
Subtracting clock delay from path delay yields setup requirement: 13.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<8>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_8_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<1>.D tLF + tLOGI + tSUI                 :  8.5ns       (15.5ns)
Subtracting clock delay from path delay yields setup requirement: 13.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<8>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_8_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<2>.D tLF + tLOGI + tSUI                 :  8.5ns       (15.5ns)
Subtracting clock delay from path delay yields setup requirement: 13.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<8>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_8_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<3>.D tLF + tLOGI + tSUI                 :  8.5ns       (15.5ns)
Subtracting clock delay from path delay yields setup requirement: 13.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<9>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_9_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<1>.D tLF + tLOGI + tSUI                 :  8.5ns       (15.5ns)
Subtracting clock delay from path delay yields setup requirement: 13.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<9>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_9_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<2>.D tLF + tLOGI + tSUI                 :  8.5ns       (15.5ns)
Subtracting clock delay from path delay yields setup requirement: 13.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: ADR<9>    -                                       :  0.0ns        (0.0ns)
Thru: ADR_9_IBUF tIN                                    :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<3>.D tLF + tLOGI + tSUI                 :  8.5ns       (15.5ns)
Subtracting clock delay from path delay yields setup requirement: 13.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<1>.D tLF + tLOGI + tSUI                 :  8.5ns       (15.5ns)
Subtracting clock delay from path delay yields setup requirement: 13.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<2>.D tLF + tLOGI + tSUI                 :  8.5ns       (15.5ns)
Subtracting clock delay from path delay yields setup requirement: 13.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<3>.D tLF + tLOGI + tSUI                 :  8.5ns       (15.5ns)
Subtracting clock delay from path delay yields setup requirement: 13.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: WR_B      -                                       :  0.0ns        (0.0ns)
Thru: WR_B_IBUF tIN                                     :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<1>.D tLF + tLOGI + tSUI                 :  8.5ns       (15.5ns)
Subtracting clock delay from path delay yields setup requirement: 13.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: WR_B      -                                       :  0.0ns        (0.0ns)
Thru: WR_B_IBUF tIN                                     :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<2>.D tLF + tLOGI + tSUI                 :  8.5ns       (15.5ns)
Subtracting clock delay from path delay yields setup requirement: 13.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: WR_B      -                                       :  0.0ns        (0.0ns)
Thru: WR_B_IBUF tIN                                     :  3.5ns        (3.5ns)
Thru: $OpTx$$OpTx$FX_DC$137285_INV$137607.FBK tLOGI + tPDI :  3.5ns        (7.0ns)
  To: PMOD_GPIO<3>.D tLF + tLOGI + tSUI                 :  8.5ns       (15.5ns)
Subtracting clock delay from path delay yields setup requirement: 13.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: DATA<0>   -                                       :  0.0ns        (0.0ns)
Thru: TUBE_DATA_0_IOBUFE tIN                            :  3.5ns        (3.5ns)
  To: PMOD_GPIO<0>.D tLOGI + tSUI                       :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: DATA<0>   -                                       :  0.0ns        (0.0ns)
Thru: TUBE_DATA_0_IOBUFE tIN                            :  3.5ns        (3.5ns)
  To: pmod_dir_f_q<0>.D tLOGI + tSUI                    :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: DATA<1>   -                                       :  0.0ns        (0.0ns)
Thru: TUBE_DATA_1_IOBUFE tIN                            :  3.5ns        (3.5ns)
  To: PMOD_GPIO<1>.D tLOGI + tSUI                       :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: DATA<1>   -                                       :  0.0ns        (0.0ns)
Thru: TUBE_DATA_1_IOBUFE tIN                            :  3.5ns        (3.5ns)
  To: pmod_dir_f_q<1>.D tLOGI + tSUI                    :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: DATA<2>   -                                       :  0.0ns        (0.0ns)
Thru: TUBE_DATA_2_IOBUFE tIN                            :  3.5ns        (3.5ns)
  To: PMOD_GPIO<2>.D tLOGI + tSUI                       :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: DATA<2>   -                                       :  0.0ns        (0.0ns)
Thru: TUBE_DATA_2_IOBUFE tIN                            :  3.5ns        (3.5ns)
  To: pmod_dir_f_q<2>.D tLOGI + tSUI                    :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: DATA<3>   -                                       :  0.0ns        (0.0ns)
Thru: TUBE_DATA_3_IOBUFE tIN                            :  3.5ns        (3.5ns)
  To: PMOD_GPIO<3>.D tLOGI + tSUI                       :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: DATA<3>   -                                       :  0.0ns        (0.0ns)
Thru: TUBE_DATA_3_IOBUFE tIN                            :  3.5ns        (3.5ns)
  To: pmod_dir_f_q<3>.D tLOGI + tSUI                    :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: DATA<4>   -                                       :  0.0ns        (0.0ns)
Thru: TUBE_DATA_4_IOBUFE tIN                            :  3.5ns        (3.5ns)
  To: pmod_dir_f_q<4>.D tLOGI + tSUI                    :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: DATA<5>   -                                       :  0.0ns        (0.0ns)
Thru: TUBE_DATA_5_IOBUFE tIN                            :  3.5ns        (3.5ns)
  To: pmod_dir_f_q<5>.D tLOGI + tSUI                    :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: DATA<6>   -                                       :  0.0ns        (0.0ns)
Thru: TUBE_DATA_6_IOBUFE tIN                            :  3.5ns        (3.5ns)
  To: pmod_dir_f_q<6>.D tLOGI + tSUI                    :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: DATA<7>   -                                       :  0.0ns        (0.0ns)
Thru: TUBE_DATA_7_IOBUFE tIN                            :  3.5ns        (3.5ns)
  To: pmod_dir_f_q<7>.D tLOGI + tSUI                    :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
  To: pmod_din_q<0>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
  To: pmod_din_q<1>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
  To: pmod_din_q<2>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
  To: pmod_din_q<3>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
  To: pmod_din_q<4>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
  To: pmod_din_q<5>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
  To: pmod_din_q<6>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
  To: pmod_din_q<7>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: IOREQ_B   -                                       :  0.0ns        (0.0ns)
Thru: IOREQ_B_IBUF tIN                                  :  3.5ns        (3.5ns)
  To: state_d<0>.D tLOGI + tSUI                         :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: PMOD_GPIO<0> -                                    :  0.0ns        (0.0ns)
Thru: N20       tIN                                     :  3.5ns        (3.5ns)
  To: pmod_din_q<0>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: PMOD_GPIO<1> -                                    :  0.0ns        (0.0ns)
Thru: N21       tIN                                     :  3.5ns        (3.5ns)
  To: pmod_din_q<1>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: PMOD_GPIO<2> -                                    :  0.0ns        (0.0ns)
Thru: N22       tIN                                     :  3.5ns        (3.5ns)
  To: pmod_din_q<2>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: PMOD_GPIO<3> -                                    :  0.0ns        (0.0ns)
Thru: N23       tIN                                     :  3.5ns        (3.5ns)
  To: pmod_din_q<3>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: PMOD_GPIO<4> -                                    :  0.0ns        (0.0ns)
Thru: PMOD_GPIO_4_IBUF tIN                              :  3.5ns        (3.5ns)
  To: pmod_din_q<4>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: PMOD_GPIO<5> -                                    :  0.0ns        (0.0ns)
Thru: PMOD_GPIO_5_IBUF tIN                              :  3.5ns        (3.5ns)
  To: pmod_din_q<5>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: PMOD_GPIO<6> -                                    :  0.0ns        (0.0ns)
Thru: PMOD_GPIO_6_IBUF tIN                              :  3.5ns        (3.5ns)
  To: pmod_din_q<6>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: PMOD_GPIO<7> -                                    :  0.0ns        (0.0ns)
Thru: PMOD_GPIO_7_IBUF tIN                              :  3.5ns        (3.5ns)
  To: pmod_din_q<7>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: RD_B      -                                       :  0.0ns        (0.0ns)
Thru: RD_B_IBUF tIN                                     :  3.5ns        (3.5ns)
  To: pmod_din_q<0>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: RD_B      -                                       :  0.0ns        (0.0ns)
Thru: RD_B_IBUF tIN                                     :  3.5ns        (3.5ns)
  To: pmod_din_q<1>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: RD_B      -                                       :  0.0ns        (0.0ns)
Thru: RD_B_IBUF tIN                                     :  3.5ns        (3.5ns)
  To: pmod_din_q<2>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: RD_B      -                                       :  0.0ns        (0.0ns)
Thru: RD_B_IBUF tIN                                     :  3.5ns        (3.5ns)
  To: pmod_din_q<3>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: RD_B      -                                       :  0.0ns        (0.0ns)
Thru: RD_B_IBUF tIN                                     :  3.5ns        (3.5ns)
  To: pmod_din_q<4>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: RD_B      -                                       :  0.0ns        (0.0ns)
Thru: RD_B_IBUF tIN                                     :  3.5ns        (3.5ns)
  To: pmod_din_q<5>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: RD_B      -                                       :  0.0ns        (0.0ns)
Thru: RD_B_IBUF tIN                                     :  3.5ns        (3.5ns)
  To: pmod_din_q<6>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: RD_B      -                                       :  0.0ns        (0.0ns)
Thru: RD_B_IBUF tIN                                     :  3.5ns        (3.5ns)
  To: pmod_din_q<7>.D tLOGI + tSUI                      :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: RD_B      -                                       :  0.0ns        (0.0ns)
Thru: RD_B_IBUF tIN                                     :  3.5ns        (3.5ns)
  To: rd_b_q.D  tLOGI + tSUI                            :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: RESET_B   -                                       :  0.0ns        (0.0ns)
Thru: RESET_B_IBUF tIN                                  :  3.5ns        (3.5ns)
  To: negen_f_q.D tLOGI + tSUI                          :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: RESET_B   -                                       :  0.0ns        (0.0ns)
Thru: RESET_B_IBUF tIN                                  :  3.5ns        (3.5ns)
  To: reset_b_q<1>.D tLOGI + tSUI                       :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: RESET_B   -                                       :  0.0ns        (0.0ns)
Thru: RESET_B_IBUF tIN                                  :  3.5ns        (3.5ns)
  To: state_f_q<0>.D tLOGI + tSUI                       :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: RESET_B   -                                       :  0.0ns        (0.0ns)
Thru: RESET_B_IBUF tIN                                  :  3.5ns        (3.5ns)
  To: state_f_q<1>.D tLOGI + tSUI                       :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: WAIT_B    -                                       :  0.0ns        (0.0ns)
Thru: WAIT_B_IBUF tIN                                   :  3.5ns        (3.5ns)
  To: state_d<0>.D tLOGI + tSUI                         :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: WAIT_B    -                                       :  0.0ns        (0.0ns)
Thru: WAIT_B_IBUF tIN                                   :  3.5ns        (3.5ns)
  To: state_d<1>.D tLOGI + tSUI                         :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

Destination clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: WR_B      -                                       :  0.0ns        (0.0ns)
Thru: WR_B_IBUF tIN                                     :  3.5ns        (3.5ns)
  To: wr_b_q.D  tLOGI + tSUI                            :  5.0ns        (8.5ns)
Subtracting clock delay from path delay yields setup requirement: 6.0ns

                                ****************
                                * Clock to Pad *
                                ****************
Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: PMOD_GPIO<0> tCOI                                 :  0.5ns        (0.5ns)
Thru: TUBE_RST_B tF + tLOGI + tPDI                      : 13.0ns       (13.5ns)
  To: TUBE_RST_B tOUT                                   :  3.0ns       (16.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: negen_f_q tCOI                                    :  0.5ns        (0.5ns)
Thru: TUBE_PHI2 tF + tLOGI + tPDI                       : 13.0ns       (13.5ns)
  To: TUBE_PHI2 tOUT                                    :  3.0ns       (16.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: pmod_din_q<0> tCOI                                :  0.5ns        (0.5ns)
Thru: DATA<0>   tF + tLOGI + tPDI                       : 13.0ns       (13.5ns)
  To: DATA<0>   tOUT                                    :  3.0ns       (16.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: pmod_din_q<1> tCOI                                :  0.5ns        (0.5ns)
Thru: DATA<1>   tF + tLOGI + tPDI                       : 13.0ns       (13.5ns)
  To: DATA<1>   tOUT                                    :  3.0ns       (16.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: pmod_din_q<2> tCOI                                :  0.5ns        (0.5ns)
Thru: DATA<2>   tF + tLOGI + tPDI                       : 13.0ns       (13.5ns)
  To: DATA<2>   tOUT                                    :  3.0ns       (16.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: pmod_din_q<3> tCOI                                :  0.5ns        (0.5ns)
Thru: DATA<3>   tF + tLOGI + tPDI                       : 13.0ns       (13.5ns)
  To: DATA<3>   tOUT                                    :  3.0ns       (16.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: pmod_din_q<4> tCOI                                :  0.5ns        (0.5ns)
Thru: DATA<4>   tF + tLOGI + tPDI                       : 13.0ns       (13.5ns)
  To: DATA<4>   tOUT                                    :  3.0ns       (16.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: pmod_din_q<5> tCOI                                :  0.5ns        (0.5ns)
Thru: DATA<5>   tF + tLOGI + tPDI                       : 13.0ns       (13.5ns)
  To: DATA<5>   tOUT                                    :  3.0ns       (16.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: pmod_dir_f_q<0> tCOI                              :  0.5ns        (0.5ns)
Thru: DATA<0>   tF + tLOGI + tPDI                       : 13.0ns       (13.5ns)
  To: DATA<0>   tOUT                                    :  3.0ns       (16.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: pmod_dir_f_q<0> tCOI                              :  0.5ns        (0.5ns)
Thru: PMOD_GPIO<0> tF + tPTTS                           : 16.0ns       (16.5ns)
  To: PMOD_GPIO<0> tEN                                  :  0.0ns       (16.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: pmod_dir_f_q<0> tCOI                              :  0.5ns        (0.5ns)
Thru: TUBE_RST_B tF + tLOGI + tPDI                      : 13.0ns       (13.5ns)
  To: TUBE_RST_B tOUT                                   :  3.0ns       (16.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: pmod_dir_f_q<1> tCOI                              :  0.5ns        (0.5ns)
Thru: DATA<1>   tF + tLOGI + tPDI                       : 13.0ns       (13.5ns)
  To: DATA<1>   tOUT                                    :  3.0ns       (16.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: pmod_dir_f_q<1> tCOI                              :  0.5ns        (0.5ns)
Thru: PMOD_GPIO<1> tF + tPTTS                           : 16.0ns       (16.5ns)
  To: PMOD_GPIO<1> tEN                                  :  0.0ns       (16.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: pmod_dir_f_q<2> tCOI                              :  0.5ns        (0.5ns)
Thru: DATA<2>   tF + tLOGI + tPDI                       : 13.0ns       (13.5ns)
  To: DATA<2>   tOUT                                    :  3.0ns       (16.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: pmod_dir_f_q<2> tCOI                              :  0.5ns        (0.5ns)
Thru: PMOD_GPIO<2> tF + tPTTS                           : 16.0ns       (16.5ns)
  To: PMOD_GPIO<2> tEN                                  :  0.0ns       (16.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: pmod_dir_f_q<3> tCOI                              :  0.5ns        (0.5ns)
Thru: DATA<3>   tF + tLOGI + tPDI                       : 13.0ns       (13.5ns)
  To: DATA<3>   tOUT                                    :  3.0ns       (16.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: pmod_dir_f_q<3> tCOI                              :  0.5ns        (0.5ns)
Thru: PMOD_GPIO<3> tF + tPTTS                           : 16.0ns       (16.5ns)
  To: PMOD_GPIO<3> tEN                                  :  0.0ns       (16.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: pmod_dir_f_q<4> tCOI                              :  0.5ns        (0.5ns)
Thru: DATA<4>   tF + tLOGI + tPDI                       : 13.0ns       (13.5ns)
  To: DATA<4>   tOUT                                    :  3.0ns       (16.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: pmod_dir_f_q<5> tCOI                              :  0.5ns        (0.5ns)
Thru: DATA<5>   tF + tLOGI + tPDI                       : 13.0ns       (13.5ns)
  To: DATA<5>   tOUT                                    :  3.0ns       (16.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: pmod_dir_f_q<6> tCOI                              :  0.5ns        (0.5ns)
Thru: DATA<6>   tF + tLOGI + tPDI                       : 13.0ns       (13.5ns)
  To: DATA<6>   tOUT                                    :  3.0ns       (16.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: pmod_dir_f_q<7> tCOI                              :  0.5ns        (0.5ns)
Thru: DATA<7>   tF + tLOGI + tPDI                       : 13.0ns       (13.5ns)
  To: DATA<7>   tOUT                                    :  3.0ns       (16.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: posen_q   tCOI                                    :  0.5ns        (0.5ns)
Thru: TUBE_DATA<1> tF + tPTTS                           : 16.0ns       (16.5ns)
  To: TUBE_DATA<1> tEN                                  :  0.0ns       (16.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: posen_q   tCOI                                    :  0.5ns        (0.5ns)
Thru: TUBE_DATA<4> tF + tPTTS                           : 16.0ns       (16.5ns)
  To: TUBE_DATA<4> tEN                                  :  0.0ns       (16.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: posen_q   tCOI                                    :  0.5ns        (0.5ns)
Thru: TUBE_DATA<6> tF + tPTTS                           : 16.0ns       (16.5ns)
  To: TUBE_DATA<6> tEN                                  :  0.0ns       (16.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: reset_b_q<0> tCOI                                 :  0.5ns        (0.5ns)
Thru: TUBE_RST_B tF + tLOGI + tPDI                      : 13.0ns       (13.5ns)
  To: TUBE_RST_B tOUT                                   :  3.0ns       (16.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: state_f_q<1> tCOI                                 :  0.5ns        (0.5ns)
Thru: TUBE_DATA<0> tF + tPTTS                           : 16.0ns       (16.5ns)
  To: TUBE_DATA<0> tEN                                  :  0.0ns       (16.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: state_f_q<1> tCOI                                 :  0.5ns        (0.5ns)
Thru: TUBE_DATA<2> tF + tPTTS                           : 16.0ns       (16.5ns)
  To: TUBE_DATA<2> tEN                                  :  0.0ns       (16.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: state_f_q<1> tCOI                                 :  0.5ns        (0.5ns)
Thru: TUBE_DATA<3> tF + tPTTS                           : 16.0ns       (16.5ns)
  To: TUBE_DATA<3> tEN                                  :  0.0ns       (16.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: state_f_q<1> tCOI                                 :  0.5ns        (0.5ns)
Thru: TUBE_DATA<5> tF + tPTTS                           : 16.0ns       (16.5ns)
  To: TUBE_DATA<5> tEN                                  :  0.0ns       (16.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: state_f_q<1> tCOI                                 :  0.5ns        (0.5ns)
Thru: TUBE_DATA<7> tF + tPTTS                           : 16.0ns       (16.5ns)
  To: TUBE_DATA<7> tEN                                  :  0.0ns       (16.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: wr_b_q    tCOI                                    :  0.5ns        (0.5ns)
Thru: TUBE_DATA<0> tF + tPTTS                           : 16.0ns       (16.5ns)
  To: TUBE_DATA<0> tEN                                  :  0.0ns       (16.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: wr_b_q    tCOI                                    :  0.5ns        (0.5ns)
Thru: TUBE_DATA<2> tF + tPTTS                           : 16.0ns       (16.5ns)
  To: TUBE_DATA<2> tEN                                  :  0.0ns       (16.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: wr_b_q    tCOI                                    :  0.5ns        (0.5ns)
Thru: TUBE_DATA<3> tF + tPTTS                           : 16.0ns       (16.5ns)
  To: TUBE_DATA<3> tEN                                  :  0.0ns       (16.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: wr_b_q    tCOI                                    :  0.5ns        (0.5ns)
Thru: TUBE_DATA<5> tF + tPTTS                           : 16.0ns       (16.5ns)
  To: TUBE_DATA<5> tEN                                  :  0.0ns       (16.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: wr_b_q    tCOI                                    :  0.5ns        (0.5ns)
Thru: TUBE_DATA<7> tF + tPTTS                           : 16.0ns       (16.5ns)
  To: TUBE_DATA<7> tEN                                  :  0.0ns       (16.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: pmod_din_q<6>.FBK tCOI                            :  0.5ns        (0.5ns)
Thru: DATA<6>   tLF + tLOGI + tPDI                      :  7.0ns        (7.5ns)
  To: DATA<6>   tOUT                                    :  3.0ns       (10.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: pmod_din_q<7>.FBK tCOI                            :  0.5ns        (0.5ns)
Thru: DATA<7>   tLF + tLOGI + tPDI                      :  7.0ns        (7.5ns)
  To: DATA<7>   tOUT                                    :  3.0ns       (10.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: posen_q.FBK tCOI                                  :  0.5ns        (0.5ns)
Thru: TUBE_DATA<0> tLF + tPTTS                          : 10.0ns       (10.5ns)
  To: TUBE_DATA<0> tEN                                  :  0.0ns       (10.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: posen_q.FBK tCOI                                  :  0.5ns        (0.5ns)
Thru: TUBE_DATA<2> tLF + tPTTS                          : 10.0ns       (10.5ns)
  To: TUBE_DATA<2> tEN                                  :  0.0ns       (10.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: posen_q.FBK tCOI                                  :  0.5ns        (0.5ns)
Thru: TUBE_DATA<3> tLF + tPTTS                          : 10.0ns       (10.5ns)
  To: TUBE_DATA<3> tEN                                  :  0.0ns       (10.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: posen_q.FBK tCOI                                  :  0.5ns        (0.5ns)
Thru: TUBE_DATA<5> tLF + tPTTS                          : 10.0ns       (10.5ns)
  To: TUBE_DATA<5> tEN                                  :  0.0ns       (10.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: posen_q.FBK tCOI                                  :  0.5ns        (0.5ns)
Thru: TUBE_DATA<7> tLF + tPTTS                          : 10.0ns       (10.5ns)
  To: TUBE_DATA<7> tEN                                  :  0.0ns       (10.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: posen_q.FBK tCOI                                  :  0.5ns        (0.5ns)
Thru: TUBE_PHI2 tLF + tLOGI + tPDI                      :  7.0ns        (7.5ns)
  To: TUBE_PHI2 tOUT                                    :  3.0ns       (10.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: state_f_q<1>.FBK tCOI                             :  0.5ns        (0.5ns)
Thru: TUBE_DATA<1> tLF + tPTTS                          : 10.0ns       (10.5ns)
  To: TUBE_DATA<1> tEN                                  :  0.0ns       (10.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: state_f_q<1>.FBK tCOI                             :  0.5ns        (0.5ns)
Thru: TUBE_DATA<4> tLF + tPTTS                          : 10.0ns       (10.5ns)
  To: TUBE_DATA<4> tEN                                  :  0.0ns       (10.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: state_f_q<1>.FBK tCOI                             :  0.5ns        (0.5ns)
Thru: TUBE_DATA<6> tLF + tPTTS                          : 10.0ns       (10.5ns)
  To: TUBE_DATA<6> tEN                                  :  0.0ns       (10.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: wr_b_q.FBK tCOI                                   :  0.5ns        (0.5ns)
Thru: TUBE_DATA<1> tLF + tPTTS                          : 10.0ns       (10.5ns)
  To: TUBE_DATA<1> tEN                                  :  0.0ns       (10.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: wr_b_q.FBK tCOI                                   :  0.5ns        (0.5ns)
Thru: TUBE_DATA<4> tLF + tPTTS                          : 10.0ns       (10.5ns)
  To: TUBE_DATA<4> tEN                                  :  0.0ns       (10.5ns)

Source clock net: FCLKIO_1
Worst case clock delay from origin CLK is 2.5ns
From: wr_b_q.FBK tCOI                                   :  0.5ns        (0.5ns)
Thru: TUBE_DATA<6> tLF + tPTTS                          : 10.0ns       (10.5ns)
  To: TUBE_DATA<6> tEN                                  :  0.0ns       (10.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: PMOD_GPIO<0> tCOI                                 :  0.5ns        (0.5ns)
  To: PMOD_GPIO<0> tOUT                                 :  3.0ns        (3.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: PMOD_GPIO<1> tCOI                                 :  0.5ns        (0.5ns)
  To: PMOD_GPIO<1> tOUT                                 :  3.0ns        (3.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: PMOD_GPIO<2> tCOI                                 :  0.5ns        (0.5ns)
  To: PMOD_GPIO<2> tOUT                                 :  3.0ns        (3.5ns)

Source clock net: FCLK-IO_0
Worst case clock delay from origin CLK is 2.5ns
From: PMOD_GPIO<3> tCOI                                 :  0.5ns        (0.5ns)
  To: PMOD_GPIO<3> tOUT                                 :  3.0ns        (3.5ns)

                   *****************************************
                   * Path Ending at Clock Pin of Flip-Flop *
                   *****************************************
From: CLK       -                                       :  0.0ns        (0.0ns)
  To: FCLK-IO_0 tGCK                                    :  2.5ns        (2.5ns)

From: CLK       -                                       :  0.0ns        (0.0ns)
  To: FCLKIO_1  tGCK                                    :  2.5ns        (2.5ns)

Path Type Definition: 

Pad to Pad (tPD) -                        Reports pad to pad paths that start 
                                          at input pads and end at output pads. 
                                          Paths are not traced through 
                                          registers. 

Clock Pad to Output Pad (tCO) -           Reports paths that start at input 
                                          pads trace through clock inputs of 
                                          registers and end at output pads. 
                                          Paths are not traced through PRE/CLR 
                                          inputs of registers. 

Setup to Clock at Pad (tSU or tSUF) -     Reports external setup time of data 
                                          to clock at pad. Data path starts at 
                                          an input pad and ends at register 
                                          (Fast Input Register for tSUF) D/T 
                                          input. Clock path starts at input pad 
                                          and ends at the register clock input. 
                                          Paths are not traced through 
                                          registers. Pin-to-pin setup 
                                          requirement is not reported or 
                                          guaranteed for product-term clocks 
                                          derived from macrocell feedback 
                                          signals. 

Clock to Setup (tCYC) -                   Register to register cycle time. 
                                          Include source register tCO and 
                                          destination register tSU. Note that 
                                          when the computed Maximum Clock Speed 
                                          is limited by tCYC it is computed 
                                          assuming that all registers are 
                                          rising-edge sensitive. 

Clock to Pad -                            Reports path starting at clock pin of 
                                          register and ends at ouput pad. 

Path Ending at Clock Pin of Flip-Flop -   Reports paths that start at input pad 
                                          and end at clock input of flip-flop. 
                                          Paths are not traced through 
                                          registers. 

Pad to Setup -                            Reports paths that start at pads and 
                                          end at register D/T input. Paths are 
                                          not traced through registers. 

