module Register(
	input logic [31:0] I,
	input logic clk,
	input logic reset,
	input logic set,
	output logic [31:0] Q
);
	

endmodule 