Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date             : Sat Dec  9 21:50:58 2023
| Host             : worker running 64-bit Ubuntu 20.04.6 LTS
| Command          : report_power -file obj/post_route_power.rpt
| Design           : top_level
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.421        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.346        |
| Device Static (W)        | 0.075        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 82.9         |
| Junction Temperature (C) | 27.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.011 |        6 |       --- |             --- |
| Slice Logic              |     0.026 |     7849 |       --- |             --- |
|   LUT as Logic           |     0.021 |     3755 |     32600 |           11.52 |
|   CARRY4                 |     0.003 |      838 |      8150 |           10.28 |
|   LUT as Shift Register  |     0.001 |      310 |      9600 |            3.23 |
|   Register               |    <0.001 |     1764 |     65200 |            2.71 |
|   F7/F8 Muxes            |    <0.001 |       19 |     32600 |            0.06 |
|   Others                 |     0.000 |       76 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |       21 |      9600 |            0.22 |
| Signals                  |     0.028 |     6214 |       --- |             --- |
| Block RAM                |     0.016 |       43 |        75 |           57.33 |
| MMCM                     |     0.105 |        1 |         5 |           20.00 |
| DSPs                     |     0.020 |       33 |       120 |           27.50 |
| I/O                      |     0.141 |       42 |       210 |           20.00 |
| Static Power             |     0.075 |          |           |                 |
| Total                    |     0.421 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.113 |       0.102 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.071 |       0.058 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.043 |       0.042 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+-----------------------------+-----------------+
| Clock               | Domain                      | Constraint (ns) |
+---------------------+-----------------------------+-----------------+
| clk_pixel_clk_wiz_0 | mhdmicw/clk_pixel_clk_wiz_0 |            13.5 |
| clk_tmds_clk_wiz_0  | mhdmicw/clk_tmds_clk_wiz_0  |             2.7 |
| clkfbout_clk_wiz_0  | mhdmicw/clkfbout_clk_wiz_0  |            50.0 |
| gclk                | clk_100mhz                  |            10.0 |
+---------------------+-----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| top_level            |     0.346 |
|   com_sprite_b       |     0.012 |
|     angle_lookup     |     0.003 |
|       cos_lookup     |     0.001 |
|       sin_lookup     |     0.001 |
|     imageBROM        |     0.002 |
|   com_sprite_m       |     0.068 |
|     depth_calc       |     0.029 |
|     langle_lookp     |     0.002 |
|       cos_lookup     |     0.001 |
|     paletteBRO       |     0.003 |
|   gameplay_module    |     0.018 |
|     bram_ball_yminus |     0.009 |
|   mhdmicw            |     0.105 |
+----------------------+-----------+


