

================================================================
== Vitis HLS Report for 'do_quant'
================================================================
* Date:           Sun Jun 22 19:07:50 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        test_requant
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.675 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18828|    18828|  0.188 ms|  0.188 ms|  18828|  18828|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TT_LOOP_CT_LOOP  |    18826|    18826|        13|          2|          1|  9408|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 2, D = 13, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 15 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 2 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %this_table, i64 666, i64 37, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o_stream_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i_stream_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%this_b_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_b_read" [./requant.h:0]   --->   Operation 19 'read' 'this_b_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%br_ln54 = br void" [./requant.h:54]   --->   Operation 20 'br' 'br_ln54' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 0, void, i14 %add_ln54, void %.split2" [./requant.h:54]   --->   Operation 21 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.98ns)   --->   "%add_ln54 = add i14 %indvar_flatten, i14 1" [./requant.h:54]   --->   Operation 22 'add' 'add_ln54' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.86ns)   --->   "%icmp_ln54 = icmp_eq  i14 %indvar_flatten, i14 9408" [./requant.h:54]   --->   Operation 23 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %.split2, void" [./requant.h:54]   --->   Operation 24 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 25 [1/1] (1.75ns)   --->   "%i_stream_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %i_stream_V" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'read' 'i_stream_V_read' <Predicate = (!icmp_ln54)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %i_stream_V_read" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %i_stream_V_read, i32 8, i32 15" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'partselect' 'trunc_ln145_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln145_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %i_stream_V_read, i32 16, i32 23" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'partselect' 'trunc_ln145_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln145_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %i_stream_V_read, i32 24, i32 31" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'partselect' 'trunc_ln145_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i8 %trunc_ln145" [./requant.h:67]   --->   Operation 30 'sext' 'sext_ln67' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.20ns)   --->   "%add_ln67 = add i32 %sext_ln67, i32 %this_b_read_1" [./requant.h:67]   --->   Operation 31 'add' 'add_ln67' <Predicate = (!icmp_ln54)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln67_1 = sext i8 %trunc_ln145_1" [./requant.h:67]   --->   Operation 32 'sext' 'sext_ln67_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.20ns)   --->   "%add_ln67_1 = add i32 %sext_ln67_1, i32 %this_b_read_1" [./requant.h:67]   --->   Operation 33 'add' 'add_ln67_1' <Predicate = (!icmp_ln54)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 34 [4/4] (6.67ns)   --->   "%conv7 = sitofp i32 %add_ln67" [./requant.h:67]   --->   Operation 34 'sitofp' 'conv7' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 35 [4/4] (6.67ns)   --->   "%conv7_s = sitofp i32 %add_ln67_1" [./requant.h:67]   --->   Operation 35 'sitofp' 'conv7_s' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln67_2 = sext i8 %trunc_ln145_2" [./requant.h:67]   --->   Operation 36 'sext' 'sext_ln67_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.20ns)   --->   "%add_ln67_2 = add i32 %sext_ln67_2, i32 %this_b_read_1" [./requant.h:67]   --->   Operation 37 'add' 'add_ln67_2' <Predicate = (!icmp_ln54)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln67_3 = sext i8 %trunc_ln145_3" [./requant.h:67]   --->   Operation 38 'sext' 'sext_ln67_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.20ns)   --->   "%add_ln67_3 = add i32 %sext_ln67_3, i32 %this_b_read_1" [./requant.h:67]   --->   Operation 39 'add' 'add_ln67_3' <Predicate = (!icmp_ln54)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 40 [3/4] (6.67ns)   --->   "%conv7 = sitofp i32 %add_ln67" [./requant.h:67]   --->   Operation 40 'sitofp' 'conv7' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 41 [3/4] (6.67ns)   --->   "%conv7_s = sitofp i32 %add_ln67_1" [./requant.h:67]   --->   Operation 41 'sitofp' 'conv7_s' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 42 [4/4] (6.67ns)   --->   "%conv7_1 = sitofp i32 %add_ln67_2" [./requant.h:67]   --->   Operation 42 'sitofp' 'conv7_1' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 43 [4/4] (6.67ns)   --->   "%conv7_1_1 = sitofp i32 %add_ln67_3" [./requant.h:67]   --->   Operation 43 'sitofp' 'conv7_1_1' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.67>
ST_6 : Operation 44 [2/4] (6.67ns)   --->   "%conv7 = sitofp i32 %add_ln67" [./requant.h:67]   --->   Operation 44 'sitofp' 'conv7' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 45 [2/4] (6.67ns)   --->   "%conv7_s = sitofp i32 %add_ln67_1" [./requant.h:67]   --->   Operation 45 'sitofp' 'conv7_s' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 46 [3/4] (6.67ns)   --->   "%conv7_1 = sitofp i32 %add_ln67_2" [./requant.h:67]   --->   Operation 46 'sitofp' 'conv7_1' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 47 [3/4] (6.67ns)   --->   "%conv7_1_1 = sitofp i32 %add_ln67_3" [./requant.h:67]   --->   Operation 47 'sitofp' 'conv7_1_1' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.67>
ST_7 : Operation 48 [1/4] (6.67ns)   --->   "%conv7 = sitofp i32 %add_ln67" [./requant.h:67]   --->   Operation 48 'sitofp' 'conv7' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 49 [1/4] (6.67ns)   --->   "%conv7_s = sitofp i32 %add_ln67_1" [./requant.h:67]   --->   Operation 49 'sitofp' 'conv7_s' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 50 [2/4] (6.67ns)   --->   "%conv7_1 = sitofp i32 %add_ln67_2" [./requant.h:67]   --->   Operation 50 'sitofp' 'conv7_1' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 51 [2/4] (6.67ns)   --->   "%conv7_1_1 = sitofp i32 %add_ln67_3" [./requant.h:67]   --->   Operation 51 'sitofp' 'conv7_1_1' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.67>
ST_8 : Operation 52 [4/4] (4.67ns)   --->   "%dc = fmul i32 %conv7, i32 0" [./requant.h:67]   --->   Operation 52 'fmul' 'dc' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [4/4] (4.67ns)   --->   "%dc_1 = fmul i32 %conv7_s, i32 0" [./requant.h:67]   --->   Operation 53 'fmul' 'dc_1' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/4] (6.67ns)   --->   "%conv7_1 = sitofp i32 %add_ln67_2" [./requant.h:67]   --->   Operation 54 'sitofp' 'conv7_1' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 55 [1/4] (6.67ns)   --->   "%conv7_1_1 = sitofp i32 %add_ln67_3" [./requant.h:67]   --->   Operation 55 'sitofp' 'conv7_1_1' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.67>
ST_9 : Operation 56 [3/4] (4.67ns)   --->   "%dc = fmul i32 %conv7, i32 0" [./requant.h:67]   --->   Operation 56 'fmul' 'dc' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [3/4] (4.67ns)   --->   "%dc_1 = fmul i32 %conv7_s, i32 0" [./requant.h:67]   --->   Operation 57 'fmul' 'dc_1' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [4/4] (4.67ns)   --->   "%dc_2 = fmul i32 %conv7_1, i32 0" [./requant.h:67]   --->   Operation 58 'fmul' 'dc_2' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [4/4] (4.67ns)   --->   "%dc_3 = fmul i32 %conv7_1_1, i32 0" [./requant.h:67]   --->   Operation 59 'fmul' 'dc_3' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.67>
ST_10 : Operation 60 [2/4] (4.67ns)   --->   "%dc = fmul i32 %conv7, i32 0" [./requant.h:67]   --->   Operation 60 'fmul' 'dc' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 61 [2/4] (4.67ns)   --->   "%dc_1 = fmul i32 %conv7_s, i32 0" [./requant.h:67]   --->   Operation 61 'fmul' 'dc_1' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [3/4] (4.67ns)   --->   "%dc_2 = fmul i32 %conv7_1, i32 0" [./requant.h:67]   --->   Operation 62 'fmul' 'dc_2' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [3/4] (4.67ns)   --->   "%dc_3 = fmul i32 %conv7_1_1, i32 0" [./requant.h:67]   --->   Operation 63 'fmul' 'dc_3' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.67>
ST_11 : Operation 64 [1/4] (4.67ns)   --->   "%dc = fmul i32 %conv7, i32 0" [./requant.h:67]   --->   Operation 64 'fmul' 'dc' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 65 [1/4] (4.67ns)   --->   "%dc_1 = fmul i32 %conv7_s, i32 0" [./requant.h:67]   --->   Operation 65 'fmul' 'dc_1' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [2/4] (4.67ns)   --->   "%dc_2 = fmul i32 %conv7_1, i32 0" [./requant.h:67]   --->   Operation 66 'fmul' 'dc_2' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 67 [2/4] (4.67ns)   --->   "%dc_3 = fmul i32 %conv7_1_1, i32 0" [./requant.h:67]   --->   Operation 67 'fmul' 'dc_3' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.77>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 68 'bitcast' 'data_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 69 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 70 'partselect' 'tmp_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i32 %data_V"   --->   Operation 71 'trunc' 'tmp_25' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_25, i1 0"   --->   Operation 72 'bitconcatenate' 'mantissa' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 73 'zext' 'zext_ln15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_24" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 74 'zext' 'zext_ln341' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.90ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 75 'add' 'add_ln341' <Predicate = (!icmp_ln54)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 76 'bitselect' 'isNeg' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.90ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_24"   --->   Operation 77 'sub' 'sub_ln1311' <Predicate = (!icmp_ln54)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 78 'sext' 'sext_ln1311' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.45ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 79 'select' 'ush' <Predicate = (!icmp_ln54)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 80 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 81 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln15, i79 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 82 'lshr' 'r_V' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i79 %zext_ln15, i79 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 83 'shl' 'r_V_1' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 84 'bitselect' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 85 'zext' 'zext_ln662' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32 24, i32 55"   --->   Operation 86 'partselect' 'tmp_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (1.45ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_1"   --->   Operation 87 'select' 'val' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (1.20ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 88 'sub' 'result_V_2' <Predicate = (!icmp_ln54)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.52ns)   --->   "%result_V_12 = select i1 %p_Result_s, i32 %result_V_2, i32 %val" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 89 'select' 'result_V_12' <Predicate = (!icmp_ln54)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %result_V_12" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58]   --->   Operation 90 'trunc' 'trunc_ln58' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_V_12, i32 31" [./utils.h:7]   --->   Operation 91 'bitselect' 'tmp_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.44ns)   --->   "%cursor = select i1 %tmp_2, i6 0, i6 %trunc_ln58" [./utils.h:7]   --->   Operation 92 'select' 'cursor' <Predicate = (!icmp_ln54)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i6 %cursor" [./requant.h:69]   --->   Operation 93 'zext' 'zext_ln69' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%this_table_addr = getelementptr i8 %this_table, i64 0, i64 %zext_ln69" [./requant.h:69]   --->   Operation 94 'getelementptr' 'this_table_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 95 [2/2] (0.79ns)   --->   "%this_table_load = load i6 %this_table_addr" [./requant.h:69]   --->   Operation 95 'load' 'this_table_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM_2P_LUTRAM">   --->   Core 106 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 64> <ROM>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 96 'bitcast' 'data_V_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_1, i32 31"   --->   Operation 97 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 98 'partselect' 'tmp_26' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i32 %data_V_1"   --->   Operation 99 'trunc' 'tmp_27' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_27, i1 0"   --->   Operation 100 'bitconcatenate' 'mantissa_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 101 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln341_1 = zext i8 %tmp_26" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 102 'zext' 'zext_ln341_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.90ns)   --->   "%add_ln341_1 = add i9 %zext_ln341_1, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 103 'add' 'add_ln341_1' <Predicate = (!icmp_ln54)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_1, i32 8"   --->   Operation 104 'bitselect' 'isNeg_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.90ns)   --->   "%sub_ln1311_1 = sub i8 127, i8 %tmp_26"   --->   Operation 105 'sub' 'sub_ln1311_1' <Predicate = (!icmp_ln54)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i8 %sub_ln1311_1"   --->   Operation 106 'sext' 'sext_ln1311_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.45ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_1, i9 %add_ln341_1"   --->   Operation 107 'select' 'ush_1' <Predicate = (!icmp_ln54)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i14_cast_cast_cast = sext i9 %ush_1"   --->   Operation 108 'sext' 'sh_prom_i_i_i_i_i14_cast_cast_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i14_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i14_cast_cast_cast"   --->   Operation 109 'zext' 'sh_prom_i_i_i_i_i14_cast_cast_cast_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i79 %zext_ln15_1, i79 %sh_prom_i_i_i_i_i14_cast_cast_cast_cast"   --->   Operation 110 'lshr' 'r_V_2' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i79 %zext_ln15_1, i79 %sh_prom_i_i_i_i_i14_cast_cast_cast_cast"   --->   Operation 111 'shl' 'r_V_3' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_2, i32 24"   --->   Operation 112 'bitselect' 'tmp_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662_1 = zext i1 %tmp_8"   --->   Operation 113 'zext' 'zext_ln662_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_3, i32 24, i32 55"   --->   Operation 114 'partselect' 'tmp_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (1.45ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i32 %zext_ln662_1, i32 %tmp_s"   --->   Operation 115 'select' 'val_1' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (1.20ns)   --->   "%result_V_5 = sub i32 0, i32 %val_1"   --->   Operation 116 'sub' 'result_V_5' <Predicate = (!icmp_ln54)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (0.52ns)   --->   "%result_V_13 = select i1 %p_Result_1, i32 %result_V_5, i32 %val_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 117 'select' 'result_V_13' <Predicate = (!icmp_ln54)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = trunc i32 %result_V_13" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58]   --->   Operation 118 'trunc' 'trunc_ln58_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_V_13, i32 31" [./utils.h:7]   --->   Operation 119 'bitselect' 'tmp_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.44ns)   --->   "%cursor_3 = select i1 %tmp_9, i6 0, i6 %trunc_ln58_1" [./utils.h:7]   --->   Operation 120 'select' 'cursor_3' <Predicate = (!icmp_ln54)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i6 %cursor_3" [./requant.h:69]   --->   Operation 121 'zext' 'zext_ln69_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%this_table_addr_1 = getelementptr i8 %this_table, i64 0, i64 %zext_ln69_1" [./requant.h:69]   --->   Operation 122 'getelementptr' 'this_table_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 123 [2/2] (0.79ns)   --->   "%this_table_load_1 = load i6 %this_table_addr_1" [./requant.h:69]   --->   Operation 123 'load' 'this_table_load_1' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM_2P_LUTRAM">   --->   Core 106 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 64> <ROM>
ST_12 : Operation 124 [1/4] (4.67ns)   --->   "%dc_2 = fmul i32 %conv7_1, i32 0" [./requant.h:67]   --->   Operation 124 'fmul' 'dc_2' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/4] (4.67ns)   --->   "%dc_3 = fmul i32 %conv7_1_1, i32 0" [./requant.h:67]   --->   Operation 125 'fmul' 'dc_3' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.77>
ST_13 : Operation 126 [1/2] (0.79ns)   --->   "%this_table_load = load i6 %this_table_addr" [./requant.h:69]   --->   Operation 126 'load' 'this_table_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM_2P_LUTRAM">   --->   Core 106 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 64> <ROM>
ST_13 : Operation 127 [1/2] (0.79ns)   --->   "%this_table_load_1 = load i6 %this_table_addr_1" [./requant.h:69]   --->   Operation 127 'load' 'this_table_load_1' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM_2P_LUTRAM">   --->   Core 106 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 64> <ROM>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i32 %dc_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 128 'bitcast' 'data_V_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_2, i32 31"   --->   Operation 129 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30"   --->   Operation 130 'partselect' 'tmp_28' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i32 %data_V_2"   --->   Operation 131 'trunc' 'tmp_29' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_29, i1 0"   --->   Operation 132 'bitconcatenate' 'mantissa_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i25 %mantissa_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 133 'zext' 'zext_ln15_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln341_2 = zext i8 %tmp_28" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 134 'zext' 'zext_ln341_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.90ns)   --->   "%add_ln341_2 = add i9 %zext_ln341_2, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 135 'add' 'add_ln341_2' <Predicate = (!icmp_ln54)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_2, i32 8"   --->   Operation 136 'bitselect' 'isNeg_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.90ns)   --->   "%sub_ln1311_2 = sub i8 127, i8 %tmp_28"   --->   Operation 137 'sub' 'sub_ln1311_2' <Predicate = (!icmp_ln54)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i8 %sub_ln1311_2"   --->   Operation 138 'sext' 'sext_ln1311_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.45ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_2, i9 %add_ln341_2"   --->   Operation 139 'select' 'ush_2' <Predicate = (!icmp_ln54)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i35_cast_cast_cast = sext i9 %ush_2"   --->   Operation 140 'sext' 'sh_prom_i_i_i_i_i35_cast_cast_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i35_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i35_cast_cast_cast"   --->   Operation 141 'zext' 'sh_prom_i_i_i_i_i35_cast_cast_cast_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_4 = lshr i79 %zext_ln15_2, i79 %sh_prom_i_i_i_i_i35_cast_cast_cast_cast"   --->   Operation 142 'lshr' 'r_V_4' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_5 = shl i79 %zext_ln15_2, i79 %sh_prom_i_i_i_i_i35_cast_cast_cast_cast"   --->   Operation 143 'shl' 'r_V_5' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_4, i32 24"   --->   Operation 144 'bitselect' 'tmp_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln662_2 = zext i1 %tmp_15"   --->   Operation 145 'zext' 'zext_ln662_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_5, i32 24, i32 55"   --->   Operation 146 'partselect' 'tmp_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (1.45ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_2, i32 %zext_ln662_2, i32 %tmp_4"   --->   Operation 147 'select' 'val_2' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (1.20ns)   --->   "%result_V_9 = sub i32 0, i32 %val_2"   --->   Operation 148 'sub' 'result_V_9' <Predicate = (!icmp_ln54)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 149 [1/1] (0.52ns)   --->   "%result_V_14 = select i1 %p_Result_2, i32 %result_V_9, i32 %val_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 149 'select' 'result_V_14' <Predicate = (!icmp_ln54)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln58_2 = trunc i32 %result_V_14" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58]   --->   Operation 150 'trunc' 'trunc_ln58_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_V_14, i32 31" [./utils.h:7]   --->   Operation 151 'bitselect' 'tmp_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.44ns)   --->   "%cursor_5 = select i1 %tmp_17, i6 0, i6 %trunc_ln58_2" [./utils.h:7]   --->   Operation 152 'select' 'cursor_5' <Predicate = (!icmp_ln54)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln69_2 = zext i6 %cursor_5" [./requant.h:69]   --->   Operation 153 'zext' 'zext_ln69_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%this_table_addr_2 = getelementptr i8 %this_table, i64 0, i64 %zext_ln69_2" [./requant.h:69]   --->   Operation 154 'getelementptr' 'this_table_addr_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 155 [2/2] (0.79ns)   --->   "%this_table_load_2 = load i6 %this_table_addr_2" [./requant.h:69]   --->   Operation 155 'load' 'this_table_load_2' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM_2P_LUTRAM">   --->   Core 106 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 64> <ROM>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i32 %dc_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 156 'bitcast' 'data_V_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_3, i32 31"   --->   Operation 157 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_3, i32 23, i32 30"   --->   Operation 158 'partselect' 'tmp_30' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i32 %data_V_3"   --->   Operation 159 'trunc' 'tmp_31' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_31, i1 0"   --->   Operation 160 'bitconcatenate' 'mantissa_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i25 %mantissa_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 161 'zext' 'zext_ln15_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln341_3 = zext i8 %tmp_30" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 162 'zext' 'zext_ln341_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.90ns)   --->   "%add_ln341_3 = add i9 %zext_ln341_3, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 163 'add' 'add_ln341_3' <Predicate = (!icmp_ln54)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_3, i32 8"   --->   Operation 164 'bitselect' 'isNeg_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.90ns)   --->   "%sub_ln1311_3 = sub i8 127, i8 %tmp_30"   --->   Operation 165 'sub' 'sub_ln1311_3' <Predicate = (!icmp_ln54)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1311_3 = sext i8 %sub_ln1311_3"   --->   Operation 166 'sext' 'sext_ln1311_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.45ns)   --->   "%ush_3 = select i1 %isNeg_3, i9 %sext_ln1311_3, i9 %add_ln341_3"   --->   Operation 167 'select' 'ush_3' <Predicate = (!icmp_ln54)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i56_cast_cast_cast = sext i9 %ush_3"   --->   Operation 168 'sext' 'sh_prom_i_i_i_i_i56_cast_cast_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i56_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i56_cast_cast_cast"   --->   Operation 169 'zext' 'sh_prom_i_i_i_i_i56_cast_cast_cast_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_6 = lshr i79 %zext_ln15_3, i79 %sh_prom_i_i_i_i_i56_cast_cast_cast_cast"   --->   Operation 170 'lshr' 'r_V_6' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_7 = shl i79 %zext_ln15_3, i79 %sh_prom_i_i_i_i_i56_cast_cast_cast_cast"   --->   Operation 171 'shl' 'r_V_7' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_6, i32 24"   --->   Operation 172 'bitselect' 'tmp_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%zext_ln662_3 = zext i1 %tmp_22"   --->   Operation 173 'zext' 'zext_ln662_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_7, i32 24, i32 55"   --->   Operation 174 'partselect' 'tmp_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (1.45ns) (out node of the LUT)   --->   "%val_3 = select i1 %isNeg_3, i32 %zext_ln662_3, i32 %tmp_6"   --->   Operation 175 'select' 'val_3' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (1.20ns)   --->   "%result_V_10 = sub i32 0, i32 %val_3"   --->   Operation 176 'sub' 'result_V_10' <Predicate = (!icmp_ln54)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 177 [1/1] (0.52ns)   --->   "%result_V = select i1 %p_Result_3, i32 %result_V_10, i32 %val_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 177 'select' 'result_V' <Predicate = (!icmp_ln54)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln58_3 = trunc i32 %result_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58]   --->   Operation 178 'trunc' 'trunc_ln58_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_V, i32 31" [./utils.h:7]   --->   Operation 179 'bitselect' 'tmp_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.44ns)   --->   "%cursor_7 = select i1 %tmp_23, i6 0, i6 %trunc_ln58_3" [./utils.h:7]   --->   Operation 180 'select' 'cursor_7' <Predicate = (!icmp_ln54)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln69_3 = zext i6 %cursor_7" [./requant.h:69]   --->   Operation 181 'zext' 'zext_ln69_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%this_table_addr_3 = getelementptr i8 %this_table, i64 0, i64 %zext_ln69_3" [./requant.h:69]   --->   Operation 182 'getelementptr' 'this_table_addr_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 183 [2/2] (0.79ns)   --->   "%this_table_load_3 = load i6 %this_table_addr_3" [./requant.h:69]   --->   Operation 183 'load' 'this_table_load_3' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM_2P_LUTRAM">   --->   Core 106 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 64> <ROM>

State 14 <SV = 13> <Delay = 2.54>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TT_LOOP_CT_LOOP_str"   --->   Operation 184 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9408, i64 9408, i64 9408"   --->   Operation 185 'speclooptripcount' 'empty' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 186 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 187 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 188 [1/2] (0.79ns)   --->   "%this_table_load_2 = load i6 %this_table_addr_2" [./requant.h:69]   --->   Operation 188 'load' 'this_table_load_2' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM_2P_LUTRAM">   --->   Core 106 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 64> <ROM>
ST_14 : Operation 189 [1/2] (0.79ns)   --->   "%this_table_load_3 = load i6 %this_table_addr_3" [./requant.h:69]   --->   Operation 189 'load' 'this_table_load_3' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM_2P_LUTRAM">   --->   Core 106 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 64> <ROM>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%or_ln174_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %this_table_load_3, i8 %this_table_load_2, i8 %this_table_load_1, i8 %this_table_load" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 190 'bitconcatenate' 'or_ln174_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (1.75ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %o_stream_V, i32 %or_ln174_2" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 191 'write' 'write_ln174' <Predicate = (!icmp_ln54)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 192 'br' 'br_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 15 <SV = 2> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [./requant.h:79]   --->   Operation 193 'ret' 'ret_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', ./requant.h:54) with incoming values : ('add_ln54', ./requant.h:54) [11]  (0.489 ns)

 <State 2>: 0.989ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ./requant.h:54) with incoming values : ('add_ln54', ./requant.h:54) [11]  (0 ns)
	'add' operation ('add_ln54', ./requant.h:54) [12]  (0.989 ns)

 <State 3>: 2.96ns
The critical path consists of the following:
	fifo read on port 'i_stream_V' (F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [20]  (1.75 ns)
	'add' operation ('add_ln67', ./requant.h:67) [26]  (1.2 ns)

 <State 4>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv7', ./requant.h:67) [27]  (6.67 ns)

 <State 5>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv7', ./requant.h:67) [27]  (6.67 ns)

 <State 6>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv7', ./requant.h:67) [27]  (6.67 ns)

 <State 7>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv7', ./requant.h:67) [27]  (6.67 ns)

 <State 8>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv7_1', ./requant.h:67) [91]  (6.67 ns)

 <State 9>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('x', ./requant.h:67) [28]  (4.67 ns)

 <State 10>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('x', ./requant.h:67) [28]  (4.67 ns)

 <State 11>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('x', ./requant.h:67) [28]  (4.67 ns)

 <State 12>: 5.78ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341) [36]  (0.907 ns)
	'select' operation ('ush') [40]  (0.458 ns)
	'shl' operation ('r.V') [44]  (0 ns)
	'select' operation ('val') [48]  (1.45 ns)
	'sub' operation ('result.V') [49]  (1.2 ns)
	'select' operation ('result.V', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [50]  (0.525 ns)
	'select' operation ('cursor', ./utils.h:7) [53]  (0.44 ns)
	'getelementptr' operation ('this_table_addr', ./requant.h:69) [55]  (0 ns)
	'load' operation ('this_table_load', ./requant.h:69) on array 'this_table' [56]  (0.79 ns)

 <State 13>: 5.78ns
The critical path consists of the following:
	'sub' operation ('sub_ln1311_2') [102]  (0.907 ns)
	'select' operation ('ush') [104]  (0.458 ns)
	'lshr' operation ('r.V') [107]  (0 ns)
	'select' operation ('val') [112]  (1.45 ns)
	'sub' operation ('result.V') [113]  (1.2 ns)
	'select' operation ('result.V', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [114]  (0.525 ns)
	'select' operation ('cursor', ./utils.h:7) [117]  (0.44 ns)
	'getelementptr' operation ('this_table_addr_2', ./requant.h:69) [119]  (0 ns)
	'load' operation ('this_table_load_2', ./requant.h:69) on array 'this_table' [120]  (0.79 ns)

 <State 14>: 2.54ns
The critical path consists of the following:
	'load' operation ('this_table_load_2', ./requant.h:69) on array 'this_table' [120]  (0.79 ns)
	fifo write on port 'o_stream_V' (F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [154]  (1.75 ns)

 <State 15>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
