<!DOCTYPE html PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN' 'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'>
<html xmlns='http://www.w3.org/1999/xhtml'>
<head>
<title>fpsr</title>
<meta name='robots' content='noindex,nofollow' />
<meta name='generator' content='GLOBAL-6.6.12' />
<meta http-equiv='Content-Style-Type' content='text/css' />
<link rel='stylesheet' type='text/css' href='../style.css' />
</head>
<body>
<pre>
<span class='curline'><a href='../S/13620.html#L25'>fpsr</a>               25 sysdeps/aarch64/fpu/fclrexcpt.c   fpu_fpsr_t fpsr;</span>
<span class='curline'><a href='../S/13620.html#L30'>fpsr</a>               30 sysdeps/aarch64/fpu/fclrexcpt.c   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/13620.html#L31'>fpsr</a>               31 sysdeps/aarch64/fpu/fclrexcpt.c   fpsr_new = fpsr &amp; ~excepts;</span>
<span class='curline'><a href='../S/13620.html#L33'>fpsr</a>               33 sysdeps/aarch64/fpu/fclrexcpt.c   if (fpsr != fpsr_new)</span>
<span class='curline'><a href='../S/13635.html#L26'>fpsr</a>               26 sysdeps/aarch64/fpu/fegetenv.c   fpu_fpsr_t fpsr;</span>
<span class='curline'><a href='../S/13635.html#L28'>fpsr</a>               28 sysdeps/aarch64/fpu/fegetenv.c   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/13635.html#L30'>fpsr</a>               30 sysdeps/aarch64/fpu/fegetenv.c   envp-&gt;__fpsr = fpsr;</span>
<span class='curline'><a href='../S/13653.html#L30'>fpsr</a>               30 sysdeps/aarch64/fpu/fenv_private.h   fpu_fpsr_t fpsr;</span>
<span class='curline'><a href='../S/13653.html#L34'>fpsr</a>               34 sysdeps/aarch64/fpu/fenv_private.h   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/13653.html#L36'>fpsr</a>               36 sysdeps/aarch64/fpu/fenv_private.h   envp-&gt;__fpsr = fpsr;</span>
<span class='curline'><a href='../S/13653.html#L40'>fpsr</a>               40 sysdeps/aarch64/fpu/fenv_private.h   new_fpsr = fpsr &amp; ~FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/13653.html#L45'>fpsr</a>               45 sysdeps/aarch64/fpu/fenv_private.h   if (new_fpsr != fpsr)</span>
<span class='curline'><a href='../S/13653.html#L77'>fpsr</a>               77 sysdeps/aarch64/fpu/fenv_private.h   fpu_fpsr_t fpsr;</span>
<span class='curline'><a href='../S/13653.html#L81'>fpsr</a>               81 sysdeps/aarch64/fpu/fenv_private.h   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/13653.html#L83'>fpsr</a>               83 sysdeps/aarch64/fpu/fenv_private.h   envp-&gt;__fpsr = fpsr;</span>
<span class='curline'><a href='../S/13653.html#L89'>fpsr</a>               89 sysdeps/aarch64/fpu/fenv_private.h   new_fpsr = fpsr &amp; ~FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/13653.html#L94'>fpsr</a>               94 sysdeps/aarch64/fpu/fenv_private.h   if (new_fpsr != fpsr)</span>
<span class='curline'><a href='../S/13653.html#L105'>fpsr</a>              105 sysdeps/aarch64/fpu/fenv_private.h   fpu_fpsr_t fpsr;</span>
<span class='curline'><a href='../S/13653.html#L107'>fpsr</a>              107 sysdeps/aarch64/fpu/fenv_private.h   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/13653.html#L108'>fpsr</a>              108 sysdeps/aarch64/fpu/fenv_private.h   return fpsr &amp; ex &amp; FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/13653.html#L142'>fpsr</a>              142 sysdeps/aarch64/fpu/fenv_private.h   fpu_fpsr_t fpsr;</span>
<span class='curline'><a href='../S/13653.html#L147'>fpsr</a>              147 sysdeps/aarch64/fpu/fenv_private.h   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/13653.html#L150'>fpsr</a>              150 sysdeps/aarch64/fpu/fenv_private.h   excepts = fpsr &amp; FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/13653.html#L157'>fpsr</a>              157 sysdeps/aarch64/fpu/fenv_private.h   if (fpsr != new_fpsr)</span>
<span class='curline'><a href='../S/13653.html#L185'>fpsr</a>              185 sysdeps/aarch64/fpu/fenv_private.h   fpu_fpsr_t fpsr;</span>
<span class='curline'><a href='../S/13653.html#L188'>fpsr</a>              188 sysdeps/aarch64/fpu/fenv_private.h   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/13653.html#L190'>fpsr</a>              190 sysdeps/aarch64/fpu/fenv_private.h   envp-&gt;__fpsr = fpsr;</span>
<span class='curline'><a href='../S/13653.html#L265'>fpsr</a>              265 sysdeps/aarch64/fpu/fenv_private.h   fpu_fpsr_t fpsr;</span>
<span class='curline'><a href='../S/13653.html#L269'>fpsr</a>              269 sysdeps/aarch64/fpu/fenv_private.h   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/13653.html#L271'>fpsr</a>              271 sysdeps/aarch64/fpu/fenv_private.h   ctx-&gt;env.__fpsr = fpsr;</span>
<span class='curline'><a href='../S/13622.html#L28'>fpsr</a>               28 sysdeps/aarch64/fpu/fesetenv.c   fpu_fpsr_t fpsr;</span>
<span class='curline'><a href='../S/13622.html#L45'>fpsr</a>               45 sysdeps/aarch64/fpu/fesetenv.c   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/13622.html#L47'>fpsr</a>               47 sysdeps/aarch64/fpu/fesetenv.c   fpsr_new = fpsr &amp; _FPU_FPSR_RESERVED;</span>
<span class='curline'><a href='../S/13643.html#L25'>fpsr</a>               25 sysdeps/aarch64/fpu/fesetexcept.c   fpu_fpsr_t fpsr;</span>
<span class='curline'><a href='../S/13643.html#L28'>fpsr</a>               28 sysdeps/aarch64/fpu/fesetexcept.c   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/13643.html#L29'>fpsr</a>               29 sysdeps/aarch64/fpu/fesetexcept.c   fpsr_new = fpsr | (excepts &amp; FE_ALL_EXCEPT);</span>
<span class='curline'><a href='../S/13643.html#L30'>fpsr</a>               30 sysdeps/aarch64/fpu/fesetexcept.c   if (fpsr != fpsr_new)</span>
<span class='curline'><a href='../S/13624.html#L28'>fpsr</a>               28 sysdeps/aarch64/fpu/feupdateenv.c   fpu_fpsr_t fpsr;</span>
<span class='curline'><a href='../S/13624.html#L33'>fpsr</a>               33 sysdeps/aarch64/fpu/feupdateenv.c   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/13624.html#L34'>fpsr</a>               34 sysdeps/aarch64/fpu/feupdateenv.c   excepts = fpsr &amp; FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/13624.html#L44'>fpsr</a>               44 sysdeps/aarch64/fpu/feupdateenv.c       if (fpsr != fpsr_new)</span>
<span class='curline'><a href='../S/13624.html#L54'>fpsr</a>               54 sysdeps/aarch64/fpu/feupdateenv.c   fpsr_new = fpsr &amp; (_FPU_FPSR_RESERVED | FE_ALL_EXCEPT);</span>
<span class='curline'><a href='../S/13619.html#L29'>fpsr</a>               29 sysdeps/aarch64/fpu/fpu_control.h # define _FPU_GETFPSR(fpsr) (fpsr = __builtin_aarch64_get_fpsr ())</span>
<span class='curline'><a href='../S/13619.html#L30'>fpsr</a>               30 sysdeps/aarch64/fpu/fpu_control.h # define _FPU_SETFPSR(fpsr) __builtin_aarch64_set_fpsr (fpsr)</span>
<span class='curline'><a href='../S/13619.html#L38'>fpsr</a>               38 sysdeps/aarch64/fpu/fpu_control.h # define _FPU_GETFPSR(fpsr) \</span>
<span class='curline'><a href='../S/13619.html#L39'>fpsr</a>               39 sysdeps/aarch64/fpu/fpu_control.h   __asm__ __volatile__ ("mrs	%0, fpsr" : "=r" (fpsr))</span>
<span class='curline'><a href='../S/13619.html#L41'>fpsr</a>               41 sysdeps/aarch64/fpu/fpu_control.h # define _FPU_SETFPSR(fpsr) \</span>
<span class='curline'><a href='../S/13619.html#L42'>fpsr</a>               42 sysdeps/aarch64/fpu/fpu_control.h   __asm__ __volatile__ ("msr	fpsr, %0" : : "r" (fpsr))</span>
<span class='curline'><a href='../S/13628.html#L26'>fpsr</a>               26 sysdeps/aarch64/fpu/fraiseexcpt.c   int fpsr;</span>
<span class='curline'><a href='../S/13628.html#L48'>fpsr</a>               48 sysdeps/aarch64/fpu/fraiseexcpt.c 			  "mrs	%0, fpsr" : "=r" (fpsr)</span>
<span class='curline'><a href='../S/13628.html#L57'>fpsr</a>               57 sysdeps/aarch64/fpu/fraiseexcpt.c 			  "mrs	%0, fpsr" : "=r" (fpsr)</span>
<span class='curline'><a href='../S/13628.html#L67'>fpsr</a>               67 sysdeps/aarch64/fpu/fraiseexcpt.c 			  "mrs	%0, fpsr" : "=r" (fpsr)</span>
<span class='curline'><a href='../S/13628.html#L76'>fpsr</a>               76 sysdeps/aarch64/fpu/fraiseexcpt.c 			  "mrs	%0, fpsr" : "=r" (fpsr)</span>
<span class='curline'><a href='../S/13628.html#L85'>fpsr</a>               85 sysdeps/aarch64/fpu/fraiseexcpt.c 			  "mrs	%0, fpsr" : "=r" (fpsr)</span>
<span class='curline'><a href='../S/13649.html#L25'>fpsr</a>               25 sysdeps/aarch64/fpu/fsetexcptflg.c   fpu_fpsr_t fpsr;</span>
<span class='curline'><a href='../S/13649.html#L29'>fpsr</a>               29 sysdeps/aarch64/fpu/fsetexcptflg.c   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/13649.html#L33'>fpsr</a>               33 sysdeps/aarch64/fpu/fsetexcptflg.c   fpsr_new = fpsr &amp; ~excepts;</span>
<span class='curline'><a href='../S/13649.html#L37'>fpsr</a>               37 sysdeps/aarch64/fpu/fsetexcptflg.c   if (fpsr != fpsr_new)</span>
<span class='curline'><a href='../S/13685.html#L77'>fpsr</a>               77 sysdeps/aarch64/sfp-machine.h     unsigned fpsr;							\</span>
<span class='curline'><a href='../S/13685.html#L84'>fpsr</a>               84 sysdeps/aarch64/sfp-machine.h 	__asm__ __volatile__ ("mrs\t%0, fpsr" : "=r" (fpsr));		\</span>
<span class='curline'><a href='../S/13685.html#L92'>fpsr</a>               92 sysdeps/aarch64/sfp-machine.h 	__asm__ __volatile__ ("mrs\t%0, fpsr" : "=r" (fpsr));		\</span>
<span class='curline'><a href='../S/13685.html#L100'>fpsr</a>              100 sysdeps/aarch64/sfp-machine.h         __asm__ __volatile__ ("mrs\t%0, fpsr" : "=r" (fpsr));		\</span>
<span class='curline'><a href='../S/13685.html#L108'>fpsr</a>              108 sysdeps/aarch64/sfp-machine.h 	__asm__ __volatile__ ("mrs\t%0, fpsr" : "=r" (fpsr));		\</span>
<span class='curline'><a href='../S/13685.html#L116'>fpsr</a>              116 sysdeps/aarch64/sfp-machine.h 	__asm__ __volatile__ ("mrs\t%0, fpsr" : "=r" (fpsr));		\</span>
<span class='curline'><a href='../S/15948.html#L25'>fpsr</a>               25 sysdeps/arc/fpu/fclrexcpt.c   unsigned int fpsr;</span>
<span class='curline'><a href='../S/15948.html#L27'>fpsr</a>               27 sysdeps/arc/fpu/fclrexcpt.c   _FPU_GETS (fpsr);</span>
<span class='curline'><a href='../S/15948.html#L30'>fpsr</a>               30 sysdeps/arc/fpu/fclrexcpt.c   fpsr &amp;= ~excepts;</span>
<span class='curline'><a href='../S/15948.html#L32'>fpsr</a>               32 sysdeps/arc/fpu/fclrexcpt.c   _FPU_SETS (fpsr);</span>
<span class='curline'><a href='../S/15953.html#L26'>fpsr</a>               26 sysdeps/arc/fpu/fegetenv.c   unsigned int fpsr;</span>
<span class='curline'><a href='../S/15953.html#L29'>fpsr</a>               29 sysdeps/arc/fpu/fegetenv.c   _FPU_GETS (fpsr);</span>
<span class='curline'><a href='../S/15953.html#L31'>fpsr</a>               31 sysdeps/arc/fpu/fegetenv.c   envp-&gt;__fpsr = fpsr;</span>
<span class='curline'><a href='../S/15954.html#L26'>fpsr</a>               26 sysdeps/arc/fpu/feholdexcpt.c   unsigned int fpsr;</span>
<span class='curline'><a href='../S/15954.html#L29'>fpsr</a>               29 sysdeps/arc/fpu/feholdexcpt.c   _FPU_GETS (fpsr);</span>
<span class='curline'><a href='../S/15954.html#L32'>fpsr</a>               32 sysdeps/arc/fpu/feholdexcpt.c   envp-&gt;__fpsr = fpsr;</span>
<span class='curline'><a href='../S/15954.html#L34'>fpsr</a>               34 sysdeps/arc/fpu/feholdexcpt.c   fpsr &amp;= ~FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/15954.html#L37'>fpsr</a>               37 sysdeps/arc/fpu/feholdexcpt.c   _FPU_SETS (fpsr);</span>
<span class='curline'><a href='../S/15949.html#L26'>fpsr</a>               26 sysdeps/arc/fpu/fesetenv.c   unsigned int fpsr;</span>
<span class='curline'><a href='../S/15949.html#L31'>fpsr</a>               31 sysdeps/arc/fpu/fesetenv.c       fpsr = _FPU_FPSR_DEFAULT;</span>
<span class='curline'><a href='../S/15949.html#L37'>fpsr</a>               37 sysdeps/arc/fpu/fesetenv.c       fpsr = envp-&gt;__fpsr;</span>
<span class='curline'><a href='../S/15949.html#L41'>fpsr</a>               41 sysdeps/arc/fpu/fesetenv.c   _FPU_SETS (fpsr);</span>
<span class='curline'><a href='../S/15958.html#L25'>fpsr</a>               25 sysdeps/arc/fpu/fesetexcept.c   unsigned int fpsr;</span>
<span class='curline'><a href='../S/15958.html#L27'>fpsr</a>               27 sysdeps/arc/fpu/fesetexcept.c   _FPU_GETS (fpsr);</span>
<span class='curline'><a href='../S/15958.html#L28'>fpsr</a>               28 sysdeps/arc/fpu/fesetexcept.c   fpsr |= excepts;</span>
<span class='curline'><a href='../S/15958.html#L29'>fpsr</a>               29 sysdeps/arc/fpu/fesetexcept.c   _FPU_SETS (fpsr);</span>
<span class='curline'><a href='../S/15951.html#L27'>fpsr</a>               27 sysdeps/arc/fpu/feupdateenv.c   unsigned int fpsr;</span>
<span class='curline'><a href='../S/15951.html#L29'>fpsr</a>               29 sysdeps/arc/fpu/feupdateenv.c   _FPU_GETS (fpsr);</span>
<span class='curline'><a href='../S/15951.html#L40'>fpsr</a>               40 sysdeps/arc/fpu/feupdateenv.c       fpsr |= envp-&gt;__fpsr;</span>
<span class='curline'><a href='../S/15951.html#L44'>fpsr</a>               44 sysdeps/arc/fpu/feupdateenv.c   _FPU_SETS (fpsr);</span>
<span class='curline'><a href='../S/15957.html#L25'>fpsr</a>               25 sysdeps/arc/fpu/fgetexcptflg.c   unsigned int fpsr;</span>
<span class='curline'><a href='../S/15957.html#L27'>fpsr</a>               27 sysdeps/arc/fpu/fgetexcptflg.c   _FPU_GETS (fpsr);</span>
<span class='curline'><a href='../S/15957.html#L28'>fpsr</a>               28 sysdeps/arc/fpu/fgetexcptflg.c   *flagp = fpsr &amp; excepts;</span>
<span class='curline'><a href='../S/15952.html#L27'>fpsr</a>               27 sysdeps/arc/fpu/fraiseexcpt.c   unsigned int fpsr;</span>
<span class='curline'><a href='../S/15952.html#L30'>fpsr</a>               30 sysdeps/arc/fpu/fraiseexcpt.c   _FPU_GETS (fpsr);</span>
<span class='curline'><a href='../S/15952.html#L31'>fpsr</a>               31 sysdeps/arc/fpu/fraiseexcpt.c   fpsr |= excepts;</span>
<span class='curline'><a href='../S/15952.html#L33'>fpsr</a>               33 sysdeps/arc/fpu/fraiseexcpt.c   _FPU_SETS (fpsr);</span>
<span class='curline'><a href='../S/15961.html#L25'>fpsr</a>               25 sysdeps/arc/fpu/fsetexcptflg.c   unsigned int fpsr;</span>
<span class='curline'><a href='../S/15961.html#L27'>fpsr</a>               27 sysdeps/arc/fpu/fsetexcptflg.c   _FPU_GETS (fpsr);</span>
<span class='curline'><a href='../S/15961.html#L30'>fpsr</a>               30 sysdeps/arc/fpu/fsetexcptflg.c   fpsr &amp;= ~excepts;</span>
<span class='curline'><a href='../S/15961.html#L33'>fpsr</a>               33 sysdeps/arc/fpu/fsetexcptflg.c   fpsr |= *flagp &amp; excepts;</span>
<span class='curline'><a href='../S/15961.html#L35'>fpsr</a>               35 sysdeps/arc/fpu/fsetexcptflg.c   _FPU_SETS (fpsr);</span>
<span class='curline'><a href='../S/15950.html#L27'>fpsr</a>               27 sysdeps/arc/fpu/ftestexcept.c   unsigned int fpsr;</span>
<span class='curline'><a href='../S/15950.html#L29'>fpsr</a>               29 sysdeps/arc/fpu/ftestexcept.c   _FPU_GETS (fpsr);</span>
<span class='curline'><a href='../S/15950.html#L31'>fpsr</a>               31 sysdeps/arc/fpu/ftestexcept.c   return fpsr &amp; excepts;</span>
<span class='curline'><a href='../S/14309.html#L26'>fpsr</a>               26 sysdeps/csky/fpu/fclrexcpt.c   int fpsr;</span>
<span class='curline'><a href='../S/14309.html#L32'>fpsr</a>               32 sysdeps/csky/fpu/fclrexcpt.c   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/14309.html#L35'>fpsr</a>               35 sysdeps/csky/fpu/fclrexcpt.c   fpsr &amp;= ~(excepts | (excepts &lt;&lt; CAUSE_SHIFT));</span>
<span class='curline'><a href='../S/14309.html#L38'>fpsr</a>               38 sysdeps/csky/fpu/fclrexcpt.c   _FPU_SETFPSR (fpsr);</span>
<span class='curline'><a href='../S/14316.html#L26'>fpsr</a>               26 sysdeps/csky/fpu/fegetenv.c   unsigned int fpsr;</span>
<span class='curline'><a href='../S/14316.html#L29'>fpsr</a>               29 sysdeps/csky/fpu/fegetenv.c   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/14316.html#L31'>fpsr</a>               31 sysdeps/csky/fpu/fegetenv.c   envp-&gt;__fpsr = fpsr;</span>
<span class='curline'><a href='../S/14326.html#L29'>fpsr</a>               29 sysdeps/csky/fpu/fenv_private.h   fpu_control_t fpsr, fpcr;</span>
<span class='curline'><a href='../S/14326.html#L34'>fpsr</a>               34 sysdeps/csky/fpu/fenv_private.h   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/14326.html#L35'>fpsr</a>               35 sysdeps/csky/fpu/fenv_private.h   envp-&gt;__fpsr = fpsr;</span>
<span class='curline'><a href='../S/14326.html#L41'>fpsr</a>               41 sysdeps/csky/fpu/fenv_private.h   fpsr &amp;= ~(FE_ALL_EXCEPT &lt;&lt; CAUSE_SHIFT);</span>
<span class='curline'><a href='../S/14326.html#L43'>fpsr</a>               43 sysdeps/csky/fpu/fenv_private.h   _FPU_SETFPSR (fpsr);</span>
<span class='curline'><a href='../S/14326.html#L63'>fpsr</a>               63 sysdeps/csky/fpu/fenv_private.h   fpu_control_t fpsr, fpcr;</span>
<span class='curline'><a href='../S/14326.html#L68'>fpsr</a>               68 sysdeps/csky/fpu/fenv_private.h   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/14326.html#L69'>fpsr</a>               69 sysdeps/csky/fpu/fenv_private.h   envp-&gt;__fpsr = fpsr;</span>
<span class='curline'><a href='../S/14326.html#L73'>fpsr</a>               73 sysdeps/csky/fpu/fenv_private.h   fpsr &amp;= ~(FE_ALL_EXCEPT &lt;&lt; CAUSE_SHIFT);</span>
<span class='curline'><a href='../S/14326.html#L74'>fpsr</a>               74 sysdeps/csky/fpu/fenv_private.h   _FPU_SETFPSR (fpsr);</span>
<span class='curline'><a href='../S/14326.html#L111'>fpsr</a>              111 sysdeps/csky/fpu/fenv_private.h   fpu_control_t fpsr;</span>
<span class='curline'><a href='../S/14326.html#L113'>fpsr</a>              113 sysdeps/csky/fpu/fenv_private.h   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/14326.html#L114'>fpsr</a>              114 sysdeps/csky/fpu/fenv_private.h   fpsr = fpsr &gt;&gt; CAUSE_SHIFT;</span>
<span class='curline'><a href='../S/14326.html#L115'>fpsr</a>              115 sysdeps/csky/fpu/fenv_private.h   return fpsr &amp; ex &amp; FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/14326.html#L121'>fpsr</a>              121 sysdeps/csky/fpu/fenv_private.h   fpu_control_t fpcr, fpsr, new_fpcr, new_fpsr;</span>
<span class='curline'><a href='../S/14326.html#L124'>fpsr</a>              124 sysdeps/csky/fpu/fenv_private.h   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/14326.html#L129'>fpsr</a>              129 sysdeps/csky/fpu/fenv_private.h   if (__glibc_unlikely (fpsr ^ new_fpsr) != 0)</span>
<span class='curline'><a href='../S/14326.html#L139'>fpsr</a>              139 sysdeps/csky/fpu/fenv_private.h   fpu_control_t fpcr, fpsr, new_fpcr, new_fpsr, excepts;</span>
<span class='curline'><a href='../S/14326.html#L142'>fpsr</a>              142 sysdeps/csky/fpu/fenv_private.h   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/14326.html#L145'>fpsr</a>              145 sysdeps/csky/fpu/fenv_private.h   excepts = (fpsr &gt;&gt; CAUSE_SHIFT) &amp; FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/14326.html#L150'>fpsr</a>              150 sysdeps/csky/fpu/fenv_private.h   if (__glibc_unlikely (fpsr ^ new_fpsr) != 0)</span>
<span class='curline'><a href='../S/14326.html#L172'>fpsr</a>              172 sysdeps/csky/fpu/fenv_private.h   fpu_control_t fpcr, fpsr, round;</span>
<span class='curline'><a href='../S/14326.html#L175'>fpsr</a>              175 sysdeps/csky/fpu/fenv_private.h   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/14326.html#L178'>fpsr</a>              178 sysdeps/csky/fpu/fenv_private.h   ctx-&gt;env.__fpsr = fpsr;</span>
<span class='curline'><a href='../S/14326.html#L208'>fpsr</a>              208 sysdeps/csky/fpu/fenv_private.h   fpu_control_t fpcr, fpsr, new_fpcr, new_fpsr;</span>
<span class='curline'><a href='../S/14326.html#L211'>fpsr</a>              211 sysdeps/csky/fpu/fenv_private.h   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/14326.html#L216'>fpsr</a>              216 sysdeps/csky/fpu/fenv_private.h   if (__glibc_unlikely (fpsr ^ new_fpsr) != 0)</span>
<span class='curline'><a href='../S/14310.html#L26'>fpsr</a>               26 sysdeps/csky/fpu/fesetenv.c   unsigned int fpsr;</span>
<span class='curline'><a href='../S/14310.html#L29'>fpsr</a>               29 sysdeps/csky/fpu/fesetenv.c   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/14310.html#L32'>fpsr</a>               32 sysdeps/csky/fpu/fesetenv.c   fpsr &amp;= _FPU_FPSR_RESERVED;</span>
<span class='curline'><a href='../S/14310.html#L37'>fpsr</a>               37 sysdeps/csky/fpu/fesetenv.c       fpsr |= _FPU_FPSR_DEFAULT;</span>
<span class='curline'><a href='../S/14310.html#L42'>fpsr</a>               42 sysdeps/csky/fpu/fesetenv.c       fpsr |= _FPU_FPSR_IEEE;</span>
<span class='curline'><a href='../S/14310.html#L47'>fpsr</a>               47 sysdeps/csky/fpu/fesetenv.c       fpsr |= envp-&gt;__fpsr &amp; ~_FPU_FPSR_RESERVED;</span>
<span class='curline'><a href='../S/14310.html#L50'>fpsr</a>               50 sysdeps/csky/fpu/fesetenv.c   _FPU_SETFPSR (fpsr);</span>
<span class='curline'><a href='../S/14322.html#L26'>fpsr</a>               26 sysdeps/csky/fpu/fesetexcept.c   fpu_control_t fpsr, new_fpsr;</span>
<span class='curline'><a href='../S/14322.html#L27'>fpsr</a>               27 sysdeps/csky/fpu/fesetexcept.c   _FPU_GETFPSR (fpsr);</span>
<span class='curline'><a href='../S/14322.html#L28'>fpsr</a>               28 sysdeps/csky/fpu/fesetexcept.c   new_fpsr = fpsr | ((excepts &amp; FE_ALL_EXCEPT) &lt;&lt; CAUSE_SHIFT);</span>
<span class='curline'><a href='../S/14322.html#L29'>fpsr</a>               29 sysdeps/csky/fpu/fesetexcept.c   if (new_fpsr != fpsr)</span>
<span class='curline'><a href='../S/13784.html#L25'>fpsr</a>               25 sysdeps/hppa/fpu/fesetexcept.c   fpu_control_t fpsr;</span>
<span class='curline'><a href='../S/13784.html#L28'>fpsr</a>               28 sysdeps/hppa/fpu/fesetexcept.c   _FPU_GETCW (fpsr);</span>
<span class='curline'><a href='../S/13784.html#L30'>fpsr</a>               30 sysdeps/hppa/fpu/fesetexcept.c   fpsr_new = fpsr | (excepts &lt;&lt; _FPU_HPPA_SHIFT_FLAGS);</span>
<span class='curline'><a href='../S/13784.html#L31'>fpsr</a>               31 sysdeps/hppa/fpu/fesetexcept.c   if (fpsr != fpsr_new)</span>
<span class='curline'><a href='../S/13786.html#L25'>fpsr</a>               25 sysdeps/hppa/fpu/fsetexcptflg.c   fpu_control_t fpsr;</span>
<span class='curline'><a href='../S/13786.html#L29'>fpsr</a>               29 sysdeps/hppa/fpu/fsetexcptflg.c   _FPU_GETCW (fpsr);</span>
<span class='curline'><a href='../S/13786.html#L33'>fpsr</a>               33 sysdeps/hppa/fpu/fsetexcptflg.c   fpsr_new = fpsr &amp; ~(excepts &lt;&lt; _FPU_HPPA_SHIFT_FLAGS);</span>
<span class='curline'><a href='../S/13786.html#L37'>fpsr</a>               37 sysdeps/hppa/fpu/fsetexcptflg.c   if (fpsr != fpsr_new)</span>
<span class='curline'><a href='../S/12408.html#L24'>fpsr</a>               24 sysdeps/ia64/fpu/fclrexcpt.c   fenv_t fpsr;</span>
<span class='curline'><a href='../S/12408.html#L27'>fpsr</a>               27 sysdeps/ia64/fpu/fclrexcpt.c   __asm__ __volatile__ ("mov.m %0=ar.fpsr" : "=r" (fpsr));</span>
<span class='curline'><a href='../S/12408.html#L30'>fpsr</a>               30 sysdeps/ia64/fpu/fclrexcpt.c   fpsr &amp;= ~(((fenv_t) ((excepts &amp; FE_ALL_EXCEPT) &lt;&lt; 13)));</span>
<span class='curline'><a href='../S/12408.html#L32'>fpsr</a>               32 sysdeps/ia64/fpu/fclrexcpt.c   __asm__ __volatile__ ("mov.m ar.fpsr=%0" :: "r" (fpsr) : "memory");</span>
<span class='curline'><a href='../S/12698.html#L24'>fpsr</a>               24 sysdeps/ia64/fpu/fegetexcept.c   fenv_t fpsr;</span>
<span class='curline'><a href='../S/12698.html#L26'>fpsr</a>               26 sysdeps/ia64/fpu/fegetexcept.c   __asm__ __volatile__ ("mov.m %0=ar.fpsr" : "=r" (fpsr));</span>
<span class='curline'><a href='../S/12698.html#L28'>fpsr</a>               28 sysdeps/ia64/fpu/fegetexcept.c   return (fpsr ^ FE_ALL_EXCEPT) &amp; FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/12492.html#L24'>fpsr</a>               24 sysdeps/ia64/fpu/feholdexcpt.c   fenv_t fpsr;</span>
<span class='curline'><a href='../S/12492.html#L26'>fpsr</a>               26 sysdeps/ia64/fpu/feholdexcpt.c   __asm__ __volatile__ ("mov.m %0=ar.fpsr" : "=r" (fpsr));</span>
<span class='curline'><a href='../S/12492.html#L27'>fpsr</a>               27 sysdeps/ia64/fpu/feholdexcpt.c   *envp = fpsr;</span>
<span class='curline'><a href='../S/12492.html#L30'>fpsr</a>               30 sysdeps/ia64/fpu/feholdexcpt.c   fpsr |= FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/12492.html#L33'>fpsr</a>               33 sysdeps/ia64/fpu/feholdexcpt.c   fpsr &amp;= ~(fenv_t) (FE_ALL_EXCEPT &lt;&lt; 13);</span>
<span class='curline'><a href='../S/12492.html#L35'>fpsr</a>               35 sysdeps/ia64/fpu/feholdexcpt.c   __asm__ __volatile__ ("mov.m ar.fpsr=%0" :: "r" (fpsr));</span>
<span class='curline'><a href='../S/12573.html#L24'>fpsr</a>               24 sysdeps/ia64/fpu/fesetexcept.c   fenv_t fpsr;</span>
<span class='curline'><a href='../S/12573.html#L26'>fpsr</a>               26 sysdeps/ia64/fpu/fesetexcept.c   __asm__ __volatile__ ("mov.m %0=ar.fpsr" : "=r" (fpsr));</span>
<span class='curline'><a href='../S/12573.html#L27'>fpsr</a>               27 sysdeps/ia64/fpu/fesetexcept.c   fpsr |= ((excepts &amp; FE_ALL_EXCEPT) &lt;&lt; 13);</span>
<span class='curline'><a href='../S/12573.html#L28'>fpsr</a>               28 sysdeps/ia64/fpu/fesetexcept.c   __asm__ __volatile__ ("mov.m ar.fpsr=%0" :: "r" (fpsr) : "memory");</span>
<span class='curline'><a href='../S/12510.html#L36'>fpsr</a>               36 sysdeps/ia64/fpu/fesetmode.c   femode_t fpsr;</span>
<span class='curline'><a href='../S/12510.html#L37'>fpsr</a>               37 sysdeps/ia64/fpu/fesetmode.c   __asm__ __volatile__ ("mov.m %0=ar.fpsr" : "=r" (fpsr));</span>
<span class='curline'><a href='../S/12510.html#L38'>fpsr</a>               38 sysdeps/ia64/fpu/fesetmode.c   fpsr = (fpsr &amp; FPSR_STATUS_ALL) | (mode &amp; ~FPSR_STATUS_ALL);</span>
<span class='curline'><a href='../S/12510.html#L39'>fpsr</a>               39 sysdeps/ia64/fpu/fesetmode.c   __asm__ __volatile__ ("mov.m ar.fpsr=%0;;" :: "r" (fpsr));</span>
<span class='curline'><a href='../S/12737.html#L24'>fpsr</a>               24 sysdeps/ia64/fpu/fesetround.c   fenv_t fpsr;</span>
<span class='curline'><a href='../S/12737.html#L30'>fpsr</a>               30 sysdeps/ia64/fpu/fesetround.c   __asm__ __volatile__ ("mov.m %0=ar.fpsr" : "=r" (fpsr));</span>
<span class='curline'><a href='../S/12737.html#L33'>fpsr</a>               33 sysdeps/ia64/fpu/fesetround.c   fpsr = (fpsr &amp; ~(3UL &lt;&lt; 10)) | ((fenv_t) round &lt;&lt; 10);</span>
<span class='curline'><a href='../S/12737.html#L36'>fpsr</a>               36 sysdeps/ia64/fpu/fesetround.c   __asm__ __volatile__ ("mov.m ar.fpsr=%0" :: "r" (fpsr) : "memory");</span>
<span class='curline'><a href='../S/12425.html#L24'>fpsr</a>               24 sysdeps/ia64/fpu/feupdateenv.c   fenv_t fpsr;</span>
<span class='curline'><a href='../S/12425.html#L28'>fpsr</a>               28 sysdeps/ia64/fpu/feupdateenv.c   __asm__ __volatile__ ("mov.m %0=ar.fpsr" : "=r" (fpsr));</span>
<span class='curline'><a href='../S/12425.html#L34'>fpsr</a>               34 sysdeps/ia64/fpu/feupdateenv.c   __feraiseexcept ((int) (fpsr &gt;&gt; 13) &amp; FE_ALL_EXCEPT);</span>
<span class='curline'><a href='../S/12546.html#L24'>fpsr</a>               24 sysdeps/ia64/fpu/fgetexcptflg.c   fenv_t fpsr;</span>
<span class='curline'><a href='../S/12546.html#L27'>fpsr</a>               27 sysdeps/ia64/fpu/fgetexcptflg.c   __asm__ __volatile__ ("mov.m %0=ar.fpsr" : "=r" (fpsr));</span>
<span class='curline'><a href='../S/12546.html#L29'>fpsr</a>               29 sysdeps/ia64/fpu/fgetexcptflg.c   *flagp = (fexcept_t) ((fpsr &gt;&gt; 13) &amp; excepts &amp; FE_ALL_EXCEPT);</span>
<span class='curline'><a href='../S/12612.html#L24'>fpsr</a>               24 sysdeps/ia64/fpu/fsetexcptflg.c   fenv_t fpsr;</span>
<span class='curline'><a href='../S/12612.html#L27'>fpsr</a>               27 sysdeps/ia64/fpu/fsetexcptflg.c   __asm__ __volatile__ ("mov.m %0=ar.fpsr" : "=r" (fpsr));</span>
<span class='curline'><a href='../S/12612.html#L29'>fpsr</a>               29 sysdeps/ia64/fpu/fsetexcptflg.c   fpsr &amp;= ~(((fenv_t) excepts &amp; FE_ALL_EXCEPT) &lt;&lt; 13);</span>
<span class='curline'><a href='../S/12612.html#L32'>fpsr</a>               32 sysdeps/ia64/fpu/fsetexcptflg.c   fpsr |= ((*flagp &amp; excepts &amp; FE_ALL_EXCEPT) &lt;&lt; 13);</span>
<span class='curline'><a href='../S/12612.html#L35'>fpsr</a>               35 sysdeps/ia64/fpu/fsetexcptflg.c   __asm__ __volatile__ ("mov.m ar.fpsr=%0" :: "r" (fpsr) : "memory");</span>
<span class='curline'><a href='../S/12423.html#L24'>fpsr</a>               24 sysdeps/ia64/fpu/ftestexcept.c   fenv_t fpsr;</span>
<span class='curline'><a href='../S/12423.html#L27'>fpsr</a>               27 sysdeps/ia64/fpu/ftestexcept.c   __asm__ __volatile__ ("mov.m %0=ar.fpsr" : "=r" (fpsr));</span>
<span class='curline'><a href='../S/12423.html#L29'>fpsr</a>               29 sysdeps/ia64/fpu/ftestexcept.c   return (fpsr &gt;&gt; 13) &amp; excepts &amp; FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/12669.html#L29'>fpsr</a>               29 sysdeps/ia64/fpu/get-rounding-mode.h   fenv_t fpsr;</span>
<span class='curline'><a href='../S/12669.html#L31'>fpsr</a>               31 sysdeps/ia64/fpu/get-rounding-mode.h   __asm__ __volatile__ ("mov.m %0=ar.fpsr" : "=r" (fpsr));</span>
<span class='curline'><a href='../S/12669.html#L33'>fpsr</a>               33 sysdeps/ia64/fpu/get-rounding-mode.h   return (fpsr &gt;&gt; 10) &amp; 3;</span>
<span class='curline'><a href='../S/13320.html#L47'>fpsr</a>               47 sysdeps/m68k/coldfire/fpu/fraiseexcpt.c 	int fpsr;</span>
<span class='curline'><a href='../S/13320.html#L50'>fpsr</a>               50 sysdeps/m68k/coldfire/fpu/fraiseexcpt.c 	asm volatile ("fmove%.l %/fpsr,%0" : "=d" (fpsr));</span>
<span class='curline'><a href='../S/13320.html#L51'>fpsr</a>               51 sysdeps/m68k/coldfire/fpu/fraiseexcpt.c 	fpsr |= (mask &lt;&lt; 6) | mask;</span>
<span class='curline'><a href='../S/13320.html#L52'>fpsr</a>               52 sysdeps/m68k/coldfire/fpu/fraiseexcpt.c 	asm volatile ("fmove%.l %0,%/fpsr" :: "d" (fpsr));</span>
<span class='curline'><a href='../S/13332.html#L24'>fpsr</a>               24 sysdeps/m68k/fpu/fclrexcpt.c   fexcept_t fpsr;</span>
<span class='curline'><a href='../S/13332.html#L30'>fpsr</a>               30 sysdeps/m68k/fpu/fclrexcpt.c   __asm__ ("fmove%.l %/fpsr,%0" : "=dm" (fpsr));</span>
<span class='curline'><a href='../S/13332.html#L33'>fpsr</a>               33 sysdeps/m68k/fpu/fclrexcpt.c   fpsr &amp;= ~excepts;</span>
<span class='curline'><a href='../S/13332.html#L36'>fpsr</a>               36 sysdeps/m68k/fpu/fclrexcpt.c   __asm__ __volatile__ ("fmove%.l %0,%/fpsr" : : "dm" (fpsr));</span>
<span class='curline'><a href='../S/13339.html#L24'>fpsr</a>               24 sysdeps/m68k/fpu/feholdexcpt.c   fexcept_t fpcr, fpsr;</span>
<span class='curline'><a href='../S/13339.html#L36'>fpsr</a>               36 sysdeps/m68k/fpu/feholdexcpt.c   fpsr = envp-&gt;__status_register &amp; ~FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/13339.html#L37'>fpsr</a>               37 sysdeps/m68k/fpu/feholdexcpt.c   __asm__ __volatile__ ("fmove%.l %0,%/fpsr" : : "dm" (fpsr));</span>
<span class='curline'><a href='../S/13343.html#L24'>fpsr</a>               24 sysdeps/m68k/fpu/fesetexcept.c   fexcept_t fpsr;</span>
<span class='curline'><a href='../S/13343.html#L26'>fpsr</a>               26 sysdeps/m68k/fpu/fesetexcept.c   __asm__ ("fmove%.l %/fpsr,%0" : "=dm" (fpsr));</span>
<span class='curline'><a href='../S/13343.html#L27'>fpsr</a>               27 sysdeps/m68k/fpu/fesetexcept.c   fpsr |= excepts &amp; FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/13343.html#L28'>fpsr</a>               28 sysdeps/m68k/fpu/fesetexcept.c   __asm__ __volatile__ ("fmove%.l %0,%/fpsr" : : "dm" (fpsr));</span>
<span class='curline'><a href='../S/13335.html#L24'>fpsr</a>               24 sysdeps/m68k/fpu/feupdateenv.c   fexcept_t fpsr;</span>
<span class='curline'><a href='../S/13335.html#L27'>fpsr</a>               27 sysdeps/m68k/fpu/feupdateenv.c   __asm__ ("fmove%.l %/fpsr,%0" : "=dm" (fpsr));</span>
<span class='curline'><a href='../S/13335.html#L28'>fpsr</a>               28 sysdeps/m68k/fpu/feupdateenv.c   fpsr &amp;= FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/13335.html#L36'>fpsr</a>               36 sysdeps/m68k/fpu/feupdateenv.c   __feraiseexcept ((int) fpsr);</span>
<span class='curline'><a href='../S/13342.html#L24'>fpsr</a>               24 sysdeps/m68k/fpu/fgetexcptflg.c   fexcept_t fpsr;</span>
<span class='curline'><a href='../S/13342.html#L27'>fpsr</a>               27 sysdeps/m68k/fpu/fgetexcptflg.c   __asm__ ("fmove%.l %/fpsr,%0" : "=dm" (fpsr));</span>
<span class='curline'><a href='../S/13342.html#L29'>fpsr</a>               29 sysdeps/m68k/fpu/fgetexcptflg.c   *flagp = fpsr &amp; excepts &amp; FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/13344.html#L25'>fpsr</a>               25 sysdeps/m68k/fpu/fsetexcptflg.c   fexcept_t fpsr;</span>
<span class='curline'><a href='../S/13344.html#L28'>fpsr</a>               28 sysdeps/m68k/fpu/fsetexcptflg.c   __asm__ ("fmove%.l %/fpsr,%0" : "=dm" (fpsr));</span>
<span class='curline'><a href='../S/13344.html#L31'>fpsr</a>               31 sysdeps/m68k/fpu/fsetexcptflg.c   fpsr &amp;= ~(excepts &amp; FE_ALL_EXCEPT);</span>
<span class='curline'><a href='../S/13344.html#L32'>fpsr</a>               32 sysdeps/m68k/fpu/fsetexcptflg.c   fpsr |= *flagp &amp; excepts &amp; FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/13344.html#L35'>fpsr</a>               35 sysdeps/m68k/fpu/fsetexcptflg.c   __asm__ __volatile__ ("fmove%.l %0,%/fpsr" : : "dm" (fpsr));</span>
<span class='curline'><a href='../S/13334.html#L24'>fpsr</a>               24 sysdeps/m68k/fpu/ftestexcept.c   fexcept_t fpsr;</span>
<span class='curline'><a href='../S/13334.html#L27'>fpsr</a>               27 sysdeps/m68k/fpu/ftestexcept.c   __asm__ ("fmove%.l %/fpsr,%0" : "=dm" (fpsr));</span>
<span class='curline'><a href='../S/13334.html#L29'>fpsr</a>               29 sysdeps/m68k/fpu/ftestexcept.c   return fpsr &amp; excepts &amp; FE_ALL_EXCEPT;</span>
<span class='curline'><a href='../S/13439.html#L26'>fpsr</a>               26 sysdeps/m68k/m680x0/fpu/s_frexp_template.c   unsigned long fpsr;</span>
<span class='curline'><a href='../S/13439.html#L30'>fpsr</a>               30 sysdeps/m68k/m680x0/fpu/s_frexp_template.c 	 : "=dm" (fpsr) : "f" (value));</span>
<span class='curline'><a href='../S/13439.html#L31'>fpsr</a>               31 sysdeps/m68k/m680x0/fpu/s_frexp_template.c   if (fpsr &amp; (7 &lt;&lt; 24))</span>
<span class='curline'><a href='../S/13512.html#L25'>fpsr</a>               25 sysdeps/m68k/m680x0/fpu/s_frexpl.c   unsigned long fpsr;</span>
<span class='curline'><a href='../S/13512.html#L29'>fpsr</a>               29 sysdeps/m68k/m680x0/fpu/s_frexpl.c 	 : "=dm" (fpsr) : "f" (value));</span>
<span class='curline'><a href='../S/13512.html#L30'>fpsr</a>               30 sysdeps/m68k/m680x0/fpu/s_frexpl.c   if (fpsr &amp; (7 &lt;&lt; 24))</span>
<span class='curline'><a href='../S/13490.html#L25'>fpsr</a>               25 sysdeps/m68k/m680x0/fpu/s_remquo_template.c   int cquo, fpsr;</span>
<span class='curline'><a href='../S/13490.html#L28'>fpsr</a>               28 sysdeps/m68k/m680x0/fpu/s_remquo_template.c 	 : "=f" (result), "=dm" (fpsr) : "f" (y), "0" (x));</span>
<span class='curline'><a href='../S/13490.html#L29'>fpsr</a>               29 sysdeps/m68k/m680x0/fpu/s_remquo_template.c   cquo = (fpsr &gt;&gt; 16) &amp; 0x7f;</span>
<span class='curline'><a href='../S/13490.html#L30'>fpsr</a>               30 sysdeps/m68k/m680x0/fpu/s_remquo_template.c   if (fpsr &amp; (1 &lt;&lt; 23))</span>
<span class='curline'><a href='../S/10810.html#L33'>fpsr</a>               33 sysdeps/unix/sysv/linux/aarch64/sys/user.h   unsigned int fpsr;</span>
<span class='curline'><a href='../S/11787.html#L93'>fpsr</a>               93 sysdeps/unix/sysv/linux/arm/sys/ucontext.h   unsigned int fpsr:32;</span>
<span class='curline'><a href='../S/11786.html#L37'>fpsr</a>               37 sysdeps/unix/sysv/linux/arm/sys/user.h   unsigned int fpsr:32;</span>
</pre>
</body>
</html>
