# Homework 4: Timed Counter VHDL 

## Overview
This homework investigates creating a timer and verifying its function with a test bench.

## Deliverables
[screenshot](/assets/hw4_sc.jpg)



