FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"TTL_TO_ECL_IN";
2"ECL_TO_TTL_IN";
3"NIM_TO_ECL_IN";
4"LVDS_TO_ECL_IN_P";
5"LVDS_TO_ECL_IN_N";
6"ECL_TO_NIM_IN";
7"ECL_TO_LVDS_OUT_P";
8"ECL_TO_NIM_OUT";
9"ECL_TO_LVDS_OUT_N";
10"ECL_TO_TTL_OUT";
11"UN$1$CONN34$I1$1";
12"NIM_TO_ECL_OUT";
13"LVDS_TO_ECL_OUT";
14"ECL_TO_LVDS_IN";
15"TTL_TO_ECL_OUT";
%"CONN34"
"1","(-1600,2950)","0","misc","I1";
;
$LOCATION"P1"
CDS_LOCATION"P1"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,425,125,-425"
CDS_LIB"misc";
"31"
$PN"31"11;
"9"
$PN"9"11;
"7"
$PN"7"11;
"5"
$PN"5"11;
"3"
$PN"3"5;
"1"
$PN"1"11;
"17"
$PN"17"11;
"19"
$PN"19"11;
"21"
$PN"21"9;
"23"
$PN"23"11;
"25"
$PN"25"11;
"27"
$PN"27"11;
"29"
$PN"29"11;
"33"
$PN"33"11;
"34"
$PN"34"0;
"32"
$PN"32"0;
"30"
$PN"30"0;
"28"
$PN"28"0;
"26"
$PN"26"0;
"24"
$PN"24"8;
"22"
$PN"22"7;
"20"
$PN"20"10;
"18"
$PN"18"12;
"16"
$PN"16"13;
"14"
$PN"14"15;
"12"
$PN"12"6;
"10"
$PN"10"14;
"8"
$PN"8"2;
"6"
$PN"6"3;
"4"
$PN"4"4;
"2"
$PN"2"1;
"11"
$PN"11"11;
"13"
$PN"13"11;
"15"
$PN"15"11;
%"INPORT"
"1","(1325,2725)","2","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"12;
%"INPORT"
"1","(1325,2850)","2","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"13;
%"INPORT"
"1","(1325,2600)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"10;
%"INPORT"
"1","(1325,2500)","2","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"7;
%"INPORT"
"1","(1325,2400)","2","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"INPORT"
"1","(1325,2300)","2","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"OUTPORT"
"1","(1300,3975)","0","standard","I2";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"4;
%"OUTPORT"
"1","(1300,4075)","0","standard","I3";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"1;
%"OUTPORT"
"1","(1300,3800)","0","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"3;
%"OUTPORT"
"1","(1300,3875)","0","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"5;
%"OUTPORT"
"1","(1300,3725)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"2;
%"OUTPORT"
"1","(1300,3575)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"6;
%"OUTPORT"
"1","(1300,3650)","0","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"14;
%"INPORT"
"1","(1325,3000)","2","standard","I9";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"15;
END.
