<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1622789314">
  <File Type="PA-TCL" Name="dvlsi2021_lab5_top.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="dvlsi2021_lab5_top_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="dvlsi2021_lab5_top_reports.tcl"/>
  <File Type="RDS-RDS" Name="dvlsi2021_lab5_top.vds"/>
  <File Type="RDS-UTIL" Name="dvlsi2021_lab5_top_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="dvlsi2021_lab5_top_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="dvlsi2021_lab5_top.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="dvlsi2021_lab5_top_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="dvlsi2021_lab5_top_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../Lab4/COMPUTE_UNIT.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../Lab4/CONTROL.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../Lab4/DEBAYERING.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../Lab4/S2P.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../vhdl_srcs/design_1_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../vhdl_srcs/dvlsi2021_lab5_top.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="dvlsi2021_lab5_top"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="fifo_generator_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_PL2PS_DMA_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_smc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_PS2PL_DMA_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_PL_GEN_ARESETN_50_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_smc_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_PS_ARM_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_PL_GEN_ARESETN_100_0"/>
</GenRun>
