// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
// Date        : Tue Apr  1 14:48:41 2025
// Host        : AbdelazizPC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               e:/GitHub/viVado_Projects/Bike/Bike.gen/sources_1/bd/design_1/ip/design_1_BIKE_0_0/design_1_BIKE_0_0_sim_netlist.v
// Design      : design_1_BIKE_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_BIKE_0_0,BIKE,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "BIKE,Vivado 2024.2" *) 
(* NotValidForBitStream *)
module design_1_BIKE_0_0
   (CLK,
    RESET,
    ENABLE,
    KEYGEN_DONE,
    SK0_RAND,
    SK1_RAND,
    SIGMA_RAND,
    PK_OUT);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK, ASSOCIATED_RESET RESET, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RESET RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RESET, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input RESET;
  input ENABLE;
  output KEYGEN_DONE;
  input [13:0]SK0_RAND;
  input [13:0]SK1_RAND;
  input [31:0]SIGMA_RAND;
  output [31:0]PK_OUT;

  wire CLK;
  wire ENABLE;
  wire KEYGEN_DONE;
  wire [31:0]PK_OUT;
  wire RESET;
  wire [31:0]SIGMA_RAND;
  wire [13:0]SK0_RAND;
  wire [13:0]SK1_RAND;

  design_1_BIKE_0_0_BIKE inst
       (.CLK(CLK),
        .ENABLE(ENABLE),
        .KEYGEN_DONE(KEYGEN_DONE),
        .PK_OUT(PK_OUT),
        .RESET(RESET),
        .SIGMA_RAND(SIGMA_RAND),
        .SK0_RAND(SK0_RAND),
        .SK1_RAND(SK1_RAND));
endmodule

(* ORIG_REF_NAME = "BIKE" *) 
module design_1_BIKE_0_0_BIKE
   (PK_OUT,
    KEYGEN_DONE,
    SK0_RAND,
    CLK,
    SK1_RAND,
    RESET,
    SIGMA_RAND,
    ENABLE);
  output [31:0]PK_OUT;
  output KEYGEN_DONE;
  input [13:0]SK0_RAND;
  input CLK;
  input [13:0]SK1_RAND;
  input RESET;
  input [31:0]SIGMA_RAND;
  input ENABLE;

  wire [3:0]BIT_POSITION_D;
  wire [3:0]BIT_POSITION_D_0;
  wire BRAM_SK_n_64;
  wire BRAM_SK_n_65;
  wire BRAM_SK_n_66;
  wire BRAM_SK_n_67;
  wire CLK;
  wire DONE_i_1__3_n_0;
  wire ENABLE;
  wire \FSM_onehot_STATE[0]_i_1__1_n_0 ;
  wire \FSM_onehot_STATE[1]_i_1__1_n_0 ;
  wire \FSM_onehot_STATE[2]_i_1__1_n_0 ;
  wire \FSM_onehot_STATE[3]_i_1__1_n_0 ;
  wire \FSM_onehot_STATE_reg_n_0_[0] ;
  wire \FSM_onehot_STATE_reg_n_0_[3] ;
  wire [8:0]\I0_BRAM.BRAM_SK/ADDR_A ;
  wire [8:0]\I0_BRAM.BRAM_SK/ADDR_B ;
  wire [31:0]\I0_BRAM.BRAM_SK/DIN_A ;
  wire [31:0]\I0_BRAM.BRAM_SK/DIN_B ;
  wire \I0_BRAM.BRAM_SK/REN_BRAM0 ;
  wire \I0_BRAM.BRAM_SK/REN_BRAM1 ;
  wire \I0_BRAM.BRAM_SK/WREN_A ;
  wire \I0_BRAM.BRAM_SK/WREN_B ;
  wire INV_ENABLE;
  wire INV_ENABLE_reg_n_0;
  wire INV_RESET;
  wire INV_RESET_reg_n_0;
  wire INV_n_0;
  wire KEYGEN_DONE;
  wire KEYGEN_SAMPLE_ENABLE;
  wire KEYGEN_SAMPLE_ENABLE_reg_n_0;
  wire [31:0]PK_OUT;
  wire RESET;
  wire SAMPLE_RESET;
  wire SAMPLE_RESET_reg_n_0;
  wire [31:0]SIGMA_RAND;
  wire [7:0]SIGMA_REG_EN__0;
  wire [2:0]SIGMA_SAMPLE_ADDR;
  wire [31:0]SIGMA_SAMPLE_DOUT;
  wire SIGMA_SAMPLE_ENABLE;
  wire SIGMA_SAMPLE_ENABLE_reg_n_0;
  wire SIGMA_SAMPLE_RESET;
  wire SIGMA_SAMPLE_RESET_reg_n_0;
  wire SIGMA_SAMPLE_WREN;
  wire [31:0]SK0_INV_DOUT;
  wire [13:0]SK0_RAND;
  wire SK0_SAMPLE_DONE;
  wire SK0_SAMPLE_RDEN;
  wire [31:0]SK1_INV_DOUT;
  wire [13:0]SK1_RAND;
  wire SK1_SAMPLE_DONE;
  wire SK1_SAMPLE_RDEN;
  wire [31:0]\NLW_REG_SIGMA[0].REG_Q_UNCONNECTED ;
  wire [31:0]\NLW_REG_SIGMA[1].REG_Q_UNCONNECTED ;
  wire [31:0]\NLW_REG_SIGMA[2].REG_Q_UNCONNECTED ;
  wire [31:0]\NLW_REG_SIGMA[3].REG_Q_UNCONNECTED ;
  wire [31:0]\NLW_REG_SIGMA[4].REG_Q_UNCONNECTED ;
  wire [31:0]\NLW_REG_SIGMA[5].REG_Q_UNCONNECTED ;
  wire [31:0]\NLW_REG_SIGMA[6].REG_Q_UNCONNECTED ;
  wire [31:0]\NLW_REG_SIGMA[7].REG_Q_UNCONNECTED ;
  wire NLW_SAMPLE_SIGMA_DONE_UNCONNECTED;
  wire NLW_SAMPLE_SIGMA_RDEN_UNCONNECTED;

  design_1_BIKE_0_0_BIKE_BRAM BRAM_SK
       (.ADDRARDADDR(\I0_BRAM.BRAM_SK/ADDR_A ),
        .ADDRBWRADDR(\I0_BRAM.BRAM_SK/ADDR_B ),
        .CLK(CLK),
        .\COUNT_reg[0] (BIT_POSITION_D_0),
        .DIADI(\I0_BRAM.BRAM_SK/DIN_A ),
        .DIBDI(\I0_BRAM.BRAM_SK/DIN_B ),
        .DOADO(SK0_INV_DOUT),
        .DOBDO(SK1_INV_DOUT),
        .Q(BIT_POSITION_D),
        .\REG[3].FF (BRAM_SK_n_64),
        .\REG[3].FF_0 (BRAM_SK_n_65),
        .\REG[3].FF_1 (BRAM_SK_n_66),
        .\REG[3].FF_2 (BRAM_SK_n_67),
        .REN_BRAM0(\I0_BRAM.BRAM_SK/REN_BRAM0 ),
        .REN_BRAM1(\I0_BRAM.BRAM_SK/REN_BRAM1 ),
        .RESET(RESET),
        .WEA(\I0_BRAM.BRAM_SK/WREN_A ),
        .WEBWE(\I0_BRAM.BRAM_SK/WREN_B ));
  LUT2 #(
    .INIT(4'h2)) 
    DONE_i_1__3
       (.I0(INV_n_0),
        .I1(INV_RESET_reg_n_0),
        .O(DONE_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_STATE[0]_i_1__1 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(ENABLE),
        .O(\FSM_onehot_STATE[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h8FFF8888)) 
    \FSM_onehot_STATE[1]_i_1__1 
       (.I0(ENABLE),
        .I1(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I2(SK0_SAMPLE_DONE),
        .I3(SK1_SAMPLE_DONE),
        .I4(KEYGEN_SAMPLE_ENABLE),
        .O(\FSM_onehot_STATE[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \FSM_onehot_STATE[2]_i_1__1 
       (.I0(SK0_SAMPLE_DONE),
        .I1(SK1_SAMPLE_DONE),
        .I2(KEYGEN_SAMPLE_ENABLE),
        .I3(KEYGEN_DONE),
        .I4(INV_ENABLE),
        .O(\FSM_onehot_STATE[2]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \FSM_onehot_STATE[3]_i_1__1 
       (.I0(KEYGEN_DONE),
        .I1(INV_ENABLE),
        .I2(\FSM_onehot_STATE_reg_n_0_[3] ),
        .O(\FSM_onehot_STATE[3]_i_1__1_n_0 ));
  (* FSM_ENCODED_STATES = "s_keygen_sample:00010,s_keygen_pk:00100,s_output:01000,s_done:10000,s_reset:00001" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_STATE_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_STATE[0]_i_1__1_n_0 ),
        .Q(\FSM_onehot_STATE_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s_keygen_sample:00010,s_keygen_pk:00100,s_output:01000,s_done:10000,s_reset:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_STATE[1]_i_1__1_n_0 ),
        .Q(KEYGEN_SAMPLE_ENABLE),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s_keygen_sample:00010,s_keygen_pk:00100,s_output:01000,s_done:10000,s_reset:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_STATE[2]_i_1__1_n_0 ),
        .Q(INV_ENABLE),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s_keygen_sample:00010,s_keygen_pk:00100,s_output:01000,s_done:10000,s_reset:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_STATE[3]_i_1__1_n_0 ),
        .Q(\FSM_onehot_STATE_reg_n_0_[3] ),
        .R(1'b0));
  design_1_BIKE_0_0_BIKE_INVERSION INV
       (.ADDRARDADDR(\I0_BRAM.BRAM_SK/ADDR_A ),
        .ADDRBWRADDR(\I0_BRAM.BRAM_SK/ADDR_B ),
        .CLK(CLK),
        .DOADO(SK0_INV_DOUT),
        .DOBDO(SK1_INV_DOUT),
        .DONE_INT_reg_0(INV_n_0),
        .DONE_reg_0(DONE_i_1__3_n_0),
        .\FSM_onehot_STATE_reg[1]_0 (INV_ENABLE_reg_n_0),
        .\FSM_onehot_STATE_reg[5]_rep (INV_RESET_reg_n_0),
        .KEYGEN_DONE(KEYGEN_DONE),
        .PK_OUT(PK_OUT),
        .RAMB36E1_inst(KEYGEN_SAMPLE_ENABLE_reg_n_0),
        .REN_BRAM0(\I0_BRAM.BRAM_SK/REN_BRAM0 ),
        .REN_BRAM1(\I0_BRAM.BRAM_SK/REN_BRAM1 ),
        .SK0_RAND(SK0_RAND[13:5]),
        .SK0_SAMPLE_RDEN(SK0_SAMPLE_RDEN),
        .SK1_RAND(SK1_RAND[13:5]),
        .SK1_SAMPLE_RDEN(SK1_SAMPLE_RDEN));
  FDRE INV_ENABLE_reg
       (.C(CLK),
        .CE(1'b1),
        .D(INV_ENABLE),
        .Q(INV_ENABLE_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    INV_RESET_i_1
       (.I0(KEYGEN_SAMPLE_ENABLE),
        .I1(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(INV_RESET));
  FDRE INV_RESET_reg
       (.C(CLK),
        .CE(1'b1),
        .D(INV_RESET),
        .Q(INV_RESET_reg_n_0),
        .R(1'b0));
  FDRE KEYGEN_SAMPLE_ENABLE_reg
       (.C(CLK),
        .CE(1'b1),
        .D(KEYGEN_SAMPLE_ENABLE),
        .Q(KEYGEN_SAMPLE_ENABLE_reg_n_0),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* SIZE = "32" *) 
  design_1_BIKE_0_0_RegisterFDRE__parameterized0__3 \REG_SIGMA[0].REG 
       (.CLK(CLK),
        .D(SIGMA_SAMPLE_DOUT),
        .EN(SIGMA_REG_EN__0[0]),
        .Q(\NLW_REG_SIGMA[0].REG_Q_UNCONNECTED [31:0]),
        .RST(RESET));
  (* DONT_TOUCH *) 
  (* SIZE = "32" *) 
  design_1_BIKE_0_0_RegisterFDRE__parameterized0__4 \REG_SIGMA[1].REG 
       (.CLK(CLK),
        .D(SIGMA_SAMPLE_DOUT),
        .EN(SIGMA_REG_EN__0[1]),
        .Q(\NLW_REG_SIGMA[1].REG_Q_UNCONNECTED [31:0]),
        .RST(RESET));
  (* DONT_TOUCH *) 
  (* SIZE = "32" *) 
  design_1_BIKE_0_0_RegisterFDRE__parameterized0__5 \REG_SIGMA[2].REG 
       (.CLK(CLK),
        .D(SIGMA_SAMPLE_DOUT),
        .EN(SIGMA_REG_EN__0[2]),
        .Q(\NLW_REG_SIGMA[2].REG_Q_UNCONNECTED [31:0]),
        .RST(RESET));
  (* DONT_TOUCH *) 
  (* SIZE = "32" *) 
  design_1_BIKE_0_0_RegisterFDRE__parameterized0__6 \REG_SIGMA[3].REG 
       (.CLK(CLK),
        .D(SIGMA_SAMPLE_DOUT),
        .EN(SIGMA_REG_EN__0[3]),
        .Q(\NLW_REG_SIGMA[3].REG_Q_UNCONNECTED [31:0]),
        .RST(RESET));
  (* DONT_TOUCH *) 
  (* SIZE = "32" *) 
  design_1_BIKE_0_0_RegisterFDRE__parameterized0__7 \REG_SIGMA[4].REG 
       (.CLK(CLK),
        .D(SIGMA_SAMPLE_DOUT),
        .EN(SIGMA_REG_EN__0[4]),
        .Q(\NLW_REG_SIGMA[4].REG_Q_UNCONNECTED [31:0]),
        .RST(RESET));
  (* DONT_TOUCH *) 
  (* SIZE = "32" *) 
  design_1_BIKE_0_0_RegisterFDRE__parameterized0__8 \REG_SIGMA[5].REG 
       (.CLK(CLK),
        .D(SIGMA_SAMPLE_DOUT),
        .EN(SIGMA_REG_EN__0[5]),
        .Q(\NLW_REG_SIGMA[5].REG_Q_UNCONNECTED [31:0]),
        .RST(RESET));
  (* DONT_TOUCH *) 
  (* SIZE = "32" *) 
  design_1_BIKE_0_0_RegisterFDRE__parameterized0__9 \REG_SIGMA[6].REG 
       (.CLK(CLK),
        .D(SIGMA_SAMPLE_DOUT),
        .EN(SIGMA_REG_EN__0[6]),
        .Q(\NLW_REG_SIGMA[6].REG_Q_UNCONNECTED [31:0]),
        .RST(RESET));
  (* DONT_TOUCH *) 
  (* SIZE = "32" *) 
  design_1_BIKE_0_0_RegisterFDRE__parameterized0 \REG_SIGMA[7].REG 
       (.CLK(CLK),
        .D(SIGMA_SAMPLE_DOUT),
        .EN(SIGMA_REG_EN__0[7]),
        .Q(\NLW_REG_SIGMA[7].REG_Q_UNCONNECTED [31:0]),
        .RST(RESET));
  FDRE SAMPLE_RESET_reg
       (.C(CLK),
        .CE(1'b1),
        .D(SAMPLE_RESET),
        .Q(SAMPLE_RESET_reg_n_0),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* SAMPLE_LENGTH = "256" *) 
  design_1_BIKE_0_0_BIKE_SAMPLER_UNIFORM SAMPLE_SIGMA
       (.ADDR(SIGMA_SAMPLE_ADDR),
        .CLK(CLK),
        .DONE(NLW_SAMPLE_SIGMA_DONE_UNCONNECTED),
        .DOUT(SIGMA_SAMPLE_DOUT),
        .ENABLE(SIGMA_SAMPLE_ENABLE_reg_n_0),
        .NEW_RAND(SIGMA_RAND),
        .RDEN(NLW_SAMPLE_SIGMA_RDEN_UNCONNECTED),
        .RESET(SIGMA_SAMPLE_RESET_reg_n_0),
        .WREN(SIGMA_SAMPLE_WREN));
  design_1_BIKE_0_0_BIKE_SAMPLER SAMPLE_SK0
       (.CLK(CLK),
        .\COUNT_reg[0] (BRAM_SK_n_64),
        .\COUNT_reg[0]_0 (BRAM_SK_n_65),
        .DIADI(\I0_BRAM.BRAM_SK/DIN_A ),
        .DOADO(SK0_INV_DOUT),
        .Q(BIT_POSITION_D),
        .\REG[0].FF (KEYGEN_SAMPLE_ENABLE_reg_n_0),
        .\REG[4].FF (SAMPLE_RESET_reg_n_0),
        .SK0_RAND(SK0_RAND),
        .SK0_SAMPLE_DONE(SK0_SAMPLE_DONE),
        .SK0_SAMPLE_RDEN(SK0_SAMPLE_RDEN),
        .WEA(\I0_BRAM.BRAM_SK/WREN_A ));
  design_1_BIKE_0_0_BIKE_SAMPLER_0 SAMPLE_SK1
       (.CLK(CLK),
        .\COUNT_reg[0] (BRAM_SK_n_66),
        .\COUNT_reg[0]_0 (BRAM_SK_n_67),
        .DIBDI(\I0_BRAM.BRAM_SK/DIN_B ),
        .DOBDO(SK1_INV_DOUT),
        .Q(BIT_POSITION_D_0),
        .\REG[0].FF (SAMPLE_RESET_reg_n_0),
        .\REG[4].FF (KEYGEN_SAMPLE_ENABLE_reg_n_0),
        .SK1_RAND(SK1_RAND),
        .SK1_SAMPLE_DONE(SK1_SAMPLE_DONE),
        .SK1_SAMPLE_RDEN(SK1_SAMPLE_RDEN),
        .WEBWE(\I0_BRAM.BRAM_SK/WREN_B ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    SIGMA_REG_EN
       (.I0(SIGMA_SAMPLE_ADDR[0]),
        .I1(SIGMA_SAMPLE_ADDR[2]),
        .I2(SIGMA_SAMPLE_WREN),
        .I3(SIGMA_SAMPLE_ADDR[1]),
        .O(SIGMA_REG_EN__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \SIGMA_REG_EN_inferred__0/i_ 
       (.I0(SIGMA_SAMPLE_ADDR[1]),
        .I1(SIGMA_SAMPLE_ADDR[2]),
        .I2(SIGMA_SAMPLE_ADDR[0]),
        .I3(SIGMA_SAMPLE_WREN),
        .O(SIGMA_REG_EN__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \SIGMA_REG_EN_inferred__1/i_ 
       (.I0(SIGMA_SAMPLE_ADDR[0]),
        .I1(SIGMA_SAMPLE_ADDR[2]),
        .I2(SIGMA_SAMPLE_ADDR[1]),
        .I3(SIGMA_SAMPLE_WREN),
        .O(SIGMA_REG_EN__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SIGMA_REG_EN_inferred__2/i_ 
       (.I0(SIGMA_SAMPLE_WREN),
        .I1(SIGMA_SAMPLE_ADDR[2]),
        .I2(SIGMA_SAMPLE_ADDR[0]),
        .I3(SIGMA_SAMPLE_ADDR[1]),
        .O(SIGMA_REG_EN__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \SIGMA_REG_EN_inferred__3/i_ 
       (.I0(SIGMA_SAMPLE_ADDR[0]),
        .I1(SIGMA_SAMPLE_ADDR[1]),
        .I2(SIGMA_SAMPLE_WREN),
        .I3(SIGMA_SAMPLE_ADDR[2]),
        .O(SIGMA_REG_EN__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SIGMA_REG_EN_inferred__4/i_ 
       (.I0(SIGMA_SAMPLE_ADDR[2]),
        .I1(SIGMA_SAMPLE_ADDR[1]),
        .I2(SIGMA_SAMPLE_ADDR[0]),
        .I3(SIGMA_SAMPLE_WREN),
        .O(SIGMA_REG_EN__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SIGMA_REG_EN_inferred__5/i_ 
       (.I0(SIGMA_SAMPLE_ADDR[2]),
        .I1(SIGMA_SAMPLE_ADDR[0]),
        .I2(SIGMA_SAMPLE_WREN),
        .I3(SIGMA_SAMPLE_ADDR[1]),
        .O(SIGMA_REG_EN__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SIGMA_REG_EN_inferred__6/i_ 
       (.I0(SIGMA_SAMPLE_WREN),
        .I1(SIGMA_SAMPLE_ADDR[2]),
        .I2(SIGMA_SAMPLE_ADDR[0]),
        .I3(SIGMA_SAMPLE_ADDR[1]),
        .O(SIGMA_REG_EN__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'hE)) 
    SIGMA_SAMPLE_ENABLE_i_1
       (.I0(KEYGEN_SAMPLE_ENABLE),
        .I1(INV_ENABLE),
        .O(SIGMA_SAMPLE_ENABLE));
  FDRE SIGMA_SAMPLE_ENABLE_reg
       (.C(CLK),
        .CE(1'b1),
        .D(SIGMA_SAMPLE_ENABLE),
        .Q(SIGMA_SAMPLE_ENABLE_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'hE)) 
    SIGMA_SAMPLE_RESET_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[3] ),
        .I1(\FSM_onehot_STATE_reg_n_0_[0] ),
        .O(SIGMA_SAMPLE_RESET));
  FDRE SIGMA_SAMPLE_RESET_reg
       (.C(CLK),
        .CE(1'b1),
        .D(SIGMA_SAMPLE_RESET),
        .Q(SIGMA_SAMPLE_RESET_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \__2/i_ 
       (.I0(\FSM_onehot_STATE_reg_n_0_[3] ),
        .I1(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I2(INV_ENABLE),
        .O(SAMPLE_RESET));
endmodule

(* ORIG_REF_NAME = "BIKE_BRAM" *) 
module design_1_BIKE_0_0_BIKE_BRAM
   (DOADO,
    DOBDO,
    \REG[3].FF ,
    \REG[3].FF_0 ,
    \REG[3].FF_1 ,
    \REG[3].FF_2 ,
    CLK,
    REN_BRAM0,
    REN_BRAM1,
    RESET,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI,
    WEA,
    WEBWE,
    Q,
    \COUNT_reg[0] );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output \REG[3].FF ;
  output \REG[3].FF_0 ;
  output \REG[3].FF_1 ;
  output \REG[3].FF_2 ;
  input CLK;
  input REN_BRAM0;
  input REN_BRAM1;
  input RESET;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [31:0]DIBDI;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [3:0]Q;
  input [3:0]\COUNT_reg[0] ;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire CLK;
  wire [3:0]\COUNT_reg[0] ;
  wire [31:0]DIADI;
  wire [31:0]DIBDI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [3:0]Q;
  wire \REG[3].FF ;
  wire \REG[3].FF_0 ;
  wire \REG[3].FF_1 ;
  wire \REG[3].FF_2 ;
  wire REN_BRAM0;
  wire REN_BRAM1;
  wire RESET;
  wire [0:0]WEA;
  wire [0:0]WEBWE;

  design_1_BIKE_0_0_BIKE_GENERIC_BRAM_SHARED \I0_BRAM.BRAM_SK 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .CLK(CLK),
        .\COUNT_reg[0] (\COUNT_reg[0] ),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .\REG[3].FF (\REG[3].FF ),
        .\REG[3].FF_0 (\REG[3].FF_0 ),
        .\REG[3].FF_1 (\REG[3].FF_1 ),
        .\REG[3].FF_2 (\REG[3].FF_2 ),
        .REN_BRAM0(REN_BRAM0),
        .REN_BRAM1(REN_BRAM1),
        .RESET(RESET),
        .WEA(WEA),
        .WEBWE(WEBWE));
endmodule

(* ORIG_REF_NAME = "BIKE_BRAM_DUAL_PORT" *) 
module design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT
   (DOUT_SAMP,
    CLK,
    RDEN_BRAM,
    RAMB36E1_inst_0,
    ADDRARDADDR,
    DIADI,
    WEA);
  output [31:0]DOUT_SAMP;
  input CLK;
  input RDEN_BRAM;
  input RAMB36E1_inst_0;
  input [8:0]ADDRARDADDR;
  input [31:0]DIADI;
  input [0:0]WEA;

  wire [8:0]ADDRARDADDR;
  wire CLK;
  wire [31:0]DIADI;
  wire [31:0]DOUT_SAMP;
  wire RAMB36E1_inst_0;
  wire RAMB36E1_inst_n_36;
  wire RAMB36E1_inst_n_37;
  wire RAMB36E1_inst_n_38;
  wire RAMB36E1_inst_n_39;
  wire RAMB36E1_inst_n_40;
  wire RAMB36E1_inst_n_41;
  wire RAMB36E1_inst_n_42;
  wire RAMB36E1_inst_n_43;
  wire RAMB36E1_inst_n_44;
  wire RAMB36E1_inst_n_45;
  wire RAMB36E1_inst_n_46;
  wire RAMB36E1_inst_n_47;
  wire RAMB36E1_inst_n_48;
  wire RAMB36E1_inst_n_49;
  wire RAMB36E1_inst_n_50;
  wire RAMB36E1_inst_n_51;
  wire RAMB36E1_inst_n_52;
  wire RAMB36E1_inst_n_53;
  wire RAMB36E1_inst_n_54;
  wire RAMB36E1_inst_n_55;
  wire RAMB36E1_inst_n_56;
  wire RAMB36E1_inst_n_57;
  wire RAMB36E1_inst_n_58;
  wire RAMB36E1_inst_n_59;
  wire RAMB36E1_inst_n_60;
  wire RAMB36E1_inst_n_61;
  wire RAMB36E1_inst_n_62;
  wire RAMB36E1_inst_n_63;
  wire RAMB36E1_inst_n_64;
  wire RAMB36E1_inst_n_65;
  wire RAMB36E1_inst_n_66;
  wire RAMB36E1_inst_n_67;
  wire RDEN_BRAM;
  wire [0:0]WEA;
  wire NLW_RAMB36E1_inst_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAMB36E1_inst_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAMB36E1_inst_DBITERR_UNCONNECTED;
  wire NLW_RAMB36E1_inst_SBITERR_UNCONNECTED;
  wire [3:0]NLW_RAMB36E1_inst_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAMB36E1_inst_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAMB36E1_inst_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAMB36E1_inst_RDADDRECC_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    RAMB36E1_inst
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_RAMB36E1_inst_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAMB36E1_inst_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_RAMB36E1_inst_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOUT_SAMP),
        .DOBDO({RAMB36E1_inst_n_36,RAMB36E1_inst_n_37,RAMB36E1_inst_n_38,RAMB36E1_inst_n_39,RAMB36E1_inst_n_40,RAMB36E1_inst_n_41,RAMB36E1_inst_n_42,RAMB36E1_inst_n_43,RAMB36E1_inst_n_44,RAMB36E1_inst_n_45,RAMB36E1_inst_n_46,RAMB36E1_inst_n_47,RAMB36E1_inst_n_48,RAMB36E1_inst_n_49,RAMB36E1_inst_n_50,RAMB36E1_inst_n_51,RAMB36E1_inst_n_52,RAMB36E1_inst_n_53,RAMB36E1_inst_n_54,RAMB36E1_inst_n_55,RAMB36E1_inst_n_56,RAMB36E1_inst_n_57,RAMB36E1_inst_n_58,RAMB36E1_inst_n_59,RAMB36E1_inst_n_60,RAMB36E1_inst_n_61,RAMB36E1_inst_n_62,RAMB36E1_inst_n_63,RAMB36E1_inst_n_64,RAMB36E1_inst_n_65,RAMB36E1_inst_n_66,RAMB36E1_inst_n_67}),
        .DOPADOP(NLW_RAMB36E1_inst_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAMB36E1_inst_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAMB36E1_inst_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RDEN_BRAM),
        .ENBWREN(RDEN_BRAM),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_RAMB36E1_inst_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(RDEN_BRAM),
        .REGCEB(RDEN_BRAM),
        .RSTRAMARSTRAM(RAMB36E1_inst_0),
        .RSTRAMB(RAMB36E1_inst_0),
        .RSTREGARSTREG(RAMB36E1_inst_0),
        .RSTREGB(RAMB36E1_inst_0),
        .SBITERR(NLW_RAMB36E1_inst_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "BIKE_BRAM_DUAL_PORT" *) 
module design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT_11
   (DOUT,
    CLK,
    RDEN_BRAM,
    RAMB36E1_inst_0,
    ADDRARDADDR,
    DIADI,
    WEA);
  output [31:0]DOUT;
  input CLK;
  input RDEN_BRAM;
  input RAMB36E1_inst_0;
  input [8:0]ADDRARDADDR;
  input [31:0]DIADI;
  input [0:0]WEA;

  wire [8:0]ADDRARDADDR;
  wire CLK;
  wire [31:0]DIADI;
  wire [31:0]DOUT;
  wire RAMB36E1_inst_0;
  wire RAMB36E1_inst_n_36;
  wire RAMB36E1_inst_n_37;
  wire RAMB36E1_inst_n_38;
  wire RAMB36E1_inst_n_39;
  wire RAMB36E1_inst_n_40;
  wire RAMB36E1_inst_n_41;
  wire RAMB36E1_inst_n_42;
  wire RAMB36E1_inst_n_43;
  wire RAMB36E1_inst_n_44;
  wire RAMB36E1_inst_n_45;
  wire RAMB36E1_inst_n_46;
  wire RAMB36E1_inst_n_47;
  wire RAMB36E1_inst_n_48;
  wire RAMB36E1_inst_n_49;
  wire RAMB36E1_inst_n_50;
  wire RAMB36E1_inst_n_51;
  wire RAMB36E1_inst_n_52;
  wire RAMB36E1_inst_n_53;
  wire RAMB36E1_inst_n_54;
  wire RAMB36E1_inst_n_55;
  wire RAMB36E1_inst_n_56;
  wire RAMB36E1_inst_n_57;
  wire RAMB36E1_inst_n_58;
  wire RAMB36E1_inst_n_59;
  wire RAMB36E1_inst_n_60;
  wire RAMB36E1_inst_n_61;
  wire RAMB36E1_inst_n_62;
  wire RAMB36E1_inst_n_63;
  wire RAMB36E1_inst_n_64;
  wire RAMB36E1_inst_n_65;
  wire RAMB36E1_inst_n_66;
  wire RAMB36E1_inst_n_67;
  wire RDEN_BRAM;
  wire [0:0]WEA;
  wire NLW_RAMB36E1_inst_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAMB36E1_inst_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAMB36E1_inst_DBITERR_UNCONNECTED;
  wire NLW_RAMB36E1_inst_SBITERR_UNCONNECTED;
  wire [3:0]NLW_RAMB36E1_inst_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAMB36E1_inst_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAMB36E1_inst_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAMB36E1_inst_RDADDRECC_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    RAMB36E1_inst
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_RAMB36E1_inst_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAMB36E1_inst_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_RAMB36E1_inst_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOUT),
        .DOBDO({RAMB36E1_inst_n_36,RAMB36E1_inst_n_37,RAMB36E1_inst_n_38,RAMB36E1_inst_n_39,RAMB36E1_inst_n_40,RAMB36E1_inst_n_41,RAMB36E1_inst_n_42,RAMB36E1_inst_n_43,RAMB36E1_inst_n_44,RAMB36E1_inst_n_45,RAMB36E1_inst_n_46,RAMB36E1_inst_n_47,RAMB36E1_inst_n_48,RAMB36E1_inst_n_49,RAMB36E1_inst_n_50,RAMB36E1_inst_n_51,RAMB36E1_inst_n_52,RAMB36E1_inst_n_53,RAMB36E1_inst_n_54,RAMB36E1_inst_n_55,RAMB36E1_inst_n_56,RAMB36E1_inst_n_57,RAMB36E1_inst_n_58,RAMB36E1_inst_n_59,RAMB36E1_inst_n_60,RAMB36E1_inst_n_61,RAMB36E1_inst_n_62,RAMB36E1_inst_n_63,RAMB36E1_inst_n_64,RAMB36E1_inst_n_65,RAMB36E1_inst_n_66,RAMB36E1_inst_n_67}),
        .DOPADOP(NLW_RAMB36E1_inst_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAMB36E1_inst_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAMB36E1_inst_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RDEN_BRAM),
        .ENBWREN(RDEN_BRAM),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_RAMB36E1_inst_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(RDEN_BRAM),
        .REGCEB(RDEN_BRAM),
        .RSTRAMARSTRAM(RAMB36E1_inst_0),
        .RSTRAMB(RAMB36E1_inst_0),
        .RSTREGARSTREG(RAMB36E1_inst_0),
        .RSTREGB(RAMB36E1_inst_0),
        .SBITERR(NLW_RAMB36E1_inst_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "BIKE_BRAM_DUAL_PORT" *) 
module design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT_12
   (DOADO,
    DOBDO,
    \REG[3].FF ,
    \REG[3].FF_0 ,
    \REG[3].FF_1 ,
    \REG[3].FF_2 ,
    CLK,
    REN_BRAM0,
    REN_BRAM1,
    RESET,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI,
    WEA,
    WEBWE,
    Q,
    \COUNT_reg[0] );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output \REG[3].FF ;
  output \REG[3].FF_0 ;
  output \REG[3].FF_1 ;
  output \REG[3].FF_2 ;
  input CLK;
  input REN_BRAM0;
  input REN_BRAM1;
  input RESET;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [31:0]DIBDI;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [3:0]Q;
  input [3:0]\COUNT_reg[0] ;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire CLK;
  wire \COUNT[6]_i_14__0_n_0 ;
  wire \COUNT[6]_i_14_n_0 ;
  wire \COUNT[6]_i_15__0_n_0 ;
  wire \COUNT[6]_i_15_n_0 ;
  wire \COUNT[6]_i_16__0_n_0 ;
  wire \COUNT[6]_i_16_n_0 ;
  wire \COUNT[6]_i_17__0_n_0 ;
  wire \COUNT[6]_i_17_n_0 ;
  wire \COUNT[6]_i_18__0_n_0 ;
  wire \COUNT[6]_i_18_n_0 ;
  wire \COUNT[6]_i_19__0_n_0 ;
  wire \COUNT[6]_i_19_n_0 ;
  wire \COUNT[6]_i_20__0_n_0 ;
  wire \COUNT[6]_i_20_n_0 ;
  wire \COUNT[6]_i_21__0_n_0 ;
  wire \COUNT[6]_i_21_n_0 ;
  wire [3:0]\COUNT_reg[0] ;
  wire \COUNT_reg[6]_i_10__0_n_0 ;
  wire \COUNT_reg[6]_i_10_n_0 ;
  wire \COUNT_reg[6]_i_11__0_n_0 ;
  wire \COUNT_reg[6]_i_11_n_0 ;
  wire \COUNT_reg[6]_i_12__0_n_0 ;
  wire \COUNT_reg[6]_i_12_n_0 ;
  wire \COUNT_reg[6]_i_13__0_n_0 ;
  wire \COUNT_reg[6]_i_13_n_0 ;
  wire [31:0]DIADI;
  wire [31:0]DIBDI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [3:0]Q;
  wire \REG[3].FF ;
  wire \REG[3].FF_0 ;
  wire \REG[3].FF_1 ;
  wire \REG[3].FF_2 ;
  wire REN_BRAM0;
  wire REN_BRAM1;
  wire RESET;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire NLW_RAMB36E1_inst_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAMB36E1_inst_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAMB36E1_inst_DBITERR_UNCONNECTED;
  wire NLW_RAMB36E1_inst_SBITERR_UNCONNECTED;
  wire [3:0]NLW_RAMB36E1_inst_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAMB36E1_inst_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAMB36E1_inst_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAMB36E1_inst_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \COUNT[6]_i_14 
       (.I0(DOADO[3]),
        .I1(DOADO[2]),
        .I2(Q[1]),
        .I3(DOADO[1]),
        .I4(Q[0]),
        .I5(DOADO[0]),
        .O(\COUNT[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \COUNT[6]_i_14__0 
       (.I0(DOBDO[3]),
        .I1(DOBDO[2]),
        .I2(\COUNT_reg[0] [1]),
        .I3(DOBDO[1]),
        .I4(\COUNT_reg[0] [0]),
        .I5(DOBDO[0]),
        .O(\COUNT[6]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \COUNT[6]_i_15 
       (.I0(DOADO[7]),
        .I1(DOADO[6]),
        .I2(Q[1]),
        .I3(DOADO[5]),
        .I4(Q[0]),
        .I5(DOADO[4]),
        .O(\COUNT[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \COUNT[6]_i_15__0 
       (.I0(DOBDO[7]),
        .I1(DOBDO[6]),
        .I2(\COUNT_reg[0] [1]),
        .I3(DOBDO[5]),
        .I4(\COUNT_reg[0] [0]),
        .I5(DOBDO[4]),
        .O(\COUNT[6]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \COUNT[6]_i_16 
       (.I0(DOADO[11]),
        .I1(DOADO[10]),
        .I2(Q[1]),
        .I3(DOADO[9]),
        .I4(Q[0]),
        .I5(DOADO[8]),
        .O(\COUNT[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \COUNT[6]_i_16__0 
       (.I0(DOBDO[11]),
        .I1(DOBDO[10]),
        .I2(\COUNT_reg[0] [1]),
        .I3(DOBDO[9]),
        .I4(\COUNT_reg[0] [0]),
        .I5(DOBDO[8]),
        .O(\COUNT[6]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \COUNT[6]_i_17 
       (.I0(DOADO[15]),
        .I1(DOADO[14]),
        .I2(Q[1]),
        .I3(DOADO[13]),
        .I4(Q[0]),
        .I5(DOADO[12]),
        .O(\COUNT[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \COUNT[6]_i_17__0 
       (.I0(DOBDO[15]),
        .I1(DOBDO[14]),
        .I2(\COUNT_reg[0] [1]),
        .I3(DOBDO[13]),
        .I4(\COUNT_reg[0] [0]),
        .I5(DOBDO[12]),
        .O(\COUNT[6]_i_17__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \COUNT[6]_i_18 
       (.I0(DOADO[19]),
        .I1(DOADO[18]),
        .I2(Q[1]),
        .I3(DOADO[17]),
        .I4(Q[0]),
        .I5(DOADO[16]),
        .O(\COUNT[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \COUNT[6]_i_18__0 
       (.I0(DOBDO[19]),
        .I1(DOBDO[18]),
        .I2(\COUNT_reg[0] [1]),
        .I3(DOBDO[17]),
        .I4(\COUNT_reg[0] [0]),
        .I5(DOBDO[16]),
        .O(\COUNT[6]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \COUNT[6]_i_19 
       (.I0(DOADO[23]),
        .I1(DOADO[22]),
        .I2(Q[1]),
        .I3(DOADO[21]),
        .I4(Q[0]),
        .I5(DOADO[20]),
        .O(\COUNT[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \COUNT[6]_i_19__0 
       (.I0(DOBDO[23]),
        .I1(DOBDO[22]),
        .I2(\COUNT_reg[0] [1]),
        .I3(DOBDO[21]),
        .I4(\COUNT_reg[0] [0]),
        .I5(DOBDO[20]),
        .O(\COUNT[6]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \COUNT[6]_i_20 
       (.I0(DOADO[27]),
        .I1(DOADO[26]),
        .I2(Q[1]),
        .I3(DOADO[25]),
        .I4(Q[0]),
        .I5(DOADO[24]),
        .O(\COUNT[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \COUNT[6]_i_20__0 
       (.I0(DOBDO[27]),
        .I1(DOBDO[26]),
        .I2(\COUNT_reg[0] [1]),
        .I3(DOBDO[25]),
        .I4(\COUNT_reg[0] [0]),
        .I5(DOBDO[24]),
        .O(\COUNT[6]_i_20__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \COUNT[6]_i_21 
       (.I0(DOADO[31]),
        .I1(DOADO[30]),
        .I2(Q[1]),
        .I3(DOADO[29]),
        .I4(Q[0]),
        .I5(DOADO[28]),
        .O(\COUNT[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \COUNT[6]_i_21__0 
       (.I0(DOBDO[31]),
        .I1(DOBDO[30]),
        .I2(\COUNT_reg[0] [1]),
        .I3(DOBDO[29]),
        .I4(\COUNT_reg[0] [0]),
        .I5(DOBDO[28]),
        .O(\COUNT[6]_i_21__0_n_0 ));
  MUXF7 \COUNT_reg[6]_i_10 
       (.I0(\COUNT[6]_i_14_n_0 ),
        .I1(\COUNT[6]_i_15_n_0 ),
        .O(\COUNT_reg[6]_i_10_n_0 ),
        .S(Q[2]));
  MUXF7 \COUNT_reg[6]_i_10__0 
       (.I0(\COUNT[6]_i_14__0_n_0 ),
        .I1(\COUNT[6]_i_15__0_n_0 ),
        .O(\COUNT_reg[6]_i_10__0_n_0 ),
        .S(\COUNT_reg[0] [2]));
  MUXF7 \COUNT_reg[6]_i_11 
       (.I0(\COUNT[6]_i_16_n_0 ),
        .I1(\COUNT[6]_i_17_n_0 ),
        .O(\COUNT_reg[6]_i_11_n_0 ),
        .S(Q[2]));
  MUXF7 \COUNT_reg[6]_i_11__0 
       (.I0(\COUNT[6]_i_16__0_n_0 ),
        .I1(\COUNT[6]_i_17__0_n_0 ),
        .O(\COUNT_reg[6]_i_11__0_n_0 ),
        .S(\COUNT_reg[0] [2]));
  MUXF7 \COUNT_reg[6]_i_12 
       (.I0(\COUNT[6]_i_18_n_0 ),
        .I1(\COUNT[6]_i_19_n_0 ),
        .O(\COUNT_reg[6]_i_12_n_0 ),
        .S(Q[2]));
  MUXF7 \COUNT_reg[6]_i_12__0 
       (.I0(\COUNT[6]_i_18__0_n_0 ),
        .I1(\COUNT[6]_i_19__0_n_0 ),
        .O(\COUNT_reg[6]_i_12__0_n_0 ),
        .S(\COUNT_reg[0] [2]));
  MUXF7 \COUNT_reg[6]_i_13 
       (.I0(\COUNT[6]_i_20_n_0 ),
        .I1(\COUNT[6]_i_21_n_0 ),
        .O(\COUNT_reg[6]_i_13_n_0 ),
        .S(Q[2]));
  MUXF7 \COUNT_reg[6]_i_13__0 
       (.I0(\COUNT[6]_i_20__0_n_0 ),
        .I1(\COUNT[6]_i_21__0_n_0 ),
        .O(\COUNT_reg[6]_i_13__0_n_0 ),
        .S(\COUNT_reg[0] [2]));
  MUXF8 \COUNT_reg[6]_i_5 
       (.I0(\COUNT_reg[6]_i_10_n_0 ),
        .I1(\COUNT_reg[6]_i_11_n_0 ),
        .O(\REG[3].FF ),
        .S(Q[3]));
  MUXF8 \COUNT_reg[6]_i_5__0 
       (.I0(\COUNT_reg[6]_i_10__0_n_0 ),
        .I1(\COUNT_reg[6]_i_11__0_n_0 ),
        .O(\REG[3].FF_1 ),
        .S(\COUNT_reg[0] [3]));
  MUXF8 \COUNT_reg[6]_i_6 
       (.I0(\COUNT_reg[6]_i_12_n_0 ),
        .I1(\COUNT_reg[6]_i_13_n_0 ),
        .O(\REG[3].FF_0 ),
        .S(Q[3]));
  MUXF8 \COUNT_reg[6]_i_6__0 
       (.I0(\COUNT_reg[6]_i_12__0_n_0 ),
        .I1(\COUNT_reg[6]_i_13__0_n_0 ),
        .O(\REG[3].FF_2 ),
        .S(\COUNT_reg[0] [3]));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    RAMB36E1_inst
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b1,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_RAMB36E1_inst_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAMB36E1_inst_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_RAMB36E1_inst_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_RAMB36E1_inst_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAMB36E1_inst_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAMB36E1_inst_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(REN_BRAM0),
        .ENBWREN(REN_BRAM1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_RAMB36E1_inst_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(REN_BRAM0),
        .REGCEB(REN_BRAM1),
        .RSTRAMARSTRAM(RESET),
        .RSTRAMB(RESET),
        .RSTREGARSTREG(RESET),
        .RSTREGB(RESET),
        .SBITERR(NLW_RAMB36E1_inst_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "BIKE_BRAM_DUAL_PORT" *) 
module design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT_9
   (DOADO,
    PK_OUT,
    D,
    CLK,
    RDEN_BRAM,
    RAMB36E1_inst_0,
    ADDRARDADDR,
    DIADI,
    WEA,
    PK_OUT_0_sp_1,
    Q,
    DOUT,
    DOUT_SAMP,
    \REG[31].FF ,
    \REG[0].FF ,
    FIRST_SQUARING_IN_CHAIN,
    \REG[0].FF_0 ,
    \REG[1].FF ,
    \REG[2].FF ,
    \REG[3].FF ,
    \REG[4].FF ,
    \REG[5].FF ,
    \REG[6].FF ,
    \REG[7].FF ,
    \REG[8].FF ,
    \REG[9].FF ,
    \REG[10].FF ,
    \REG[11].FF ,
    \REG[12].FF ,
    \REG[13].FF ,
    \REG[14].FF ,
    \REG[15].FF ,
    \REG[16].FF ,
    \REG[17].FF ,
    \REG[18].FF ,
    \REG[19].FF ,
    \REG[20].FF ,
    \REG[21].FF ,
    \REG[22].FF ,
    \REG[23].FF ,
    \REG[24].FF ,
    \REG[25].FF ,
    \REG[26].FF ,
    \REG[27].FF ,
    \REG[28].FF ,
    \REG[29].FF ,
    \REG[30].FF ,
    \REG[31].FF_0 );
  output [31:0]DOADO;
  output [31:0]PK_OUT;
  output [31:0]D;
  input CLK;
  input RDEN_BRAM;
  input RAMB36E1_inst_0;
  input [8:0]ADDRARDADDR;
  input [31:0]DIADI;
  input [0:0]WEA;
  input PK_OUT_0_sp_1;
  input [3:0]Q;
  input [31:0]DOUT;
  input [31:0]DOUT_SAMP;
  input [31:0]\REG[31].FF ;
  input \REG[0].FF ;
  input FIRST_SQUARING_IN_CHAIN;
  input \REG[0].FF_0 ;
  input \REG[1].FF ;
  input \REG[2].FF ;
  input \REG[3].FF ;
  input \REG[4].FF ;
  input \REG[5].FF ;
  input \REG[6].FF ;
  input \REG[7].FF ;
  input \REG[8].FF ;
  input \REG[9].FF ;
  input \REG[10].FF ;
  input \REG[11].FF ;
  input \REG[12].FF ;
  input \REG[13].FF ;
  input \REG[14].FF ;
  input \REG[15].FF ;
  input \REG[16].FF ;
  input \REG[17].FF ;
  input \REG[18].FF ;
  input \REG[19].FF ;
  input \REG[20].FF ;
  input \REG[21].FF ;
  input \REG[22].FF ;
  input \REG[23].FF ;
  input \REG[24].FF ;
  input \REG[25].FF ;
  input \REG[26].FF ;
  input \REG[27].FF ;
  input \REG[28].FF ;
  input \REG[29].FF ;
  input \REG[30].FF ;
  input \REG[31].FF_0 ;

  wire [8:0]ADDRARDADDR;
  wire CLK;
  wire [31:0]D;
  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [31:0]DOUT;
  wire [31:0]DOUT_SAMP;
  wire FIRST_SQUARING_IN_CHAIN;
  wire [31:0]INV_DOUT;
  wire [31:0]PK_OUT;
  wire \PK_OUT[0]_INST_0_i_2_n_0 ;
  wire \PK_OUT[0]_INST_0_i_3_n_0 ;
  wire \PK_OUT[10]_INST_0_i_2_n_0 ;
  wire \PK_OUT[10]_INST_0_i_3_n_0 ;
  wire \PK_OUT[11]_INST_0_i_2_n_0 ;
  wire \PK_OUT[11]_INST_0_i_3_n_0 ;
  wire \PK_OUT[12]_INST_0_i_2_n_0 ;
  wire \PK_OUT[12]_INST_0_i_3_n_0 ;
  wire \PK_OUT[13]_INST_0_i_2_n_0 ;
  wire \PK_OUT[13]_INST_0_i_3_n_0 ;
  wire \PK_OUT[14]_INST_0_i_2_n_0 ;
  wire \PK_OUT[14]_INST_0_i_3_n_0 ;
  wire \PK_OUT[15]_INST_0_i_2_n_0 ;
  wire \PK_OUT[15]_INST_0_i_3_n_0 ;
  wire \PK_OUT[16]_INST_0_i_2_n_0 ;
  wire \PK_OUT[16]_INST_0_i_3_n_0 ;
  wire \PK_OUT[17]_INST_0_i_2_n_0 ;
  wire \PK_OUT[17]_INST_0_i_3_n_0 ;
  wire \PK_OUT[18]_INST_0_i_2_n_0 ;
  wire \PK_OUT[18]_INST_0_i_3_n_0 ;
  wire \PK_OUT[19]_INST_0_i_2_n_0 ;
  wire \PK_OUT[19]_INST_0_i_3_n_0 ;
  wire \PK_OUT[1]_INST_0_i_2_n_0 ;
  wire \PK_OUT[1]_INST_0_i_3_n_0 ;
  wire \PK_OUT[20]_INST_0_i_2_n_0 ;
  wire \PK_OUT[20]_INST_0_i_3_n_0 ;
  wire \PK_OUT[21]_INST_0_i_2_n_0 ;
  wire \PK_OUT[21]_INST_0_i_3_n_0 ;
  wire \PK_OUT[22]_INST_0_i_2_n_0 ;
  wire \PK_OUT[22]_INST_0_i_3_n_0 ;
  wire \PK_OUT[23]_INST_0_i_2_n_0 ;
  wire \PK_OUT[23]_INST_0_i_3_n_0 ;
  wire \PK_OUT[24]_INST_0_i_2_n_0 ;
  wire \PK_OUT[24]_INST_0_i_3_n_0 ;
  wire \PK_OUT[25]_INST_0_i_2_n_0 ;
  wire \PK_OUT[25]_INST_0_i_3_n_0 ;
  wire \PK_OUT[26]_INST_0_i_2_n_0 ;
  wire \PK_OUT[26]_INST_0_i_3_n_0 ;
  wire \PK_OUT[27]_INST_0_i_2_n_0 ;
  wire \PK_OUT[27]_INST_0_i_3_n_0 ;
  wire \PK_OUT[28]_INST_0_i_2_n_0 ;
  wire \PK_OUT[28]_INST_0_i_3_n_0 ;
  wire \PK_OUT[29]_INST_0_i_2_n_0 ;
  wire \PK_OUT[29]_INST_0_i_3_n_0 ;
  wire \PK_OUT[2]_INST_0_i_2_n_0 ;
  wire \PK_OUT[2]_INST_0_i_3_n_0 ;
  wire \PK_OUT[30]_INST_0_i_2_n_0 ;
  wire \PK_OUT[30]_INST_0_i_3_n_0 ;
  wire \PK_OUT[31]_INST_0_i_2_n_0 ;
  wire \PK_OUT[31]_INST_0_i_3_n_0 ;
  wire \PK_OUT[3]_INST_0_i_2_n_0 ;
  wire \PK_OUT[3]_INST_0_i_3_n_0 ;
  wire \PK_OUT[4]_INST_0_i_2_n_0 ;
  wire \PK_OUT[4]_INST_0_i_3_n_0 ;
  wire \PK_OUT[5]_INST_0_i_2_n_0 ;
  wire \PK_OUT[5]_INST_0_i_3_n_0 ;
  wire \PK_OUT[6]_INST_0_i_2_n_0 ;
  wire \PK_OUT[6]_INST_0_i_3_n_0 ;
  wire \PK_OUT[7]_INST_0_i_2_n_0 ;
  wire \PK_OUT[7]_INST_0_i_3_n_0 ;
  wire \PK_OUT[8]_INST_0_i_2_n_0 ;
  wire \PK_OUT[8]_INST_0_i_3_n_0 ;
  wire \PK_OUT[9]_INST_0_i_2_n_0 ;
  wire \PK_OUT[9]_INST_0_i_3_n_0 ;
  wire PK_OUT_0_sn_1;
  wire [3:0]Q;
  wire RAMB36E1_inst_0;
  wire RAMB36E1_inst_n_36;
  wire RAMB36E1_inst_n_37;
  wire RAMB36E1_inst_n_38;
  wire RAMB36E1_inst_n_39;
  wire RAMB36E1_inst_n_40;
  wire RAMB36E1_inst_n_41;
  wire RAMB36E1_inst_n_42;
  wire RAMB36E1_inst_n_43;
  wire RAMB36E1_inst_n_44;
  wire RAMB36E1_inst_n_45;
  wire RAMB36E1_inst_n_46;
  wire RAMB36E1_inst_n_47;
  wire RAMB36E1_inst_n_48;
  wire RAMB36E1_inst_n_49;
  wire RAMB36E1_inst_n_50;
  wire RAMB36E1_inst_n_51;
  wire RAMB36E1_inst_n_52;
  wire RAMB36E1_inst_n_53;
  wire RAMB36E1_inst_n_54;
  wire RAMB36E1_inst_n_55;
  wire RAMB36E1_inst_n_56;
  wire RAMB36E1_inst_n_57;
  wire RAMB36E1_inst_n_58;
  wire RAMB36E1_inst_n_59;
  wire RAMB36E1_inst_n_60;
  wire RAMB36E1_inst_n_61;
  wire RAMB36E1_inst_n_62;
  wire RAMB36E1_inst_n_63;
  wire RAMB36E1_inst_n_64;
  wire RAMB36E1_inst_n_65;
  wire RAMB36E1_inst_n_66;
  wire RAMB36E1_inst_n_67;
  wire RDEN_BRAM;
  wire \REG[0].FF ;
  wire \REG[0].FF_0 ;
  wire \REG[10].FF ;
  wire \REG[11].FF ;
  wire \REG[12].FF ;
  wire \REG[13].FF ;
  wire \REG[14].FF ;
  wire \REG[15].FF ;
  wire \REG[16].FF ;
  wire \REG[17].FF ;
  wire \REG[18].FF ;
  wire \REG[19].FF ;
  wire \REG[1].FF ;
  wire \REG[20].FF ;
  wire \REG[21].FF ;
  wire \REG[22].FF ;
  wire \REG[23].FF ;
  wire \REG[24].FF ;
  wire \REG[25].FF ;
  wire \REG[26].FF ;
  wire \REG[27].FF ;
  wire \REG[28].FF ;
  wire \REG[29].FF ;
  wire \REG[2].FF ;
  wire \REG[30].FF ;
  wire [31:0]\REG[31].FF ;
  wire \REG[31].FF_0 ;
  wire \REG[3].FF ;
  wire \REG[4].FF ;
  wire \REG[5].FF ;
  wire \REG[6].FF ;
  wire \REG[7].FF ;
  wire \REG[8].FF ;
  wire \REG[9].FF ;
  wire [0:0]WEA;
  wire NLW_RAMB36E1_inst_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAMB36E1_inst_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAMB36E1_inst_DBITERR_UNCONNECTED;
  wire NLW_RAMB36E1_inst_SBITERR_UNCONNECTED;
  wire [3:0]NLW_RAMB36E1_inst_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAMB36E1_inst_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAMB36E1_inst_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAMB36E1_inst_RDADDRECC_UNCONNECTED;

  assign PK_OUT_0_sn_1 = PK_OUT_0_sp_1;
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[0]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[0]),
        .O(PK_OUT[0]));
  MUXF7 \PK_OUT[0]_INST_0_i_1 
       (.I0(\PK_OUT[0]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[0]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[0]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[0]_INST_0_i_2 
       (.I0(DOADO[0]),
        .I1(Q[1]),
        .I2(DOUT[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[0]),
        .O(\PK_OUT[0]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[0]_INST_0_i_3 
       (.I0(DOADO[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[0]),
        .I4(DOUT_SAMP[0]),
        .I5(Q[3]),
        .O(\PK_OUT[0]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[10]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[10]),
        .O(PK_OUT[10]));
  MUXF7 \PK_OUT[10]_INST_0_i_1 
       (.I0(\PK_OUT[10]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[10]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[10]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[10]_INST_0_i_2 
       (.I0(DOADO[10]),
        .I1(Q[1]),
        .I2(DOUT[10]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[10]),
        .O(\PK_OUT[10]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[10]_INST_0_i_3 
       (.I0(DOADO[10]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[10]),
        .I4(DOUT_SAMP[10]),
        .I5(Q[3]),
        .O(\PK_OUT[10]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[11]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[11]),
        .O(PK_OUT[11]));
  MUXF7 \PK_OUT[11]_INST_0_i_1 
       (.I0(\PK_OUT[11]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[11]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[11]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[11]_INST_0_i_2 
       (.I0(DOADO[11]),
        .I1(Q[1]),
        .I2(DOUT[11]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[11]),
        .O(\PK_OUT[11]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[11]_INST_0_i_3 
       (.I0(DOADO[11]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[11]),
        .I4(DOUT_SAMP[11]),
        .I5(Q[3]),
        .O(\PK_OUT[11]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[12]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[12]),
        .O(PK_OUT[12]));
  MUXF7 \PK_OUT[12]_INST_0_i_1 
       (.I0(\PK_OUT[12]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[12]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[12]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[12]_INST_0_i_2 
       (.I0(DOADO[12]),
        .I1(Q[1]),
        .I2(DOUT[12]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[12]),
        .O(\PK_OUT[12]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[12]_INST_0_i_3 
       (.I0(DOADO[12]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[12]),
        .I4(DOUT_SAMP[12]),
        .I5(Q[3]),
        .O(\PK_OUT[12]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[13]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[13]),
        .O(PK_OUT[13]));
  MUXF7 \PK_OUT[13]_INST_0_i_1 
       (.I0(\PK_OUT[13]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[13]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[13]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[13]_INST_0_i_2 
       (.I0(DOADO[13]),
        .I1(Q[1]),
        .I2(DOUT[13]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[13]),
        .O(\PK_OUT[13]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[13]_INST_0_i_3 
       (.I0(DOADO[13]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[13]),
        .I4(DOUT_SAMP[13]),
        .I5(Q[3]),
        .O(\PK_OUT[13]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[14]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[14]),
        .O(PK_OUT[14]));
  MUXF7 \PK_OUT[14]_INST_0_i_1 
       (.I0(\PK_OUT[14]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[14]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[14]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[14]_INST_0_i_2 
       (.I0(DOADO[14]),
        .I1(Q[1]),
        .I2(DOUT[14]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[14]),
        .O(\PK_OUT[14]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[14]_INST_0_i_3 
       (.I0(DOADO[14]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[14]),
        .I4(DOUT_SAMP[14]),
        .I5(Q[3]),
        .O(\PK_OUT[14]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[15]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[15]),
        .O(PK_OUT[15]));
  MUXF7 \PK_OUT[15]_INST_0_i_1 
       (.I0(\PK_OUT[15]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[15]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[15]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[15]_INST_0_i_2 
       (.I0(DOADO[15]),
        .I1(Q[1]),
        .I2(DOUT[15]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[15]),
        .O(\PK_OUT[15]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[15]_INST_0_i_3 
       (.I0(DOADO[15]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[15]),
        .I4(DOUT_SAMP[15]),
        .I5(Q[3]),
        .O(\PK_OUT[15]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[16]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[16]),
        .O(PK_OUT[16]));
  MUXF7 \PK_OUT[16]_INST_0_i_1 
       (.I0(\PK_OUT[16]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[16]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[16]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[16]_INST_0_i_2 
       (.I0(DOADO[16]),
        .I1(Q[1]),
        .I2(DOUT[16]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[16]),
        .O(\PK_OUT[16]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[16]_INST_0_i_3 
       (.I0(DOADO[16]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[16]),
        .I4(DOUT_SAMP[16]),
        .I5(Q[3]),
        .O(\PK_OUT[16]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[17]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[17]),
        .O(PK_OUT[17]));
  MUXF7 \PK_OUT[17]_INST_0_i_1 
       (.I0(\PK_OUT[17]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[17]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[17]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[17]_INST_0_i_2 
       (.I0(DOADO[17]),
        .I1(Q[1]),
        .I2(DOUT[17]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[17]),
        .O(\PK_OUT[17]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[17]_INST_0_i_3 
       (.I0(DOADO[17]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[17]),
        .I4(DOUT_SAMP[17]),
        .I5(Q[3]),
        .O(\PK_OUT[17]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[18]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[18]),
        .O(PK_OUT[18]));
  MUXF7 \PK_OUT[18]_INST_0_i_1 
       (.I0(\PK_OUT[18]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[18]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[18]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[18]_INST_0_i_2 
       (.I0(DOADO[18]),
        .I1(Q[1]),
        .I2(DOUT[18]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[18]),
        .O(\PK_OUT[18]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[18]_INST_0_i_3 
       (.I0(DOADO[18]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[18]),
        .I4(DOUT_SAMP[18]),
        .I5(Q[3]),
        .O(\PK_OUT[18]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[19]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[19]),
        .O(PK_OUT[19]));
  MUXF7 \PK_OUT[19]_INST_0_i_1 
       (.I0(\PK_OUT[19]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[19]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[19]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[19]_INST_0_i_2 
       (.I0(DOADO[19]),
        .I1(Q[1]),
        .I2(DOUT[19]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[19]),
        .O(\PK_OUT[19]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[19]_INST_0_i_3 
       (.I0(DOADO[19]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[19]),
        .I4(DOUT_SAMP[19]),
        .I5(Q[3]),
        .O(\PK_OUT[19]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[1]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[1]),
        .O(PK_OUT[1]));
  MUXF7 \PK_OUT[1]_INST_0_i_1 
       (.I0(\PK_OUT[1]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[1]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[1]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[1]_INST_0_i_2 
       (.I0(DOADO[1]),
        .I1(Q[1]),
        .I2(DOUT[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[1]),
        .O(\PK_OUT[1]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[1]_INST_0_i_3 
       (.I0(DOADO[1]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[1]),
        .I4(DOUT_SAMP[1]),
        .I5(Q[3]),
        .O(\PK_OUT[1]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[20]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[20]),
        .O(PK_OUT[20]));
  MUXF7 \PK_OUT[20]_INST_0_i_1 
       (.I0(\PK_OUT[20]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[20]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[20]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[20]_INST_0_i_2 
       (.I0(DOADO[20]),
        .I1(Q[1]),
        .I2(DOUT[20]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[20]),
        .O(\PK_OUT[20]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[20]_INST_0_i_3 
       (.I0(DOADO[20]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[20]),
        .I4(DOUT_SAMP[20]),
        .I5(Q[3]),
        .O(\PK_OUT[20]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[21]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[21]),
        .O(PK_OUT[21]));
  MUXF7 \PK_OUT[21]_INST_0_i_1 
       (.I0(\PK_OUT[21]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[21]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[21]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[21]_INST_0_i_2 
       (.I0(DOADO[21]),
        .I1(Q[1]),
        .I2(DOUT[21]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[21]),
        .O(\PK_OUT[21]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[21]_INST_0_i_3 
       (.I0(DOADO[21]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[21]),
        .I4(DOUT_SAMP[21]),
        .I5(Q[3]),
        .O(\PK_OUT[21]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[22]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[22]),
        .O(PK_OUT[22]));
  MUXF7 \PK_OUT[22]_INST_0_i_1 
       (.I0(\PK_OUT[22]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[22]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[22]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[22]_INST_0_i_2 
       (.I0(DOADO[22]),
        .I1(Q[1]),
        .I2(DOUT[22]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[22]),
        .O(\PK_OUT[22]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[22]_INST_0_i_3 
       (.I0(DOADO[22]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[22]),
        .I4(DOUT_SAMP[22]),
        .I5(Q[3]),
        .O(\PK_OUT[22]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[23]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[23]),
        .O(PK_OUT[23]));
  MUXF7 \PK_OUT[23]_INST_0_i_1 
       (.I0(\PK_OUT[23]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[23]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[23]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[23]_INST_0_i_2 
       (.I0(DOADO[23]),
        .I1(Q[1]),
        .I2(DOUT[23]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[23]),
        .O(\PK_OUT[23]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[23]_INST_0_i_3 
       (.I0(DOADO[23]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[23]),
        .I4(DOUT_SAMP[23]),
        .I5(Q[3]),
        .O(\PK_OUT[23]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[24]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[24]),
        .O(PK_OUT[24]));
  MUXF7 \PK_OUT[24]_INST_0_i_1 
       (.I0(\PK_OUT[24]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[24]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[24]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[24]_INST_0_i_2 
       (.I0(DOADO[24]),
        .I1(Q[1]),
        .I2(DOUT[24]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[24]),
        .O(\PK_OUT[24]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[24]_INST_0_i_3 
       (.I0(DOADO[24]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[24]),
        .I4(DOUT_SAMP[24]),
        .I5(Q[3]),
        .O(\PK_OUT[24]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[25]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[25]),
        .O(PK_OUT[25]));
  MUXF7 \PK_OUT[25]_INST_0_i_1 
       (.I0(\PK_OUT[25]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[25]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[25]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[25]_INST_0_i_2 
       (.I0(DOADO[25]),
        .I1(Q[1]),
        .I2(DOUT[25]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[25]),
        .O(\PK_OUT[25]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[25]_INST_0_i_3 
       (.I0(DOADO[25]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[25]),
        .I4(DOUT_SAMP[25]),
        .I5(Q[3]),
        .O(\PK_OUT[25]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[26]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[26]),
        .O(PK_OUT[26]));
  MUXF7 \PK_OUT[26]_INST_0_i_1 
       (.I0(\PK_OUT[26]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[26]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[26]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[26]_INST_0_i_2 
       (.I0(DOADO[26]),
        .I1(Q[1]),
        .I2(DOUT[26]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[26]),
        .O(\PK_OUT[26]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[26]_INST_0_i_3 
       (.I0(DOADO[26]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[26]),
        .I4(DOUT_SAMP[26]),
        .I5(Q[3]),
        .O(\PK_OUT[26]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[27]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[27]),
        .O(PK_OUT[27]));
  MUXF7 \PK_OUT[27]_INST_0_i_1 
       (.I0(\PK_OUT[27]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[27]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[27]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[27]_INST_0_i_2 
       (.I0(DOADO[27]),
        .I1(Q[1]),
        .I2(DOUT[27]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[27]),
        .O(\PK_OUT[27]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[27]_INST_0_i_3 
       (.I0(DOADO[27]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[27]),
        .I4(DOUT_SAMP[27]),
        .I5(Q[3]),
        .O(\PK_OUT[27]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[28]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[28]),
        .O(PK_OUT[28]));
  MUXF7 \PK_OUT[28]_INST_0_i_1 
       (.I0(\PK_OUT[28]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[28]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[28]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[28]_INST_0_i_2 
       (.I0(DOADO[28]),
        .I1(Q[1]),
        .I2(DOUT[28]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[28]),
        .O(\PK_OUT[28]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[28]_INST_0_i_3 
       (.I0(DOADO[28]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[28]),
        .I4(DOUT_SAMP[28]),
        .I5(Q[3]),
        .O(\PK_OUT[28]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[29]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[29]),
        .O(PK_OUT[29]));
  MUXF7 \PK_OUT[29]_INST_0_i_1 
       (.I0(\PK_OUT[29]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[29]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[29]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[29]_INST_0_i_2 
       (.I0(DOADO[29]),
        .I1(Q[1]),
        .I2(DOUT[29]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[29]),
        .O(\PK_OUT[29]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[29]_INST_0_i_3 
       (.I0(DOADO[29]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[29]),
        .I4(DOUT_SAMP[29]),
        .I5(Q[3]),
        .O(\PK_OUT[29]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[2]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[2]),
        .O(PK_OUT[2]));
  MUXF7 \PK_OUT[2]_INST_0_i_1 
       (.I0(\PK_OUT[2]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[2]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[2]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[2]_INST_0_i_2 
       (.I0(DOADO[2]),
        .I1(Q[1]),
        .I2(DOUT[2]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[2]),
        .O(\PK_OUT[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[2]_INST_0_i_3 
       (.I0(DOADO[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[2]),
        .I4(DOUT_SAMP[2]),
        .I5(Q[3]),
        .O(\PK_OUT[2]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[30]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[30]),
        .O(PK_OUT[30]));
  MUXF7 \PK_OUT[30]_INST_0_i_1 
       (.I0(\PK_OUT[30]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[30]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[30]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[30]_INST_0_i_2 
       (.I0(DOADO[30]),
        .I1(Q[1]),
        .I2(DOUT[30]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[30]),
        .O(\PK_OUT[30]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[30]_INST_0_i_3 
       (.I0(DOADO[30]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[30]),
        .I4(DOUT_SAMP[30]),
        .I5(Q[3]),
        .O(\PK_OUT[30]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[31]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[31]),
        .O(PK_OUT[31]));
  MUXF7 \PK_OUT[31]_INST_0_i_1 
       (.I0(\PK_OUT[31]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[31]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[31]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[31]_INST_0_i_2 
       (.I0(DOADO[31]),
        .I1(Q[1]),
        .I2(DOUT[31]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[31]),
        .O(\PK_OUT[31]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[31]_INST_0_i_3 
       (.I0(DOADO[31]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[31]),
        .I4(DOUT_SAMP[31]),
        .I5(Q[3]),
        .O(\PK_OUT[31]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[3]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[3]),
        .O(PK_OUT[3]));
  MUXF7 \PK_OUT[3]_INST_0_i_1 
       (.I0(\PK_OUT[3]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[3]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[3]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[3]_INST_0_i_2 
       (.I0(DOADO[3]),
        .I1(Q[1]),
        .I2(DOUT[3]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[3]),
        .O(\PK_OUT[3]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[3]_INST_0_i_3 
       (.I0(DOADO[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[3]),
        .I4(DOUT_SAMP[3]),
        .I5(Q[3]),
        .O(\PK_OUT[3]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[4]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[4]),
        .O(PK_OUT[4]));
  MUXF7 \PK_OUT[4]_INST_0_i_1 
       (.I0(\PK_OUT[4]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[4]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[4]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[4]_INST_0_i_2 
       (.I0(DOADO[4]),
        .I1(Q[1]),
        .I2(DOUT[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[4]),
        .O(\PK_OUT[4]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[4]_INST_0_i_3 
       (.I0(DOADO[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[4]),
        .I4(DOUT_SAMP[4]),
        .I5(Q[3]),
        .O(\PK_OUT[4]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[5]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[5]),
        .O(PK_OUT[5]));
  MUXF7 \PK_OUT[5]_INST_0_i_1 
       (.I0(\PK_OUT[5]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[5]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[5]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[5]_INST_0_i_2 
       (.I0(DOADO[5]),
        .I1(Q[1]),
        .I2(DOUT[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[5]),
        .O(\PK_OUT[5]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[5]_INST_0_i_3 
       (.I0(DOADO[5]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[5]),
        .I4(DOUT_SAMP[5]),
        .I5(Q[3]),
        .O(\PK_OUT[5]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[6]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[6]),
        .O(PK_OUT[6]));
  MUXF7 \PK_OUT[6]_INST_0_i_1 
       (.I0(\PK_OUT[6]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[6]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[6]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[6]_INST_0_i_2 
       (.I0(DOADO[6]),
        .I1(Q[1]),
        .I2(DOUT[6]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[6]),
        .O(\PK_OUT[6]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[6]_INST_0_i_3 
       (.I0(DOADO[6]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[6]),
        .I4(DOUT_SAMP[6]),
        .I5(Q[3]),
        .O(\PK_OUT[6]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[7]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[7]),
        .O(PK_OUT[7]));
  MUXF7 \PK_OUT[7]_INST_0_i_1 
       (.I0(\PK_OUT[7]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[7]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[7]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[7]_INST_0_i_2 
       (.I0(DOADO[7]),
        .I1(Q[1]),
        .I2(DOUT[7]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[7]),
        .O(\PK_OUT[7]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[7]_INST_0_i_3 
       (.I0(DOADO[7]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[7]),
        .I4(DOUT_SAMP[7]),
        .I5(Q[3]),
        .O(\PK_OUT[7]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[8]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[8]),
        .O(PK_OUT[8]));
  MUXF7 \PK_OUT[8]_INST_0_i_1 
       (.I0(\PK_OUT[8]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[8]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[8]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[8]_INST_0_i_2 
       (.I0(DOADO[8]),
        .I1(Q[1]),
        .I2(DOUT[8]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[8]),
        .O(\PK_OUT[8]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[8]_INST_0_i_3 
       (.I0(DOADO[8]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[8]),
        .I4(DOUT_SAMP[8]),
        .I5(Q[3]),
        .O(\PK_OUT[8]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PK_OUT[9]_INST_0 
       (.I0(PK_OUT_0_sn_1),
        .I1(INV_DOUT[9]),
        .O(PK_OUT[9]));
  MUXF7 \PK_OUT[9]_INST_0_i_1 
       (.I0(\PK_OUT[9]_INST_0_i_2_n_0 ),
        .I1(\PK_OUT[9]_INST_0_i_3_n_0 ),
        .O(INV_DOUT[9]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \PK_OUT[9]_INST_0_i_2 
       (.I0(DOADO[9]),
        .I1(Q[1]),
        .I2(DOUT[9]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(DOUT_SAMP[9]),
        .O(\PK_OUT[9]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \PK_OUT[9]_INST_0_i_3 
       (.I0(DOADO[9]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(DOUT[9]),
        .I4(DOUT_SAMP[9]),
        .I5(Q[3]),
        .O(\PK_OUT[9]_INST_0_i_3_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    RAMB36E1_inst
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_RAMB36E1_inst_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAMB36E1_inst_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_RAMB36E1_inst_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO({RAMB36E1_inst_n_36,RAMB36E1_inst_n_37,RAMB36E1_inst_n_38,RAMB36E1_inst_n_39,RAMB36E1_inst_n_40,RAMB36E1_inst_n_41,RAMB36E1_inst_n_42,RAMB36E1_inst_n_43,RAMB36E1_inst_n_44,RAMB36E1_inst_n_45,RAMB36E1_inst_n_46,RAMB36E1_inst_n_47,RAMB36E1_inst_n_48,RAMB36E1_inst_n_49,RAMB36E1_inst_n_50,RAMB36E1_inst_n_51,RAMB36E1_inst_n_52,RAMB36E1_inst_n_53,RAMB36E1_inst_n_54,RAMB36E1_inst_n_55,RAMB36E1_inst_n_56,RAMB36E1_inst_n_57,RAMB36E1_inst_n_58,RAMB36E1_inst_n_59,RAMB36E1_inst_n_60,RAMB36E1_inst_n_61,RAMB36E1_inst_n_62,RAMB36E1_inst_n_63,RAMB36E1_inst_n_64,RAMB36E1_inst_n_65,RAMB36E1_inst_n_66,RAMB36E1_inst_n_67}),
        .DOPADOP(NLW_RAMB36E1_inst_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAMB36E1_inst_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAMB36E1_inst_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RDEN_BRAM),
        .ENBWREN(RDEN_BRAM),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_RAMB36E1_inst_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(RDEN_BRAM),
        .REGCEB(RDEN_BRAM),
        .RSTRAMARSTRAM(RAMB36E1_inst_0),
        .RSTRAMB(RAMB36E1_inst_0),
        .RSTREGARSTREG(RAMB36E1_inst_0),
        .RSTREGB(RAMB36E1_inst_0),
        .SBITERR(NLW_RAMB36E1_inst_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[0].FF_i_1__0 
       (.I0(\REG[31].FF [0]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[0]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[0].FF_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[10].FF_i_1__0 
       (.I0(\REG[31].FF [10]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[10]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[10].FF ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[11].FF_i_1__0 
       (.I0(\REG[31].FF [11]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[11]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[11].FF ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[12].FF_i_1__0 
       (.I0(\REG[31].FF [12]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[12]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[12].FF ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[13].FF_i_1__0 
       (.I0(\REG[31].FF [13]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[13]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[13].FF ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[14].FF_i_1__0 
       (.I0(\REG[31].FF [14]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[14]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[14].FF ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[15].FF_i_1__0 
       (.I0(\REG[31].FF [15]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[15]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[15].FF ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[16].FF_i_1__0 
       (.I0(\REG[31].FF [16]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[16]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[16].FF ),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[17].FF_i_1__0 
       (.I0(\REG[31].FF [17]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[17]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[17].FF ),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[18].FF_i_1__0 
       (.I0(\REG[31].FF [18]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[18]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[18].FF ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[19].FF_i_1__0 
       (.I0(\REG[31].FF [19]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[19]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[19].FF ),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[1].FF_i_1__0 
       (.I0(\REG[31].FF [1]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[1]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[1].FF ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[20].FF_i_1__0 
       (.I0(\REG[31].FF [20]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[20]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[20].FF ),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[21].FF_i_1__0 
       (.I0(\REG[31].FF [21]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[21]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[21].FF ),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[22].FF_i_1__0 
       (.I0(\REG[31].FF [22]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[22]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[22].FF ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[23].FF_i_1__0 
       (.I0(\REG[31].FF [23]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[23]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[23].FF ),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[24].FF_i_1__0 
       (.I0(\REG[31].FF [24]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[24]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[24].FF ),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[25].FF_i_1__0 
       (.I0(\REG[31].FF [25]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[25]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[25].FF ),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[26].FF_i_1__0 
       (.I0(\REG[31].FF [26]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[26]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[26].FF ),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[27].FF_i_1__0 
       (.I0(\REG[31].FF [27]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[27]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[27].FF ),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[28].FF_i_1__0 
       (.I0(\REG[31].FF [28]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[28]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[28].FF ),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[29].FF_i_1__0 
       (.I0(\REG[31].FF [29]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[29]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[29].FF ),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[2].FF_i_1__0 
       (.I0(\REG[31].FF [2]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[2]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[2].FF ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[30].FF_i_1__0 
       (.I0(\REG[31].FF [30]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[30]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[30].FF ),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[31].FF_i_1 
       (.I0(\REG[31].FF [31]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[31]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[31].FF_0 ),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[3].FF_i_1__0 
       (.I0(\REG[31].FF [3]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[3]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[3].FF ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[4].FF_i_1__0 
       (.I0(\REG[31].FF [4]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[4]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[4].FF ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[5].FF_i_1__0 
       (.I0(\REG[31].FF [5]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[5]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[5].FF ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[6].FF_i_1__0 
       (.I0(\REG[31].FF [6]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[6]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[6].FF ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[7].FF_i_1__0 
       (.I0(\REG[31].FF [7]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[7]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[7].FF ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[8].FF_i_1__0 
       (.I0(\REG[31].FF [8]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[8]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[8].FF ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \REG[9].FF_i_1__0 
       (.I0(\REG[31].FF [9]),
        .I1(\REG[0].FF ),
        .I2(INV_DOUT[9]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(\REG[9].FF ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "BIKE_BRAM_SP" *) 
module design_1_BIKE_0_0_BIKE_BRAM_SP
   (DOUT,
    CLK,
    RDEN_BRAM,
    RAMB36E1_inst,
    ADDRARDADDR,
    DIADI,
    WEA);
  output [31:0]DOUT;
  input CLK;
  input RDEN_BRAM;
  input RAMB36E1_inst;
  input [8:0]ADDRARDADDR;
  input [31:0]DIADI;
  input [0:0]WEA;

  wire [8:0]ADDRARDADDR;
  wire CLK;
  wire [31:0]DIADI;
  wire [31:0]DOUT;
  wire RAMB36E1_inst;
  wire RDEN_BRAM;
  wire [0:0]WEA;

  design_1_BIKE_0_0_BIKE_GENERIC_BRAM_10 BRAM_INST
       (.ADDRARDADDR(ADDRARDADDR),
        .CLK(CLK),
        .DIADI(DIADI),
        .DOUT(DOUT),
        .RAMB36E1_inst(RAMB36E1_inst),
        .RDEN_BRAM(RDEN_BRAM),
        .WEA(WEA));
endmodule

(* ORIG_REF_NAME = "BIKE_BRAM_SP" *) 
module design_1_BIKE_0_0_BIKE_BRAM_SP_3
   (DOADO,
    PK_OUT,
    D,
    CLK,
    RDEN_BRAM,
    RAMB36E1_inst,
    ADDRARDADDR,
    DIADI,
    WEA,
    PK_OUT_0_sp_1,
    Q,
    DOUT,
    DOUT_SAMP,
    \REG[31].FF ,
    \REG[0].FF ,
    FIRST_SQUARING_IN_CHAIN,
    \REG[0].FF_0 ,
    \REG[1].FF ,
    \REG[2].FF ,
    \REG[3].FF ,
    \REG[4].FF ,
    \REG[5].FF ,
    \REG[6].FF ,
    \REG[7].FF ,
    \REG[8].FF ,
    \REG[9].FF ,
    \REG[10].FF ,
    \REG[11].FF ,
    \REG[12].FF ,
    \REG[13].FF ,
    \REG[14].FF ,
    \REG[15].FF ,
    \REG[16].FF ,
    \REG[17].FF ,
    \REG[18].FF ,
    \REG[19].FF ,
    \REG[20].FF ,
    \REG[21].FF ,
    \REG[22].FF ,
    \REG[23].FF ,
    \REG[24].FF ,
    \REG[25].FF ,
    \REG[26].FF ,
    \REG[27].FF ,
    \REG[28].FF ,
    \REG[29].FF ,
    \REG[30].FF ,
    \REG[31].FF_0 );
  output [31:0]DOADO;
  output [31:0]PK_OUT;
  output [31:0]D;
  input CLK;
  input RDEN_BRAM;
  input RAMB36E1_inst;
  input [8:0]ADDRARDADDR;
  input [31:0]DIADI;
  input [0:0]WEA;
  input PK_OUT_0_sp_1;
  input [3:0]Q;
  input [31:0]DOUT;
  input [31:0]DOUT_SAMP;
  input [31:0]\REG[31].FF ;
  input \REG[0].FF ;
  input FIRST_SQUARING_IN_CHAIN;
  input \REG[0].FF_0 ;
  input \REG[1].FF ;
  input \REG[2].FF ;
  input \REG[3].FF ;
  input \REG[4].FF ;
  input \REG[5].FF ;
  input \REG[6].FF ;
  input \REG[7].FF ;
  input \REG[8].FF ;
  input \REG[9].FF ;
  input \REG[10].FF ;
  input \REG[11].FF ;
  input \REG[12].FF ;
  input \REG[13].FF ;
  input \REG[14].FF ;
  input \REG[15].FF ;
  input \REG[16].FF ;
  input \REG[17].FF ;
  input \REG[18].FF ;
  input \REG[19].FF ;
  input \REG[20].FF ;
  input \REG[21].FF ;
  input \REG[22].FF ;
  input \REG[23].FF ;
  input \REG[24].FF ;
  input \REG[25].FF ;
  input \REG[26].FF ;
  input \REG[27].FF ;
  input \REG[28].FF ;
  input \REG[29].FF ;
  input \REG[30].FF ;
  input \REG[31].FF_0 ;

  wire [8:0]ADDRARDADDR;
  wire CLK;
  wire [31:0]D;
  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [31:0]DOUT;
  wire [31:0]DOUT_SAMP;
  wire FIRST_SQUARING_IN_CHAIN;
  wire [31:0]PK_OUT;
  wire PK_OUT_0_sn_1;
  wire [3:0]Q;
  wire RAMB36E1_inst;
  wire RDEN_BRAM;
  wire \REG[0].FF ;
  wire \REG[0].FF_0 ;
  wire \REG[10].FF ;
  wire \REG[11].FF ;
  wire \REG[12].FF ;
  wire \REG[13].FF ;
  wire \REG[14].FF ;
  wire \REG[15].FF ;
  wire \REG[16].FF ;
  wire \REG[17].FF ;
  wire \REG[18].FF ;
  wire \REG[19].FF ;
  wire \REG[1].FF ;
  wire \REG[20].FF ;
  wire \REG[21].FF ;
  wire \REG[22].FF ;
  wire \REG[23].FF ;
  wire \REG[24].FF ;
  wire \REG[25].FF ;
  wire \REG[26].FF ;
  wire \REG[27].FF ;
  wire \REG[28].FF ;
  wire \REG[29].FF ;
  wire \REG[2].FF ;
  wire \REG[30].FF ;
  wire [31:0]\REG[31].FF ;
  wire \REG[31].FF_0 ;
  wire \REG[3].FF ;
  wire \REG[4].FF ;
  wire \REG[5].FF ;
  wire \REG[6].FF ;
  wire \REG[7].FF ;
  wire \REG[8].FF ;
  wire \REG[9].FF ;
  wire [0:0]WEA;

  assign PK_OUT_0_sn_1 = PK_OUT_0_sp_1;
  design_1_BIKE_0_0_BIKE_GENERIC_BRAM_8 BRAM_INST
       (.ADDRARDADDR(ADDRARDADDR),
        .CLK(CLK),
        .D(D),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOUT(DOUT),
        .DOUT_SAMP(DOUT_SAMP),
        .FIRST_SQUARING_IN_CHAIN(FIRST_SQUARING_IN_CHAIN),
        .PK_OUT(PK_OUT),
        .PK_OUT_0_sp_1(PK_OUT_0_sn_1),
        .Q(Q),
        .RAMB36E1_inst(RAMB36E1_inst),
        .RDEN_BRAM(RDEN_BRAM),
        .\REG[0].FF (\REG[0].FF ),
        .\REG[0].FF_0 (\REG[0].FF_0 ),
        .\REG[10].FF (\REG[10].FF ),
        .\REG[11].FF (\REG[11].FF ),
        .\REG[12].FF (\REG[12].FF ),
        .\REG[13].FF (\REG[13].FF ),
        .\REG[14].FF (\REG[14].FF ),
        .\REG[15].FF (\REG[15].FF ),
        .\REG[16].FF (\REG[16].FF ),
        .\REG[17].FF (\REG[17].FF ),
        .\REG[18].FF (\REG[18].FF ),
        .\REG[19].FF (\REG[19].FF ),
        .\REG[1].FF (\REG[1].FF ),
        .\REG[20].FF (\REG[20].FF ),
        .\REG[21].FF (\REG[21].FF ),
        .\REG[22].FF (\REG[22].FF ),
        .\REG[23].FF (\REG[23].FF ),
        .\REG[24].FF (\REG[24].FF ),
        .\REG[25].FF (\REG[25].FF ),
        .\REG[26].FF (\REG[26].FF ),
        .\REG[27].FF (\REG[27].FF ),
        .\REG[28].FF (\REG[28].FF ),
        .\REG[29].FF (\REG[29].FF ),
        .\REG[2].FF (\REG[2].FF ),
        .\REG[30].FF (\REG[30].FF ),
        .\REG[31].FF (\REG[31].FF ),
        .\REG[31].FF_0 (\REG[31].FF_0 ),
        .\REG[3].FF (\REG[3].FF ),
        .\REG[4].FF (\REG[4].FF ),
        .\REG[5].FF (\REG[5].FF ),
        .\REG[6].FF (\REG[6].FF ),
        .\REG[7].FF (\REG[7].FF ),
        .\REG[8].FF (\REG[8].FF ),
        .\REG[9].FF (\REG[9].FF ),
        .WEA(WEA));
endmodule

(* ORIG_REF_NAME = "BIKE_BRAM_SP" *) 
module design_1_BIKE_0_0_BIKE_BRAM_SP_4
   (DOUT_SAMP,
    CLK,
    RDEN_BRAM,
    RAMB36E1_inst,
    ADDRARDADDR,
    DIADI,
    WEA);
  output [31:0]DOUT_SAMP;
  input CLK;
  input RDEN_BRAM;
  input RAMB36E1_inst;
  input [8:0]ADDRARDADDR;
  input [31:0]DIADI;
  input [0:0]WEA;

  wire [8:0]ADDRARDADDR;
  wire CLK;
  wire [31:0]DIADI;
  wire [31:0]DOUT_SAMP;
  wire RAMB36E1_inst;
  wire RDEN_BRAM;
  wire [0:0]WEA;

  design_1_BIKE_0_0_BIKE_GENERIC_BRAM BRAM_INST
       (.ADDRARDADDR(ADDRARDADDR),
        .CLK(CLK),
        .DIADI(DIADI),
        .DOUT_SAMP(DOUT_SAMP),
        .RAMB36E1_inst(RAMB36E1_inst),
        .RDEN_BRAM(RDEN_BRAM),
        .WEA(WEA));
endmodule

(* ORIG_REF_NAME = "BIKE_COUNTER_INC" *) 
module design_1_BIKE_0_0_BIKE_COUNTER_INC
   (ADDRBWRADDR,
    Q,
    \COUNT_reg[7]_0 ,
    \COUNT_reg[0]_0 ,
    SK1_RAND,
    RAMB36E1_inst,
    RAMB36E1_inst_0,
    \COUNT_reg[0]_1 ,
    E,
    CLK);
  output [8:0]ADDRBWRADDR;
  output [8:0]Q;
  output \COUNT_reg[7]_0 ;
  output \COUNT_reg[0]_0 ;
  input [8:0]SK1_RAND;
  input RAMB36E1_inst;
  input RAMB36E1_inst_0;
  input \COUNT_reg[0]_1 ;
  input [0:0]E;
  input CLK;

  wire [8:0]ADDRBWRADDR;
  wire CLK;
  wire \COUNT[8]_i_1__2_n_0 ;
  wire \COUNT[8]_i_3__1_n_0 ;
  wire \COUNT[8]_i_4__2_n_0 ;
  wire \COUNT_reg[0]_0 ;
  wire \COUNT_reg[0]_1 ;
  wire \COUNT_reg[7]_0 ;
  wire [0:0]E;
  wire [8:0]Q;
  wire RAMB36E1_inst;
  wire RAMB36E1_inst_0;
  wire [8:0]SK1_RAND;
  wire [8:0]plusOp__0;

  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \COUNT[0]_i_1__4 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \COUNT[1]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \COUNT[2]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \COUNT[3]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \COUNT[4]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \COUNT[5]_i_1__3 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(plusOp__0[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \COUNT[6]_i_1__3 
       (.I0(Q[6]),
        .I1(\COUNT[8]_i_4__2_n_0 ),
        .I2(Q[5]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \COUNT[7]_i_1__3 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\COUNT[8]_i_4__2_n_0 ),
        .I3(Q[6]),
        .O(plusOp__0[7]));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \COUNT[8]_i_1__2 
       (.I0(\COUNT_reg[0]_1 ),
        .I1(\COUNT[8]_i_3__1_n_0 ),
        .I2(E),
        .I3(Q[8]),
        .I4(Q[7]),
        .O(\COUNT[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \COUNT[8]_i_2__2 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\COUNT[8]_i_4__2_n_0 ),
        .I3(Q[5]),
        .I4(Q[7]),
        .O(plusOp__0[8]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \COUNT[8]_i_3__1 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[5]),
        .O(\COUNT[8]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \COUNT[8]_i_4__2 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\COUNT[8]_i_4__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(Q[0]),
        .R(\COUNT[8]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(Q[1]),
        .R(\COUNT[8]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(Q[2]),
        .R(\COUNT[8]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(Q[3]),
        .R(\COUNT[8]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(Q[4]),
        .R(\COUNT[8]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__0[5]),
        .Q(Q[5]),
        .R(\COUNT[8]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__0[6]),
        .Q(Q[6]),
        .R(\COUNT[8]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__0[7]),
        .Q(Q[7]),
        .R(\COUNT[8]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__0[8]),
        .Q(Q[8]),
        .R(\COUNT[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_sequential_STATE[1]_i_2 
       (.I0(\COUNT[8]_i_3__1_n_0 ),
        .I1(Q[0]),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(\COUNT_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    RAMB36E1_inst_i_12
       (.I0(SK1_RAND[8]),
        .I1(RAMB36E1_inst),
        .I2(RAMB36E1_inst_0),
        .I3(Q[8]),
        .O(ADDRBWRADDR[8]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAMB36E1_inst_i_13
       (.I0(SK1_RAND[7]),
        .I1(RAMB36E1_inst),
        .I2(RAMB36E1_inst_0),
        .I3(Q[7]),
        .O(ADDRBWRADDR[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAMB36E1_inst_i_14
       (.I0(SK1_RAND[6]),
        .I1(RAMB36E1_inst),
        .I2(RAMB36E1_inst_0),
        .I3(Q[6]),
        .O(ADDRBWRADDR[6]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAMB36E1_inst_i_15
       (.I0(SK1_RAND[5]),
        .I1(RAMB36E1_inst),
        .I2(RAMB36E1_inst_0),
        .I3(Q[5]),
        .O(ADDRBWRADDR[5]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAMB36E1_inst_i_16
       (.I0(SK1_RAND[4]),
        .I1(RAMB36E1_inst),
        .I2(RAMB36E1_inst_0),
        .I3(Q[4]),
        .O(ADDRBWRADDR[4]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAMB36E1_inst_i_17
       (.I0(SK1_RAND[3]),
        .I1(RAMB36E1_inst),
        .I2(RAMB36E1_inst_0),
        .I3(Q[3]),
        .O(ADDRBWRADDR[3]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAMB36E1_inst_i_18
       (.I0(SK1_RAND[2]),
        .I1(RAMB36E1_inst),
        .I2(RAMB36E1_inst_0),
        .I3(Q[2]),
        .O(ADDRBWRADDR[2]));
  LUT4 #(
    .INIT(16'hB888)) 
    RAMB36E1_inst_i_19
       (.I0(SK1_RAND[1]),
        .I1(RAMB36E1_inst),
        .I2(RAMB36E1_inst_0),
        .I3(Q[1]),
        .O(ADDRBWRADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    RAMB36E1_inst_i_198
       (.I0(\COUNT[8]_i_3__1_n_0 ),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[0]),
        .O(\COUNT_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    RAMB36E1_inst_i_20
       (.I0(SK1_RAND[0]),
        .I1(RAMB36E1_inst),
        .I2(RAMB36E1_inst_0),
        .I3(Q[0]),
        .O(ADDRBWRADDR[0]));
endmodule

(* ORIG_REF_NAME = "BIKE_COUNTER_INC" *) 
module design_1_BIKE_0_0_BIKE_COUNTER_INC_7
   (MUL_RESULT_DOUT,
    \COUNT_reg[8]_0 ,
    D,
    \COUNT_reg[1]_0 ,
    MUL_MATRIX_ADDR,
    RAMB36E1_inst,
    RAMB36E1_inst_0,
    MUL_RESULT_DIN,
    RAMB36E1_inst_1,
    \COUNT_reg[0]_0 ,
    E,
    \FSM_sequential_STATE_reg[1] ,
    Q,
    \FSM_sequential_STATE_reg[0] ,
    RAMB36E1_inst_i_112__2,
    RAMB36E1_inst_i_112__2_0,
    RAMB36E1_inst_i_110__2,
    CLK);
  output [0:0]MUL_RESULT_DOUT;
  output \COUNT_reg[8]_0 ;
  output [1:0]D;
  output \COUNT_reg[1]_0 ;
  output [8:0]MUL_MATRIX_ADDR;
  input [0:0]RAMB36E1_inst;
  input RAMB36E1_inst_0;
  input [0:0]MUL_RESULT_DIN;
  input RAMB36E1_inst_1;
  input \COUNT_reg[0]_0 ;
  input [0:0]E;
  input \FSM_sequential_STATE_reg[1] ;
  input [2:0]Q;
  input \FSM_sequential_STATE_reg[0] ;
  input RAMB36E1_inst_i_112__2;
  input RAMB36E1_inst_i_112__2_0;
  input RAMB36E1_inst_i_110__2;
  input CLK;

  wire CLK;
  wire [8:0]CNT_ROW_OUT;
  wire \COUNT[2]_i_1__8_n_0 ;
  wire \COUNT[8]_i_1__1_n_0 ;
  wire \COUNT[8]_i_3__3_n_0 ;
  wire \COUNT_reg[0]_0 ;
  wire \COUNT_reg[1]_0 ;
  wire \COUNT_reg[8]_0 ;
  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_sequential_STATE[1]_i_3_n_0 ;
  wire \FSM_sequential_STATE[1]_i_4_n_0 ;
  wire \FSM_sequential_STATE_reg[0] ;
  wire \FSM_sequential_STATE_reg[1] ;
  wire [8:0]MUL_MATRIX_ADDR;
  wire [0:0]MUL_RESULT_DIN;
  wire [0:0]MUL_RESULT_DOUT;
  wire [2:0]Q;
  wire [0:0]RAMB36E1_inst;
  wire RAMB36E1_inst_0;
  wire RAMB36E1_inst_1;
  wire RAMB36E1_inst_i_110__2;
  wire RAMB36E1_inst_i_112__2;
  wire RAMB36E1_inst_i_112__2_0;
  wire RAMB36E1_inst_i_195_n_0;
  wire RAMB36E1_inst_i_232_n_0;
  wire [8:0]plusOp;

  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \COUNT[0]_i_1__3 
       (.I0(CNT_ROW_OUT[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \COUNT[1]_i_1__2 
       (.I0(CNT_ROW_OUT[0]),
        .I1(CNT_ROW_OUT[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \COUNT[2]_i_1__8 
       (.I0(CNT_ROW_OUT[2]),
        .I1(CNT_ROW_OUT[1]),
        .I2(CNT_ROW_OUT[0]),
        .O(\COUNT[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \COUNT[3]_i_1__2 
       (.I0(CNT_ROW_OUT[3]),
        .I1(CNT_ROW_OUT[1]),
        .I2(CNT_ROW_OUT[0]),
        .I3(CNT_ROW_OUT[2]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \COUNT[4]_i_1__2 
       (.I0(CNT_ROW_OUT[2]),
        .I1(CNT_ROW_OUT[0]),
        .I2(CNT_ROW_OUT[1]),
        .I3(CNT_ROW_OUT[3]),
        .I4(CNT_ROW_OUT[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \COUNT[5]_i_1__2 
       (.I0(CNT_ROW_OUT[5]),
        .I1(CNT_ROW_OUT[2]),
        .I2(CNT_ROW_OUT[0]),
        .I3(CNT_ROW_OUT[1]),
        .I4(CNT_ROW_OUT[3]),
        .I5(CNT_ROW_OUT[4]),
        .O(plusOp[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \COUNT[6]_i_1__2 
       (.I0(CNT_ROW_OUT[6]),
        .I1(\COUNT[8]_i_3__3_n_0 ),
        .I2(CNT_ROW_OUT[5]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \COUNT[7]_i_1__2 
       (.I0(CNT_ROW_OUT[7]),
        .I1(CNT_ROW_OUT[5]),
        .I2(\COUNT[8]_i_3__3_n_0 ),
        .I3(CNT_ROW_OUT[6]),
        .O(plusOp[7]));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \COUNT[8]_i_1__1 
       (.I0(\COUNT_reg[0]_0 ),
        .I1(\FSM_sequential_STATE[1]_i_4_n_0 ),
        .I2(E),
        .I3(CNT_ROW_OUT[8]),
        .I4(CNT_ROW_OUT[7]),
        .O(\COUNT[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \COUNT[8]_i_2__1 
       (.I0(CNT_ROW_OUT[8]),
        .I1(CNT_ROW_OUT[6]),
        .I2(\COUNT[8]_i_3__3_n_0 ),
        .I3(CNT_ROW_OUT[5]),
        .I4(CNT_ROW_OUT[7]),
        .O(plusOp[8]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \COUNT[8]_i_3__3 
       (.I0(CNT_ROW_OUT[4]),
        .I1(CNT_ROW_OUT[3]),
        .I2(CNT_ROW_OUT[1]),
        .I3(CNT_ROW_OUT[0]),
        .I4(CNT_ROW_OUT[2]),
        .O(\COUNT[8]_i_3__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[0]),
        .Q(CNT_ROW_OUT[0]),
        .R(\COUNT[8]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[1]),
        .Q(CNT_ROW_OUT[1]),
        .R(\COUNT[8]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\COUNT[2]_i_1__8_n_0 ),
        .Q(CNT_ROW_OUT[2]),
        .R(\COUNT[8]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[3]),
        .Q(CNT_ROW_OUT[3]),
        .R(\COUNT[8]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[4]),
        .Q(CNT_ROW_OUT[4]),
        .R(\COUNT[8]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[5]),
        .Q(CNT_ROW_OUT[5]),
        .R(\COUNT[8]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[6]),
        .Q(CNT_ROW_OUT[6]),
        .R(\COUNT[8]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[7]),
        .Q(CNT_ROW_OUT[7]),
        .R(\COUNT[8]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[8]),
        .Q(CNT_ROW_OUT[8]),
        .R(\COUNT[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hC00EC03EC00EC00E)) 
    \FSM_sequential_STATE[0]_i_1__0 
       (.I0(\FSM_sequential_STATE_reg[0] ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\FSM_sequential_STATE[1]_i_3_n_0 ),
        .I5(\FSM_sequential_STATE[1]_i_4_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000FF1000FFFF00)) 
    \FSM_sequential_STATE[1]_i_1__0 
       (.I0(\FSM_sequential_STATE_reg[1] ),
        .I1(\FSM_sequential_STATE[1]_i_3_n_0 ),
        .I2(\FSM_sequential_STATE[1]_i_4_n_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \FSM_sequential_STATE[1]_i_3 
       (.I0(CNT_ROW_OUT[0]),
        .I1(CNT_ROW_OUT[8]),
        .I2(CNT_ROW_OUT[7]),
        .O(\FSM_sequential_STATE[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_STATE[1]_i_4 
       (.I0(CNT_ROW_OUT[1]),
        .I1(CNT_ROW_OUT[6]),
        .I2(CNT_ROW_OUT[5]),
        .I3(CNT_ROW_OUT[4]),
        .I4(CNT_ROW_OUT[3]),
        .I5(CNT_ROW_OUT[2]),
        .O(\FSM_sequential_STATE[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h82822882)) 
    RAMB36E1_inst_i_127
       (.I0(\COUNT_reg[8]_0 ),
        .I1(RAMB36E1_inst),
        .I2(RAMB36E1_inst_0),
        .I3(MUL_RESULT_DIN),
        .I4(RAMB36E1_inst_1),
        .O(MUL_RESULT_DOUT));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    RAMB36E1_inst_i_195
       (.I0(CNT_ROW_OUT[2]),
        .I1(CNT_ROW_OUT[3]),
        .I2(CNT_ROW_OUT[4]),
        .I3(CNT_ROW_OUT[5]),
        .I4(CNT_ROW_OUT[6]),
        .O(RAMB36E1_inst_i_195_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    RAMB36E1_inst_i_232
       (.I0(CNT_ROW_OUT[5]),
        .I1(CNT_ROW_OUT[2]),
        .I2(CNT_ROW_OUT[7]),
        .I3(CNT_ROW_OUT[1]),
        .O(RAMB36E1_inst_i_232_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h4550)) 
    RAMB36E1_inst_i_346
       (.I0(RAMB36E1_inst_i_110__2),
        .I1(CNT_ROW_OUT[8]),
        .I2(RAMB36E1_inst_i_112__2_0),
        .I3(RAMB36E1_inst_i_112__2),
        .O(MUL_MATRIX_ADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h4550)) 
    RAMB36E1_inst_i_349
       (.I0(RAMB36E1_inst_i_110__2),
        .I1(CNT_ROW_OUT[7]),
        .I2(RAMB36E1_inst_i_112__2_0),
        .I3(RAMB36E1_inst_i_112__2),
        .O(MUL_MATRIX_ADDR[7]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    RAMB36E1_inst_i_352
       (.I0(RAMB36E1_inst_i_112__2),
        .I1(RAMB36E1_inst_i_112__2_0),
        .I2(CNT_ROW_OUT[6]),
        .I3(RAMB36E1_inst_i_110__2),
        .O(MUL_MATRIX_ADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    RAMB36E1_inst_i_355
       (.I0(RAMB36E1_inst_i_112__2),
        .I1(RAMB36E1_inst_i_112__2_0),
        .I2(CNT_ROW_OUT[5]),
        .I3(RAMB36E1_inst_i_110__2),
        .O(MUL_MATRIX_ADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    RAMB36E1_inst_i_358
       (.I0(RAMB36E1_inst_i_112__2),
        .I1(RAMB36E1_inst_i_112__2_0),
        .I2(CNT_ROW_OUT[4]),
        .I3(RAMB36E1_inst_i_110__2),
        .O(MUL_MATRIX_ADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    RAMB36E1_inst_i_361
       (.I0(RAMB36E1_inst_i_112__2),
        .I1(RAMB36E1_inst_i_112__2_0),
        .I2(CNT_ROW_OUT[3]),
        .I3(RAMB36E1_inst_i_110__2),
        .O(MUL_MATRIX_ADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    RAMB36E1_inst_i_364
       (.I0(RAMB36E1_inst_i_112__2),
        .I1(RAMB36E1_inst_i_112__2_0),
        .I2(CNT_ROW_OUT[2]),
        .I3(RAMB36E1_inst_i_110__2),
        .O(MUL_MATRIX_ADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    RAMB36E1_inst_i_367
       (.I0(RAMB36E1_inst_i_112__2),
        .I1(RAMB36E1_inst_i_112__2_0),
        .I2(CNT_ROW_OUT[1]),
        .I3(RAMB36E1_inst_i_110__2),
        .O(MUL_MATRIX_ADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    RAMB36E1_inst_i_370
       (.I0(RAMB36E1_inst_i_110__2),
        .I1(RAMB36E1_inst_i_112__2_0),
        .I2(CNT_ROW_OUT[0]),
        .I3(RAMB36E1_inst_i_112__2),
        .O(MUL_MATRIX_ADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    RAMB36E1_inst_i_71__1
       (.I0(RAMB36E1_inst_i_195_n_0),
        .I1(CNT_ROW_OUT[1]),
        .I2(CNT_ROW_OUT[0]),
        .I3(CNT_ROW_OUT[8]),
        .I4(CNT_ROW_OUT[7]),
        .O(\COUNT_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    RAMB36E1_inst_i_86__1
       (.I0(CNT_ROW_OUT[8]),
        .I1(RAMB36E1_inst_i_232_n_0),
        .I2(CNT_ROW_OUT[4]),
        .I3(CNT_ROW_OUT[3]),
        .I4(CNT_ROW_OUT[6]),
        .I5(CNT_ROW_OUT[0]),
        .O(\COUNT_reg[8]_0 ));
endmodule

(* ORIG_REF_NAME = "BIKE_COUNTER_INC_INIT" *) 
module design_1_BIKE_0_0_BIKE_COUNTER_INC_INIT
   (ADDRARDADDR,
    Q,
    \COUNT_reg[8]_0 ,
    SQU_ADDR1,
    \COUNT_reg[8]_1 ,
    \COUNT_reg[8]_2 ,
    \COUNT_reg[8]_3 ,
    SK0_RAND,
    RAMB36E1_inst,
    RAMB36E1_inst_0,
    RAMB36E1_inst_1,
    RAMB36E1_inst_2,
    RAMB36E1_inst_i_46__0,
    RAMB36E1_inst_i_46__0_0,
    RAMB36E1_inst_i_96__2,
    out,
    SEL_ADDR,
    \COUNT_reg[0]_0 ,
    RAMB36E1_inst_3,
    B0_ADDR_INT,
    B0_ADDR1,
    RAMB36E1_inst_4,
    B1_ADDR_INT,
    B1_ADDR1,
    B2_ADDR_INT,
    B2_ADDR1,
    CLK);
  output [0:0]ADDRARDADDR;
  output [8:0]Q;
  output \COUNT_reg[8]_0 ;
  output [0:0]SQU_ADDR1;
  output [0:0]\COUNT_reg[8]_1 ;
  output [0:0]\COUNT_reg[8]_2 ;
  output [0:0]\COUNT_reg[8]_3 ;
  input [0:0]SK0_RAND;
  input RAMB36E1_inst;
  input RAMB36E1_inst_0;
  input [0:0]RAMB36E1_inst_1;
  input RAMB36E1_inst_2;
  input RAMB36E1_inst_i_46__0;
  input RAMB36E1_inst_i_46__0_0;
  input [0:0]RAMB36E1_inst_i_96__2;
  input [0:0]out;
  input [1:0]SEL_ADDR;
  input \COUNT_reg[0]_0 ;
  input [0:0]RAMB36E1_inst_3;
  input [0:0]B0_ADDR_INT;
  input B0_ADDR1;
  input RAMB36E1_inst_4;
  input [0:0]B1_ADDR_INT;
  input B1_ADDR1;
  input [0:0]B2_ADDR_INT;
  input B2_ADDR1;
  input CLK;

  wire [0:0]ADDRARDADDR;
  wire B0_ADDR1;
  wire [0:0]B0_ADDR_INT;
  wire B1_ADDR1;
  wire [0:0]B1_ADDR_INT;
  wire B2_ADDR1;
  wire [0:0]B2_ADDR_INT;
  wire CLK;
  wire \COUNT[8]_i_1_n_0 ;
  wire \COUNT[8]_i_3_n_0 ;
  wire \COUNT[8]_i_4__0_n_0 ;
  wire \COUNT_reg[0]_0 ;
  wire \COUNT_reg[8]_0 ;
  wire [0:0]\COUNT_reg[8]_1 ;
  wire [0:0]\COUNT_reg[8]_2 ;
  wire [0:0]\COUNT_reg[8]_3 ;
  wire [8:0]Q;
  wire RAMB36E1_inst;
  wire RAMB36E1_inst_0;
  wire [0:0]RAMB36E1_inst_1;
  wire RAMB36E1_inst_2;
  wire [0:0]RAMB36E1_inst_3;
  wire RAMB36E1_inst_4;
  wire RAMB36E1_inst_i_46__0;
  wire RAMB36E1_inst_i_46__0_0;
  wire [0:0]RAMB36E1_inst_i_96__2;
  wire [1:0]SEL_ADDR;
  wire [0:0]SK0_RAND;
  wire [0:0]SQU_ADDR1;
  wire [0:0]out;
  wire [8:0]plusOp__0;

  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0FF00)) 
    \BRAM_INST/RAMB36E1_inst_i_2 
       (.I0(RAMB36E1_inst_3),
        .I1(RAMB36E1_inst_0),
        .I2(Q[8]),
        .I3(B0_ADDR_INT),
        .I4(B0_ADDR1),
        .I5(RAMB36E1_inst_4),
        .O(\COUNT_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0FF00)) 
    \BRAM_INST/RAMB36E1_inst_i_2__0 
       (.I0(RAMB36E1_inst_3),
        .I1(RAMB36E1_inst_0),
        .I2(Q[8]),
        .I3(B1_ADDR_INT),
        .I4(B1_ADDR1),
        .I5(RAMB36E1_inst_4),
        .O(\COUNT_reg[8]_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0FF00)) 
    \BRAM_INST/RAMB36E1_inst_i_2__1 
       (.I0(RAMB36E1_inst_3),
        .I1(RAMB36E1_inst_0),
        .I2(Q[8]),
        .I3(B2_ADDR_INT),
        .I4(B2_ADDR1),
        .I5(RAMB36E1_inst_4),
        .O(\COUNT_reg[8]_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \COUNT[0]_i_1__1 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \COUNT[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \COUNT[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \COUNT[3]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \COUNT[4]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \COUNT[5]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \COUNT[6]_i_1__0 
       (.I0(\COUNT[8]_i_4__0_n_0 ),
        .I1(Q[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \COUNT[7]_i_1__1 
       (.I0(\COUNT[8]_i_4__0_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp__0[7]));
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \COUNT[8]_i_1 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(\COUNT[8]_i_3_n_0 ),
        .I3(SEL_ADDR[0]),
        .I4(\COUNT_reg[0]_0 ),
        .O(\COUNT[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF708)) 
    \COUNT[8]_i_2__0 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\COUNT[8]_i_4__0_n_0 ),
        .I3(Q[8]),
        .O(plusOp__0[8]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \COUNT[8]_i_3 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\COUNT[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \COUNT[8]_i_4__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\COUNT[8]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[0] 
       (.C(CLK),
        .CE(SEL_ADDR[0]),
        .D(plusOp__0[0]),
        .Q(Q[0]),
        .R(\COUNT[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[1] 
       (.C(CLK),
        .CE(SEL_ADDR[0]),
        .D(plusOp__0[1]),
        .Q(Q[1]),
        .R(\COUNT[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[2] 
       (.C(CLK),
        .CE(SEL_ADDR[0]),
        .D(plusOp__0[2]),
        .Q(Q[2]),
        .R(\COUNT[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[3] 
       (.C(CLK),
        .CE(SEL_ADDR[0]),
        .D(plusOp__0[3]),
        .Q(Q[3]),
        .R(\COUNT[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[4] 
       (.C(CLK),
        .CE(SEL_ADDR[0]),
        .D(plusOp__0[4]),
        .Q(Q[4]),
        .R(\COUNT[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[5] 
       (.C(CLK),
        .CE(SEL_ADDR[0]),
        .D(plusOp__0[5]),
        .Q(Q[5]),
        .R(\COUNT[8]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \COUNT_reg[6] 
       (.C(CLK),
        .CE(SEL_ADDR[0]),
        .D(plusOp__0[6]),
        .Q(Q[6]),
        .S(\COUNT[8]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \COUNT_reg[7] 
       (.C(CLK),
        .CE(SEL_ADDR[0]),
        .D(plusOp__0[7]),
        .Q(Q[7]),
        .S(\COUNT[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[8] 
       (.C(CLK),
        .CE(SEL_ADDR[0]),
        .D(plusOp__0[8]),
        .Q(Q[8]),
        .R(\COUNT[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    RAMB36E1_inst_i_3
       (.I0(SK0_RAND),
        .I1(RAMB36E1_inst),
        .I2(RAMB36E1_inst_0),
        .I3(Q[8]),
        .I4(RAMB36E1_inst_1),
        .I5(RAMB36E1_inst_2),
        .O(ADDRARDADDR));
  LUT5 #(
    .INIT(32'h4040FF00)) 
    RAMB36E1_inst_i_345
       (.I0(SEL_ADDR[1]),
        .I1(SEL_ADDR[0]),
        .I2(Q[8]),
        .I3(RAMB36E1_inst_i_96__2),
        .I4(out),
        .O(SQU_ADDR1));
  LUT6 #(
    .INIT(64'h7444300073334000)) 
    RAMB36E1_inst_i_98
       (.I0(RAMB36E1_inst_i_46__0),
        .I1(RAMB36E1_inst_i_46__0_0),
        .I2(RAMB36E1_inst_0),
        .I3(Q[8]),
        .I4(RAMB36E1_inst_i_96__2),
        .I5(out),
        .O(\COUNT_reg[8]_0 ));
endmodule

(* ORIG_REF_NAME = "BIKE_COUNTER_INC_INIT" *) 
module design_1_BIKE_0_0_BIKE_COUNTER_INC_INIT__parameterized0
   (ADDRARDADDR,
    SQU_ADDR_IN,
    SQU_ADDR1,
    Q,
    SK0_RAND,
    RAMB36E1_inst,
    RAMB36E1_inst_0,
    RAMB36E1_inst_1,
    RAMB36E1_inst_2,
    SEL_ADDR,
    RAMB36E1_inst_i_98__1,
    out,
    \COUNT_reg[0]_0 ,
    CLK);
  output [7:0]ADDRARDADDR;
  output [7:0]SQU_ADDR_IN;
  output [7:0]SQU_ADDR1;
  output [7:0]Q;
  input [7:0]SK0_RAND;
  input RAMB36E1_inst;
  input [7:0]RAMB36E1_inst_0;
  input RAMB36E1_inst_1;
  input [7:0]RAMB36E1_inst_2;
  input [1:0]SEL_ADDR;
  input [7:0]RAMB36E1_inst_i_98__1;
  input [0:0]out;
  input \COUNT_reg[0]_0 ;
  input CLK;

  wire [7:0]ADDRARDADDR;
  wire CLK;
  wire \COUNT[0]_i_1__2_n_0 ;
  wire \COUNT[7]_i_1_n_0 ;
  wire \COUNT[7]_i_3_n_0 ;
  wire \COUNT[7]_i_4_n_0 ;
  wire \COUNT_reg[0]_0 ;
  wire [7:0]Q;
  wire RAMB36E1_inst;
  wire [7:0]RAMB36E1_inst_0;
  wire RAMB36E1_inst_1;
  wire [7:0]RAMB36E1_inst_2;
  wire [7:0]RAMB36E1_inst_i_98__1;
  wire [1:0]SEL_ADDR;
  wire [7:0]SK0_RAND;
  wire [7:0]SQU_ADDR1;
  wire [7:0]SQU_ADDR_IN;
  wire [0:0]out;
  wire [7:1]plusOp__1;

  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \COUNT[0]_i_1__2 
       (.I0(Q[0]),
        .O(\COUNT[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \COUNT[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \COUNT[2]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \COUNT[3]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \COUNT[4]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[4]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \COUNT[5]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \COUNT[6]_i_1__1 
       (.I0(\COUNT[7]_i_4_n_0 ),
        .I1(Q[6]),
        .O(plusOp__1[6]));
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \COUNT[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\COUNT[7]_i_3_n_0 ),
        .I3(SEL_ADDR[1]),
        .I4(\COUNT_reg[0]_0 ),
        .O(\COUNT[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \COUNT[7]_i_2 
       (.I0(Q[6]),
        .I1(\COUNT[7]_i_4_n_0 ),
        .I2(Q[7]),
        .O(plusOp__1[7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \COUNT[7]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\COUNT[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \COUNT[7]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\COUNT[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[0] 
       (.C(CLK),
        .CE(SEL_ADDR[1]),
        .D(\COUNT[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(\COUNT[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[1] 
       (.C(CLK),
        .CE(SEL_ADDR[1]),
        .D(plusOp__1[1]),
        .Q(Q[1]),
        .R(\COUNT[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[2] 
       (.C(CLK),
        .CE(SEL_ADDR[1]),
        .D(plusOp__1[2]),
        .Q(Q[2]),
        .R(\COUNT[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[3] 
       (.C(CLK),
        .CE(SEL_ADDR[1]),
        .D(plusOp__1[3]),
        .Q(Q[3]),
        .R(\COUNT[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[4] 
       (.C(CLK),
        .CE(SEL_ADDR[1]),
        .D(plusOp__1[4]),
        .Q(Q[4]),
        .R(\COUNT[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[5] 
       (.C(CLK),
        .CE(SEL_ADDR[1]),
        .D(plusOp__1[5]),
        .Q(Q[5]),
        .R(\COUNT[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[6] 
       (.C(CLK),
        .CE(SEL_ADDR[1]),
        .D(plusOp__1[6]),
        .Q(Q[6]),
        .R(\COUNT[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[7] 
       (.C(CLK),
        .CE(SEL_ADDR[1]),
        .D(plusOp__1[7]),
        .Q(Q[7]),
        .R(\COUNT[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    RAMB36E1_inst_i_10
       (.I0(SK0_RAND[1]),
        .I1(RAMB36E1_inst),
        .I2(SQU_ADDR_IN[1]),
        .I3(RAMB36E1_inst_0[1]),
        .I4(RAMB36E1_inst_1),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    RAMB36E1_inst_i_11
       (.I0(SK0_RAND[0]),
        .I1(RAMB36E1_inst),
        .I2(SQU_ADDR_IN[0]),
        .I3(RAMB36E1_inst_0[0]),
        .I4(RAMB36E1_inst_1),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h0AC00AC0FFFF0000)) 
    RAMB36E1_inst_i_348
       (.I0(Q[7]),
        .I1(RAMB36E1_inst_2[7]),
        .I2(SEL_ADDR[0]),
        .I3(SEL_ADDR[1]),
        .I4(RAMB36E1_inst_i_98__1[7]),
        .I5(out),
        .O(SQU_ADDR1[7]));
  LUT6 #(
    .INIT(64'h0AC00AC0FFFF0000)) 
    RAMB36E1_inst_i_351
       (.I0(Q[6]),
        .I1(RAMB36E1_inst_2[6]),
        .I2(SEL_ADDR[0]),
        .I3(SEL_ADDR[1]),
        .I4(RAMB36E1_inst_i_98__1[6]),
        .I5(out),
        .O(SQU_ADDR1[6]));
  LUT6 #(
    .INIT(64'h0AC00AC0FFFF0000)) 
    RAMB36E1_inst_i_354
       (.I0(Q[5]),
        .I1(RAMB36E1_inst_2[5]),
        .I2(SEL_ADDR[0]),
        .I3(SEL_ADDR[1]),
        .I4(RAMB36E1_inst_i_98__1[5]),
        .I5(out),
        .O(SQU_ADDR1[5]));
  LUT6 #(
    .INIT(64'h0AC00AC0FFFF0000)) 
    RAMB36E1_inst_i_357
       (.I0(Q[4]),
        .I1(RAMB36E1_inst_2[4]),
        .I2(SEL_ADDR[0]),
        .I3(SEL_ADDR[1]),
        .I4(RAMB36E1_inst_i_98__1[4]),
        .I5(out),
        .O(SQU_ADDR1[4]));
  LUT6 #(
    .INIT(64'h0AC00AC0FFFF0000)) 
    RAMB36E1_inst_i_360
       (.I0(Q[3]),
        .I1(RAMB36E1_inst_2[3]),
        .I2(SEL_ADDR[0]),
        .I3(SEL_ADDR[1]),
        .I4(RAMB36E1_inst_i_98__1[3]),
        .I5(out),
        .O(SQU_ADDR1[3]));
  LUT6 #(
    .INIT(64'h0AC00AC0FFFF0000)) 
    RAMB36E1_inst_i_363
       (.I0(Q[2]),
        .I1(RAMB36E1_inst_2[2]),
        .I2(SEL_ADDR[0]),
        .I3(SEL_ADDR[1]),
        .I4(RAMB36E1_inst_i_98__1[2]),
        .I5(out),
        .O(SQU_ADDR1[2]));
  LUT6 #(
    .INIT(64'h0AC00AC0FFFF0000)) 
    RAMB36E1_inst_i_366
       (.I0(Q[1]),
        .I1(RAMB36E1_inst_2[1]),
        .I2(SEL_ADDR[0]),
        .I3(SEL_ADDR[1]),
        .I4(RAMB36E1_inst_i_98__1[1]),
        .I5(out),
        .O(SQU_ADDR1[1]));
  LUT6 #(
    .INIT(64'h0AC00AC0FFFF0000)) 
    RAMB36E1_inst_i_369
       (.I0(Q[0]),
        .I1(RAMB36E1_inst_2[0]),
        .I2(SEL_ADDR[0]),
        .I3(SEL_ADDR[1]),
        .I4(RAMB36E1_inst_i_98__1[0]),
        .I5(out),
        .O(SQU_ADDR1[0]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    RAMB36E1_inst_i_4
       (.I0(SK0_RAND[7]),
        .I1(RAMB36E1_inst),
        .I2(SQU_ADDR_IN[7]),
        .I3(RAMB36E1_inst_0[7]),
        .I4(RAMB36E1_inst_1),
        .O(ADDRARDADDR[7]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    RAMB36E1_inst_i_5
       (.I0(SK0_RAND[6]),
        .I1(RAMB36E1_inst),
        .I2(SQU_ADDR_IN[6]),
        .I3(RAMB36E1_inst_0[6]),
        .I4(RAMB36E1_inst_1),
        .O(ADDRARDADDR[6]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    RAMB36E1_inst_i_6
       (.I0(SK0_RAND[5]),
        .I1(RAMB36E1_inst),
        .I2(SQU_ADDR_IN[5]),
        .I3(RAMB36E1_inst_0[5]),
        .I4(RAMB36E1_inst_1),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    RAMB36E1_inst_i_7
       (.I0(SK0_RAND[4]),
        .I1(RAMB36E1_inst),
        .I2(SQU_ADDR_IN[4]),
        .I3(RAMB36E1_inst_0[4]),
        .I4(RAMB36E1_inst_1),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    RAMB36E1_inst_i_8
       (.I0(SK0_RAND[3]),
        .I1(RAMB36E1_inst),
        .I2(SQU_ADDR_IN[3]),
        .I3(RAMB36E1_inst_0[3]),
        .I4(RAMB36E1_inst_1),
        .O(ADDRARDADDR[3]));
  LUT4 #(
    .INIT(16'h0AC0)) 
    RAMB36E1_inst_i_89__1
       (.I0(Q[7]),
        .I1(RAMB36E1_inst_2[7]),
        .I2(SEL_ADDR[0]),
        .I3(SEL_ADDR[1]),
        .O(SQU_ADDR_IN[7]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    RAMB36E1_inst_i_9
       (.I0(SK0_RAND[2]),
        .I1(RAMB36E1_inst),
        .I2(SQU_ADDR_IN[2]),
        .I3(RAMB36E1_inst_0[2]),
        .I4(RAMB36E1_inst_1),
        .O(ADDRARDADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h0AC0)) 
    RAMB36E1_inst_i_90__2
       (.I0(Q[6]),
        .I1(RAMB36E1_inst_2[6]),
        .I2(SEL_ADDR[0]),
        .I3(SEL_ADDR[1]),
        .O(SQU_ADDR_IN[6]));
  LUT4 #(
    .INIT(16'h0AC0)) 
    RAMB36E1_inst_i_91
       (.I0(Q[5]),
        .I1(RAMB36E1_inst_2[5]),
        .I2(SEL_ADDR[0]),
        .I3(SEL_ADDR[1]),
        .O(SQU_ADDR_IN[5]));
  LUT4 #(
    .INIT(16'h0AC0)) 
    RAMB36E1_inst_i_92
       (.I0(Q[4]),
        .I1(RAMB36E1_inst_2[4]),
        .I2(SEL_ADDR[0]),
        .I3(SEL_ADDR[1]),
        .O(SQU_ADDR_IN[4]));
  LUT4 #(
    .INIT(16'h0AC0)) 
    RAMB36E1_inst_i_93__2
       (.I0(Q[3]),
        .I1(RAMB36E1_inst_2[3]),
        .I2(SEL_ADDR[0]),
        .I3(SEL_ADDR[1]),
        .O(SQU_ADDR_IN[3]));
  LUT4 #(
    .INIT(16'h0AC0)) 
    RAMB36E1_inst_i_94
       (.I0(Q[2]),
        .I1(RAMB36E1_inst_2[2]),
        .I2(SEL_ADDR[0]),
        .I3(SEL_ADDR[1]),
        .O(SQU_ADDR_IN[2]));
  LUT4 #(
    .INIT(16'h0AC0)) 
    RAMB36E1_inst_i_95__0
       (.I0(Q[1]),
        .I1(RAMB36E1_inst_2[1]),
        .I2(SEL_ADDR[0]),
        .I3(SEL_ADDR[1]),
        .O(SQU_ADDR_IN[1]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h0AC0)) 
    RAMB36E1_inst_i_96__1
       (.I0(Q[0]),
        .I1(RAMB36E1_inst_2[0]),
        .I2(SEL_ADDR[0]),
        .I3(SEL_ADDR[1]),
        .O(SQU_ADDR_IN[0]));
endmodule

(* ORIG_REF_NAME = "BIKE_COUNTER_INC_STOP" *) 
module design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP
   (D,
    \FSM_sequential_STATE_reg[1] ,
    \FSM_sequential_STATE_reg[0] ,
    \FSM_sequential_STATE_reg[0]_0 ,
    CNT_RESET,
    CNT_VALID,
    Q,
    RDEN_reg,
    SK1_SAMPLE_WREN,
    SK1_SAMPLE_RDEN,
    \COUNT_reg[0]_0 ,
    \COUNT_reg[0]_1 ,
    \COUNT_reg[0]_2 ,
    \COUNT_reg[0]_3 ,
    SK1_RAND,
    SR,
    CLK);
  output [0:0]D;
  output \FSM_sequential_STATE_reg[1] ;
  output \FSM_sequential_STATE_reg[0] ;
  output \FSM_sequential_STATE_reg[0]_0 ;
  output CNT_RESET;
  output CNT_VALID;
  input [1:0]Q;
  input RDEN_reg;
  input SK1_SAMPLE_WREN;
  input SK1_SAMPLE_RDEN;
  input \COUNT_reg[0]_0 ;
  input [0:0]\COUNT_reg[0]_1 ;
  input \COUNT_reg[0]_2 ;
  input \COUNT_reg[0]_3 ;
  input [13:0]SK1_RAND;
  input [0:0]SR;
  input CLK;

  wire CLK;
  wire [6:0]CNT_OUT;
  wire CNT_RESET;
  wire CNT_VALID;
  wire COUNT;
  wire \COUNT[6]_i_3__0_n_0 ;
  wire \COUNT[6]_i_4__0_n_0 ;
  wire \COUNT[6]_i_7__0_n_0 ;
  wire \COUNT[6]_i_8__0_n_0 ;
  wire \COUNT[6]_i_9__0_n_0 ;
  wire \COUNT_reg[0]_0 ;
  wire [0:0]\COUNT_reg[0]_1 ;
  wire \COUNT_reg[0]_2 ;
  wire \COUNT_reg[0]_3 ;
  wire [0:0]D;
  wire \FSM_sequential_STATE[0]_i_2__1_n_0 ;
  wire \FSM_sequential_STATE_reg[0] ;
  wire \FSM_sequential_STATE_reg[0]_0 ;
  wire \FSM_sequential_STATE_reg[1] ;
  wire [1:0]Q;
  wire RDEN_reg;
  wire [13:0]SK1_RAND;
  wire SK1_SAMPLE_RDEN;
  wire SK1_SAMPLE_WREN;
  wire [0:0]SR;
  wire [6:0]plusOp__0;

  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    CNT_RESET_i_1__0
       (.I0(\FSM_sequential_STATE[0]_i_2__1_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(CNT_RESET));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h08)) 
    CNT_VALID_i_1
       (.I0(\FSM_sequential_STATE[0]_i_2__1_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(CNT_VALID));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \COUNT[0]_i_1__10 
       (.I0(CNT_OUT[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \COUNT[1]_i_1__8 
       (.I0(CNT_OUT[0]),
        .I1(CNT_OUT[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \COUNT[2]_i_1__7 
       (.I0(CNT_OUT[2]),
        .I1(CNT_OUT[0]),
        .I2(CNT_OUT[1]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \COUNT[3]_i_1__8 
       (.I0(CNT_OUT[3]),
        .I1(CNT_OUT[1]),
        .I2(CNT_OUT[0]),
        .I3(CNT_OUT[2]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \COUNT[4]_i_1__7 
       (.I0(CNT_OUT[2]),
        .I1(CNT_OUT[0]),
        .I2(CNT_OUT[1]),
        .I3(CNT_OUT[3]),
        .I4(CNT_OUT[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \COUNT[5]_i_1__7 
       (.I0(CNT_OUT[5]),
        .I1(CNT_OUT[2]),
        .I2(CNT_OUT[0]),
        .I3(CNT_OUT[1]),
        .I4(CNT_OUT[3]),
        .I5(CNT_OUT[4]),
        .O(plusOp__0[5]));
  LUT5 #(
    .INIT(32'h00044404)) 
    \COUNT[6]_i_1__7 
       (.I0(\COUNT[6]_i_3__0_n_0 ),
        .I1(\COUNT[6]_i_4__0_n_0 ),
        .I2(\COUNT_reg[0]_0 ),
        .I3(\COUNT_reg[0]_1 ),
        .I4(\COUNT_reg[0]_2 ),
        .O(COUNT));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \COUNT[6]_i_2__0 
       (.I0(CNT_OUT[6]),
        .I1(CNT_OUT[4]),
        .I2(CNT_OUT[3]),
        .I3(\COUNT[6]_i_7__0_n_0 ),
        .I4(CNT_OUT[5]),
        .O(plusOp__0[6]));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDD5D)) 
    \COUNT[6]_i_3__0 
       (.I0(\COUNT_reg[0]_3 ),
        .I1(CNT_OUT[6]),
        .I2(\COUNT[6]_i_7__0_n_0 ),
        .I3(CNT_OUT[3]),
        .I4(CNT_OUT[5]),
        .I5(CNT_OUT[4]),
        .O(\COUNT[6]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h4FFF)) 
    \COUNT[6]_i_4__0 
       (.I0(\COUNT[6]_i_8__0_n_0 ),
        .I1(\COUNT[6]_i_9__0_n_0 ),
        .I2(SK1_RAND[12]),
        .I3(SK1_RAND[13]),
        .O(\COUNT[6]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \COUNT[6]_i_7__0 
       (.I0(CNT_OUT[1]),
        .I1(CNT_OUT[0]),
        .I2(CNT_OUT[2]),
        .O(\COUNT[6]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \COUNT[6]_i_8__0 
       (.I0(SK1_RAND[6]),
        .I1(SK1_RAND[11]),
        .I2(SK1_RAND[8]),
        .I3(SK1_RAND[7]),
        .I4(SK1_RAND[10]),
        .I5(SK1_RAND[9]),
        .O(\COUNT[6]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h555555555555557F)) 
    \COUNT[6]_i_9__0 
       (.I0(SK1_RAND[5]),
        .I1(SK1_RAND[0]),
        .I2(SK1_RAND[1]),
        .I3(SK1_RAND[3]),
        .I4(SK1_RAND[2]),
        .I5(SK1_RAND[4]),
        .O(\COUNT[6]_i_9__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[0] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp__0[0]),
        .Q(CNT_OUT[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[1] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp__0[1]),
        .Q(CNT_OUT[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[2] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp__0[2]),
        .Q(CNT_OUT[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[3] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp__0[3]),
        .Q(CNT_OUT[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[4] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp__0[4]),
        .Q(CNT_OUT[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[5] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp__0[5]),
        .Q(CNT_OUT[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[6] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp__0[6]),
        .Q(CNT_OUT[6]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h1C)) 
    DONE_i_1__2
       (.I0(\FSM_sequential_STATE[0]_i_2__1_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\FSM_sequential_STATE_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hE3E0)) 
    \FSM_sequential_STATE[0]_i_1__2 
       (.I0(\FSM_sequential_STATE[0]_i_2__1_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(RDEN_reg),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \FSM_sequential_STATE[0]_i_2__1 
       (.I0(CNT_OUT[3]),
        .I1(CNT_OUT[5]),
        .I2(CNT_OUT[4]),
        .I3(CNT_OUT[6]),
        .I4(\COUNT[6]_i_7__0_n_0 ),
        .O(\FSM_sequential_STATE[0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hFBF8CBC8)) 
    RDEN_i_1
       (.I0(\FSM_sequential_STATE[0]_i_2__1_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(RDEN_reg),
        .I4(SK1_SAMPLE_RDEN),
        .O(\FSM_sequential_STATE_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h38300800)) 
    WREN_i_1
       (.I0(\FSM_sequential_STATE[0]_i_2__1_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\COUNT[6]_i_4__0_n_0 ),
        .I4(SK1_SAMPLE_WREN),
        .O(\FSM_sequential_STATE_reg[0] ));
endmodule

(* ORIG_REF_NAME = "BIKE_COUNTER_INC_STOP" *) 
module design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP_1
   (\FSM_sequential_STATE_reg[1] ,
    D,
    \FSM_sequential_STATE_reg[0] ,
    \FSM_sequential_STATE_reg[1]_0 ,
    \FSM_sequential_STATE_reg[1]_1 ,
    CNT_RESET_0,
    Q,
    RDEN_reg,
    SK0_SAMPLE_WREN,
    SK0_SAMPLE_RDEN,
    \COUNT_reg[0]_0 ,
    \COUNT_reg[0]_1 ,
    \COUNT_reg[0]_2 ,
    \COUNT_reg[0]_3 ,
    SK0_RAND,
    SR,
    CLK);
  output \FSM_sequential_STATE_reg[1] ;
  output [0:0]D;
  output \FSM_sequential_STATE_reg[0] ;
  output \FSM_sequential_STATE_reg[1]_0 ;
  output \FSM_sequential_STATE_reg[1]_1 ;
  output CNT_RESET_0;
  input [1:0]Q;
  input RDEN_reg;
  input SK0_SAMPLE_WREN;
  input SK0_SAMPLE_RDEN;
  input \COUNT_reg[0]_0 ;
  input [0:0]\COUNT_reg[0]_1 ;
  input \COUNT_reg[0]_2 ;
  input \COUNT_reg[0]_3 ;
  input [13:0]SK0_RAND;
  input [0:0]SR;
  input CLK;

  wire CLK;
  wire [6:0]CNT_OUT;
  wire CNT_RESET_0;
  wire COUNT;
  wire \COUNT[6]_i_3_n_0 ;
  wire \COUNT[6]_i_4_n_0 ;
  wire \COUNT[6]_i_7_n_0 ;
  wire \COUNT[6]_i_8_n_0 ;
  wire \COUNT[6]_i_9_n_0 ;
  wire \COUNT_reg[0]_0 ;
  wire [0:0]\COUNT_reg[0]_1 ;
  wire \COUNT_reg[0]_2 ;
  wire \COUNT_reg[0]_3 ;
  wire [0:0]D;
  wire \FSM_sequential_STATE[0]_i_2__0_n_0 ;
  wire \FSM_sequential_STATE_reg[0] ;
  wire \FSM_sequential_STATE_reg[1] ;
  wire \FSM_sequential_STATE_reg[1]_0 ;
  wire \FSM_sequential_STATE_reg[1]_1 ;
  wire [1:0]Q;
  wire RDEN_reg;
  wire [13:0]SK0_RAND;
  wire SK0_SAMPLE_RDEN;
  wire SK0_SAMPLE_WREN;
  wire [0:0]SR;
  wire [6:0]plusOp;

  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    CNT_RESET_i_1
       (.I0(\FSM_sequential_STATE[0]_i_2__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(CNT_RESET_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h1)) 
    CNT_VALID_i_1__0
       (.I0(Q[1]),
        .I1(\FSM_sequential_STATE[0]_i_2__0_n_0 ),
        .O(\FSM_sequential_STATE_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \COUNT[0]_i_1__9 
       (.I0(CNT_OUT[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \COUNT[1]_i_1__7 
       (.I0(CNT_OUT[0]),
        .I1(CNT_OUT[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \COUNT[2]_i_1__6 
       (.I0(CNT_OUT[2]),
        .I1(CNT_OUT[0]),
        .I2(CNT_OUT[1]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \COUNT[3]_i_1__7 
       (.I0(CNT_OUT[3]),
        .I1(CNT_OUT[1]),
        .I2(CNT_OUT[0]),
        .I3(CNT_OUT[2]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \COUNT[4]_i_1__6 
       (.I0(CNT_OUT[2]),
        .I1(CNT_OUT[0]),
        .I2(CNT_OUT[1]),
        .I3(CNT_OUT[3]),
        .I4(CNT_OUT[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \COUNT[5]_i_1__6 
       (.I0(CNT_OUT[5]),
        .I1(CNT_OUT[2]),
        .I2(CNT_OUT[0]),
        .I3(CNT_OUT[1]),
        .I4(CNT_OUT[3]),
        .I5(CNT_OUT[4]),
        .O(plusOp[5]));
  LUT5 #(
    .INIT(32'h00044404)) 
    \COUNT[6]_i_1__6 
       (.I0(\COUNT[6]_i_3_n_0 ),
        .I1(\COUNT[6]_i_4_n_0 ),
        .I2(\COUNT_reg[0]_0 ),
        .I3(\COUNT_reg[0]_1 ),
        .I4(\COUNT_reg[0]_2 ),
        .O(COUNT));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \COUNT[6]_i_2 
       (.I0(CNT_OUT[6]),
        .I1(CNT_OUT[4]),
        .I2(CNT_OUT[3]),
        .I3(\COUNT[6]_i_7_n_0 ),
        .I4(CNT_OUT[5]),
        .O(plusOp[6]));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDD5D)) 
    \COUNT[6]_i_3 
       (.I0(\COUNT_reg[0]_3 ),
        .I1(CNT_OUT[6]),
        .I2(\COUNT[6]_i_7_n_0 ),
        .I3(CNT_OUT[3]),
        .I4(CNT_OUT[5]),
        .I5(CNT_OUT[4]),
        .O(\COUNT[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4FFF)) 
    \COUNT[6]_i_4 
       (.I0(\COUNT[6]_i_8_n_0 ),
        .I1(\COUNT[6]_i_9_n_0 ),
        .I2(SK0_RAND[12]),
        .I3(SK0_RAND[13]),
        .O(\COUNT[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \COUNT[6]_i_7 
       (.I0(CNT_OUT[1]),
        .I1(CNT_OUT[0]),
        .I2(CNT_OUT[2]),
        .O(\COUNT[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \COUNT[6]_i_8 
       (.I0(SK0_RAND[6]),
        .I1(SK0_RAND[11]),
        .I2(SK0_RAND[8]),
        .I3(SK0_RAND[7]),
        .I4(SK0_RAND[10]),
        .I5(SK0_RAND[9]),
        .O(\COUNT[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h555555555555557F)) 
    \COUNT[6]_i_9 
       (.I0(SK0_RAND[5]),
        .I1(SK0_RAND[0]),
        .I2(SK0_RAND[1]),
        .I3(SK0_RAND[3]),
        .I4(SK0_RAND[2]),
        .I5(SK0_RAND[4]),
        .O(\COUNT[6]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[0] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp[0]),
        .Q(CNT_OUT[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[1] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp[1]),
        .Q(CNT_OUT[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[2] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp[2]),
        .Q(CNT_OUT[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[3] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp[3]),
        .Q(CNT_OUT[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[4] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp[4]),
        .Q(CNT_OUT[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[5] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp[5]),
        .Q(CNT_OUT[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[6] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp[6]),
        .Q(CNT_OUT[6]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h28)) 
    DONE_i_1__1
       (.I0(\FSM_sequential_STATE[0]_i_2__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\FSM_sequential_STATE_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hD7D5)) 
    \FSM_sequential_STATE[0]_i_1__1 
       (.I0(\FSM_sequential_STATE[0]_i_2__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(RDEN_reg),
        .O(D));
  LUT6 #(
    .INIT(64'h5555555555555575)) 
    \FSM_sequential_STATE[0]_i_2__0 
       (.I0(Q[0]),
        .I1(\COUNT[6]_i_7_n_0 ),
        .I2(CNT_OUT[6]),
        .I3(CNT_OUT[4]),
        .I4(CNT_OUT[5]),
        .I5(CNT_OUT[3]),
        .O(\FSM_sequential_STATE[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hBBBBFB51)) 
    RDEN_i_1__0
       (.I0(Q[1]),
        .I1(\FSM_sequential_STATE[0]_i_2__0_n_0 ),
        .I2(RDEN_reg),
        .I3(SK0_SAMPLE_RDEN),
        .I4(Q[0]),
        .O(\FSM_sequential_STATE_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h10BA1010)) 
    WREN_i_1__0
       (.I0(Q[1]),
        .I1(\FSM_sequential_STATE[0]_i_2__0_n_0 ),
        .I2(\COUNT[6]_i_4_n_0 ),
        .I3(Q[0]),
        .I4(SK0_SAMPLE_WREN),
        .O(\FSM_sequential_STATE_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "BIKE_COUNTER_INC_STOP" *) 
module design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized0
   (SQU_RDEN1,
    out,
    B2_ADDR1,
    FIRST_SQUARING_IN_CHAIN,
    B1_ADDR1,
    B0_ADDR1,
    REN_IN,
    \COUNT_reg[0]_0 ,
    Q,
    RAMB36E1_inst,
    RAMB36E1_inst_0,
    RAMB36E1_inst_1,
    clear,
    CLK);
  output SQU_RDEN1;
  output [12:0]out;
  output B2_ADDR1;
  output FIRST_SQUARING_IN_CHAIN;
  output B1_ADDR1;
  output B0_ADDR1;
  input REN_IN;
  input \COUNT_reg[0]_0 ;
  input [3:0]Q;
  input RAMB36E1_inst;
  input RAMB36E1_inst_0;
  input RAMB36E1_inst_1;
  input clear;
  input CLK;

  wire B0_ADDR1;
  wire B1_ADDR1;
  wire B2_ADDR1;
  wire CLK;
  wire COUNT;
  wire \COUNT[0]_i_3_n_0 ;
  wire \COUNT_reg[0]_0 ;
  wire \COUNT_reg[0]_i_2_n_0 ;
  wire \COUNT_reg[0]_i_2_n_1 ;
  wire \COUNT_reg[0]_i_2_n_2 ;
  wire \COUNT_reg[0]_i_2_n_3 ;
  wire \COUNT_reg[0]_i_2_n_4 ;
  wire \COUNT_reg[0]_i_2_n_5 ;
  wire \COUNT_reg[0]_i_2_n_6 ;
  wire \COUNT_reg[0]_i_2_n_7 ;
  wire \COUNT_reg[12]_i_1_n_7 ;
  wire \COUNT_reg[4]_i_1_n_0 ;
  wire \COUNT_reg[4]_i_1_n_1 ;
  wire \COUNT_reg[4]_i_1_n_2 ;
  wire \COUNT_reg[4]_i_1_n_3 ;
  wire \COUNT_reg[4]_i_1_n_4 ;
  wire \COUNT_reg[4]_i_1_n_5 ;
  wire \COUNT_reg[4]_i_1_n_6 ;
  wire \COUNT_reg[4]_i_1_n_7 ;
  wire \COUNT_reg[8]_i_1_n_0 ;
  wire \COUNT_reg[8]_i_1_n_1 ;
  wire \COUNT_reg[8]_i_1_n_2 ;
  wire \COUNT_reg[8]_i_1_n_3 ;
  wire \COUNT_reg[8]_i_1_n_4 ;
  wire \COUNT_reg[8]_i_1_n_5 ;
  wire \COUNT_reg[8]_i_1_n_6 ;
  wire \COUNT_reg[8]_i_1_n_7 ;
  wire FIRST_SQUARING_IN_CHAIN;
  wire [3:0]Q;
  wire RAMB36E1_inst;
  wire RAMB36E1_inst_0;
  wire RAMB36E1_inst_1;
  wire \REG[2].FF_i_4__0_n_0 ;
  wire \REG[2].FF_i_5__0_n_0 ;
  wire \REG[2].FF_i_6__0_n_0 ;
  wire REN_IN;
  wire SQU_RDEN1;
  wire clear;
  wire [12:0]out;
  wire p_0_in1_in;
  wire [3:0]\NLW_COUNT_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_COUNT_reg[12]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h2A2A2AAA)) 
    \COUNT[0]_i_1__8 
       (.I0(\COUNT_reg[0]_0 ),
        .I1(out[11]),
        .I2(out[12]),
        .I3(\COUNT[0]_i_3_n_0 ),
        .I4(out[4]),
        .O(COUNT));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \COUNT[0]_i_3 
       (.I0(out[6]),
        .I1(out[5]),
        .I2(out[9]),
        .I3(out[10]),
        .I4(out[7]),
        .I5(out[8]),
        .O(\COUNT[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \COUNT[0]_i_4 
       (.I0(out[0]),
        .O(p_0_in1_in));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[0] 
       (.C(CLK),
        .CE(COUNT),
        .D(\COUNT_reg[0]_i_2_n_7 ),
        .Q(out[0]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \COUNT_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\COUNT_reg[0]_i_2_n_0 ,\COUNT_reg[0]_i_2_n_1 ,\COUNT_reg[0]_i_2_n_2 ,\COUNT_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\COUNT_reg[0]_i_2_n_4 ,\COUNT_reg[0]_i_2_n_5 ,\COUNT_reg[0]_i_2_n_6 ,\COUNT_reg[0]_i_2_n_7 }),
        .S({out[3:1],p_0_in1_in}));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[10] 
       (.C(CLK),
        .CE(COUNT),
        .D(\COUNT_reg[8]_i_1_n_5 ),
        .Q(out[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[11] 
       (.C(CLK),
        .CE(COUNT),
        .D(\COUNT_reg[8]_i_1_n_4 ),
        .Q(out[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[12] 
       (.C(CLK),
        .CE(COUNT),
        .D(\COUNT_reg[12]_i_1_n_7 ),
        .Q(out[12]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \COUNT_reg[12]_i_1 
       (.CI(\COUNT_reg[8]_i_1_n_0 ),
        .CO(\NLW_COUNT_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_COUNT_reg[12]_i_1_O_UNCONNECTED [3:1],\COUNT_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,out[12]}));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[1] 
       (.C(CLK),
        .CE(COUNT),
        .D(\COUNT_reg[0]_i_2_n_6 ),
        .Q(out[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[2] 
       (.C(CLK),
        .CE(COUNT),
        .D(\COUNT_reg[0]_i_2_n_5 ),
        .Q(out[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[3] 
       (.C(CLK),
        .CE(COUNT),
        .D(\COUNT_reg[0]_i_2_n_4 ),
        .Q(out[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[4] 
       (.C(CLK),
        .CE(COUNT),
        .D(\COUNT_reg[4]_i_1_n_7 ),
        .Q(out[4]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \COUNT_reg[4]_i_1 
       (.CI(\COUNT_reg[0]_i_2_n_0 ),
        .CO({\COUNT_reg[4]_i_1_n_0 ,\COUNT_reg[4]_i_1_n_1 ,\COUNT_reg[4]_i_1_n_2 ,\COUNT_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\COUNT_reg[4]_i_1_n_4 ,\COUNT_reg[4]_i_1_n_5 ,\COUNT_reg[4]_i_1_n_6 ,\COUNT_reg[4]_i_1_n_7 }),
        .S(out[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[5] 
       (.C(CLK),
        .CE(COUNT),
        .D(\COUNT_reg[4]_i_1_n_6 ),
        .Q(out[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[6] 
       (.C(CLK),
        .CE(COUNT),
        .D(\COUNT_reg[4]_i_1_n_5 ),
        .Q(out[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[7] 
       (.C(CLK),
        .CE(COUNT),
        .D(\COUNT_reg[4]_i_1_n_4 ),
        .Q(out[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[8] 
       (.C(CLK),
        .CE(COUNT),
        .D(\COUNT_reg[8]_i_1_n_7 ),
        .Q(out[8]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \COUNT_reg[8]_i_1 
       (.CI(\COUNT_reg[4]_i_1_n_0 ),
        .CO({\COUNT_reg[8]_i_1_n_0 ,\COUNT_reg[8]_i_1_n_1 ,\COUNT_reg[8]_i_1_n_2 ,\COUNT_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\COUNT_reg[8]_i_1_n_4 ,\COUNT_reg[8]_i_1_n_5 ,\COUNT_reg[8]_i_1_n_6 ,\COUNT_reg[8]_i_1_n_7 }),
        .S(out[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[9] 
       (.C(CLK),
        .CE(COUNT),
        .D(\COUNT_reg[8]_i_1_n_6 ),
        .Q(out[9]),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RAMB36E1_inst_i_343
       (.I0(out[0]),
        .I1(REN_IN),
        .O(SQU_RDEN1));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h08100000)) 
    RAMB36E1_inst_i_47
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(FIRST_SQUARING_IN_CHAIN),
        .O(B2_ADDR1));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h06000000)) 
    RAMB36E1_inst_i_47__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(FIRST_SQUARING_IN_CHAIN),
        .O(B1_ADDR1));
  LUT5 #(
    .INIT(32'h02100000)) 
    RAMB36E1_inst_i_47__1
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(FIRST_SQUARING_IN_CHAIN),
        .O(B0_ADDR1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
    \REG[2].FF_i_2__1 
       (.I0(RAMB36E1_inst),
        .I1(RAMB36E1_inst_0),
        .I2(RAMB36E1_inst_1),
        .I3(\REG[2].FF_i_4__0_n_0 ),
        .I4(\REG[2].FF_i_5__0_n_0 ),
        .I5(\REG[2].FF_i_6__0_n_0 ),
        .O(FIRST_SQUARING_IN_CHAIN));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \REG[2].FF_i_4__0 
       (.I0(out[11]),
        .I1(out[9]),
        .I2(out[8]),
        .I3(out[12]),
        .I4(out[10]),
        .O(\REG[2].FF_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \REG[2].FF_i_5__0 
       (.I0(out[2]),
        .I1(out[3]),
        .I2(out[0]),
        .I3(out[1]),
        .O(\REG[2].FF_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \REG[2].FF_i_6__0 
       (.I0(out[6]),
        .I1(out[7]),
        .I2(out[4]),
        .I3(out[5]),
        .O(\REG[2].FF_i_6__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "BIKE_COUNTER_INC_STOP" *) 
module design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized1
   (D,
    SQU_CHAIN_DONE,
    CNT_SQU_EN,
    CNT_ROUND_EN,
    DONE_reg,
    STATE,
    STATE10_out,
    SQU_ADDITIONAL_reg,
    \FSM_onehot_STATE_reg[5] ,
    \FSM_onehot_STATE_reg[5]_0 ,
    DONE,
    out,
    Q,
    CNT_SQU_EN_reg,
    \FSM_onehot_STATE_reg[8] ,
    \FSM_onehot_STATE_reg[8]_0 ,
    \COUNT_reg[0]_0 ,
    MUL_VECTOR_DIN1,
    SR,
    CLK);
  output [2:0]D;
  output SQU_CHAIN_DONE;
  output CNT_SQU_EN;
  output CNT_ROUND_EN;
  output DONE_reg;
  output [0:0]STATE;
  output STATE10_out;
  output SQU_ADDITIONAL_reg;
  input \FSM_onehot_STATE_reg[5] ;
  input \FSM_onehot_STATE_reg[5]_0 ;
  input DONE;
  input [12:0]out;
  input [6:0]Q;
  input CNT_SQU_EN_reg;
  input \FSM_onehot_STATE_reg[8] ;
  input \FSM_onehot_STATE_reg[8]_0 ;
  input \COUNT_reg[0]_0 ;
  input MUL_VECTOR_DIN1;
  input [0:0]SR;
  input CLK;

  wire CLK;
  wire CNT_ROUND_DONE;
  wire CNT_ROUND_EN;
  wire [3:0]CNT_ROUND_OUT;
  wire CNT_SQU_EN;
  wire CNT_SQU_EN_reg;
  wire COUNT;
  wire \COUNT[0]_i_1__7_n_0 ;
  wire \COUNT_reg[0]_0 ;
  wire [2:0]D;
  wire DONE;
  wire DONE_reg;
  wire \FSM_onehot_STATE[8]_i_10_n_0 ;
  wire \FSM_onehot_STATE[8]_i_11_n_0 ;
  wire \FSM_onehot_STATE[8]_i_12_n_0 ;
  wire \FSM_onehot_STATE[8]_i_13_n_0 ;
  wire \FSM_onehot_STATE[8]_i_14_n_0 ;
  wire \FSM_onehot_STATE[8]_i_15_n_0 ;
  wire \FSM_onehot_STATE[8]_i_16_n_0 ;
  wire \FSM_onehot_STATE[8]_i_6_n_0 ;
  wire \FSM_onehot_STATE[8]_i_8_n_0 ;
  wire \FSM_onehot_STATE[8]_i_9_n_0 ;
  wire \FSM_onehot_STATE[9]_i_2_n_0 ;
  wire \FSM_onehot_STATE_reg[5] ;
  wire \FSM_onehot_STATE_reg[5]_0 ;
  wire \FSM_onehot_STATE_reg[8] ;
  wire \FSM_onehot_STATE_reg[8]_0 ;
  wire \FSM_onehot_STATE_reg[8]_i_5_n_3 ;
  wire \FSM_onehot_STATE_reg[8]_i_7_n_0 ;
  wire \FSM_onehot_STATE_reg[8]_i_7_n_1 ;
  wire \FSM_onehot_STATE_reg[8]_i_7_n_2 ;
  wire \FSM_onehot_STATE_reg[8]_i_7_n_3 ;
  wire MUL_VECTOR_DIN1;
  wire [6:0]Q;
  wire SQU_ADDITIONAL_reg;
  wire SQU_CHAIN_DONE;
  wire [0:0]SR;
  wire [0:0]STATE;
  wire STATE10_out;
  wire [12:0]out;
  wire [3:1]plusOp;
  wire [3:1]\NLW_FSM_onehot_STATE_reg[8]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_STATE_reg[8]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_STATE_reg[8]_i_7_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFAAAF888)) 
    CNT_ROUND_EN_i_1
       (.I0(DONE_reg),
        .I1(Q[4]),
        .I2(DONE),
        .I3(Q[6]),
        .I4(Q[0]),
        .O(CNT_ROUND_EN));
  LUT4 #(
    .INIT(16'h4440)) 
    CNT_SQU_EN_i_1
       (.I0(SQU_CHAIN_DONE),
        .I1(CNT_SQU_EN_reg),
        .I2(Q[3]),
        .I3(Q[1]),
        .O(CNT_SQU_EN));
  LUT1 #(
    .INIT(2'h1)) 
    \COUNT[0]_i_1__7 
       (.I0(CNT_ROUND_OUT[0]),
        .O(\COUNT[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \COUNT[1]_i_1__5 
       (.I0(CNT_ROUND_OUT[0]),
        .I1(CNT_ROUND_OUT[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \COUNT[2]_i_1__4 
       (.I0(CNT_ROUND_OUT[0]),
        .I1(CNT_ROUND_OUT[1]),
        .I2(CNT_ROUND_OUT[2]),
        .O(plusOp[2]));
  LUT5 #(
    .INIT(32'h02AAAAAA)) 
    \COUNT[3]_i_1__6 
       (.I0(\COUNT_reg[0]_0 ),
        .I1(CNT_ROUND_OUT[1]),
        .I2(CNT_ROUND_OUT[0]),
        .I3(CNT_ROUND_OUT[2]),
        .I4(CNT_ROUND_OUT[3]),
        .O(COUNT));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \COUNT[3]_i_2 
       (.I0(CNT_ROUND_OUT[1]),
        .I1(CNT_ROUND_OUT[0]),
        .I2(CNT_ROUND_OUT[2]),
        .I3(CNT_ROUND_OUT[3]),
        .O(plusOp[3]));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[0] 
       (.C(CLK),
        .CE(COUNT),
        .D(\COUNT[0]_i_1__7_n_0 ),
        .Q(CNT_ROUND_OUT[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[1] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp[1]),
        .Q(CNT_ROUND_OUT[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[2] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp[2]),
        .Q(CNT_ROUND_OUT[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[3] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp[3]),
        .Q(CNT_ROUND_OUT[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hA2AAAA28)) 
    \FSM_onehot_STATE[3]_i_2 
       (.I0(DONE),
        .I1(CNT_ROUND_OUT[2]),
        .I2(CNT_ROUND_OUT[3]),
        .I3(CNT_ROUND_OUT[1]),
        .I4(CNT_ROUND_OUT[0]),
        .O(DONE_reg));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \FSM_onehot_STATE[4]_i_1__0 
       (.I0(CNT_ROUND_DONE),
        .I1(SQU_CHAIN_DONE),
        .I2(Q[1]),
        .I3(DONE),
        .I4(Q[2]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \FSM_onehot_STATE[6]_i_2 
       (.I0(MUL_VECTOR_DIN1),
        .I1(\FSM_onehot_STATE_reg[5] ),
        .I2(\FSM_onehot_STATE_reg[5]_0 ),
        .I3(\FSM_onehot_STATE_reg[8]_i_5_n_3 ),
        .I4(CNT_SQU_EN_reg),
        .O(SQU_ADDITIONAL_reg));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \FSM_onehot_STATE[7]_i_2 
       (.I0(\FSM_onehot_STATE[8]_i_6_n_0 ),
        .I1(CNT_SQU_EN_reg),
        .I2(\FSM_onehot_STATE_reg[8]_i_5_n_3 ),
        .I3(\FSM_onehot_STATE_reg[5]_0 ),
        .I4(\FSM_onehot_STATE_reg[5] ),
        .I5(MUL_VECTOR_DIN1),
        .O(STATE10_out));
  LUT6 #(
    .INIT(64'h5555595500000000)) 
    \FSM_onehot_STATE[8]_i_10 
       (.I0(out[6]),
        .I1(CNT_ROUND_OUT[1]),
        .I2(CNT_ROUND_OUT[0]),
        .I3(CNT_ROUND_OUT[2]),
        .I4(CNT_ROUND_OUT[3]),
        .I5(\FSM_onehot_STATE[8]_i_14_n_0 ),
        .O(\FSM_onehot_STATE[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6665659500000000)) 
    \FSM_onehot_STATE[8]_i_11 
       (.I0(out[3]),
        .I1(CNT_ROUND_OUT[3]),
        .I2(CNT_ROUND_OUT[2]),
        .I3(CNT_ROUND_OUT[1]),
        .I4(CNT_ROUND_OUT[0]),
        .I5(\FSM_onehot_STATE[8]_i_15_n_0 ),
        .O(\FSM_onehot_STATE[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5AAA6A9500000000)) 
    \FSM_onehot_STATE[8]_i_12 
       (.I0(out[0]),
        .I1(CNT_ROUND_OUT[0]),
        .I2(CNT_ROUND_OUT[3]),
        .I3(CNT_ROUND_OUT[2]),
        .I4(CNT_ROUND_OUT[1]),
        .I5(\FSM_onehot_STATE[8]_i_16_n_0 ),
        .O(\FSM_onehot_STATE[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h1111812111411111)) 
    \FSM_onehot_STATE[8]_i_13 
       (.I0(out[10]),
        .I1(out[11]),
        .I2(CNT_ROUND_OUT[3]),
        .I3(CNT_ROUND_OUT[0]),
        .I4(CNT_ROUND_OUT[2]),
        .I5(CNT_ROUND_OUT[1]),
        .O(\FSM_onehot_STATE[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h1211111111114181)) 
    \FSM_onehot_STATE[8]_i_14 
       (.I0(out[7]),
        .I1(out[8]),
        .I2(CNT_ROUND_OUT[3]),
        .I3(CNT_ROUND_OUT[0]),
        .I4(CNT_ROUND_OUT[2]),
        .I5(CNT_ROUND_OUT[1]),
        .O(\FSM_onehot_STATE[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h05050505900A0505)) 
    \FSM_onehot_STATE[8]_i_15 
       (.I0(out[4]),
        .I1(CNT_ROUND_OUT[1]),
        .I2(out[5]),
        .I3(CNT_ROUND_OUT[0]),
        .I4(CNT_ROUND_OUT[2]),
        .I5(CNT_ROUND_OUT[3]),
        .O(\FSM_onehot_STATE[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h1882182418128811)) 
    \FSM_onehot_STATE[8]_i_16 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(CNT_ROUND_OUT[3]),
        .I3(CNT_ROUND_OUT[2]),
        .I4(CNT_ROUND_OUT[0]),
        .I5(CNT_ROUND_OUT[1]),
        .O(\FSM_onehot_STATE[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAE00AE00FFFFAE00)) 
    \FSM_onehot_STATE[8]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(CNT_ROUND_DONE),
        .I3(SQU_CHAIN_DONE),
        .I4(Q[4]),
        .I5(DONE),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \FSM_onehot_STATE[8]_i_2__0 
       (.I0(CNT_ROUND_OUT[2]),
        .I1(CNT_ROUND_OUT[1]),
        .I2(CNT_ROUND_OUT[0]),
        .I3(CNT_ROUND_OUT[3]),
        .O(CNT_ROUND_DONE));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \FSM_onehot_STATE[8]_i_3__0 
       (.I0(\FSM_onehot_STATE_reg[8] ),
        .I1(\FSM_onehot_STATE_reg[8]_0 ),
        .I2(\FSM_onehot_STATE_reg[5] ),
        .I3(\FSM_onehot_STATE_reg[5]_0 ),
        .I4(\FSM_onehot_STATE_reg[8]_i_5_n_3 ),
        .I5(CNT_SQU_EN_reg),
        .O(SQU_CHAIN_DONE));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \FSM_onehot_STATE[8]_i_4 
       (.I0(MUL_VECTOR_DIN1),
        .I1(\FSM_onehot_STATE_reg[5] ),
        .I2(\FSM_onehot_STATE_reg[5]_0 ),
        .I3(\FSM_onehot_STATE_reg[8]_i_5_n_3 ),
        .I4(CNT_SQU_EN_reg),
        .I5(\FSM_onehot_STATE[8]_i_6_n_0 ),
        .O(STATE));
  LUT6 #(
    .INIT(64'hFFEEEEEFFEEFEEEF)) 
    \FSM_onehot_STATE[8]_i_6 
       (.I0(\FSM_onehot_STATE_reg[5] ),
        .I1(\FSM_onehot_STATE_reg[5]_0 ),
        .I2(CNT_ROUND_OUT[1]),
        .I3(CNT_ROUND_OUT[2]),
        .I4(CNT_ROUND_OUT[3]),
        .I5(CNT_ROUND_OUT[0]),
        .O(\FSM_onehot_STATE[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h1000EFFF)) 
    \FSM_onehot_STATE[8]_i_8 
       (.I0(CNT_ROUND_OUT[1]),
        .I1(CNT_ROUND_OUT[0]),
        .I2(CNT_ROUND_OUT[2]),
        .I3(CNT_ROUND_OUT[3]),
        .I4(out[12]),
        .O(\FSM_onehot_STATE[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5559595500000000)) 
    \FSM_onehot_STATE[8]_i_9 
       (.I0(out[9]),
        .I1(CNT_ROUND_OUT[3]),
        .I2(CNT_ROUND_OUT[2]),
        .I3(CNT_ROUND_OUT[0]),
        .I4(CNT_ROUND_OUT[1]),
        .I5(\FSM_onehot_STATE[8]_i_13_n_0 ),
        .O(\FSM_onehot_STATE[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hE0E0FFE0)) 
    \FSM_onehot_STATE[9]_i_1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(\FSM_onehot_STATE[9]_i_2_n_0 ),
        .I3(Q[5]),
        .I4(CNT_SQU_EN_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h08000082)) 
    \FSM_onehot_STATE[9]_i_2 
       (.I0(DONE),
        .I1(CNT_ROUND_OUT[2]),
        .I2(CNT_ROUND_OUT[3]),
        .I3(CNT_ROUND_OUT[1]),
        .I4(CNT_ROUND_OUT[0]),
        .O(\FSM_onehot_STATE[9]_i_2_n_0 ));
  CARRY4 \FSM_onehot_STATE_reg[8]_i_5 
       (.CI(\FSM_onehot_STATE_reg[8]_i_7_n_0 ),
        .CO({\NLW_FSM_onehot_STATE_reg[8]_i_5_CO_UNCONNECTED [3:1],\FSM_onehot_STATE_reg[8]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_onehot_STATE_reg[8]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\FSM_onehot_STATE[8]_i_8_n_0 }));
  CARRY4 \FSM_onehot_STATE_reg[8]_i_7 
       (.CI(1'b0),
        .CO({\FSM_onehot_STATE_reg[8]_i_7_n_0 ,\FSM_onehot_STATE_reg[8]_i_7_n_1 ,\FSM_onehot_STATE_reg[8]_i_7_n_2 ,\FSM_onehot_STATE_reg[8]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_onehot_STATE_reg[8]_i_7_O_UNCONNECTED [3:0]),
        .S({\FSM_onehot_STATE[8]_i_9_n_0 ,\FSM_onehot_STATE[8]_i_10_n_0 ,\FSM_onehot_STATE[8]_i_11_n_0 ,\FSM_onehot_STATE[8]_i_12_n_0 }));
endmodule

(* ORIG_REF_NAME = "BIKE_COUNTER_INC_STOP" *) 
module design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized2
   (Q,
    ADDRARDADDR,
    \COUNT_reg[7]_0 ,
    \COUNT_reg[7]_1 ,
    \COUNT_reg[0]_0 ,
    SQU_ADDR_IN,
    B0_ADDR_INT,
    B0_ADDR1,
    B1_ADDR_INT,
    B1_ADDR1,
    B2_ADDR_INT,
    B2_ADDR1,
    \COUNT_reg[0]_1 ,
    CLK);
  output [0:0]Q;
  output [7:0]ADDRARDADDR;
  output [7:0]\COUNT_reg[7]_0 ;
  output [7:0]\COUNT_reg[7]_1 ;
  input \COUNT_reg[0]_0 ;
  input [7:0]SQU_ADDR_IN;
  input [7:0]B0_ADDR_INT;
  input B0_ADDR1;
  input [7:0]B1_ADDR_INT;
  input B1_ADDR1;
  input [7:0]B2_ADDR_INT;
  input B2_ADDR1;
  input \COUNT_reg[0]_1 ;
  input CLK;

  wire [7:0]ADDRARDADDR;
  wire B0_ADDR1;
  wire [7:0]B0_ADDR_INT;
  wire B1_ADDR1;
  wire [7:0]B1_ADDR_INT;
  wire B2_ADDR1;
  wire [7:0]B2_ADDR_INT;
  wire CLK;
  wire [7:0]CNT_OUTPUT_OUT;
  wire COUNT;
  wire \COUNT[8]_i_3__4_n_0 ;
  wire \COUNT[8]_i_4__3_n_0 ;
  wire \COUNT_reg[0]_0 ;
  wire \COUNT_reg[0]_1 ;
  wire [7:0]\COUNT_reg[7]_0 ;
  wire [7:0]\COUNT_reg[7]_1 ;
  wire [0:0]Q;
  wire [7:0]SQU_ADDR_IN;
  wire [8:0]plusOp__0;

  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_10 
       (.I0(CNT_OUTPUT_OUT[0]),
        .I1(SQU_ADDR_IN[0]),
        .I2(B0_ADDR_INT[0]),
        .I3(B0_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_10__0 
       (.I0(CNT_OUTPUT_OUT[0]),
        .I1(SQU_ADDR_IN[0]),
        .I2(B1_ADDR_INT[0]),
        .I3(B1_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(\COUNT_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_10__1 
       (.I0(CNT_OUTPUT_OUT[0]),
        .I1(SQU_ADDR_IN[0]),
        .I2(B2_ADDR_INT[0]),
        .I3(B2_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(\COUNT_reg[7]_1 [0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_3 
       (.I0(CNT_OUTPUT_OUT[7]),
        .I1(SQU_ADDR_IN[7]),
        .I2(B0_ADDR_INT[7]),
        .I3(B0_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(ADDRARDADDR[7]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_3__0 
       (.I0(CNT_OUTPUT_OUT[7]),
        .I1(SQU_ADDR_IN[7]),
        .I2(B1_ADDR_INT[7]),
        .I3(B1_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(\COUNT_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_3__1 
       (.I0(CNT_OUTPUT_OUT[7]),
        .I1(SQU_ADDR_IN[7]),
        .I2(B2_ADDR_INT[7]),
        .I3(B2_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(\COUNT_reg[7]_1 [7]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_4 
       (.I0(CNT_OUTPUT_OUT[6]),
        .I1(SQU_ADDR_IN[6]),
        .I2(B0_ADDR_INT[6]),
        .I3(B0_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(ADDRARDADDR[6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_4__0 
       (.I0(CNT_OUTPUT_OUT[6]),
        .I1(SQU_ADDR_IN[6]),
        .I2(B1_ADDR_INT[6]),
        .I3(B1_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(\COUNT_reg[7]_0 [6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_4__1 
       (.I0(CNT_OUTPUT_OUT[6]),
        .I1(SQU_ADDR_IN[6]),
        .I2(B2_ADDR_INT[6]),
        .I3(B2_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(\COUNT_reg[7]_1 [6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_5 
       (.I0(CNT_OUTPUT_OUT[5]),
        .I1(SQU_ADDR_IN[5]),
        .I2(B0_ADDR_INT[5]),
        .I3(B0_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_5__0 
       (.I0(CNT_OUTPUT_OUT[5]),
        .I1(SQU_ADDR_IN[5]),
        .I2(B1_ADDR_INT[5]),
        .I3(B1_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(\COUNT_reg[7]_0 [5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_5__1 
       (.I0(CNT_OUTPUT_OUT[5]),
        .I1(SQU_ADDR_IN[5]),
        .I2(B2_ADDR_INT[5]),
        .I3(B2_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(\COUNT_reg[7]_1 [5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_6 
       (.I0(CNT_OUTPUT_OUT[4]),
        .I1(SQU_ADDR_IN[4]),
        .I2(B0_ADDR_INT[4]),
        .I3(B0_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_6__0 
       (.I0(CNT_OUTPUT_OUT[4]),
        .I1(SQU_ADDR_IN[4]),
        .I2(B1_ADDR_INT[4]),
        .I3(B1_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(\COUNT_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_6__1 
       (.I0(CNT_OUTPUT_OUT[4]),
        .I1(SQU_ADDR_IN[4]),
        .I2(B2_ADDR_INT[4]),
        .I3(B2_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(\COUNT_reg[7]_1 [4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_7 
       (.I0(CNT_OUTPUT_OUT[3]),
        .I1(SQU_ADDR_IN[3]),
        .I2(B0_ADDR_INT[3]),
        .I3(B0_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_7__0 
       (.I0(CNT_OUTPUT_OUT[3]),
        .I1(SQU_ADDR_IN[3]),
        .I2(B1_ADDR_INT[3]),
        .I3(B1_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(\COUNT_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_7__1 
       (.I0(CNT_OUTPUT_OUT[3]),
        .I1(SQU_ADDR_IN[3]),
        .I2(B2_ADDR_INT[3]),
        .I3(B2_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(\COUNT_reg[7]_1 [3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_8 
       (.I0(CNT_OUTPUT_OUT[2]),
        .I1(SQU_ADDR_IN[2]),
        .I2(B0_ADDR_INT[2]),
        .I3(B0_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_8__0 
       (.I0(CNT_OUTPUT_OUT[2]),
        .I1(SQU_ADDR_IN[2]),
        .I2(B1_ADDR_INT[2]),
        .I3(B1_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(\COUNT_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_8__1 
       (.I0(CNT_OUTPUT_OUT[2]),
        .I1(SQU_ADDR_IN[2]),
        .I2(B2_ADDR_INT[2]),
        .I3(B2_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(\COUNT_reg[7]_1 [2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_9 
       (.I0(CNT_OUTPUT_OUT[1]),
        .I1(SQU_ADDR_IN[1]),
        .I2(B0_ADDR_INT[1]),
        .I3(B0_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_9__0 
       (.I0(CNT_OUTPUT_OUT[1]),
        .I1(SQU_ADDR_IN[1]),
        .I2(B1_ADDR_INT[1]),
        .I3(B1_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(\COUNT_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \BRAM_INST/RAMB36E1_inst_i_9__1 
       (.I0(CNT_OUTPUT_OUT[1]),
        .I1(SQU_ADDR_IN[1]),
        .I2(B2_ADDR_INT[1]),
        .I3(B2_ADDR1),
        .I4(\COUNT_reg[0]_0 ),
        .O(\COUNT_reg[7]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \COUNT[0]_i_1__6 
       (.I0(CNT_OUTPUT_OUT[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \COUNT[1]_i_1__6 
       (.I0(CNT_OUTPUT_OUT[0]),
        .I1(CNT_OUTPUT_OUT[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \COUNT[2]_i_1__5 
       (.I0(CNT_OUTPUT_OUT[0]),
        .I1(CNT_OUTPUT_OUT[1]),
        .I2(CNT_OUTPUT_OUT[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \COUNT[3]_i_1__5 
       (.I0(CNT_OUTPUT_OUT[1]),
        .I1(CNT_OUTPUT_OUT[0]),
        .I2(CNT_OUTPUT_OUT[2]),
        .I3(CNT_OUTPUT_OUT[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \COUNT[4]_i_1__5 
       (.I0(CNT_OUTPUT_OUT[2]),
        .I1(CNT_OUTPUT_OUT[0]),
        .I2(CNT_OUTPUT_OUT[1]),
        .I3(CNT_OUTPUT_OUT[3]),
        .I4(CNT_OUTPUT_OUT[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \COUNT[5]_i_1__5 
       (.I0(CNT_OUTPUT_OUT[3]),
        .I1(CNT_OUTPUT_OUT[1]),
        .I2(CNT_OUTPUT_OUT[0]),
        .I3(CNT_OUTPUT_OUT[2]),
        .I4(CNT_OUTPUT_OUT[4]),
        .I5(CNT_OUTPUT_OUT[5]),
        .O(plusOp__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \COUNT[6]_i_1__5 
       (.I0(\COUNT[8]_i_4__3_n_0 ),
        .I1(CNT_OUTPUT_OUT[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \COUNT[7]_i_1__5 
       (.I0(\COUNT[8]_i_4__3_n_0 ),
        .I1(CNT_OUTPUT_OUT[6]),
        .I2(CNT_OUTPUT_OUT[7]),
        .O(plusOp__0[7]));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \COUNT[8]_i_1__4 
       (.I0(\COUNT_reg[0]_0 ),
        .I1(CNT_OUTPUT_OUT[7]),
        .I2(Q),
        .I3(\COUNT[8]_i_3__4_n_0 ),
        .O(COUNT));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \COUNT[8]_i_2__4 
       (.I0(CNT_OUTPUT_OUT[6]),
        .I1(\COUNT[8]_i_4__3_n_0 ),
        .I2(CNT_OUTPUT_OUT[7]),
        .I3(Q),
        .O(plusOp__0[8]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \COUNT[8]_i_3__4 
       (.I0(CNT_OUTPUT_OUT[4]),
        .I1(CNT_OUTPUT_OUT[3]),
        .I2(CNT_OUTPUT_OUT[6]),
        .I3(CNT_OUTPUT_OUT[5]),
        .I4(CNT_OUTPUT_OUT[2]),
        .I5(CNT_OUTPUT_OUT[1]),
        .O(\COUNT[8]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \COUNT[8]_i_4__3 
       (.I0(CNT_OUTPUT_OUT[5]),
        .I1(CNT_OUTPUT_OUT[3]),
        .I2(CNT_OUTPUT_OUT[1]),
        .I3(CNT_OUTPUT_OUT[0]),
        .I4(CNT_OUTPUT_OUT[2]),
        .I5(CNT_OUTPUT_OUT[4]),
        .O(\COUNT[8]_i_4__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[0] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp__0[0]),
        .Q(CNT_OUTPUT_OUT[0]),
        .R(\COUNT_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[1] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp__0[1]),
        .Q(CNT_OUTPUT_OUT[1]),
        .R(\COUNT_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[2] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp__0[2]),
        .Q(CNT_OUTPUT_OUT[2]),
        .R(\COUNT_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[3] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp__0[3]),
        .Q(CNT_OUTPUT_OUT[3]),
        .R(\COUNT_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[4] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp__0[4]),
        .Q(CNT_OUTPUT_OUT[4]),
        .R(\COUNT_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[5] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp__0[5]),
        .Q(CNT_OUTPUT_OUT[5]),
        .R(\COUNT_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[6] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp__0[6]),
        .Q(CNT_OUTPUT_OUT[6]),
        .R(\COUNT_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[7] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp__0[7]),
        .Q(CNT_OUTPUT_OUT[7]),
        .R(\COUNT_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[8] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp__0[8]),
        .Q(Q),
        .R(\COUNT_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "BIKE_COUNTER_INC_STOP" *) 
module design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized2_5
   (\REG[28].FF ,
    \SEL_ADDR_reg[1] ,
    \SEL_ADDR_reg[0] ,
    \REG[14].FF ,
    \REG[15].FF ,
    \REG[30].FF ,
    \REG[31].FF ,
    \REG[25].FF ,
    \REG[28].FF_0 ,
    \REG[14].FF_0 ,
    \REG[15].FF_0 ,
    \REG[30].FF_0 ,
    \REG[31].FF_0 ,
    \REG[9].FF ,
    \REG[25].FF_0 ,
    \REG[28].FF_1 ,
    \REG[14].FF_1 ,
    \REG[15].FF_1 ,
    \REG[30].FF_1 ,
    \REG[31].FF_1 ,
    SQU_ADDR0,
    \COUNT_reg[8]_0 ,
    SQU_DOUT_OUT,
    D,
    \COUNT_reg[7]_0 ,
    RAMB36E1_inst,
    Q,
    RAMB36E1_inst_0,
    RAMB36E1_inst_1,
    p_1_in,
    RAMB36E1_inst_2,
    RAMB36E1_inst_i_97__0,
    RAMB36E1_inst_i_95,
    SEL_ADDR,
    out,
    RAMB36E1_inst_i_57__0,
    WEN_OUT,
    \FSM_sequential_STATE_reg[1] ,
    SR,
    CLK);
  output \REG[28].FF ;
  output \SEL_ADDR_reg[1] ;
  output \SEL_ADDR_reg[0] ;
  output \REG[14].FF ;
  output \REG[15].FF ;
  output \REG[30].FF ;
  output \REG[31].FF ;
  output \REG[25].FF ;
  output \REG[28].FF_0 ;
  output \REG[14].FF_0 ;
  output \REG[15].FF_0 ;
  output \REG[30].FF_0 ;
  output \REG[31].FF_0 ;
  output \REG[9].FF ;
  output \REG[25].FF_0 ;
  output \REG[28].FF_1 ;
  output \REG[14].FF_1 ;
  output \REG[15].FF_1 ;
  output \REG[30].FF_1 ;
  output \REG[31].FF_1 ;
  output [8:0]SQU_ADDR0;
  output [8:0]\COUNT_reg[8]_0 ;
  output [1:0]SQU_DOUT_OUT;
  output [1:0]D;
  output \COUNT_reg[7]_0 ;
  input RAMB36E1_inst;
  input [7:0]Q;
  input [7:0]RAMB36E1_inst_0;
  input RAMB36E1_inst_1;
  input p_1_in;
  input RAMB36E1_inst_2;
  input [7:0]RAMB36E1_inst_i_97__0;
  input [8:0]RAMB36E1_inst_i_95;
  input [1:0]SEL_ADDR;
  input [0:0]out;
  input [1:0]RAMB36E1_inst_i_57__0;
  input WEN_OUT;
  input [2:0]\FSM_sequential_STATE_reg[1] ;
  input [0:0]SR;
  input CLK;

  wire CLK;
  wire COUNT;
  wire \COUNT[8]_i_3__0_n_0 ;
  wire \COUNT[8]_i_4_n_0 ;
  wire \COUNT_reg[7]_0 ;
  wire [8:0]\COUNT_reg[8]_0 ;
  wire [1:0]D;
  wire [2:0]\FSM_sequential_STATE_reg[1] ;
  wire [7:0]Q;
  wire RAMB36E1_inst;
  wire [7:0]RAMB36E1_inst_0;
  wire RAMB36E1_inst_1;
  wire RAMB36E1_inst_2;
  wire [1:0]RAMB36E1_inst_i_57__0;
  wire [8:0]RAMB36E1_inst_i_95;
  wire [7:0]RAMB36E1_inst_i_97__0;
  wire \REG[14].FF ;
  wire \REG[14].FF_0 ;
  wire \REG[14].FF_1 ;
  wire \REG[15].FF ;
  wire \REG[15].FF_0 ;
  wire \REG[15].FF_1 ;
  wire \REG[25].FF ;
  wire \REG[25].FF_0 ;
  wire \REG[28].FF ;
  wire \REG[28].FF_0 ;
  wire \REG[28].FF_1 ;
  wire \REG[30].FF ;
  wire \REG[30].FF_0 ;
  wire \REG[30].FF_1 ;
  wire \REG[31].FF ;
  wire \REG[31].FF_0 ;
  wire \REG[31].FF_1 ;
  wire \REG[9].FF ;
  wire [1:0]SEL_ADDR;
  wire \SEL_ADDR_reg[0] ;
  wire \SEL_ADDR_reg[1] ;
  wire [8:0]SQU_ADDR0;
  wire [1:0]SQU_DOUT_OUT;
  wire [0:0]SR;
  wire WEN_OUT;
  wire WRITE_LAST;
  wire [0:0]out;
  wire p_1_in;
  wire [8:0]plusOp;

  LUT1 #(
    .INIT(2'h1)) 
    \COUNT[0]_i_1__0 
       (.I0(\COUNT_reg[8]_0 [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \COUNT[1]_i_1 
       (.I0(\COUNT_reg[8]_0 [0]),
        .I1(\COUNT_reg[8]_0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \COUNT[2]_i_1 
       (.I0(\COUNT_reg[8]_0 [0]),
        .I1(\COUNT_reg[8]_0 [1]),
        .I2(\COUNT_reg[8]_0 [2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \COUNT[3]_i_1 
       (.I0(\COUNT_reg[8]_0 [1]),
        .I1(\COUNT_reg[8]_0 [0]),
        .I2(\COUNT_reg[8]_0 [2]),
        .I3(\COUNT_reg[8]_0 [3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \COUNT[4]_i_1 
       (.I0(\COUNT_reg[8]_0 [2]),
        .I1(\COUNT_reg[8]_0 [0]),
        .I2(\COUNT_reg[8]_0 [1]),
        .I3(\COUNT_reg[8]_0 [3]),
        .I4(\COUNT_reg[8]_0 [4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \COUNT[5]_i_1 
       (.I0(\COUNT_reg[8]_0 [3]),
        .I1(\COUNT_reg[8]_0 [1]),
        .I2(\COUNT_reg[8]_0 [0]),
        .I3(\COUNT_reg[8]_0 [2]),
        .I4(\COUNT_reg[8]_0 [4]),
        .I5(\COUNT_reg[8]_0 [5]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \COUNT[6]_i_1 
       (.I0(\COUNT[8]_i_4_n_0 ),
        .I1(\COUNT_reg[8]_0 [6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \COUNT[7]_i_1__0 
       (.I0(\COUNT[8]_i_4_n_0 ),
        .I1(\COUNT_reg[8]_0 [6]),
        .I2(\COUNT_reg[8]_0 [7]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h10FFFFFF00000000)) 
    \COUNT[8]_i_1__0 
       (.I0(\COUNT_reg[8]_0 [2]),
        .I1(\COUNT_reg[8]_0 [1]),
        .I2(\COUNT[8]_i_3__0_n_0 ),
        .I3(\COUNT_reg[8]_0 [7]),
        .I4(\COUNT_reg[8]_0 [8]),
        .I5(WEN_OUT),
        .O(COUNT));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \COUNT[8]_i_2 
       (.I0(\COUNT_reg[8]_0 [6]),
        .I1(\COUNT[8]_i_4_n_0 ),
        .I2(\COUNT_reg[8]_0 [7]),
        .I3(\COUNT_reg[8]_0 [8]),
        .O(plusOp[8]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \COUNT[8]_i_3__0 
       (.I0(\COUNT_reg[8]_0 [6]),
        .I1(\COUNT_reg[8]_0 [5]),
        .I2(\COUNT_reg[8]_0 [4]),
        .I3(\COUNT_reg[8]_0 [3]),
        .O(\COUNT[8]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \COUNT[8]_i_4 
       (.I0(\COUNT_reg[8]_0 [5]),
        .I1(\COUNT_reg[8]_0 [3]),
        .I2(\COUNT_reg[8]_0 [1]),
        .I3(\COUNT_reg[8]_0 [0]),
        .I4(\COUNT_reg[8]_0 [2]),
        .I5(\COUNT_reg[8]_0 [4]),
        .O(\COUNT[8]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[0] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp[0]),
        .Q(\COUNT_reg[8]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[1] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp[1]),
        .Q(\COUNT_reg[8]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[2] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp[2]),
        .Q(\COUNT_reg[8]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[3] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp[3]),
        .Q(\COUNT_reg[8]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[4] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp[4]),
        .Q(\COUNT_reg[8]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[5] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp[5]),
        .Q(\COUNT_reg[8]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[6] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp[6]),
        .Q(\COUNT_reg[8]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[7] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp[7]),
        .Q(\COUNT_reg[8]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[8] 
       (.C(CLK),
        .CE(COUNT),
        .D(plusOp[8]),
        .Q(\COUNT_reg[8]_0 [8]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_STATE[0]_i_2 
       (.I0(\COUNT_reg[8]_0 [7]),
        .I1(\COUNT_reg[8]_0 [8]),
        .O(\COUNT_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h070F0F00)) 
    \FSM_sequential_STATE[1]_i_1 
       (.I0(\COUNT_reg[8]_0 [7]),
        .I1(\COUNT_reg[8]_0 [8]),
        .I2(\FSM_sequential_STATE_reg[1] [2]),
        .I3(\FSM_sequential_STATE_reg[1] [1]),
        .I4(\FSM_sequential_STATE_reg[1] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \FSM_sequential_STATE[2]_i_1 
       (.I0(\FSM_sequential_STATE_reg[1] [0]),
        .I1(\COUNT_reg[8]_0 [7]),
        .I2(\COUNT_reg[8]_0 [8]),
        .I3(\FSM_sequential_STATE_reg[1] [2]),
        .I4(\FSM_sequential_STATE_reg[1] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_169
       (.I0(RAMB36E1_inst_i_57__0[1]),
        .I1(\SEL_ADDR_reg[0] ),
        .I2(RAMB36E1_inst_0[4]),
        .I3(\SEL_ADDR_reg[1] ),
        .O(SQU_DOUT_OUT[1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h04)) 
    RAMB36E1_inst_i_176
       (.I0(SEL_ADDR[1]),
        .I1(SEL_ADDR[0]),
        .I2(WRITE_LAST),
        .O(\SEL_ADDR_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h04)) 
    RAMB36E1_inst_i_177
       (.I0(SEL_ADDR[0]),
        .I1(SEL_ADDR[1]),
        .I2(WRITE_LAST),
        .O(\SEL_ADDR_reg[0] ));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_183
       (.I0(RAMB36E1_inst_i_57__0[0]),
        .I1(\SEL_ADDR_reg[0] ),
        .I2(RAMB36E1_inst_0[3]),
        .I3(\SEL_ADDR_reg[1] ),
        .O(SQU_DOUT_OUT[0]));
  LUT5 #(
    .INIT(32'hAAAA3000)) 
    RAMB36E1_inst_i_347
       (.I0(\COUNT_reg[8]_0 [8]),
        .I1(SEL_ADDR[1]),
        .I2(SEL_ADDR[0]),
        .I3(RAMB36E1_inst_i_95[8]),
        .I4(out),
        .O(SQU_ADDR0[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAA00CCF000)) 
    RAMB36E1_inst_i_350
       (.I0(\COUNT_reg[8]_0 [7]),
        .I1(RAMB36E1_inst_i_97__0[7]),
        .I2(RAMB36E1_inst_i_95[7]),
        .I3(SEL_ADDR[0]),
        .I4(SEL_ADDR[1]),
        .I5(out),
        .O(SQU_ADDR0[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAA00CCF000)) 
    RAMB36E1_inst_i_353
       (.I0(\COUNT_reg[8]_0 [6]),
        .I1(RAMB36E1_inst_i_97__0[6]),
        .I2(RAMB36E1_inst_i_95[6]),
        .I3(SEL_ADDR[0]),
        .I4(SEL_ADDR[1]),
        .I5(out),
        .O(SQU_ADDR0[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAA00CCF000)) 
    RAMB36E1_inst_i_356
       (.I0(\COUNT_reg[8]_0 [5]),
        .I1(RAMB36E1_inst_i_97__0[5]),
        .I2(RAMB36E1_inst_i_95[5]),
        .I3(SEL_ADDR[0]),
        .I4(SEL_ADDR[1]),
        .I5(out),
        .O(SQU_ADDR0[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAA00CCF000)) 
    RAMB36E1_inst_i_359
       (.I0(\COUNT_reg[8]_0 [4]),
        .I1(RAMB36E1_inst_i_97__0[4]),
        .I2(RAMB36E1_inst_i_95[4]),
        .I3(SEL_ADDR[0]),
        .I4(SEL_ADDR[1]),
        .I5(out),
        .O(SQU_ADDR0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAA00CCF000)) 
    RAMB36E1_inst_i_362
       (.I0(\COUNT_reg[8]_0 [3]),
        .I1(RAMB36E1_inst_i_97__0[3]),
        .I2(RAMB36E1_inst_i_95[3]),
        .I3(SEL_ADDR[0]),
        .I4(SEL_ADDR[1]),
        .I5(out),
        .O(SQU_ADDR0[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAA00CCF000)) 
    RAMB36E1_inst_i_365
       (.I0(\COUNT_reg[8]_0 [2]),
        .I1(RAMB36E1_inst_i_97__0[2]),
        .I2(RAMB36E1_inst_i_95[2]),
        .I3(SEL_ADDR[0]),
        .I4(SEL_ADDR[1]),
        .I5(out),
        .O(SQU_ADDR0[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAA00CCF000)) 
    RAMB36E1_inst_i_368
       (.I0(\COUNT_reg[8]_0 [1]),
        .I1(RAMB36E1_inst_i_97__0[1]),
        .I2(RAMB36E1_inst_i_95[1]),
        .I3(SEL_ADDR[0]),
        .I4(SEL_ADDR[1]),
        .I5(out),
        .O(SQU_ADDR0[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAA00CCF000)) 
    RAMB36E1_inst_i_371
       (.I0(\COUNT_reg[8]_0 [0]),
        .I1(RAMB36E1_inst_i_97__0[0]),
        .I2(RAMB36E1_inst_i_95[0]),
        .I3(SEL_ADDR[0]),
        .I4(SEL_ADDR[1]),
        .I5(out),
        .O(SQU_ADDR0[0]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    RAMB36E1_inst_i_406
       (.I0(\COUNT_reg[8]_0 [7]),
        .I1(\COUNT_reg[8]_0 [8]),
        .I2(\COUNT[8]_i_3__0_n_0 ),
        .I3(\COUNT_reg[8]_0 [0]),
        .I4(\COUNT_reg[8]_0 [1]),
        .I5(\COUNT_reg[8]_0 [2]),
        .O(WRITE_LAST));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    RAMB36E1_inst_i_58__0
       (.I0(RAMB36E1_inst_1),
        .I1(p_1_in),
        .I2(\SEL_ADDR_reg[1] ),
        .I3(Q[7]),
        .I4(\SEL_ADDR_reg[0] ),
        .I5(Q[3]),
        .O(\REG[31].FF_0 ));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    RAMB36E1_inst_i_58__1
       (.I0(RAMB36E1_inst_2),
        .I1(p_1_in),
        .I2(\SEL_ADDR_reg[1] ),
        .I3(Q[7]),
        .I4(\SEL_ADDR_reg[0] ),
        .I5(Q[3]),
        .O(\REG[31].FF_1 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    RAMB36E1_inst_i_60
       (.I0(RAMB36E1_inst),
        .I1(\SEL_ADDR_reg[1] ),
        .I2(Q[7]),
        .I3(\SEL_ADDR_reg[0] ),
        .I4(Q[3]),
        .O(\REG[31].FF ));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    RAMB36E1_inst_i_61
       (.I0(RAMB36E1_inst_1),
        .I1(p_1_in),
        .I2(\SEL_ADDR_reg[1] ),
        .I3(Q[6]),
        .I4(\SEL_ADDR_reg[0] ),
        .I5(Q[2]),
        .O(\REG[30].FF_0 ));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    RAMB36E1_inst_i_61__0
       (.I0(RAMB36E1_inst_2),
        .I1(p_1_in),
        .I2(\SEL_ADDR_reg[1] ),
        .I3(Q[6]),
        .I4(\SEL_ADDR_reg[0] ),
        .I5(Q[2]),
        .O(\REG[30].FF_1 ));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    RAMB36E1_inst_i_62__0
       (.I0(RAMB36E1_inst_1),
        .I1(p_1_in),
        .I2(\SEL_ADDR_reg[1] ),
        .I3(RAMB36E1_inst_0[2]),
        .I4(\SEL_ADDR_reg[0] ),
        .I5(RAMB36E1_inst_0[7]),
        .O(\REG[15].FF_0 ));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    RAMB36E1_inst_i_62__1
       (.I0(RAMB36E1_inst_2),
        .I1(p_1_in),
        .I2(\SEL_ADDR_reg[1] ),
        .I3(RAMB36E1_inst_0[2]),
        .I4(\SEL_ADDR_reg[0] ),
        .I5(RAMB36E1_inst_0[7]),
        .O(\REG[15].FF_1 ));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    RAMB36E1_inst_i_64__0
       (.I0(RAMB36E1_inst_1),
        .I1(p_1_in),
        .I2(\SEL_ADDR_reg[1] ),
        .I3(RAMB36E1_inst_0[1]),
        .I4(\SEL_ADDR_reg[0] ),
        .I5(RAMB36E1_inst_0[6]),
        .O(\REG[14].FF_0 ));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    RAMB36E1_inst_i_64__1
       (.I0(RAMB36E1_inst_2),
        .I1(p_1_in),
        .I2(\SEL_ADDR_reg[1] ),
        .I3(RAMB36E1_inst_0[1]),
        .I4(\SEL_ADDR_reg[0] ),
        .I5(RAMB36E1_inst_0[6]),
        .O(\REG[14].FF_1 ));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    RAMB36E1_inst_i_65
       (.I0(RAMB36E1_inst_1),
        .I1(p_1_in),
        .I2(\SEL_ADDR_reg[1] ),
        .I3(Q[5]),
        .I4(\SEL_ADDR_reg[0] ),
        .I5(Q[1]),
        .O(\REG[28].FF_0 ));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    RAMB36E1_inst_i_65__0
       (.I0(RAMB36E1_inst_2),
        .I1(p_1_in),
        .I2(\SEL_ADDR_reg[1] ),
        .I3(Q[5]),
        .I4(\SEL_ADDR_reg[0] ),
        .I5(Q[1]),
        .O(\REG[28].FF_1 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    RAMB36E1_inst_i_66
       (.I0(RAMB36E1_inst),
        .I1(\SEL_ADDR_reg[1] ),
        .I2(Q[6]),
        .I3(\SEL_ADDR_reg[0] ),
        .I4(Q[2]),
        .O(\REG[30].FF ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    RAMB36E1_inst_i_69
       (.I0(RAMB36E1_inst),
        .I1(\SEL_ADDR_reg[1] ),
        .I2(RAMB36E1_inst_0[2]),
        .I3(\SEL_ADDR_reg[0] ),
        .I4(RAMB36E1_inst_0[7]),
        .O(\REG[15].FF ));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    RAMB36E1_inst_i_71
       (.I0(RAMB36E1_inst_1),
        .I1(p_1_in),
        .I2(\SEL_ADDR_reg[1] ),
        .I3(Q[4]),
        .I4(\SEL_ADDR_reg[0] ),
        .I5(Q[0]),
        .O(\REG[25].FF ));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    RAMB36E1_inst_i_71__0
       (.I0(RAMB36E1_inst_2),
        .I1(p_1_in),
        .I2(\SEL_ADDR_reg[1] ),
        .I3(Q[4]),
        .I4(\SEL_ADDR_reg[0] ),
        .I5(Q[0]),
        .O(\REG[25].FF_0 ));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    RAMB36E1_inst_i_74__1
       (.I0(RAMB36E1_inst_2),
        .I1(p_1_in),
        .I2(\SEL_ADDR_reg[1] ),
        .I3(RAMB36E1_inst_0[0]),
        .I4(\SEL_ADDR_reg[0] ),
        .I5(RAMB36E1_inst_0[5]),
        .O(\REG[9].FF ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    RAMB36E1_inst_i_76
       (.I0(RAMB36E1_inst),
        .I1(\SEL_ADDR_reg[1] ),
        .I2(RAMB36E1_inst_0[1]),
        .I3(\SEL_ADDR_reg[0] ),
        .I4(RAMB36E1_inst_0[6]),
        .O(\REG[14].FF ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    RAMB36E1_inst_i_79
       (.I0(RAMB36E1_inst),
        .I1(\SEL_ADDR_reg[1] ),
        .I2(Q[5]),
        .I3(\SEL_ADDR_reg[0] ),
        .I4(Q[1]),
        .O(\REG[28].FF ));
endmodule

(* ORIG_REF_NAME = "BIKE_COUNTER_INC_STOP" *) 
module design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized3
   (D,
    CLK,
    \COUNT_reg[0]_0 ,
    \COUNT_reg[0]_1 ,
    \FSM_sequential_STATE_reg[0] ,
    Q,
    \FSM_sequential_STATE_reg[0]_0 );
  output [0:0]D;
  input CLK;
  input \COUNT_reg[0]_0 ;
  input \COUNT_reg[0]_1 ;
  input \FSM_sequential_STATE_reg[0] ;
  input [2:0]Q;
  input \FSM_sequential_STATE_reg[0]_0 ;

  wire CLK;
  wire CNT_OUT_INIT;
  wire \COUNT[0]_i_1_n_0 ;
  wire \COUNT_reg[0]_0 ;
  wire \COUNT_reg[0]_1 ;
  wire [0:0]D;
  wire \FSM_sequential_STATE_reg[0] ;
  wire \FSM_sequential_STATE_reg[0]_0 ;
  wire [2:0]Q;

  LUT3 #(
    .INIT(8'h0E)) 
    \COUNT[0]_i_1 
       (.I0(CNT_OUT_INIT),
        .I1(\COUNT_reg[0]_0 ),
        .I2(\COUNT_reg[0]_1 ),
        .O(\COUNT[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\COUNT[0]_i_1_n_0 ),
        .Q(CNT_OUT_INIT),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000CA00F000CA)) 
    \FSM_sequential_STATE[0]_i_1 
       (.I0(\FSM_sequential_STATE_reg[0] ),
        .I1(CNT_OUT_INIT),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(\FSM_sequential_STATE_reg[0]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "BIKE_COUNTER_INC_STOP" *) 
module design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized4
   (D,
    \COUNT_reg[0]_0 ,
    \COUNT_reg[2]_0 ,
    \COUNT_reg[1]_0 ,
    Q,
    RESET,
    ENABLE,
    \COUNT_reg[2]_1 ,
    \COUNT_reg[2]_2 ,
    CLK);
  output [1:0]D;
  output \COUNT_reg[0]_0 ;
  output \COUNT_reg[2]_0 ;
  output \COUNT_reg[1]_0 ;
  input [1:0]Q;
  input RESET;
  input ENABLE;
  input \COUNT_reg[2]_1 ;
  input \COUNT_reg[2]_2 ;
  input CLK;

  wire CLK;
  wire \COUNT[0]_i_1_n_0 ;
  wire \COUNT[1]_i_1_n_0 ;
  wire \COUNT[2]_i_1_n_0 ;
  wire \COUNT_reg[0]_0 ;
  wire \COUNT_reg[1]_0 ;
  wire \COUNT_reg[2]_0 ;
  wire \COUNT_reg[2]_1 ;
  wire \COUNT_reg[2]_2 ;
  wire [1:0]D;
  wire ENABLE;
  wire \FSM_sequential_STATE[0]_i_2_n_0 ;
  wire [1:0]Q;
  wire RESET;

  LUT3 #(
    .INIT(8'h06)) 
    \COUNT[0]_i_1 
       (.I0(\COUNT_reg[0]_0 ),
        .I1(\COUNT_reg[2]_1 ),
        .I2(\COUNT_reg[2]_2 ),
        .O(\COUNT[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \COUNT[1]_i_1 
       (.I0(\COUNT_reg[1]_0 ),
        .I1(\COUNT_reg[2]_1 ),
        .I2(\COUNT_reg[0]_0 ),
        .I3(\COUNT_reg[2]_2 ),
        .O(\COUNT[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \COUNT[2]_i_1 
       (.I0(\COUNT_reg[2]_0 ),
        .I1(\COUNT_reg[2]_1 ),
        .I2(\COUNT_reg[1]_0 ),
        .I3(\COUNT_reg[0]_0 ),
        .I4(\COUNT_reg[2]_2 ),
        .O(\COUNT[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\COUNT[0]_i_1_n_0 ),
        .Q(\COUNT_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\COUNT[1]_i_1_n_0 ),
        .Q(\COUNT_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\COUNT[2]_i_1_n_0 ),
        .Q(\COUNT_reg[2]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F00)) 
    \FSM_sequential_STATE[0]_i_1 
       (.I0(Q[1]),
        .I1(RESET),
        .I2(Q[0]),
        .I3(\FSM_sequential_STATE[0]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFAFAFFFF3AFA)) 
    \FSM_sequential_STATE[0]_i_2 
       (.I0(ENABLE),
        .I1(\COUNT_reg[0]_0 ),
        .I2(Q[0]),
        .I3(\COUNT_reg[2]_0 ),
        .I4(Q[1]),
        .I5(\COUNT_reg[1]_0 ),
        .O(\FSM_sequential_STATE[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44744444CCCCCCCC)) 
    \FSM_sequential_STATE[1]_i_1 
       (.I0(RESET),
        .I1(Q[1]),
        .I2(\COUNT_reg[2]_0 ),
        .I3(\COUNT_reg[1]_0 ),
        .I4(\COUNT_reg[0]_0 ),
        .I5(Q[0]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "BIKE_COUNTER_INC" *) 
module design_1_BIKE_0_0_BIKE_COUNTER_INC__parameterized0
   (\COUNT_reg[8]_0 ,
    Q,
    \COUNT_reg[7]_0 ,
    \COUNT_reg[6]_0 ,
    \COUNT_reg[5]_0 ,
    \COUNT_reg[4]_0 ,
    \COUNT_reg[3]_0 ,
    \COUNT_reg[2]_0 ,
    \COUNT_reg[1]_0 ,
    \COUNT_reg[0]_0 ,
    RAMB36E1_inst_i_46__0,
    MUL_MATRIX_ADDR,
    RAMB36E1_inst_i_46__0_0,
    RAMB36E1_inst_i_46__0_1,
    \COUNT_reg[0]_1 ,
    E,
    CLK);
  output \COUNT_reg[8]_0 ;
  output [8:0]Q;
  output \COUNT_reg[7]_0 ;
  output \COUNT_reg[6]_0 ;
  output \COUNT_reg[5]_0 ;
  output \COUNT_reg[4]_0 ;
  output \COUNT_reg[3]_0 ;
  output \COUNT_reg[2]_0 ;
  output \COUNT_reg[1]_0 ;
  output \COUNT_reg[0]_0 ;
  input RAMB36E1_inst_i_46__0;
  input [8:0]MUL_MATRIX_ADDR;
  input RAMB36E1_inst_i_46__0_0;
  input [8:0]RAMB36E1_inst_i_46__0_1;
  input \COUNT_reg[0]_1 ;
  input [0:0]E;
  input CLK;

  wire CLK;
  wire \COUNT[8]_i_1__3_n_0 ;
  wire \COUNT[8]_i_3__2_n_0 ;
  wire \COUNT[8]_i_4__1_n_0 ;
  wire \COUNT[8]_i_5_n_0 ;
  wire \COUNT_reg[0]_0 ;
  wire \COUNT_reg[0]_1 ;
  wire \COUNT_reg[1]_0 ;
  wire \COUNT_reg[2]_0 ;
  wire \COUNT_reg[3]_0 ;
  wire \COUNT_reg[4]_0 ;
  wire \COUNT_reg[5]_0 ;
  wire \COUNT_reg[6]_0 ;
  wire \COUNT_reg[7]_0 ;
  wire \COUNT_reg[8]_0 ;
  wire [0:0]E;
  wire [8:0]MUL_MATRIX_ADDR;
  wire [8:0]Q;
  wire RAMB36E1_inst_i_46__0;
  wire RAMB36E1_inst_i_46__0_0;
  wire [8:0]RAMB36E1_inst_i_46__0_1;
  wire [8:0]plusOp__1;

  LUT1 #(
    .INIT(2'h1)) 
    \COUNT[0]_i_1__5 
       (.I0(Q[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \COUNT[1]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \COUNT[2]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \COUNT[3]_i_1__4 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \COUNT[4]_i_1__4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \COUNT[5]_i_1__4 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(plusOp__1[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \COUNT[6]_i_1__4 
       (.I0(Q[6]),
        .I1(\COUNT[8]_i_5_n_0 ),
        .I2(Q[5]),
        .O(plusOp__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \COUNT[7]_i_1__4 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\COUNT[8]_i_5_n_0 ),
        .I3(Q[6]),
        .O(plusOp__1[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \COUNT[8]_i_1__3 
       (.I0(\COUNT_reg[0]_1 ),
        .I1(\COUNT[8]_i_3__2_n_0 ),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(\COUNT[8]_i_4__1_n_0 ),
        .O(\COUNT[8]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \COUNT[8]_i_2__3 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\COUNT[8]_i_5_n_0 ),
        .I3(Q[5]),
        .I4(Q[7]),
        .O(plusOp__1[8]));
  LUT3 #(
    .INIT(8'h7F)) 
    \COUNT[8]_i_3__2 
       (.I0(E),
        .I1(Q[8]),
        .I2(Q[7]),
        .O(\COUNT[8]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \COUNT[8]_i_4__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(Q[2]),
        .O(\COUNT[8]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \COUNT[8]_i_5 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\COUNT[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__1[0]),
        .Q(Q[0]),
        .R(\COUNT[8]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__1[1]),
        .Q(Q[1]),
        .R(\COUNT[8]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__1[2]),
        .Q(Q[2]),
        .R(\COUNT[8]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__1[3]),
        .Q(Q[3]),
        .R(\COUNT[8]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__1[4]),
        .Q(Q[4]),
        .R(\COUNT[8]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__1[5]),
        .Q(Q[5]),
        .R(\COUNT[8]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__1[6]),
        .Q(Q[6]),
        .R(\COUNT[8]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__1[7]),
        .Q(Q[7]),
        .R(\COUNT[8]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__1[8]),
        .Q(Q[8]),
        .R(\COUNT[8]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    RAMB36E1_inst_i_101
       (.I0(Q[7]),
        .I1(RAMB36E1_inst_i_46__0),
        .I2(MUL_MATRIX_ADDR[7]),
        .I3(RAMB36E1_inst_i_46__0_0),
        .I4(RAMB36E1_inst_i_46__0_1[7]),
        .O(\COUNT_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    RAMB36E1_inst_i_103
       (.I0(Q[6]),
        .I1(RAMB36E1_inst_i_46__0),
        .I2(MUL_MATRIX_ADDR[6]),
        .I3(RAMB36E1_inst_i_46__0_0),
        .I4(RAMB36E1_inst_i_46__0_1[6]),
        .O(\COUNT_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    RAMB36E1_inst_i_105
       (.I0(Q[5]),
        .I1(RAMB36E1_inst_i_46__0),
        .I2(MUL_MATRIX_ADDR[5]),
        .I3(RAMB36E1_inst_i_46__0_0),
        .I4(RAMB36E1_inst_i_46__0_1[5]),
        .O(\COUNT_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    RAMB36E1_inst_i_107
       (.I0(Q[4]),
        .I1(RAMB36E1_inst_i_46__0),
        .I2(MUL_MATRIX_ADDR[4]),
        .I3(RAMB36E1_inst_i_46__0_0),
        .I4(RAMB36E1_inst_i_46__0_1[4]),
        .O(\COUNT_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    RAMB36E1_inst_i_109
       (.I0(Q[3]),
        .I1(RAMB36E1_inst_i_46__0),
        .I2(MUL_MATRIX_ADDR[3]),
        .I3(RAMB36E1_inst_i_46__0_0),
        .I4(RAMB36E1_inst_i_46__0_1[3]),
        .O(\COUNT_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    RAMB36E1_inst_i_111
       (.I0(Q[2]),
        .I1(RAMB36E1_inst_i_46__0),
        .I2(MUL_MATRIX_ADDR[2]),
        .I3(RAMB36E1_inst_i_46__0_0),
        .I4(RAMB36E1_inst_i_46__0_1[2]),
        .O(\COUNT_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    RAMB36E1_inst_i_113
       (.I0(Q[1]),
        .I1(RAMB36E1_inst_i_46__0),
        .I2(MUL_MATRIX_ADDR[1]),
        .I3(RAMB36E1_inst_i_46__0_0),
        .I4(RAMB36E1_inst_i_46__0_1[1]),
        .O(\COUNT_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    RAMB36E1_inst_i_115
       (.I0(Q[0]),
        .I1(RAMB36E1_inst_i_46__0),
        .I2(MUL_MATRIX_ADDR[0]),
        .I3(RAMB36E1_inst_i_46__0_0),
        .I4(RAMB36E1_inst_i_46__0_1[0]),
        .O(\COUNT_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    RAMB36E1_inst_i_99
       (.I0(Q[8]),
        .I1(RAMB36E1_inst_i_46__0),
        .I2(MUL_MATRIX_ADDR[8]),
        .I3(RAMB36E1_inst_i_46__0_0),
        .I4(RAMB36E1_inst_i_46__0_1[8]),
        .O(\COUNT_reg[8]_0 ));
endmodule

(* ORIG_REF_NAME = "BIKE_GENERIC_BRAM" *) 
module design_1_BIKE_0_0_BIKE_GENERIC_BRAM
   (DOUT_SAMP,
    CLK,
    RDEN_BRAM,
    RAMB36E1_inst,
    ADDRARDADDR,
    DIADI,
    WEA);
  output [31:0]DOUT_SAMP;
  input CLK;
  input RDEN_BRAM;
  input RAMB36E1_inst;
  input [8:0]ADDRARDADDR;
  input [31:0]DIADI;
  input [0:0]WEA;

  wire [8:0]ADDRARDADDR;
  wire CLK;
  wire [31:0]DIADI;
  wire [31:0]DOUT_SAMP;
  wire RAMB36E1_inst;
  wire RDEN_BRAM;
  wire [0:0]WEA;

  design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT \BRAM_LOOP[0].BRAM 
       (.ADDRARDADDR(ADDRARDADDR),
        .CLK(CLK),
        .DIADI(DIADI),
        .DOUT_SAMP(DOUT_SAMP),
        .RAMB36E1_inst_0(RAMB36E1_inst),
        .RDEN_BRAM(RDEN_BRAM),
        .WEA(WEA));
endmodule

(* ORIG_REF_NAME = "BIKE_GENERIC_BRAM" *) 
module design_1_BIKE_0_0_BIKE_GENERIC_BRAM_10
   (DOUT,
    CLK,
    RDEN_BRAM,
    RAMB36E1_inst,
    ADDRARDADDR,
    DIADI,
    WEA);
  output [31:0]DOUT;
  input CLK;
  input RDEN_BRAM;
  input RAMB36E1_inst;
  input [8:0]ADDRARDADDR;
  input [31:0]DIADI;
  input [0:0]WEA;

  wire [8:0]ADDRARDADDR;
  wire CLK;
  wire [31:0]DIADI;
  wire [31:0]DOUT;
  wire RAMB36E1_inst;
  wire RDEN_BRAM;
  wire [0:0]WEA;

  design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT_11 \BRAM_LOOP[0].BRAM 
       (.ADDRARDADDR(ADDRARDADDR),
        .CLK(CLK),
        .DIADI(DIADI),
        .DOUT(DOUT),
        .RAMB36E1_inst_0(RAMB36E1_inst),
        .RDEN_BRAM(RDEN_BRAM),
        .WEA(WEA));
endmodule

(* ORIG_REF_NAME = "BIKE_GENERIC_BRAM" *) 
module design_1_BIKE_0_0_BIKE_GENERIC_BRAM_8
   (DOADO,
    PK_OUT,
    D,
    CLK,
    RDEN_BRAM,
    RAMB36E1_inst,
    ADDRARDADDR,
    DIADI,
    WEA,
    PK_OUT_0_sp_1,
    Q,
    DOUT,
    DOUT_SAMP,
    \REG[31].FF ,
    \REG[0].FF ,
    FIRST_SQUARING_IN_CHAIN,
    \REG[0].FF_0 ,
    \REG[1].FF ,
    \REG[2].FF ,
    \REG[3].FF ,
    \REG[4].FF ,
    \REG[5].FF ,
    \REG[6].FF ,
    \REG[7].FF ,
    \REG[8].FF ,
    \REG[9].FF ,
    \REG[10].FF ,
    \REG[11].FF ,
    \REG[12].FF ,
    \REG[13].FF ,
    \REG[14].FF ,
    \REG[15].FF ,
    \REG[16].FF ,
    \REG[17].FF ,
    \REG[18].FF ,
    \REG[19].FF ,
    \REG[20].FF ,
    \REG[21].FF ,
    \REG[22].FF ,
    \REG[23].FF ,
    \REG[24].FF ,
    \REG[25].FF ,
    \REG[26].FF ,
    \REG[27].FF ,
    \REG[28].FF ,
    \REG[29].FF ,
    \REG[30].FF ,
    \REG[31].FF_0 );
  output [31:0]DOADO;
  output [31:0]PK_OUT;
  output [31:0]D;
  input CLK;
  input RDEN_BRAM;
  input RAMB36E1_inst;
  input [8:0]ADDRARDADDR;
  input [31:0]DIADI;
  input [0:0]WEA;
  input PK_OUT_0_sp_1;
  input [3:0]Q;
  input [31:0]DOUT;
  input [31:0]DOUT_SAMP;
  input [31:0]\REG[31].FF ;
  input \REG[0].FF ;
  input FIRST_SQUARING_IN_CHAIN;
  input \REG[0].FF_0 ;
  input \REG[1].FF ;
  input \REG[2].FF ;
  input \REG[3].FF ;
  input \REG[4].FF ;
  input \REG[5].FF ;
  input \REG[6].FF ;
  input \REG[7].FF ;
  input \REG[8].FF ;
  input \REG[9].FF ;
  input \REG[10].FF ;
  input \REG[11].FF ;
  input \REG[12].FF ;
  input \REG[13].FF ;
  input \REG[14].FF ;
  input \REG[15].FF ;
  input \REG[16].FF ;
  input \REG[17].FF ;
  input \REG[18].FF ;
  input \REG[19].FF ;
  input \REG[20].FF ;
  input \REG[21].FF ;
  input \REG[22].FF ;
  input \REG[23].FF ;
  input \REG[24].FF ;
  input \REG[25].FF ;
  input \REG[26].FF ;
  input \REG[27].FF ;
  input \REG[28].FF ;
  input \REG[29].FF ;
  input \REG[30].FF ;
  input \REG[31].FF_0 ;

  wire [8:0]ADDRARDADDR;
  wire CLK;
  wire [31:0]D;
  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [31:0]DOUT;
  wire [31:0]DOUT_SAMP;
  wire FIRST_SQUARING_IN_CHAIN;
  wire [31:0]PK_OUT;
  wire PK_OUT_0_sn_1;
  wire [3:0]Q;
  wire RAMB36E1_inst;
  wire RDEN_BRAM;
  wire \REG[0].FF ;
  wire \REG[0].FF_0 ;
  wire \REG[10].FF ;
  wire \REG[11].FF ;
  wire \REG[12].FF ;
  wire \REG[13].FF ;
  wire \REG[14].FF ;
  wire \REG[15].FF ;
  wire \REG[16].FF ;
  wire \REG[17].FF ;
  wire \REG[18].FF ;
  wire \REG[19].FF ;
  wire \REG[1].FF ;
  wire \REG[20].FF ;
  wire \REG[21].FF ;
  wire \REG[22].FF ;
  wire \REG[23].FF ;
  wire \REG[24].FF ;
  wire \REG[25].FF ;
  wire \REG[26].FF ;
  wire \REG[27].FF ;
  wire \REG[28].FF ;
  wire \REG[29].FF ;
  wire \REG[2].FF ;
  wire \REG[30].FF ;
  wire [31:0]\REG[31].FF ;
  wire \REG[31].FF_0 ;
  wire \REG[3].FF ;
  wire \REG[4].FF ;
  wire \REG[5].FF ;
  wire \REG[6].FF ;
  wire \REG[7].FF ;
  wire \REG[8].FF ;
  wire \REG[9].FF ;
  wire [0:0]WEA;

  assign PK_OUT_0_sn_1 = PK_OUT_0_sp_1;
  design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT_9 \BRAM_LOOP[0].BRAM 
       (.ADDRARDADDR(ADDRARDADDR),
        .CLK(CLK),
        .D(D),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOUT(DOUT),
        .DOUT_SAMP(DOUT_SAMP),
        .FIRST_SQUARING_IN_CHAIN(FIRST_SQUARING_IN_CHAIN),
        .PK_OUT(PK_OUT),
        .PK_OUT_0_sp_1(PK_OUT_0_sn_1),
        .Q(Q),
        .RAMB36E1_inst_0(RAMB36E1_inst),
        .RDEN_BRAM(RDEN_BRAM),
        .\REG[0].FF (\REG[0].FF ),
        .\REG[0].FF_0 (\REG[0].FF_0 ),
        .\REG[10].FF (\REG[10].FF ),
        .\REG[11].FF (\REG[11].FF ),
        .\REG[12].FF (\REG[12].FF ),
        .\REG[13].FF (\REG[13].FF ),
        .\REG[14].FF (\REG[14].FF ),
        .\REG[15].FF (\REG[15].FF ),
        .\REG[16].FF (\REG[16].FF ),
        .\REG[17].FF (\REG[17].FF ),
        .\REG[18].FF (\REG[18].FF ),
        .\REG[19].FF (\REG[19].FF ),
        .\REG[1].FF (\REG[1].FF ),
        .\REG[20].FF (\REG[20].FF ),
        .\REG[21].FF (\REG[21].FF ),
        .\REG[22].FF (\REG[22].FF ),
        .\REG[23].FF (\REG[23].FF ),
        .\REG[24].FF (\REG[24].FF ),
        .\REG[25].FF (\REG[25].FF ),
        .\REG[26].FF (\REG[26].FF ),
        .\REG[27].FF (\REG[27].FF ),
        .\REG[28].FF (\REG[28].FF ),
        .\REG[29].FF (\REG[29].FF ),
        .\REG[2].FF (\REG[2].FF ),
        .\REG[30].FF (\REG[30].FF ),
        .\REG[31].FF (\REG[31].FF ),
        .\REG[31].FF_0 (\REG[31].FF_0 ),
        .\REG[3].FF (\REG[3].FF ),
        .\REG[4].FF (\REG[4].FF ),
        .\REG[5].FF (\REG[5].FF ),
        .\REG[6].FF (\REG[6].FF ),
        .\REG[7].FF (\REG[7].FF ),
        .\REG[8].FF (\REG[8].FF ),
        .\REG[9].FF (\REG[9].FF ),
        .WEA(WEA));
endmodule

(* ORIG_REF_NAME = "BIKE_GENERIC_BRAM_SHARED" *) 
module design_1_BIKE_0_0_BIKE_GENERIC_BRAM_SHARED
   (DOADO,
    DOBDO,
    \REG[3].FF ,
    \REG[3].FF_0 ,
    \REG[3].FF_1 ,
    \REG[3].FF_2 ,
    CLK,
    REN_BRAM0,
    REN_BRAM1,
    RESET,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI,
    WEA,
    WEBWE,
    Q,
    \COUNT_reg[0] );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output \REG[3].FF ;
  output \REG[3].FF_0 ;
  output \REG[3].FF_1 ;
  output \REG[3].FF_2 ;
  input CLK;
  input REN_BRAM0;
  input REN_BRAM1;
  input RESET;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [31:0]DIBDI;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [3:0]Q;
  input [3:0]\COUNT_reg[0] ;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire CLK;
  wire [3:0]\COUNT_reg[0] ;
  wire [31:0]DIADI;
  wire [31:0]DIBDI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [3:0]Q;
  wire \REG[3].FF ;
  wire \REG[3].FF_0 ;
  wire \REG[3].FF_1 ;
  wire \REG[3].FF_2 ;
  wire REN_BRAM0;
  wire REN_BRAM1;
  wire RESET;
  wire [0:0]WEA;
  wire [0:0]WEBWE;

  design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT_12 BRAM
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .CLK(CLK),
        .\COUNT_reg[0] (\COUNT_reg[0] ),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .\REG[3].FF (\REG[3].FF ),
        .\REG[3].FF_0 (\REG[3].FF_0 ),
        .\REG[3].FF_1 (\REG[3].FF_1 ),
        .\REG[3].FF_2 (\REG[3].FF_2 ),
        .REN_BRAM0(REN_BRAM0),
        .REN_BRAM1(REN_BRAM1),
        .RESET(RESET),
        .WEA(WEA),
        .WEBWE(WEBWE));
endmodule

(* ORIG_REF_NAME = "BIKE_INVERSION" *) 
module design_1_BIKE_0_0_BIKE_INVERSION
   (DONE_INT_reg_0,
    KEYGEN_DONE,
    PK_OUT,
    ADDRARDADDR,
    REN_BRAM0,
    REN_BRAM1,
    ADDRBWRADDR,
    CLK,
    DONE_reg_0,
    \FSM_onehot_STATE_reg[1]_0 ,
    SK0_RAND,
    RAMB36E1_inst,
    SK0_SAMPLE_RDEN,
    SK1_SAMPLE_RDEN,
    SK1_RAND,
    \FSM_onehot_STATE_reg[5]_rep ,
    DOADO,
    DOBDO);
  output DONE_INT_reg_0;
  output KEYGEN_DONE;
  output [31:0]PK_OUT;
  output [8:0]ADDRARDADDR;
  output REN_BRAM0;
  output REN_BRAM1;
  output [8:0]ADDRBWRADDR;
  input CLK;
  input DONE_reg_0;
  input \FSM_onehot_STATE_reg[1]_0 ;
  input [8:0]SK0_RAND;
  input RAMB36E1_inst;
  input SK0_SAMPLE_RDEN;
  input SK1_SAMPLE_RDEN;
  input [8:0]SK1_RAND;
  input \FSM_onehot_STATE_reg[5]_rep ;
  input [31:0]DOADO;
  input [31:0]DOBDO;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire B0_ADDR1;
  wire [8:0]B0_ADDR_INT;
  wire B1_ADDR1;
  wire [8:0]B1_ADDR_INT;
  wire B2_ADDR1;
  wire [8:0]B2_ADDR_INT;
  wire [8:0]\BRAM_INST/ADDR_A ;
  wire [8:0]\BRAM_INST/ADDR_A_0 ;
  wire [8:0]\BRAM_INST/ADDR_A_1 ;
  wire \BRAM_INST/RDEN_BRAM ;
  wire \BRAM_INST/RDEN_BRAM_2 ;
  wire \BRAM_INST/RDEN_BRAM_3 ;
  wire CLK;
  wire [8:8]CNT_OUTPUT_OUT;
  wire CNT_ROUND_EN;
  wire CNT_ROUND_EN_reg_n_0;
  wire CNT_ROUND_RST;
  wire CNT_ROUND_RST_reg_n_0;
  wire CNT_ROUND_n_0;
  wire CNT_ROUND_n_1;
  wire CNT_ROUND_n_2;
  wire CNT_ROUND_n_6;
  wire CNT_ROUND_n_9;
  wire CNT_SQU_EN;
  wire CNT_SQU_EN_reg_n_0;
  wire [12:0]CNT_SQU_OUT;
  wire CNT_SQU_RST;
  wire CNT_SQU_RST_i_2_n_0;
  wire CNT_SQU_RST_reg_n_0;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire DONE_INT;
  wire DONE_INT_reg_0;
  wire DONE_reg_0;
  wire FIRST_SQUARING_IN_CHAIN;
  wire \FSM_onehot_STATE[0]_i_1__0_n_0 ;
  wire \FSM_onehot_STATE_reg[1]_0 ;
  wire \FSM_onehot_STATE_reg[5]_rep ;
  wire \FSM_onehot_STATE_reg_n_0_[0] ;
  wire \FSM_onehot_STATE_reg_n_0_[3] ;
  wire \FSM_onehot_STATE_reg_n_0_[7] ;
  wire \FSM_onehot_STATE_reg_n_0_[8] ;
  wire [30:0]INT_OUT_0;
  wire [31:0]INV_DOUT_0;
  wire [31:0]INV_DOUT_1;
  wire [31:0]INV_DOUT_2;
  wire KEYGEN_DONE;
  wire [26:3]K_KEY0_MSBS_D;
  wire LAST_MUL;
  wire LAST_MUL_reg_n_0;
  wire [3:0]LAST_STATE_SEL_BREM;
  wire MUL_ADDITIONAL;
  wire MUL_ADDITIONAL_reg_n_0;
  wire MUL_DONE;
  wire MUL_ENABLE;
  wire MUL_ENABLE_reg_n_0;
  wire [8:0]MUL_MATRIX_ADDR;
  wire [31:0]MUL_MATRIX_DIN;
  wire [28:0]MUL_MATRIX_DOUT;
  wire MUL_MATRIX_WREN;
  wire MUL_RESET;
  wire MUL_RESET_reg_n_0;
  wire [8:0]MUL_RESULT_ADDR;
  wire [5:5]MUL_RESULT_DIN;
  wire [5:5]MUL_RESULT_DOUT;
  wire MUL_RESULT_RDEN;
  wire MUL_RESULT_WREN;
  wire [8:0]MUL_VECTOR_ADDR;
  wire [31:31]MUL_VECTOR_DIN;
  wire MUL_VECTOR_DIN1;
  wire MUL_VECTOR_RDEN;
  wire MUL_n_101;
  wire MUL_n_102;
  wire MUL_n_134;
  wire MUL_n_40;
  wire MUL_n_41;
  wire MUL_n_42;
  wire MUL_n_43;
  wire MUL_n_44;
  wire MUL_n_45;
  wire MUL_n_46;
  wire MUL_n_47;
  wire MUL_n_48;
  wire MUL_n_49;
  wire MUL_n_50;
  wire MUL_n_51;
  wire MUL_n_6;
  wire MUL_n_71;
  wire MUL_n_90;
  wire MUL_n_91;
  wire MUL_n_92;
  wire MUL_n_93;
  wire MUL_n_94;
  wire MUL_n_95;
  wire MUL_n_96;
  wire MUL_n_97;
  wire MUL_n_98;
  wire MUL_n_99;
  wire [31:0]PK_OUT;
  wire RAMB36E1_inst;
  wire REN_BRAM0;
  wire REN_BRAM1;
  wire [29:0]RESULT_TRAPEZOIDAL_LOWER_ADDITION_0;
  wire ROUND_INIT;
  wire ROUND_INIT_reg_n_0;
  wire ROUND_MUL_INIT;
  wire ROUND_MUL_INIT_reg_n_0;
  wire [3:0]SEL_BRAM;
  wire SEL_BRAM_FSM_n_10;
  wire SEL_BRAM_FSM_n_11;
  wire SEL_BRAM_FSM_n_12;
  wire SEL_BRAM_FSM_n_13;
  wire SEL_BRAM_FSM_n_133;
  wire SEL_BRAM_FSM_n_134;
  wire SEL_BRAM_FSM_n_135;
  wire SEL_BRAM_FSM_n_136;
  wire SEL_BRAM_FSM_n_137;
  wire SEL_BRAM_FSM_n_14;
  wire SEL_BRAM_FSM_n_15;
  wire SEL_BRAM_FSM_n_156;
  wire SEL_BRAM_FSM_n_157;
  wire SEL_BRAM_FSM_n_16;
  wire SEL_BRAM_FSM_n_167;
  wire SEL_BRAM_FSM_n_169;
  wire SEL_BRAM_FSM_n_17;
  wire SEL_BRAM_FSM_n_171;
  wire SEL_BRAM_FSM_n_172;
  wire SEL_BRAM_FSM_n_173;
  wire SEL_BRAM_FSM_n_174;
  wire SEL_BRAM_FSM_n_175;
  wire SEL_BRAM_FSM_n_176;
  wire SEL_BRAM_FSM_n_177;
  wire SEL_BRAM_FSM_n_178;
  wire SEL_BRAM_FSM_n_179;
  wire SEL_BRAM_FSM_n_18;
  wire SEL_BRAM_FSM_n_180;
  wire SEL_BRAM_FSM_n_181;
  wire SEL_BRAM_FSM_n_182;
  wire SEL_BRAM_FSM_n_183;
  wire SEL_BRAM_FSM_n_184;
  wire SEL_BRAM_FSM_n_185;
  wire SEL_BRAM_FSM_n_186;
  wire SEL_BRAM_FSM_n_187;
  wire SEL_BRAM_FSM_n_188;
  wire SEL_BRAM_FSM_n_189;
  wire SEL_BRAM_FSM_n_19;
  wire SEL_BRAM_FSM_n_190;
  wire SEL_BRAM_FSM_n_191;
  wire SEL_BRAM_FSM_n_192;
  wire SEL_BRAM_FSM_n_193;
  wire SEL_BRAM_FSM_n_194;
  wire SEL_BRAM_FSM_n_195;
  wire SEL_BRAM_FSM_n_196;
  wire SEL_BRAM_FSM_n_197;
  wire SEL_BRAM_FSM_n_198;
  wire SEL_BRAM_FSM_n_199;
  wire SEL_BRAM_FSM_n_20;
  wire SEL_BRAM_FSM_n_200;
  wire SEL_BRAM_FSM_n_201;
  wire SEL_BRAM_FSM_n_203;
  wire SEL_BRAM_FSM_n_21;
  wire SEL_BRAM_FSM_n_22;
  wire SEL_BRAM_FSM_n_23;
  wire SEL_BRAM_FSM_n_234;
  wire SEL_BRAM_FSM_n_235;
  wire SEL_BRAM_FSM_n_236;
  wire SEL_BRAM_FSM_n_237;
  wire SEL_BRAM_FSM_n_238;
  wire SEL_BRAM_FSM_n_239;
  wire SEL_BRAM_FSM_n_24;
  wire SEL_BRAM_FSM_n_240;
  wire SEL_BRAM_FSM_n_241;
  wire SEL_BRAM_FSM_n_242;
  wire SEL_BRAM_FSM_n_243;
  wire SEL_BRAM_FSM_n_244;
  wire SEL_BRAM_FSM_n_245;
  wire SEL_BRAM_FSM_n_246;
  wire SEL_BRAM_FSM_n_247;
  wire SEL_BRAM_FSM_n_25;
  wire SEL_BRAM_FSM_n_26;
  wire SEL_BRAM_FSM_n_27;
  wire SEL_BRAM_FSM_n_28;
  wire SEL_BRAM_FSM_n_29;
  wire SEL_BRAM_FSM_n_30;
  wire SEL_BRAM_FSM_n_31;
  wire SEL_BRAM_FSM_n_32;
  wire SEL_BRAM_FSM_n_33;
  wire SEL_BRAM_FSM_n_34;
  wire SEL_BRAM_FSM_n_35;
  wire SEL_BRAM_FSM_n_36;
  wire SEL_BRAM_FSM_n_37;
  wire SEL_BRAM_FSM_n_38;
  wire SEL_BRAM_FSM_n_39;
  wire SEL_BRAM_FSM_n_4;
  wire SEL_BRAM_FSM_n_40;
  wire SEL_BRAM_FSM_n_41;
  wire SEL_BRAM_FSM_n_42;
  wire SEL_BRAM_FSM_n_43;
  wire SEL_BRAM_FSM_n_44;
  wire SEL_BRAM_FSM_n_45;
  wire SEL_BRAM_FSM_n_46;
  wire SEL_BRAM_FSM_n_47;
  wire SEL_BRAM_FSM_n_48;
  wire SEL_BRAM_FSM_n_49;
  wire SEL_BRAM_FSM_n_5;
  wire SEL_BRAM_FSM_n_50;
  wire SEL_BRAM_FSM_n_51;
  wire SEL_BRAM_FSM_n_52;
  wire SEL_BRAM_FSM_n_53;
  wire SEL_BRAM_FSM_n_54;
  wire SEL_BRAM_FSM_n_55;
  wire SEL_BRAM_FSM_n_56;
  wire SEL_BRAM_FSM_n_57;
  wire SEL_BRAM_FSM_n_58;
  wire SEL_BRAM_FSM_n_59;
  wire SEL_BRAM_FSM_n_6;
  wire SEL_BRAM_FSM_n_60;
  wire SEL_BRAM_FSM_n_61;
  wire SEL_BRAM_FSM_n_62;
  wire SEL_BRAM_FSM_n_63;
  wire SEL_BRAM_FSM_n_64;
  wire SEL_BRAM_FSM_n_65;
  wire SEL_BRAM_FSM_n_66;
  wire SEL_BRAM_FSM_n_67;
  wire SEL_BRAM_FSM_n_68;
  wire SEL_BRAM_FSM_n_69;
  wire SEL_BRAM_FSM_n_7;
  wire SEL_BRAM_FSM_n_70;
  wire SEL_BRAM_FSM_n_71;
  wire SEL_BRAM_FSM_n_72;
  wire SEL_BRAM_FSM_n_73;
  wire SEL_BRAM_FSM_n_74;
  wire SEL_BRAM_FSM_n_75;
  wire SEL_BRAM_FSM_n_76;
  wire SEL_BRAM_FSM_n_77;
  wire SEL_BRAM_FSM_n_78;
  wire SEL_BRAM_FSM_n_79;
  wire SEL_BRAM_FSM_n_8;
  wire SEL_BRAM_FSM_n_80;
  wire SEL_BRAM_FSM_n_81;
  wire SEL_BRAM_FSM_n_82;
  wire SEL_BRAM_FSM_n_83;
  wire SEL_BRAM_FSM_n_84;
  wire SEL_BRAM_FSM_n_85;
  wire SEL_BRAM_FSM_n_86;
  wire SEL_BRAM_FSM_n_87;
  wire SEL_BRAM_FSM_n_88;
  wire SEL_BRAM_FSM_n_89;
  wire SEL_BRAM_FSM_n_9;
  wire SEL_BRAM_FSM_n_90;
  wire SEL_BRAM_FSM_n_91;
  wire SEL_BRAM_FSM_n_92;
  wire SEL_BRAM_FSM_n_93;
  wire SEL_BRAM_FSM_n_94;
  wire SEL_BRAM_FSM_n_95;
  wire SEL_BRAM_FSM_n_96;
  wire SEL_BRAM_FSM_n_97;
  wire SEL_BRAM_FSM_n_98;
  wire SEL_BRAM_FSM_n_99;
  wire [1:0]SEL_LOW_D;
  wire [8:0]SK0_RAND;
  wire SK0_SAMPLE_RDEN;
  wire [8:0]SK1_RAND;
  wire SK1_SAMPLE_RDEN;
  wire SQU_ADDITIONAL;
  wire SQU_ADDITIONAL_reg_n_0;
  wire [8:0]SQU_ADDR0;
  wire [8:0]SQU_ADDR1;
  wire [7:0]SQU_ADDR_IN;
  wire [7:0]SQU_ADDR_OUT;
  wire SQU_CHAIN_DONE;
  wire [31:0]SQU_DIN_IN;
  wire SQU_DONE;
  wire [31:3]SQU_DOUT_OUT;
  wire SQU_ENABLE;
  wire SQU_ENABLE_reg_n_0;
  wire SQU_RDEN1;
  wire SQU_REN_IN;
  wire SQU_RESET;
  wire SQU_RESET_i_2_n_0;
  wire SQU_RESET_reg_n_0;
  wire SQU_WEN_OUT;
  wire SQU_n_0;
  wire SQU_n_2;
  wire SQU_n_28;
  wire SQU_n_37;
  wire SQU_n_38;
  wire SQU_n_39;
  wire SQU_n_4;
  wire SQU_n_40;
  wire SQU_n_41;
  wire SQU_n_42;
  wire SQU_n_43;
  wire SQU_n_44;
  wire SQU_n_45;
  wire SQU_n_46;
  wire SQU_n_47;
  wire SQU_n_48;
  wire SQU_n_49;
  wire SQU_n_5;
  wire SQU_n_50;
  wire SQU_n_51;
  wire SQU_n_52;
  wire SQU_n_53;
  wire SQU_n_54;
  wire SQU_n_55;
  wire SQU_n_56;
  wire SQU_n_57;
  wire SQU_n_58;
  wire SQU_n_59;
  wire SQU_n_6;
  wire SQU_n_60;
  wire SQU_n_61;
  wire SQU_n_62;
  wire SQU_n_63;
  wire SQU_n_7;
  wire SQU_n_8;
  wire [2:2]STATE;
  wire STATE10_out;
  wire WRITE_LAST__0;
  wire p_1_in;

  design_1_BIKE_0_0_BIKE_BRAM_SP BRAM_0
       (.ADDRARDADDR(\BRAM_INST/ADDR_A_1 ),
        .CLK(CLK),
        .DIADI({SEL_BRAM_FSM_n_4,SEL_BRAM_FSM_n_5,SEL_BRAM_FSM_n_6,SEL_BRAM_FSM_n_7,SEL_BRAM_FSM_n_8,SEL_BRAM_FSM_n_9,SEL_BRAM_FSM_n_10,SEL_BRAM_FSM_n_11,SEL_BRAM_FSM_n_12,SEL_BRAM_FSM_n_13,SEL_BRAM_FSM_n_14,SEL_BRAM_FSM_n_15,SEL_BRAM_FSM_n_16,SEL_BRAM_FSM_n_17,SEL_BRAM_FSM_n_18,SEL_BRAM_FSM_n_19,SEL_BRAM_FSM_n_20,SEL_BRAM_FSM_n_21,SEL_BRAM_FSM_n_22,SEL_BRAM_FSM_n_23,SEL_BRAM_FSM_n_24,SEL_BRAM_FSM_n_25,SEL_BRAM_FSM_n_26,SEL_BRAM_FSM_n_27,SEL_BRAM_FSM_n_28,SEL_BRAM_FSM_n_29,SEL_BRAM_FSM_n_30,SEL_BRAM_FSM_n_31,SEL_BRAM_FSM_n_32,SEL_BRAM_FSM_n_33,SEL_BRAM_FSM_n_34,SEL_BRAM_FSM_n_35}),
        .DOUT(INV_DOUT_0),
        .RAMB36E1_inst(\FSM_onehot_STATE_reg[5]_rep ),
        .RDEN_BRAM(\BRAM_INST/RDEN_BRAM_3 ),
        .WEA(SEL_BRAM_FSM_n_133));
  design_1_BIKE_0_0_BIKE_BRAM_SP_3 BRAM_1
       (.ADDRARDADDR(\BRAM_INST/ADDR_A_0 ),
        .CLK(CLK),
        .D(SQU_DIN_IN),
        .DIADI({SEL_BRAM_FSM_n_36,SEL_BRAM_FSM_n_37,SEL_BRAM_FSM_n_38,SEL_BRAM_FSM_n_39,SEL_BRAM_FSM_n_40,SEL_BRAM_FSM_n_41,SEL_BRAM_FSM_n_42,SEL_BRAM_FSM_n_43,SEL_BRAM_FSM_n_44,SEL_BRAM_FSM_n_45,SEL_BRAM_FSM_n_46,SEL_BRAM_FSM_n_47,SEL_BRAM_FSM_n_48,SEL_BRAM_FSM_n_49,SEL_BRAM_FSM_n_50,SEL_BRAM_FSM_n_51,SEL_BRAM_FSM_n_52,SEL_BRAM_FSM_n_53,SEL_BRAM_FSM_n_54,SEL_BRAM_FSM_n_55,SEL_BRAM_FSM_n_56,SEL_BRAM_FSM_n_57,SEL_BRAM_FSM_n_58,SEL_BRAM_FSM_n_59,SEL_BRAM_FSM_n_60,SEL_BRAM_FSM_n_61,SEL_BRAM_FSM_n_62,SEL_BRAM_FSM_n_63,SEL_BRAM_FSM_n_64,SEL_BRAM_FSM_n_65,SEL_BRAM_FSM_n_66,SEL_BRAM_FSM_n_67}),
        .DOADO(INV_DOUT_1),
        .DOUT(INV_DOUT_0),
        .DOUT_SAMP(INV_DOUT_2),
        .FIRST_SQUARING_IN_CHAIN(FIRST_SQUARING_IN_CHAIN),
        .PK_OUT(PK_OUT),
        .PK_OUT_0_sp_1(DONE_INT_reg_0),
        .Q(LAST_STATE_SEL_BREM),
        .RAMB36E1_inst(\FSM_onehot_STATE_reg[5]_rep ),
        .RDEN_BRAM(\BRAM_INST/RDEN_BRAM_2 ),
        .\REG[0].FF (ROUND_INIT_reg_n_0),
        .\REG[0].FF_0 (SEL_BRAM_FSM_n_169),
        .\REG[10].FF (SEL_BRAM_FSM_n_180),
        .\REG[11].FF (SEL_BRAM_FSM_n_181),
        .\REG[12].FF (SEL_BRAM_FSM_n_182),
        .\REG[13].FF (SEL_BRAM_FSM_n_183),
        .\REG[14].FF (SEL_BRAM_FSM_n_184),
        .\REG[15].FF (SEL_BRAM_FSM_n_185),
        .\REG[16].FF (SEL_BRAM_FSM_n_186),
        .\REG[17].FF (SEL_BRAM_FSM_n_187),
        .\REG[18].FF (SEL_BRAM_FSM_n_188),
        .\REG[19].FF (SEL_BRAM_FSM_n_189),
        .\REG[1].FF (SEL_BRAM_FSM_n_171),
        .\REG[20].FF (SEL_BRAM_FSM_n_190),
        .\REG[21].FF (SEL_BRAM_FSM_n_191),
        .\REG[22].FF (SEL_BRAM_FSM_n_192),
        .\REG[23].FF (SEL_BRAM_FSM_n_193),
        .\REG[24].FF (SEL_BRAM_FSM_n_194),
        .\REG[25].FF (SEL_BRAM_FSM_n_195),
        .\REG[26].FF (SEL_BRAM_FSM_n_196),
        .\REG[27].FF (SEL_BRAM_FSM_n_197),
        .\REG[28].FF (SEL_BRAM_FSM_n_198),
        .\REG[29].FF (SEL_BRAM_FSM_n_199),
        .\REG[2].FF (SEL_BRAM_FSM_n_172),
        .\REG[30].FF (SEL_BRAM_FSM_n_200),
        .\REG[31].FF (DOADO),
        .\REG[31].FF_0 (SEL_BRAM_FSM_n_201),
        .\REG[3].FF (SEL_BRAM_FSM_n_173),
        .\REG[4].FF (SEL_BRAM_FSM_n_174),
        .\REG[5].FF (SEL_BRAM_FSM_n_175),
        .\REG[6].FF (SEL_BRAM_FSM_n_176),
        .\REG[7].FF (SEL_BRAM_FSM_n_177),
        .\REG[8].FF (SEL_BRAM_FSM_n_178),
        .\REG[9].FF (SEL_BRAM_FSM_n_179),
        .WEA(SEL_BRAM_FSM_n_134));
  design_1_BIKE_0_0_BIKE_BRAM_SP_4 BRAM_2
       (.ADDRARDADDR(\BRAM_INST/ADDR_A ),
        .CLK(CLK),
        .DIADI({SEL_BRAM_FSM_n_68,SEL_BRAM_FSM_n_69,SEL_BRAM_FSM_n_70,SEL_BRAM_FSM_n_71,SEL_BRAM_FSM_n_72,SEL_BRAM_FSM_n_73,SEL_BRAM_FSM_n_74,SEL_BRAM_FSM_n_75,SEL_BRAM_FSM_n_76,SEL_BRAM_FSM_n_77,SEL_BRAM_FSM_n_78,SEL_BRAM_FSM_n_79,SEL_BRAM_FSM_n_80,SEL_BRAM_FSM_n_81,SEL_BRAM_FSM_n_82,SEL_BRAM_FSM_n_83,SEL_BRAM_FSM_n_84,SEL_BRAM_FSM_n_85,SEL_BRAM_FSM_n_86,SEL_BRAM_FSM_n_87,SEL_BRAM_FSM_n_88,SEL_BRAM_FSM_n_89,SEL_BRAM_FSM_n_90,SEL_BRAM_FSM_n_91,SEL_BRAM_FSM_n_92,SEL_BRAM_FSM_n_93,SEL_BRAM_FSM_n_94,SEL_BRAM_FSM_n_95,SEL_BRAM_FSM_n_96,SEL_BRAM_FSM_n_97,SEL_BRAM_FSM_n_98,SEL_BRAM_FSM_n_99}),
        .DOUT_SAMP(INV_DOUT_2),
        .RAMB36E1_inst(\FSM_onehot_STATE_reg[5]_rep ),
        .RDEN_BRAM(\BRAM_INST/RDEN_BRAM ),
        .WEA(SEL_BRAM_FSM_n_135));
  design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized1 CNT_ROUND
       (.CLK(CLK),
        .CNT_ROUND_EN(CNT_ROUND_EN),
        .CNT_SQU_EN(CNT_SQU_EN),
        .CNT_SQU_EN_reg(SQU_DONE),
        .\COUNT_reg[0]_0 (CNT_ROUND_EN_reg_n_0),
        .D({CNT_ROUND_n_0,CNT_ROUND_n_1,CNT_ROUND_n_2}),
        .DONE(MUL_DONE),
        .DONE_reg(CNT_ROUND_n_6),
        .\FSM_onehot_STATE_reg[5] (SQU_ADDITIONAL_reg_n_0),
        .\FSM_onehot_STATE_reg[5]_0 (ROUND_INIT_reg_n_0),
        .\FSM_onehot_STATE_reg[8] (MUL_ADDITIONAL_reg_n_0),
        .\FSM_onehot_STATE_reg[8]_0 (ROUND_MUL_INIT_reg_n_0),
        .MUL_VECTOR_DIN1(MUL_VECTOR_DIN1),
        .Q({MUL_ADDITIONAL,SQU_ADDITIONAL,\FSM_onehot_STATE_reg_n_0_[8] ,\FSM_onehot_STATE_reg_n_0_[7] ,LAST_MUL,\FSM_onehot_STATE_reg_n_0_[3] ,ROUND_MUL_INIT}),
        .SQU_ADDITIONAL_reg(CNT_ROUND_n_9),
        .SQU_CHAIN_DONE(SQU_CHAIN_DONE),
        .SR(CNT_ROUND_RST_reg_n_0),
        .STATE(STATE),
        .STATE10_out(STATE10_out),
        .out(CNT_SQU_OUT));
  FDRE CNT_ROUND_EN_reg
       (.C(CLK),
        .CE(1'b1),
        .D(CNT_ROUND_EN),
        .Q(CNT_ROUND_EN_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    CNT_ROUND_RST_i_1
       (.I0(DONE_INT),
        .I1(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I2(LAST_MUL),
        .O(CNT_ROUND_RST));
  FDRE CNT_ROUND_RST_reg
       (.C(CLK),
        .CE(1'b1),
        .D(CNT_ROUND_RST),
        .Q(CNT_ROUND_RST_reg_n_0),
        .R(1'b0));
  design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized0 CNT_SQU
       (.B0_ADDR1(B0_ADDR1),
        .B1_ADDR1(B1_ADDR1),
        .B2_ADDR1(B2_ADDR1),
        .CLK(CLK),
        .\COUNT_reg[0]_0 (CNT_SQU_EN_reg_n_0),
        .FIRST_SQUARING_IN_CHAIN(FIRST_SQUARING_IN_CHAIN),
        .Q(LAST_STATE_SEL_BREM),
        .RAMB36E1_inst(SQU_ADDITIONAL_reg_n_0),
        .RAMB36E1_inst_0(SQU_ENABLE_reg_n_0),
        .RAMB36E1_inst_1(ROUND_INIT_reg_n_0),
        .REN_IN(SQU_REN_IN),
        .SQU_RDEN1(SQU_RDEN1),
        .clear(CNT_SQU_RST_reg_n_0),
        .out(CNT_SQU_OUT));
  FDRE CNT_SQU_EN_reg
       (.C(CLK),
        .CE(1'b1),
        .D(CNT_SQU_EN),
        .Q(CNT_SQU_EN_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    CNT_SQU_RST_i_1
       (.I0(SQU_ADDITIONAL),
        .I1(CNT_SQU_RST_i_2_n_0),
        .I2(\FSM_onehot_STATE_reg_n_0_[8] ),
        .I3(MUL_ADDITIONAL),
        .I4(DONE_INT),
        .O(CNT_SQU_RST));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    CNT_SQU_RST_i_2
       (.I0(ROUND_MUL_INIT),
        .I1(LAST_MUL),
        .I2(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I3(ROUND_INIT),
        .O(CNT_SQU_RST_i_2_n_0));
  FDRE CNT_SQU_RST_reg
       (.C(CLK),
        .CE(1'b1),
        .D(CNT_SQU_RST),
        .Q(CNT_SQU_RST_reg_n_0),
        .R(1'b0));
  FDRE DONE_INT_reg
       (.C(CLK),
        .CE(1'b1),
        .D(DONE_INT),
        .Q(DONE_INT_reg_0),
        .R(1'b0));
  FDRE DONE_reg
       (.C(CLK),
        .CE(1'b1),
        .D(DONE_reg_0),
        .Q(KEYGEN_DONE),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_STATE[0]_i_1__0 
       (.I0(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I1(\FSM_onehot_STATE_reg[1]_0 ),
        .O(\FSM_onehot_STATE[0]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "s_squaring0:00000001000,s_squaring1:00010000000,s_mul_init:00000000100,s_done:00001000000,s_squ_init:00000000010,s_reset:00000000001,s_output:00000100000,s_mul_add:10000000000,s_mul_last:00000010000,s_mul:00100000000,s_squaring_add:01000000000" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_STATE_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_onehot_STATE[0]_i_1__0_n_0 ),
        .Q(\FSM_onehot_STATE_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s_squaring0:00000001000,s_squaring1:00010000000,s_mul_init:00000000100,s_done:00001000000,s_squ_init:00000000010,s_reset:00000000001,s_output:00000100000,s_mul_add:10000000000,s_mul_last:00000010000,s_mul:00100000000,s_squaring_add:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(SQU_n_4),
        .Q(MUL_ADDITIONAL),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s_squaring0:00000001000,s_squaring1:00010000000,s_mul_init:00000000100,s_done:00001000000,s_squ_init:00000000010,s_reset:00000000001,s_output:00000100000,s_mul_add:10000000000,s_mul_last:00000010000,s_mul:00100000000,s_squaring_add:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(SQU_n_8),
        .Q(ROUND_INIT),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s_squaring0:00000001000,s_squaring1:00010000000,s_mul_init:00000000100,s_done:00001000000,s_squ_init:00000000010,s_reset:00000000001,s_output:00000100000,s_mul_add:10000000000,s_mul_last:00000010000,s_mul:00100000000,s_squaring_add:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(SQU_n_7),
        .Q(ROUND_MUL_INIT),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s_squaring0:00000001000,s_squaring1:00010000000,s_mul_init:00000000100,s_done:00001000000,s_squ_init:00000000010,s_reset:00000000001,s_output:00000100000,s_mul_add:10000000000,s_mul_last:00000010000,s_mul:00100000000,s_squaring_add:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(SQU_n_6),
        .Q(\FSM_onehot_STATE_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s_squaring0:00000001000,s_squaring1:00010000000,s_mul_init:00000000100,s_done:00001000000,s_squ_init:00000000010,s_reset:00000000001,s_output:00000100000,s_mul_add:10000000000,s_mul_last:00000010000,s_mul:00100000000,s_squaring_add:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(CNT_ROUND_n_2),
        .Q(LAST_MUL),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s_squaring0:00000001000,s_squaring1:00010000000,s_mul_init:00000000100,s_done:00001000000,s_squ_init:00000000010,s_reset:00000000001,s_output:00000100000,s_mul_add:10000000000,s_mul_last:00000010000,s_mul:00100000000,s_squaring_add:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(MUL_n_99),
        .Q(DONE_INT),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s_squaring0:00000001000,s_squaring1:00010000000,s_mul_init:00000000100,s_done:00001000000,s_squ_init:00000000010,s_reset:00000000001,s_output:00000100000,s_mul_add:10000000000,s_mul_last:00000010000,s_mul:00100000000,s_squaring_add:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(SQU_n_5),
        .Q(\FSM_onehot_STATE_reg_n_0_[7] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s_squaring0:00000001000,s_squaring1:00010000000,s_mul_init:00000000100,s_done:00001000000,s_squ_init:00000000010,s_reset:00000000001,s_output:00000100000,s_mul_add:10000000000,s_mul_last:00000010000,s_mul:00100000000,s_squaring_add:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(CNT_ROUND_n_1),
        .Q(\FSM_onehot_STATE_reg_n_0_[8] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s_squaring0:00000001000,s_squaring1:00010000000,s_mul_init:00000000100,s_done:00001000000,s_squ_init:00000000010,s_reset:00000000001,s_output:00000100000,s_mul_add:10000000000,s_mul_last:00000010000,s_mul:00100000000,s_squaring_add:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(CNT_ROUND_n_0),
        .Q(SQU_ADDITIONAL),
        .R(1'b0));
  FDRE LAST_MUL_reg
       (.C(CLK),
        .CE(1'b1),
        .D(LAST_MUL),
        .Q(LAST_MUL_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \LAST_STATE_SEL_BREM_reg[0] 
       (.C(CLK),
        .CE(MUL_DONE),
        .D(SEL_BRAM[0]),
        .Q(LAST_STATE_SEL_BREM[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \LAST_STATE_SEL_BREM_reg[1] 
       (.C(CLK),
        .CE(MUL_DONE),
        .D(SEL_BRAM[1]),
        .Q(LAST_STATE_SEL_BREM[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \LAST_STATE_SEL_BREM_reg[2] 
       (.C(CLK),
        .CE(MUL_DONE),
        .D(SEL_BRAM[2]),
        .Q(LAST_STATE_SEL_BREM[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \LAST_STATE_SEL_BREM_reg[3] 
       (.C(CLK),
        .CE(MUL_DONE),
        .D(SEL_BRAM[3]),
        .Q(LAST_STATE_SEL_BREM[3]),
        .R(1'b0));
  design_1_BIKE_0_0_BIKE_MULTIPLIER MUL
       (.ADDRBWRADDR(ADDRBWRADDR),
        .CLK(CLK),
        .\COUNT_reg[0] (MUL_n_97),
        .\COUNT_reg[1] (MUL_n_96),
        .\COUNT_reg[1]_0 (MUL_n_134),
        .\COUNT_reg[2] (MUL_n_95),
        .\COUNT_reg[3] (MUL_n_94),
        .\COUNT_reg[4] (MUL_n_93),
        .\COUNT_reg[5] (MUL_n_92),
        .\COUNT_reg[6] (MUL_n_91),
        .\COUNT_reg[7] (MUL_n_90),
        .\COUNT_reg[7]_0 (MUL_n_102),
        .\COUNT_reg[8] (MUL_VECTOR_ADDR),
        .\COUNT_reg[8]_0 (MUL_n_71),
        .\COUNT_reg[8]_1 (MUL_RESULT_ADDR),
        .\COUNT_reg[8]_2 (MUL_n_101),
        .D(MUL_n_99),
        .DONE(MUL_DONE),
        .DONE_reg_0(MUL_n_98),
        .\FSM_onehot_STATE_reg[3] ({MUL_ADDITIONAL,\FSM_onehot_STATE_reg_n_0_[7] ,DONE_INT,LAST_MUL}),
        .\FSM_onehot_STATE_reg[3]_0 (SQU_DONE),
        .MUL_MATRIX_ADDR(MUL_MATRIX_ADDR),
        .MUL_MATRIX_DIN(MUL_MATRIX_DIN),
        .MUL_MATRIX_DOUT({MUL_MATRIX_DOUT[28:27],MUL_MATRIX_DOUT[25:24],MUL_MATRIX_DOUT[18],MUL_MATRIX_DOUT[15],MUL_MATRIX_DOUT[2:0]}),
        .MUL_MATRIX_WREN(MUL_MATRIX_WREN),
        .MUL_RESULT_DIN(MUL_RESULT_DIN),
        .MUL_RESULT_DOUT(MUL_RESULT_DOUT),
        .MUL_RESULT_RDEN(MUL_RESULT_RDEN),
        .MUL_RESULT_WREN(MUL_RESULT_WREN),
        .MUL_VECTOR_DIN(MUL_VECTOR_DIN),
        .MUL_VECTOR_RDEN(MUL_VECTOR_RDEN),
        .Q(SEL_LOW_D),
        .RAMB36E1_inst(RAMB36E1_inst),
        .RAMB36E1_inst_0(LAST_MUL_reg_n_0),
        .RAMB36E1_inst_1(SEL_BRAM_FSM_n_247),
        .RAMB36E1_inst_i_46__0(SEL_BRAM_FSM_n_157),
        .RAMB36E1_inst_i_46__0_0(SEL_BRAM_FSM_n_156),
        .\REG[0].FF (MUL_n_6),
        .\REG[0].FF_0 (MUL_n_40),
        .\REG[0].FF_1 (MUL_n_41),
        .\REG[0].FF_10 (MUL_n_50),
        .\REG[0].FF_11 (MUL_n_51),
        .\REG[0].FF_2 (MUL_n_42),
        .\REG[0].FF_3 (MUL_n_43),
        .\REG[0].FF_4 (MUL_n_44),
        .\REG[0].FF_5 (MUL_n_45),
        .\REG[0].FF_6 (MUL_n_46),
        .\REG[0].FF_7 (MUL_n_47),
        .\REG[0].FF_8 (MUL_n_48),
        .\REG[0].FF_9 (MUL_n_49),
        .\REG[14].FF_i_4 (SEL_BRAM_FSM_n_244),
        .\REG[15].FF_i_6 (SEL_BRAM_FSM_n_234),
        .\REG[16].FF_i_4 (SEL_BRAM_FSM_n_243),
        .\REG[17].FF_i_4 (SEL_BRAM_FSM_n_242),
        .\REG[18].FF_i_4 (SEL_BRAM_FSM_n_241),
        .\REG[19].FF_i_6 (SEL_BRAM_FSM_n_240),
        .\REG[1].FF (MUL_RESET_reg_n_0),
        .\REG[1].FF_0 (MUL_ENABLE_reg_n_0),
        .\REG[20].FF_i_4 (SEL_BRAM_FSM_n_239),
        .\REG[21].FF_i_5 (SEL_BRAM_FSM_n_235),
        .\REG[22].FF_i_4 (SEL_BRAM_FSM_n_236),
        .\REG[23].FF (SEL_BRAM_FSM_n_237),
        .\REG[24].FF (SEL_BRAM_FSM_n_238),
        .\REG[26].FF ({K_KEY0_MSBS_D[26],K_KEY0_MSBS_D[23:3]}),
        .\REG[30].FF (INT_OUT_0),
        .\REG[30].FF_0 ({SEL_BRAM_FSM_n_203,RESULT_TRAPEZOIDAL_LOWER_ADDITION_0}),
        .\REG[7].FF_i_4 (SEL_BRAM_FSM_n_246),
        .\REG[9].FF_i_4 (SEL_BRAM_FSM_n_245),
        .REN_BRAM1(REN_BRAM1),
        .SK1_RAND(SK1_RAND),
        .SK1_SAMPLE_RDEN(SK1_SAMPLE_RDEN),
        .SQU_CHAIN_DONE(SQU_CHAIN_DONE),
        .WRITE_LAST__0(WRITE_LAST__0));
  FDRE MUL_ADDITIONAL_reg
       (.C(CLK),
        .CE(1'b1),
        .D(MUL_ADDITIONAL),
        .Q(MUL_ADDITIONAL_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    MUL_ENABLE_i_1
       (.I0(MUL_ADDITIONAL),
        .I1(\FSM_onehot_STATE_reg_n_0_[8] ),
        .I2(ROUND_MUL_INIT),
        .I3(LAST_MUL),
        .O(MUL_ENABLE));
  FDRE MUL_ENABLE_reg
       (.C(CLK),
        .CE(1'b1),
        .D(MUL_ENABLE),
        .Q(MUL_ENABLE_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    MUL_RESET_i_1
       (.I0(SQU_ADDITIONAL),
        .I1(\FSM_onehot_STATE_reg_n_0_[7] ),
        .I2(ROUND_INIT),
        .I3(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I4(DONE_INT),
        .I5(\FSM_onehot_STATE_reg_n_0_[3] ),
        .O(MUL_RESET));
  FDRE MUL_RESET_reg
       (.C(CLK),
        .CE(1'b1),
        .D(MUL_RESET),
        .Q(MUL_RESET_reg_n_0),
        .R(1'b0));
  design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized2 OUTPUT_COUNTER
       (.ADDRARDADDR(\BRAM_INST/ADDR_A_1 [7:0]),
        .B0_ADDR1(B0_ADDR1),
        .B0_ADDR_INT(B0_ADDR_INT[7:0]),
        .B1_ADDR1(B1_ADDR1),
        .B1_ADDR_INT(B1_ADDR_INT[7:0]),
        .B2_ADDR1(B2_ADDR1),
        .B2_ADDR_INT(B2_ADDR_INT[7:0]),
        .CLK(CLK),
        .\COUNT_reg[0]_0 (DONE_INT_reg_0),
        .\COUNT_reg[0]_1 (\FSM_onehot_STATE_reg[5]_rep ),
        .\COUNT_reg[7]_0 (\BRAM_INST/ADDR_A_0 [7:0]),
        .\COUNT_reg[7]_1 (\BRAM_INST/ADDR_A [7:0]),
        .Q(CNT_OUTPUT_OUT),
        .SQU_ADDR_IN(SQU_ADDR_IN));
  FDRE ROUND_INIT_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ROUND_INIT),
        .Q(ROUND_INIT_reg_n_0),
        .R(1'b0));
  FDRE ROUND_MUL_INIT_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ROUND_MUL_INIT),
        .Q(ROUND_MUL_INIT_reg_n_0),
        .R(1'b0));
  design_1_BIKE_0_0_BIKE_INVERSION_FSM_BRAM SEL_BRAM_FSM
       (.ADDR_OUT(SQU_ADDR_OUT),
        .B0_ADDR_INT(B0_ADDR_INT),
        .B1_ADDR_INT(B1_ADDR_INT),
        .B2_ADDR_INT(B2_ADDR_INT),
        .CLK(CLK),
        .\COUNT_reg[0] (SEL_BRAM_FSM_n_169),
        .\COUNT_reg[0]_0 (SEL_BRAM_FSM_n_171),
        .\COUNT_reg[0]_1 (SEL_BRAM_FSM_n_172),
        .\COUNT_reg[0]_10 (SEL_BRAM_FSM_n_181),
        .\COUNT_reg[0]_11 (SEL_BRAM_FSM_n_182),
        .\COUNT_reg[0]_12 (SEL_BRAM_FSM_n_183),
        .\COUNT_reg[0]_13 (SEL_BRAM_FSM_n_184),
        .\COUNT_reg[0]_14 (SEL_BRAM_FSM_n_185),
        .\COUNT_reg[0]_15 (SEL_BRAM_FSM_n_186),
        .\COUNT_reg[0]_16 (SEL_BRAM_FSM_n_187),
        .\COUNT_reg[0]_17 (SEL_BRAM_FSM_n_188),
        .\COUNT_reg[0]_18 (SEL_BRAM_FSM_n_189),
        .\COUNT_reg[0]_19 (SEL_BRAM_FSM_n_190),
        .\COUNT_reg[0]_2 (SEL_BRAM_FSM_n_173),
        .\COUNT_reg[0]_20 (SEL_BRAM_FSM_n_191),
        .\COUNT_reg[0]_21 (SEL_BRAM_FSM_n_192),
        .\COUNT_reg[0]_22 (SEL_BRAM_FSM_n_193),
        .\COUNT_reg[0]_23 (SEL_BRAM_FSM_n_194),
        .\COUNT_reg[0]_24 (SEL_BRAM_FSM_n_195),
        .\COUNT_reg[0]_25 (SEL_BRAM_FSM_n_196),
        .\COUNT_reg[0]_26 (SEL_BRAM_FSM_n_197),
        .\COUNT_reg[0]_27 (SEL_BRAM_FSM_n_198),
        .\COUNT_reg[0]_28 (SEL_BRAM_FSM_n_199),
        .\COUNT_reg[0]_29 (SEL_BRAM_FSM_n_200),
        .\COUNT_reg[0]_3 (SEL_BRAM_FSM_n_174),
        .\COUNT_reg[0]_30 (SEL_BRAM_FSM_n_201),
        .\COUNT_reg[0]_4 (SEL_BRAM_FSM_n_175),
        .\COUNT_reg[0]_5 (SEL_BRAM_FSM_n_176),
        .\COUNT_reg[0]_6 (SEL_BRAM_FSM_n_177),
        .\COUNT_reg[0]_7 (SEL_BRAM_FSM_n_178),
        .\COUNT_reg[0]_8 (SEL_BRAM_FSM_n_179),
        .\COUNT_reg[0]_9 (SEL_BRAM_FSM_n_180),
        .DIADI({SEL_BRAM_FSM_n_4,SEL_BRAM_FSM_n_5,SEL_BRAM_FSM_n_6,SEL_BRAM_FSM_n_7,SEL_BRAM_FSM_n_8,SEL_BRAM_FSM_n_9,SEL_BRAM_FSM_n_10,SEL_BRAM_FSM_n_11,SEL_BRAM_FSM_n_12,SEL_BRAM_FSM_n_13,SEL_BRAM_FSM_n_14,SEL_BRAM_FSM_n_15,SEL_BRAM_FSM_n_16,SEL_BRAM_FSM_n_17,SEL_BRAM_FSM_n_18,SEL_BRAM_FSM_n_19,SEL_BRAM_FSM_n_20,SEL_BRAM_FSM_n_21,SEL_BRAM_FSM_n_22,SEL_BRAM_FSM_n_23,SEL_BRAM_FSM_n_24,SEL_BRAM_FSM_n_25,SEL_BRAM_FSM_n_26,SEL_BRAM_FSM_n_27,SEL_BRAM_FSM_n_28,SEL_BRAM_FSM_n_29,SEL_BRAM_FSM_n_30,SEL_BRAM_FSM_n_31,SEL_BRAM_FSM_n_32,SEL_BRAM_FSM_n_33,SEL_BRAM_FSM_n_34,SEL_BRAM_FSM_n_35}),
        .DOADO(INV_DOUT_1),
        .DOBDO(DOBDO),
        .DONE(MUL_DONE),
        .DONE_INT_reg({SEL_BRAM_FSM_n_36,SEL_BRAM_FSM_n_37,SEL_BRAM_FSM_n_38,SEL_BRAM_FSM_n_39,SEL_BRAM_FSM_n_40,SEL_BRAM_FSM_n_41,SEL_BRAM_FSM_n_42,SEL_BRAM_FSM_n_43,SEL_BRAM_FSM_n_44,SEL_BRAM_FSM_n_45,SEL_BRAM_FSM_n_46,SEL_BRAM_FSM_n_47,SEL_BRAM_FSM_n_48,SEL_BRAM_FSM_n_49,SEL_BRAM_FSM_n_50,SEL_BRAM_FSM_n_51,SEL_BRAM_FSM_n_52,SEL_BRAM_FSM_n_53,SEL_BRAM_FSM_n_54,SEL_BRAM_FSM_n_55,SEL_BRAM_FSM_n_56,SEL_BRAM_FSM_n_57,SEL_BRAM_FSM_n_58,SEL_BRAM_FSM_n_59,SEL_BRAM_FSM_n_60,SEL_BRAM_FSM_n_61,SEL_BRAM_FSM_n_62,SEL_BRAM_FSM_n_63,SEL_BRAM_FSM_n_64,SEL_BRAM_FSM_n_65,SEL_BRAM_FSM_n_66,SEL_BRAM_FSM_n_67}),
        .DONE_INT_reg_0({SEL_BRAM_FSM_n_68,SEL_BRAM_FSM_n_69,SEL_BRAM_FSM_n_70,SEL_BRAM_FSM_n_71,SEL_BRAM_FSM_n_72,SEL_BRAM_FSM_n_73,SEL_BRAM_FSM_n_74,SEL_BRAM_FSM_n_75,SEL_BRAM_FSM_n_76,SEL_BRAM_FSM_n_77,SEL_BRAM_FSM_n_78,SEL_BRAM_FSM_n_79,SEL_BRAM_FSM_n_80,SEL_BRAM_FSM_n_81,SEL_BRAM_FSM_n_82,SEL_BRAM_FSM_n_83,SEL_BRAM_FSM_n_84,SEL_BRAM_FSM_n_85,SEL_BRAM_FSM_n_86,SEL_BRAM_FSM_n_87,SEL_BRAM_FSM_n_88,SEL_BRAM_FSM_n_89,SEL_BRAM_FSM_n_90,SEL_BRAM_FSM_n_91,SEL_BRAM_FSM_n_92,SEL_BRAM_FSM_n_93,SEL_BRAM_FSM_n_94,SEL_BRAM_FSM_n_95,SEL_BRAM_FSM_n_96,SEL_BRAM_FSM_n_97,SEL_BRAM_FSM_n_98,SEL_BRAM_FSM_n_99}),
        .DONE_INT_reg_1(SEL_BRAM_FSM_n_134),
        .DONE_INT_reg_2(SEL_BRAM_FSM_n_135),
        .DOUT(INV_DOUT_0),
        .DOUT_SAMP(INV_DOUT_2),
        .FIRST_SQUARING_IN_CHAIN(FIRST_SQUARING_IN_CHAIN),
        .\FSM_onehot_STATE_reg[0]_0 (CNT_ROUND_n_9),
        .\FSM_onehot_STATE_reg[4]_0 (SEL_BRAM_FSM_n_137),
        .\FSM_onehot_STATE_reg[4]_1 (MUL_RESULT_DIN),
        .\FSM_onehot_STATE_reg[5]_0 (SEL_BRAM_FSM_n_156),
        .\FSM_onehot_STATE_reg[5]_1 (SEL_BRAM_FSM_n_157),
        .\FSM_onehot_STATE_reg[5]_rep_0 (SEL_BRAM_FSM_n_167),
        .\FSM_onehot_STATE_reg[5]_rep_1 (\FSM_onehot_STATE_reg[5]_rep ),
        .\FSM_onehot_STATE_reg[7]_0 (SEL_BRAM_FSM_n_136),
        .MUL_MATRIX_ADDR(MUL_MATRIX_ADDR),
        .MUL_MATRIX_DIN(MUL_MATRIX_DIN),
        .MUL_MATRIX_WREN(MUL_MATRIX_WREN),
        .MUL_RESULT_RDEN(MUL_RESULT_RDEN),
        .MUL_RESULT_WREN(MUL_RESULT_WREN),
        .MUL_VECTOR_DIN1(MUL_VECTOR_DIN1),
        .MUL_VECTOR_RDEN(MUL_VECTOR_RDEN),
        .Q(SEL_LOW_D),
        .RAMB36E1_inst(MUL_VECTOR_DIN),
        .RAMB36E1_inst_0(SEL_BRAM_FSM_n_247),
        .RAMB36E1_inst_1(MUL_RESULT_DOUT),
        .RAMB36E1_inst_10(SQU_n_42),
        .RAMB36E1_inst_11(SQU_n_51),
        .RAMB36E1_inst_12(SQU_n_61),
        .RAMB36E1_inst_13(MUL_n_134),
        .RAMB36E1_inst_14(SQU_n_41),
        .RAMB36E1_inst_15(SQU_n_50),
        .RAMB36E1_inst_16(SQU_n_60),
        .RAMB36E1_inst_17(SQU_n_40),
        .RAMB36E1_inst_18(SQU_n_49),
        .RAMB36E1_inst_19(SQU_n_59),
        .RAMB36E1_inst_2(DONE_INT_reg_0),
        .RAMB36E1_inst_20(MUL_n_101),
        .RAMB36E1_inst_21(SQU_n_48),
        .RAMB36E1_inst_22(SQU_n_58),
        .RAMB36E1_inst_23(SQU_n_57),
        .RAMB36E1_inst_24(SQU_n_39),
        .RAMB36E1_inst_25(SQU_n_47),
        .RAMB36E1_inst_26(SQU_n_56),
        .RAMB36E1_inst_27(SQU_n_38),
        .RAMB36E1_inst_28(SQU_n_46),
        .RAMB36E1_inst_29(SQU_n_55),
        .RAMB36E1_inst_3(SQU_n_44),
        .RAMB36E1_inst_30(SQU_n_37),
        .RAMB36E1_inst_31(SQU_n_45),
        .RAMB36E1_inst_32(SQU_n_54),
        .RAMB36E1_inst_33(MUL_n_102),
        .RAMB36E1_inst_34(SQU_n_28),
        .RAMB36E1_inst_35(MUL_n_71),
        .RAMB36E1_inst_36(MUL_n_90),
        .RAMB36E1_inst_37(MUL_n_91),
        .RAMB36E1_inst_38(MUL_n_92),
        .RAMB36E1_inst_39(MUL_n_93),
        .RAMB36E1_inst_4({MUL_MATRIX_DOUT[28:27],MUL_MATRIX_DOUT[25:24],MUL_MATRIX_DOUT[18],MUL_MATRIX_DOUT[15],MUL_MATRIX_DOUT[2:0]}),
        .RAMB36E1_inst_40(MUL_n_94),
        .RAMB36E1_inst_41(MUL_n_95),
        .RAMB36E1_inst_42(MUL_n_96),
        .RAMB36E1_inst_43(MUL_n_97),
        .RAMB36E1_inst_44({K_KEY0_MSBS_D[26],K_KEY0_MSBS_D[23:3]}),
        .RAMB36E1_inst_5(SQU_n_53),
        .RAMB36E1_inst_6(SQU_n_63),
        .RAMB36E1_inst_7(SQU_n_43),
        .RAMB36E1_inst_8(SQU_n_52),
        .RAMB36E1_inst_9(SQU_n_62),
        .RAMB36E1_inst_i_44__1_0(SQU_n_0),
        .RAMB36E1_inst_i_45__1_0(SQU_n_2),
        .RAMB36E1_inst_i_46__1_0(MUL_RESULT_ADDR),
        .RAMB36E1_inst_i_46__1_1(MUL_VECTOR_ADDR),
        .RAMB36E1_inst_i_59__1_0(INT_OUT_0),
        .RDEN_BRAM(\BRAM_INST/RDEN_BRAM_3 ),
        .RDEN_BRAM_0(\BRAM_INST/RDEN_BRAM_2 ),
        .RDEN_BRAM_1(\BRAM_INST/RDEN_BRAM ),
        .\REG[14].FF (MUL_n_49),
        .\REG[15].FF (MUL_n_48),
        .\REG[16].FF (MUL_n_47),
        .\REG[17].FF (MUL_n_46),
        .\REG[18].FF (MUL_n_45),
        .\REG[19].FF (MUL_n_44),
        .\REG[1].FF ({SEL_BRAM_FSM_n_203,RESULT_TRAPEZOIDAL_LOWER_ADDITION_0}),
        .\REG[1].FF_0 (SEL_BRAM_FSM_n_234),
        .\REG[1].FF_1 (SEL_BRAM_FSM_n_235),
        .\REG[1].FF_10 (SEL_BRAM_FSM_n_244),
        .\REG[1].FF_11 (SEL_BRAM_FSM_n_245),
        .\REG[1].FF_12 (SEL_BRAM_FSM_n_246),
        .\REG[1].FF_2 (SEL_BRAM_FSM_n_236),
        .\REG[1].FF_3 (SEL_BRAM_FSM_n_237),
        .\REG[1].FF_4 (SEL_BRAM_FSM_n_238),
        .\REG[1].FF_5 (SEL_BRAM_FSM_n_239),
        .\REG[1].FF_6 (SEL_BRAM_FSM_n_240),
        .\REG[1].FF_7 (SEL_BRAM_FSM_n_241),
        .\REG[1].FF_8 (SEL_BRAM_FSM_n_242),
        .\REG[1].FF_9 (SEL_BRAM_FSM_n_243),
        .\REG[20].FF (MUL_n_43),
        .\REG[21].FF (MUL_n_42),
        .\REG[22].FF (MUL_n_41),
        .\REG[23].FF (MUL_n_40),
        .\REG[24].FF (MUL_n_6),
        .\REG[30].FF (DOADO),
        .\REG[30].FF_0 (ROUND_MUL_INIT_reg_n_0),
        .\REG[30].FF_1 (MUL_ADDITIONAL_reg_n_0),
        .\REG[30].FF_2 (LAST_MUL_reg_n_0),
        .\REG[7].FF (MUL_n_51),
        .\REG[9].FF (MUL_n_50),
        .REN_IN(SQU_REN_IN),
        .SEL_BRAM(SEL_BRAM),
        .SQU_ADDR0(SQU_ADDR0),
        .SQU_ADDR1(SQU_ADDR1),
        .SQU_ADDR_IN(SQU_ADDR_IN),
        .SQU_DOUT_OUT({SQU_DOUT_OUT[31],SQU_DOUT_OUT[29],SQU_DOUT_OUT[26],SQU_DOUT_OUT[23:3]}),
        .SQU_RDEN1(SQU_RDEN1),
        .STATE(STATE),
        .STATE10_out(STATE10_out),
        .WEA(SEL_BRAM_FSM_n_133),
        .WEN_OUT(SQU_WEN_OUT),
        .WRITE_LAST__0(WRITE_LAST__0),
        .out(CNT_SQU_OUT[0]),
        .p_1_in(p_1_in));
  design_1_BIKE_0_0_BIKE_SQUARING_K1_GENERIC SQU
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDR_OUT(SQU_ADDR_OUT),
        .B0_ADDR1(B0_ADDR1),
        .B0_ADDR_INT(B0_ADDR_INT[8]),
        .B1_ADDR1(B1_ADDR1),
        .B1_ADDR_INT(B1_ADDR_INT[8]),
        .B2_ADDR1(B2_ADDR1),
        .B2_ADDR_INT(B2_ADDR_INT[8]),
        .CLK(CLK),
        .CNT_EN_OUT_reg_0(SQU_n_0),
        .\COUNT_reg[8] (SQU_n_28),
        .\COUNT_reg[8]_0 (\BRAM_INST/ADDR_A_1 [8]),
        .\COUNT_reg[8]_1 (\BRAM_INST/ADDR_A_0 [8]),
        .\COUNT_reg[8]_2 (\BRAM_INST/ADDR_A [8]),
        .D({SQU_n_4,SQU_n_5,SQU_n_6,SQU_n_7,SQU_n_8}),
        .DONE(SQU_DONE),
        .\FSM_onehot_STATE_reg[1] (\FSM_onehot_STATE_reg[1]_0 ),
        .\FSM_onehot_STATE_reg[2] (MUL_DONE),
        .\FSM_onehot_STATE_reg[3] (CNT_ROUND_n_6),
        .\FSM_onehot_STATE_reg[3]_0 (MUL_n_98),
        .\FSM_sequential_STATE_reg[0]_0 (SQU_ENABLE_reg_n_0),
        .MUL_VECTOR_DIN1(MUL_VECTOR_DIN1),
        .MUL_VECTOR_RDEN(MUL_VECTOR_RDEN),
        .Q({MUL_ADDITIONAL,SQU_ADDITIONAL,\FSM_onehot_STATE_reg_n_0_[8] ,\FSM_onehot_STATE_reg_n_0_[7] ,DONE_INT,LAST_MUL,\FSM_onehot_STATE_reg_n_0_[3] ,ROUND_MUL_INIT,ROUND_INIT,\FSM_onehot_STATE_reg_n_0_[0] }),
        .RAMB36E1_inst(RAMB36E1_inst),
        .RAMB36E1_inst_0(MUL_VECTOR_ADDR),
        .RAMB36E1_inst_1(ROUND_INIT_reg_n_0),
        .RAMB36E1_inst_2(SEL_BRAM_FSM_n_167),
        .RAMB36E1_inst_3(SEL_BRAM_FSM_n_137),
        .RAMB36E1_inst_4(SEL_BRAM_FSM_n_136),
        .RAMB36E1_inst_5(CNT_OUTPUT_OUT),
        .RAMB36E1_inst_6(DONE_INT_reg_0),
        .RAMB36E1_inst_i_46__0(SEL_BRAM_FSM_n_156),
        .RAMB36E1_inst_i_46__0_0(SEL_BRAM_FSM_n_157),
        .\REG[14].FF (SQU_n_41),
        .\REG[14].FF_0 (SQU_n_50),
        .\REG[14].FF_1 (SQU_n_60),
        .\REG[15].FF (SQU_n_42),
        .\REG[15].FF_0 (SQU_n_51),
        .\REG[15].FF_1 (SQU_n_61),
        .\REG[25].FF (SQU_n_48),
        .\REG[25].FF_0 (SQU_n_58),
        .\REG[28].FF (SQU_n_40),
        .\REG[28].FF_0 (SQU_n_49),
        .\REG[28].FF_1 (SQU_n_59),
        .\REG[30].FF (SQU_n_43),
        .\REG[30].FF_0 (SQU_n_52),
        .\REG[30].FF_1 (SQU_n_62),
        .\REG[31].FF (SQU_n_44),
        .\REG[31].FF_0 (SQU_n_53),
        .\REG[31].FF_1 (SQU_n_63),
        .\REG[31].FF_2 (SQU_DIN_IN),
        .\REG[9].FF (SQU_n_57),
        .REN_BRAM0(REN_BRAM0),
        .REN_IN(SQU_REN_IN),
        .RESET(SQU_RESET_reg_n_0),
        .SEL_ADDR_EN_reg_0(SQU_n_2),
        .\SEL_ADDR_reg[1]_0 (SQU_n_37),
        .\SEL_ADDR_reg[1]_1 (SQU_n_38),
        .\SEL_ADDR_reg[1]_2 (SQU_n_39),
        .\SEL_ADDR_reg[1]_3 (SQU_n_45),
        .\SEL_ADDR_reg[1]_4 (SQU_n_46),
        .\SEL_ADDR_reg[1]_5 (SQU_n_47),
        .\SEL_ADDR_reg[1]_6 (SQU_n_54),
        .\SEL_ADDR_reg[1]_7 (SQU_n_55),
        .\SEL_ADDR_reg[1]_8 (SQU_n_56),
        .SK0_RAND(SK0_RAND),
        .SK0_SAMPLE_RDEN(SK0_SAMPLE_RDEN),
        .SQU_ADDR0(SQU_ADDR0),
        .SQU_ADDR1(SQU_ADDR1),
        .SQU_ADDR_IN(SQU_ADDR_IN),
        .SQU_CHAIN_DONE(SQU_CHAIN_DONE),
        .SQU_DOUT_OUT({SQU_DOUT_OUT[31],SQU_DOUT_OUT[29],SQU_DOUT_OUT[26],SQU_DOUT_OUT[23:3]}),
        .SQU_ENABLE(SQU_ENABLE),
        .SQU_RESET(SQU_RESET),
        .SQU_RESET_reg(SQU_RESET_i_2_n_0),
        .WEN_OUT(SQU_WEN_OUT),
        .out(CNT_SQU_OUT[0]),
        .p_1_in(p_1_in));
  FDRE SQU_ADDITIONAL_reg
       (.C(CLK),
        .CE(1'b1),
        .D(SQU_ADDITIONAL),
        .Q(SQU_ADDITIONAL_reg_n_0),
        .R(1'b0));
  FDRE SQU_ENABLE_reg
       (.C(CLK),
        .CE(1'b1),
        .D(SQU_ENABLE),
        .Q(SQU_ENABLE_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    SQU_RESET_i_2
       (.I0(MUL_ADDITIONAL),
        .I1(\FSM_onehot_STATE_reg_n_0_[7] ),
        .I2(\FSM_onehot_STATE_reg_n_0_[8] ),
        .I3(LAST_MUL),
        .I4(\FSM_onehot_STATE_reg_n_0_[3] ),
        .I5(DONE_INT),
        .O(SQU_RESET_i_2_n_0));
  FDRE SQU_RESET_reg
       (.C(CLK),
        .CE(1'b1),
        .D(SQU_RESET),
        .Q(SQU_RESET_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "BIKE_INVERSION_FSM_BRAM" *) 
module design_1_BIKE_0_0_BIKE_INVERSION_FSM_BRAM
   (SEL_BRAM,
    DIADI,
    DONE_INT_reg,
    DONE_INT_reg_0,
    RAMB36E1_inst,
    MUL_MATRIX_DIN,
    WEA,
    DONE_INT_reg_1,
    DONE_INT_reg_2,
    \FSM_onehot_STATE_reg[7]_0 ,
    \FSM_onehot_STATE_reg[4]_0 ,
    B0_ADDR_INT,
    B1_ADDR_INT,
    \FSM_onehot_STATE_reg[5]_0 ,
    \FSM_onehot_STATE_reg[5]_1 ,
    B2_ADDR_INT,
    \FSM_onehot_STATE_reg[5]_rep_0 ,
    \FSM_onehot_STATE_reg[4]_1 ,
    \COUNT_reg[0] ,
    p_1_in,
    \COUNT_reg[0]_0 ,
    \COUNT_reg[0]_1 ,
    \COUNT_reg[0]_2 ,
    \COUNT_reg[0]_3 ,
    \COUNT_reg[0]_4 ,
    \COUNT_reg[0]_5 ,
    \COUNT_reg[0]_6 ,
    \COUNT_reg[0]_7 ,
    \COUNT_reg[0]_8 ,
    \COUNT_reg[0]_9 ,
    \COUNT_reg[0]_10 ,
    \COUNT_reg[0]_11 ,
    \COUNT_reg[0]_12 ,
    \COUNT_reg[0]_13 ,
    \COUNT_reg[0]_14 ,
    \COUNT_reg[0]_15 ,
    \COUNT_reg[0]_16 ,
    \COUNT_reg[0]_17 ,
    \COUNT_reg[0]_18 ,
    \COUNT_reg[0]_19 ,
    \COUNT_reg[0]_20 ,
    \COUNT_reg[0]_21 ,
    \COUNT_reg[0]_22 ,
    \COUNT_reg[0]_23 ,
    \COUNT_reg[0]_24 ,
    \COUNT_reg[0]_25 ,
    \COUNT_reg[0]_26 ,
    \COUNT_reg[0]_27 ,
    \COUNT_reg[0]_28 ,
    \COUNT_reg[0]_29 ,
    \COUNT_reg[0]_30 ,
    MUL_VECTOR_DIN1,
    \REG[1].FF ,
    \REG[1].FF_0 ,
    \REG[1].FF_1 ,
    \REG[1].FF_2 ,
    \REG[1].FF_3 ,
    \REG[1].FF_4 ,
    \REG[1].FF_5 ,
    \REG[1].FF_6 ,
    \REG[1].FF_7 ,
    \REG[1].FF_8 ,
    \REG[1].FF_9 ,
    \REG[1].FF_10 ,
    \REG[1].FF_11 ,
    \REG[1].FF_12 ,
    RAMB36E1_inst_0,
    RDEN_BRAM,
    RDEN_BRAM_0,
    RDEN_BRAM_1,
    SQU_ADDR1,
    MUL_MATRIX_ADDR,
    RAMB36E1_inst_i_46__1_0,
    RAMB36E1_inst_1,
    RAMB36E1_inst_2,
    RAMB36E1_inst_3,
    RAMB36E1_inst_4,
    RAMB36E1_inst_5,
    RAMB36E1_inst_6,
    RAMB36E1_inst_7,
    RAMB36E1_inst_8,
    RAMB36E1_inst_9,
    RAMB36E1_inst_10,
    RAMB36E1_inst_11,
    RAMB36E1_inst_12,
    RAMB36E1_inst_13,
    RAMB36E1_inst_14,
    RAMB36E1_inst_15,
    RAMB36E1_inst_16,
    RAMB36E1_inst_17,
    RAMB36E1_inst_18,
    RAMB36E1_inst_19,
    RAMB36E1_inst_20,
    RAMB36E1_inst_21,
    RAMB36E1_inst_22,
    RAMB36E1_inst_23,
    RAMB36E1_inst_i_59__1_0,
    RAMB36E1_inst_24,
    RAMB36E1_inst_25,
    RAMB36E1_inst_26,
    RAMB36E1_inst_27,
    RAMB36E1_inst_28,
    RAMB36E1_inst_29,
    RAMB36E1_inst_30,
    RAMB36E1_inst_31,
    RAMB36E1_inst_32,
    WEN_OUT,
    out,
    MUL_RESULT_WREN,
    MUL_MATRIX_WREN,
    RAMB36E1_inst_i_44__1_0,
    REN_IN,
    MUL_RESULT_RDEN,
    MUL_VECTOR_RDEN,
    SQU_RDEN1,
    DOADO,
    DOUT,
    DOUT_SAMP,
    RAMB36E1_inst_33,
    Q,
    RAMB36E1_inst_i_46__1_1,
    SQU_ADDR0,
    RAMB36E1_inst_34,
    RAMB36E1_inst_35,
    RAMB36E1_inst_36,
    SQU_ADDR_IN,
    ADDR_OUT,
    RAMB36E1_inst_37,
    RAMB36E1_inst_38,
    RAMB36E1_inst_39,
    RAMB36E1_inst_40,
    RAMB36E1_inst_41,
    RAMB36E1_inst_42,
    RAMB36E1_inst_43,
    SQU_DOUT_OUT,
    RAMB36E1_inst_44,
    WRITE_LAST__0,
    \REG[30].FF ,
    \REG[30].FF_0 ,
    \REG[30].FF_1 ,
    DOBDO,
    \REG[30].FF_2 ,
    STATE10_out,
    DONE,
    \FSM_onehot_STATE_reg[0]_0 ,
    STATE,
    \REG[7].FF ,
    \REG[9].FF ,
    \REG[14].FF ,
    \REG[15].FF ,
    \REG[16].FF ,
    \REG[17].FF ,
    \REG[18].FF ,
    \REG[19].FF ,
    \REG[20].FF ,
    \REG[21].FF ,
    \REG[22].FF ,
    \REG[23].FF ,
    \REG[24].FF ,
    FIRST_SQUARING_IN_CHAIN,
    \FSM_onehot_STATE_reg[5]_rep_1 ,
    CLK,
    RAMB36E1_inst_i_45__1_0);
  output [3:0]SEL_BRAM;
  output [31:0]DIADI;
  output [31:0]DONE_INT_reg;
  output [31:0]DONE_INT_reg_0;
  output [0:0]RAMB36E1_inst;
  output [31:0]MUL_MATRIX_DIN;
  output [0:0]WEA;
  output [0:0]DONE_INT_reg_1;
  output [0:0]DONE_INT_reg_2;
  output \FSM_onehot_STATE_reg[7]_0 ;
  output \FSM_onehot_STATE_reg[4]_0 ;
  output [8:0]B0_ADDR_INT;
  output [8:0]B1_ADDR_INT;
  output \FSM_onehot_STATE_reg[5]_0 ;
  output \FSM_onehot_STATE_reg[5]_1 ;
  output [8:0]B2_ADDR_INT;
  output \FSM_onehot_STATE_reg[5]_rep_0 ;
  output [0:0]\FSM_onehot_STATE_reg[4]_1 ;
  output \COUNT_reg[0] ;
  output p_1_in;
  output \COUNT_reg[0]_0 ;
  output \COUNT_reg[0]_1 ;
  output \COUNT_reg[0]_2 ;
  output \COUNT_reg[0]_3 ;
  output \COUNT_reg[0]_4 ;
  output \COUNT_reg[0]_5 ;
  output \COUNT_reg[0]_6 ;
  output \COUNT_reg[0]_7 ;
  output \COUNT_reg[0]_8 ;
  output \COUNT_reg[0]_9 ;
  output \COUNT_reg[0]_10 ;
  output \COUNT_reg[0]_11 ;
  output \COUNT_reg[0]_12 ;
  output \COUNT_reg[0]_13 ;
  output \COUNT_reg[0]_14 ;
  output \COUNT_reg[0]_15 ;
  output \COUNT_reg[0]_16 ;
  output \COUNT_reg[0]_17 ;
  output \COUNT_reg[0]_18 ;
  output \COUNT_reg[0]_19 ;
  output \COUNT_reg[0]_20 ;
  output \COUNT_reg[0]_21 ;
  output \COUNT_reg[0]_22 ;
  output \COUNT_reg[0]_23 ;
  output \COUNT_reg[0]_24 ;
  output \COUNT_reg[0]_25 ;
  output \COUNT_reg[0]_26 ;
  output \COUNT_reg[0]_27 ;
  output \COUNT_reg[0]_28 ;
  output \COUNT_reg[0]_29 ;
  output \COUNT_reg[0]_30 ;
  output MUL_VECTOR_DIN1;
  output [30:0]\REG[1].FF ;
  output \REG[1].FF_0 ;
  output \REG[1].FF_1 ;
  output \REG[1].FF_2 ;
  output \REG[1].FF_3 ;
  output \REG[1].FF_4 ;
  output \REG[1].FF_5 ;
  output \REG[1].FF_6 ;
  output \REG[1].FF_7 ;
  output \REG[1].FF_8 ;
  output \REG[1].FF_9 ;
  output \REG[1].FF_10 ;
  output \REG[1].FF_11 ;
  output \REG[1].FF_12 ;
  output RAMB36E1_inst_0;
  output RDEN_BRAM;
  output RDEN_BRAM_0;
  output RDEN_BRAM_1;
  input [8:0]SQU_ADDR1;
  input [8:0]MUL_MATRIX_ADDR;
  input [8:0]RAMB36E1_inst_i_46__1_0;
  input [0:0]RAMB36E1_inst_1;
  input RAMB36E1_inst_2;
  input RAMB36E1_inst_3;
  input [8:0]RAMB36E1_inst_4;
  input RAMB36E1_inst_5;
  input RAMB36E1_inst_6;
  input RAMB36E1_inst_7;
  input RAMB36E1_inst_8;
  input RAMB36E1_inst_9;
  input RAMB36E1_inst_10;
  input RAMB36E1_inst_11;
  input RAMB36E1_inst_12;
  input RAMB36E1_inst_13;
  input RAMB36E1_inst_14;
  input RAMB36E1_inst_15;
  input RAMB36E1_inst_16;
  input RAMB36E1_inst_17;
  input RAMB36E1_inst_18;
  input RAMB36E1_inst_19;
  input RAMB36E1_inst_20;
  input RAMB36E1_inst_21;
  input RAMB36E1_inst_22;
  input RAMB36E1_inst_23;
  input [30:0]RAMB36E1_inst_i_59__1_0;
  input RAMB36E1_inst_24;
  input RAMB36E1_inst_25;
  input RAMB36E1_inst_26;
  input RAMB36E1_inst_27;
  input RAMB36E1_inst_28;
  input RAMB36E1_inst_29;
  input RAMB36E1_inst_30;
  input RAMB36E1_inst_31;
  input RAMB36E1_inst_32;
  input WEN_OUT;
  input [0:0]out;
  input MUL_RESULT_WREN;
  input MUL_MATRIX_WREN;
  input RAMB36E1_inst_i_44__1_0;
  input REN_IN;
  input MUL_RESULT_RDEN;
  input MUL_VECTOR_RDEN;
  input SQU_RDEN1;
  input [31:0]DOADO;
  input [31:0]DOUT;
  input [31:0]DOUT_SAMP;
  input RAMB36E1_inst_33;
  input [1:0]Q;
  input [8:0]RAMB36E1_inst_i_46__1_1;
  input [8:0]SQU_ADDR0;
  input RAMB36E1_inst_34;
  input RAMB36E1_inst_35;
  input RAMB36E1_inst_36;
  input [7:0]SQU_ADDR_IN;
  input [7:0]ADDR_OUT;
  input RAMB36E1_inst_37;
  input RAMB36E1_inst_38;
  input RAMB36E1_inst_39;
  input RAMB36E1_inst_40;
  input RAMB36E1_inst_41;
  input RAMB36E1_inst_42;
  input RAMB36E1_inst_43;
  input [23:0]SQU_DOUT_OUT;
  input [21:0]RAMB36E1_inst_44;
  input WRITE_LAST__0;
  input [31:0]\REG[30].FF ;
  input \REG[30].FF_0 ;
  input \REG[30].FF_1 ;
  input [31:0]DOBDO;
  input \REG[30].FF_2 ;
  input STATE10_out;
  input DONE;
  input \FSM_onehot_STATE_reg[0]_0 ;
  input [0:0]STATE;
  input \REG[7].FF ;
  input \REG[9].FF ;
  input \REG[14].FF ;
  input \REG[15].FF ;
  input \REG[16].FF ;
  input \REG[17].FF ;
  input \REG[18].FF ;
  input \REG[19].FF ;
  input \REG[20].FF ;
  input \REG[21].FF ;
  input \REG[22].FF ;
  input \REG[23].FF ;
  input \REG[24].FF ;
  input FIRST_SQUARING_IN_CHAIN;
  input \FSM_onehot_STATE_reg[5]_rep_1 ;
  input CLK;
  input RAMB36E1_inst_i_45__1_0;

  wire [7:0]ADDR_OUT;
  wire [8:0]B0_ADDR_INT;
  wire [8:0]B1_ADDR_INT;
  wire [8:0]B2_ADDR_INT;
  wire [2:0]B_REN_INT;
  wire B_WEN_0;
  wire B_WEN_1;
  wire B_WEN_2;
  wire CLK;
  wire \COUNT_reg[0] ;
  wire \COUNT_reg[0]_0 ;
  wire \COUNT_reg[0]_1 ;
  wire \COUNT_reg[0]_10 ;
  wire \COUNT_reg[0]_11 ;
  wire \COUNT_reg[0]_12 ;
  wire \COUNT_reg[0]_13 ;
  wire \COUNT_reg[0]_14 ;
  wire \COUNT_reg[0]_15 ;
  wire \COUNT_reg[0]_16 ;
  wire \COUNT_reg[0]_17 ;
  wire \COUNT_reg[0]_18 ;
  wire \COUNT_reg[0]_19 ;
  wire \COUNT_reg[0]_2 ;
  wire \COUNT_reg[0]_20 ;
  wire \COUNT_reg[0]_21 ;
  wire \COUNT_reg[0]_22 ;
  wire \COUNT_reg[0]_23 ;
  wire \COUNT_reg[0]_24 ;
  wire \COUNT_reg[0]_25 ;
  wire \COUNT_reg[0]_26 ;
  wire \COUNT_reg[0]_27 ;
  wire \COUNT_reg[0]_28 ;
  wire \COUNT_reg[0]_29 ;
  wire \COUNT_reg[0]_3 ;
  wire \COUNT_reg[0]_30 ;
  wire \COUNT_reg[0]_4 ;
  wire \COUNT_reg[0]_5 ;
  wire \COUNT_reg[0]_6 ;
  wire \COUNT_reg[0]_7 ;
  wire \COUNT_reg[0]_8 ;
  wire \COUNT_reg[0]_9 ;
  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire DONE;
  wire [31:0]DONE_INT_reg;
  wire [31:0]DONE_INT_reg_0;
  wire [0:0]DONE_INT_reg_1;
  wire [0:0]DONE_INT_reg_2;
  wire [31:0]DOUT;
  wire [31:0]DOUT_SAMP;
  wire FIRST_SQUARING_IN_CHAIN;
  wire \FSM_onehot_STATE[0]_i_1_n_0 ;
  wire \FSM_onehot_STATE[1]_i_1_n_0 ;
  wire \FSM_onehot_STATE[2]_i_1_n_0 ;
  wire \FSM_onehot_STATE[3]_i_1_n_0 ;
  wire \FSM_onehot_STATE[4]_i_1_n_0 ;
  wire \FSM_onehot_STATE[5]_i_1_n_0 ;
  wire \FSM_onehot_STATE[5]_rep_i_1_n_0 ;
  wire \FSM_onehot_STATE[6]_i_1_n_0 ;
  wire \FSM_onehot_STATE[7]_i_1_n_0 ;
  wire \FSM_onehot_STATE[8]_i_1_n_0 ;
  wire \FSM_onehot_STATE[8]_i_2_n_0 ;
  wire \FSM_onehot_STATE[8]_i_3_n_0 ;
  wire \FSM_onehot_STATE_reg[0]_0 ;
  wire \FSM_onehot_STATE_reg[4]_0 ;
  wire [0:0]\FSM_onehot_STATE_reg[4]_1 ;
  wire \FSM_onehot_STATE_reg[5]_0 ;
  wire \FSM_onehot_STATE_reg[5]_1 ;
  wire \FSM_onehot_STATE_reg[5]_rep_0 ;
  wire \FSM_onehot_STATE_reg[5]_rep_1 ;
  wire \FSM_onehot_STATE_reg[5]_rep_n_0 ;
  wire \FSM_onehot_STATE_reg[7]_0 ;
  wire \FSM_onehot_STATE_reg_n_0_[0] ;
  wire \FSM_onehot_STATE_reg_n_0_[1] ;
  wire \FSM_onehot_STATE_reg_n_0_[2] ;
  wire \FSM_onehot_STATE_reg_n_0_[3] ;
  wire \FSM_onehot_STATE_reg_n_0_[4] ;
  wire \FSM_onehot_STATE_reg_n_0_[6] ;
  wire \FSM_onehot_STATE_reg_n_0_[7] ;
  wire \FSM_onehot_STATE_reg_n_0_[8] ;
  wire [8:0]MUL_MATRIX_ADDR;
  wire [31:0]MUL_MATRIX_DIN;
  wire [30:30]MUL_MATRIX_DOUT;
  wire MUL_MATRIX_WREN;
  wire [20:0]MUL_RESULT_DIN;
  wire [31:0]MUL_RESULT_DOUT;
  wire MUL_RESULT_RDEN;
  wire MUL_RESULT_WREN;
  wire [30:0]MUL_VECTOR_DIN;
  wire MUL_VECTOR_DIN1;
  wire [31:0]MUL_VECTOR_DIN_BRAM;
  wire MUL_VECTOR_RDEN;
  wire [1:0]Q;
  wire [0:0]RAMB36E1_inst;
  wire RAMB36E1_inst_0;
  wire [0:0]RAMB36E1_inst_1;
  wire RAMB36E1_inst_10;
  wire RAMB36E1_inst_11;
  wire RAMB36E1_inst_12;
  wire RAMB36E1_inst_13;
  wire RAMB36E1_inst_14;
  wire RAMB36E1_inst_15;
  wire RAMB36E1_inst_16;
  wire RAMB36E1_inst_17;
  wire RAMB36E1_inst_18;
  wire RAMB36E1_inst_19;
  wire RAMB36E1_inst_2;
  wire RAMB36E1_inst_20;
  wire RAMB36E1_inst_21;
  wire RAMB36E1_inst_22;
  wire RAMB36E1_inst_23;
  wire RAMB36E1_inst_24;
  wire RAMB36E1_inst_25;
  wire RAMB36E1_inst_26;
  wire RAMB36E1_inst_27;
  wire RAMB36E1_inst_28;
  wire RAMB36E1_inst_29;
  wire RAMB36E1_inst_3;
  wire RAMB36E1_inst_30;
  wire RAMB36E1_inst_31;
  wire RAMB36E1_inst_32;
  wire RAMB36E1_inst_33;
  wire RAMB36E1_inst_34;
  wire RAMB36E1_inst_35;
  wire RAMB36E1_inst_36;
  wire RAMB36E1_inst_37;
  wire RAMB36E1_inst_38;
  wire RAMB36E1_inst_39;
  wire [8:0]RAMB36E1_inst_4;
  wire RAMB36E1_inst_40;
  wire RAMB36E1_inst_41;
  wire RAMB36E1_inst_42;
  wire RAMB36E1_inst_43;
  wire [21:0]RAMB36E1_inst_44;
  wire RAMB36E1_inst_5;
  wire RAMB36E1_inst_6;
  wire RAMB36E1_inst_7;
  wire RAMB36E1_inst_8;
  wire RAMB36E1_inst_9;
  wire RAMB36E1_inst_i_100__0_n_0;
  wire RAMB36E1_inst_i_100__1_n_0;
  wire RAMB36E1_inst_i_100_n_0;
  wire RAMB36E1_inst_i_101__0_n_0;
  wire RAMB36E1_inst_i_101__1_n_0;
  wire RAMB36E1_inst_i_102__0_n_0;
  wire RAMB36E1_inst_i_102__1_n_0;
  wire RAMB36E1_inst_i_102_n_0;
  wire RAMB36E1_inst_i_103__0_n_0;
  wire RAMB36E1_inst_i_103__1_n_0;
  wire RAMB36E1_inst_i_104__0_n_0;
  wire RAMB36E1_inst_i_104__1_n_0;
  wire RAMB36E1_inst_i_104_n_0;
  wire RAMB36E1_inst_i_105__0_n_0;
  wire RAMB36E1_inst_i_106__0_n_0;
  wire RAMB36E1_inst_i_106__2_n_0;
  wire RAMB36E1_inst_i_106_n_0;
  wire RAMB36E1_inst_i_107__0_n_0;
  wire RAMB36E1_inst_i_108__0_n_0;
  wire RAMB36E1_inst_i_108__2_n_0;
  wire RAMB36E1_inst_i_108_n_0;
  wire RAMB36E1_inst_i_109__0_n_0;
  wire RAMB36E1_inst_i_110__0_n_0;
  wire RAMB36E1_inst_i_110__2_n_0;
  wire RAMB36E1_inst_i_110_n_0;
  wire RAMB36E1_inst_i_111__0_n_0;
  wire RAMB36E1_inst_i_112__0_n_0;
  wire RAMB36E1_inst_i_112__2_n_0;
  wire RAMB36E1_inst_i_112_n_0;
  wire RAMB36E1_inst_i_113__0_n_0;
  wire RAMB36E1_inst_i_113__1_n_0;
  wire RAMB36E1_inst_i_114__0_n_0;
  wire RAMB36E1_inst_i_114_n_0;
  wire RAMB36E1_inst_i_115__0_n_0;
  wire RAMB36E1_inst_i_116_n_0;
  wire RAMB36E1_inst_i_117_n_0;
  wire RAMB36E1_inst_i_119__0_n_0;
  wire RAMB36E1_inst_i_120_n_0;
  wire RAMB36E1_inst_i_121__0_n_0;
  wire RAMB36E1_inst_i_122_n_0;
  wire RAMB36E1_inst_i_124_n_0;
  wire RAMB36E1_inst_i_126_n_0;
  wire RAMB36E1_inst_i_128_n_0;
  wire RAMB36E1_inst_i_130_n_0;
  wire RAMB36E1_inst_i_132_n_0;
  wire RAMB36E1_inst_i_142_n_0;
  wire RAMB36E1_inst_i_143_n_0;
  wire RAMB36E1_inst_i_144_n_0;
  wire RAMB36E1_inst_i_145_n_0;
  wire RAMB36E1_inst_i_146_n_0;
  wire RAMB36E1_inst_i_147_n_0;
  wire RAMB36E1_inst_i_148_n_0;
  wire RAMB36E1_inst_i_149_n_0;
  wire RAMB36E1_inst_i_150_n_0;
  wire RAMB36E1_inst_i_151_n_0;
  wire RAMB36E1_inst_i_152_n_0;
  wire RAMB36E1_inst_i_153_n_0;
  wire RAMB36E1_inst_i_154_n_0;
  wire RAMB36E1_inst_i_155_n_0;
  wire RAMB36E1_inst_i_156_n_0;
  wire RAMB36E1_inst_i_157_n_0;
  wire RAMB36E1_inst_i_158_n_0;
  wire RAMB36E1_inst_i_159_n_0;
  wire RAMB36E1_inst_i_160_n_0;
  wire RAMB36E1_inst_i_161_n_0;
  wire RAMB36E1_inst_i_162_n_0;
  wire RAMB36E1_inst_i_163_n_0;
  wire RAMB36E1_inst_i_164_n_0;
  wire RAMB36E1_inst_i_165_n_0;
  wire RAMB36E1_inst_i_166_n_0;
  wire RAMB36E1_inst_i_167_n_0;
  wire RAMB36E1_inst_i_168_n_0;
  wire RAMB36E1_inst_i_171_n_0;
  wire RAMB36E1_inst_i_172_n_0;
  wire RAMB36E1_inst_i_173_n_0;
  wire RAMB36E1_inst_i_174_n_0;
  wire RAMB36E1_inst_i_175_n_0;
  wire RAMB36E1_inst_i_178_n_0;
  wire RAMB36E1_inst_i_179_n_0;
  wire RAMB36E1_inst_i_180_n_0;
  wire RAMB36E1_inst_i_181_n_0;
  wire RAMB36E1_inst_i_182_n_0;
  wire RAMB36E1_inst_i_185_n_0;
  wire RAMB36E1_inst_i_186_n_0;
  wire RAMB36E1_inst_i_187_n_0;
  wire RAMB36E1_inst_i_188_n_0;
  wire RAMB36E1_inst_i_189_n_0;
  wire RAMB36E1_inst_i_190_n_0;
  wire RAMB36E1_inst_i_191_n_0;
  wire RAMB36E1_inst_i_192_n_0;
  wire RAMB36E1_inst_i_193_n_0;
  wire RAMB36E1_inst_i_194_n_0;
  wire RAMB36E1_inst_i_196_n_0;
  wire RAMB36E1_inst_i_197_n_0;
  wire RAMB36E1_inst_i_199_n_0;
  wire RAMB36E1_inst_i_200_n_0;
  wire RAMB36E1_inst_i_201_n_0;
  wire RAMB36E1_inst_i_202_n_0;
  wire RAMB36E1_inst_i_203_n_0;
  wire RAMB36E1_inst_i_204_n_0;
  wire RAMB36E1_inst_i_206_n_0;
  wire RAMB36E1_inst_i_207_n_0;
  wire RAMB36E1_inst_i_208_n_0;
  wire RAMB36E1_inst_i_209_n_0;
  wire RAMB36E1_inst_i_210_n_0;
  wire RAMB36E1_inst_i_211_n_0;
  wire RAMB36E1_inst_i_212_n_0;
  wire RAMB36E1_inst_i_213_n_0;
  wire RAMB36E1_inst_i_214_n_0;
  wire RAMB36E1_inst_i_215_n_0;
  wire RAMB36E1_inst_i_216_n_0;
  wire RAMB36E1_inst_i_217_n_0;
  wire RAMB36E1_inst_i_218_n_0;
  wire RAMB36E1_inst_i_219_n_0;
  wire RAMB36E1_inst_i_220_n_0;
  wire RAMB36E1_inst_i_221_n_0;
  wire RAMB36E1_inst_i_222_n_0;
  wire RAMB36E1_inst_i_223_n_0;
  wire RAMB36E1_inst_i_225_n_0;
  wire RAMB36E1_inst_i_226_n_0;
  wire RAMB36E1_inst_i_227_n_0;
  wire RAMB36E1_inst_i_228_n_0;
  wire RAMB36E1_inst_i_229_n_0;
  wire RAMB36E1_inst_i_230_n_0;
  wire RAMB36E1_inst_i_231_n_0;
  wire RAMB36E1_inst_i_234_n_0;
  wire RAMB36E1_inst_i_235_n_0;
  wire RAMB36E1_inst_i_236_n_0;
  wire RAMB36E1_inst_i_237_n_0;
  wire RAMB36E1_inst_i_238_n_0;
  wire RAMB36E1_inst_i_239_n_0;
  wire RAMB36E1_inst_i_240_n_0;
  wire RAMB36E1_inst_i_242_n_0;
  wire RAMB36E1_inst_i_243_n_0;
  wire RAMB36E1_inst_i_244_n_0;
  wire RAMB36E1_inst_i_246_n_0;
  wire RAMB36E1_inst_i_247_n_0;
  wire RAMB36E1_inst_i_249_n_0;
  wire RAMB36E1_inst_i_250_n_0;
  wire RAMB36E1_inst_i_251_n_0;
  wire RAMB36E1_inst_i_252_n_0;
  wire RAMB36E1_inst_i_253_n_0;
  wire RAMB36E1_inst_i_254_n_0;
  wire RAMB36E1_inst_i_255_n_0;
  wire RAMB36E1_inst_i_257_n_0;
  wire RAMB36E1_inst_i_258_n_0;
  wire RAMB36E1_inst_i_259_n_0;
  wire RAMB36E1_inst_i_260_n_0;
  wire RAMB36E1_inst_i_261_n_0;
  wire RAMB36E1_inst_i_263_n_0;
  wire RAMB36E1_inst_i_264_n_0;
  wire RAMB36E1_inst_i_265_n_0;
  wire RAMB36E1_inst_i_266_n_0;
  wire RAMB36E1_inst_i_267_n_0;
  wire RAMB36E1_inst_i_269_n_0;
  wire RAMB36E1_inst_i_270_n_0;
  wire RAMB36E1_inst_i_271_n_0;
  wire RAMB36E1_inst_i_272_n_0;
  wire RAMB36E1_inst_i_273_n_0;
  wire RAMB36E1_inst_i_274_n_0;
  wire RAMB36E1_inst_i_276_n_0;
  wire RAMB36E1_inst_i_277_n_0;
  wire RAMB36E1_inst_i_278_n_0;
  wire RAMB36E1_inst_i_279_n_0;
  wire RAMB36E1_inst_i_280_n_0;
  wire RAMB36E1_inst_i_282_n_0;
  wire RAMB36E1_inst_i_283_n_0;
  wire RAMB36E1_inst_i_284_n_0;
  wire RAMB36E1_inst_i_285_n_0;
  wire RAMB36E1_inst_i_287_n_0;
  wire RAMB36E1_inst_i_288_n_0;
  wire RAMB36E1_inst_i_289_n_0;
  wire RAMB36E1_inst_i_290_n_0;
  wire RAMB36E1_inst_i_292_n_0;
  wire RAMB36E1_inst_i_293_n_0;
  wire RAMB36E1_inst_i_294_n_0;
  wire RAMB36E1_inst_i_295_n_0;
  wire RAMB36E1_inst_i_297_n_0;
  wire RAMB36E1_inst_i_298_n_0;
  wire RAMB36E1_inst_i_299_n_0;
  wire RAMB36E1_inst_i_300_n_0;
  wire RAMB36E1_inst_i_302_n_0;
  wire RAMB36E1_inst_i_303_n_0;
  wire RAMB36E1_inst_i_304_n_0;
  wire RAMB36E1_inst_i_306_n_0;
  wire RAMB36E1_inst_i_307_n_0;
  wire RAMB36E1_inst_i_308_n_0;
  wire RAMB36E1_inst_i_309_n_0;
  wire RAMB36E1_inst_i_311_n_0;
  wire RAMB36E1_inst_i_312_n_0;
  wire RAMB36E1_inst_i_313_n_0;
  wire RAMB36E1_inst_i_314_n_0;
  wire RAMB36E1_inst_i_315_n_0;
  wire RAMB36E1_inst_i_316_n_0;
  wire RAMB36E1_inst_i_318_n_0;
  wire RAMB36E1_inst_i_319_n_0;
  wire RAMB36E1_inst_i_320_n_0;
  wire RAMB36E1_inst_i_322_n_0;
  wire RAMB36E1_inst_i_323_n_0;
  wire RAMB36E1_inst_i_324_n_0;
  wire RAMB36E1_inst_i_329_n_0;
  wire RAMB36E1_inst_i_330_n_0;
  wire RAMB36E1_inst_i_331_n_0;
  wire RAMB36E1_inst_i_333_n_0;
  wire RAMB36E1_inst_i_334_n_0;
  wire RAMB36E1_inst_i_335_n_0;
  wire RAMB36E1_inst_i_337_n_0;
  wire RAMB36E1_inst_i_340_n_0;
  wire RAMB36E1_inst_i_372_n_0;
  wire RAMB36E1_inst_i_373_n_0;
  wire RAMB36E1_inst_i_374_n_0;
  wire RAMB36E1_inst_i_375_n_0;
  wire RAMB36E1_inst_i_376_n_0;
  wire RAMB36E1_inst_i_377_n_0;
  wire RAMB36E1_inst_i_378_n_0;
  wire RAMB36E1_inst_i_379_n_0;
  wire RAMB36E1_inst_i_380_n_0;
  wire RAMB36E1_inst_i_381_n_0;
  wire RAMB36E1_inst_i_382_n_0;
  wire RAMB36E1_inst_i_383_n_0;
  wire RAMB36E1_inst_i_384_n_0;
  wire RAMB36E1_inst_i_385_n_0;
  wire RAMB36E1_inst_i_386_n_0;
  wire RAMB36E1_inst_i_387_n_0;
  wire RAMB36E1_inst_i_388_n_0;
  wire RAMB36E1_inst_i_389_n_0;
  wire RAMB36E1_inst_i_390_n_0;
  wire RAMB36E1_inst_i_391_n_0;
  wire RAMB36E1_inst_i_392_n_0;
  wire RAMB36E1_inst_i_393_n_0;
  wire RAMB36E1_inst_i_394_n_0;
  wire RAMB36E1_inst_i_395_n_0;
  wire RAMB36E1_inst_i_396_n_0;
  wire RAMB36E1_inst_i_397_n_0;
  wire RAMB36E1_inst_i_398_n_0;
  wire RAMB36E1_inst_i_399_n_0;
  wire RAMB36E1_inst_i_400_n_0;
  wire RAMB36E1_inst_i_401_n_0;
  wire RAMB36E1_inst_i_402_n_0;
  wire RAMB36E1_inst_i_403_n_0;
  wire RAMB36E1_inst_i_404_n_0;
  wire RAMB36E1_inst_i_405_n_0;
  wire RAMB36E1_inst_i_407_n_0;
  wire RAMB36E1_inst_i_408_n_0;
  wire RAMB36E1_inst_i_409_n_0;
  wire RAMB36E1_inst_i_410_n_0;
  wire RAMB36E1_inst_i_411_n_0;
  wire RAMB36E1_inst_i_412_n_0;
  wire RAMB36E1_inst_i_413_n_0;
  wire RAMB36E1_inst_i_414_n_0;
  wire RAMB36E1_inst_i_415_n_0;
  wire RAMB36E1_inst_i_416_n_0;
  wire RAMB36E1_inst_i_417_n_0;
  wire RAMB36E1_inst_i_418_n_0;
  wire RAMB36E1_inst_i_419_n_0;
  wire RAMB36E1_inst_i_420_n_0;
  wire RAMB36E1_inst_i_421_n_0;
  wire RAMB36E1_inst_i_422_n_0;
  wire RAMB36E1_inst_i_423_n_0;
  wire RAMB36E1_inst_i_424_n_0;
  wire RAMB36E1_inst_i_425_n_0;
  wire RAMB36E1_inst_i_426_n_0;
  wire RAMB36E1_inst_i_427_n_0;
  wire RAMB36E1_inst_i_428_n_0;
  wire RAMB36E1_inst_i_429_n_0;
  wire RAMB36E1_inst_i_430_n_0;
  wire RAMB36E1_inst_i_431_n_0;
  wire RAMB36E1_inst_i_432_n_0;
  wire RAMB36E1_inst_i_433_n_0;
  wire RAMB36E1_inst_i_434_n_0;
  wire RAMB36E1_inst_i_435_n_0;
  wire RAMB36E1_inst_i_436_n_0;
  wire RAMB36E1_inst_i_437_n_0;
  wire RAMB36E1_inst_i_438_n_0;
  wire RAMB36E1_inst_i_439_n_0;
  wire RAMB36E1_inst_i_440_n_0;
  wire RAMB36E1_inst_i_441_n_0;
  wire RAMB36E1_inst_i_442_n_0;
  wire RAMB36E1_inst_i_443_n_0;
  wire RAMB36E1_inst_i_444_n_0;
  wire RAMB36E1_inst_i_445_n_0;
  wire RAMB36E1_inst_i_446_n_0;
  wire RAMB36E1_inst_i_447_n_0;
  wire RAMB36E1_inst_i_448_n_0;
  wire RAMB36E1_inst_i_449_n_0;
  wire RAMB36E1_inst_i_44__1_0;
  wire RAMB36E1_inst_i_450_n_0;
  wire RAMB36E1_inst_i_451_n_0;
  wire RAMB36E1_inst_i_452_n_0;
  wire RAMB36E1_inst_i_453_n_0;
  wire RAMB36E1_inst_i_454_n_0;
  wire RAMB36E1_inst_i_455_n_0;
  wire RAMB36E1_inst_i_456_n_0;
  wire RAMB36E1_inst_i_457_n_0;
  wire RAMB36E1_inst_i_458_n_0;
  wire RAMB36E1_inst_i_459_n_0;
  wire RAMB36E1_inst_i_45__1_0;
  wire RAMB36E1_inst_i_460_n_0;
  wire RAMB36E1_inst_i_461_n_0;
  wire RAMB36E1_inst_i_462_n_0;
  wire RAMB36E1_inst_i_463_n_0;
  wire RAMB36E1_inst_i_464_n_0;
  wire RAMB36E1_inst_i_465_n_0;
  wire RAMB36E1_inst_i_466_n_0;
  wire RAMB36E1_inst_i_467_n_0;
  wire RAMB36E1_inst_i_468_n_0;
  wire RAMB36E1_inst_i_469_n_0;
  wire [8:0]RAMB36E1_inst_i_46__1_0;
  wire [8:0]RAMB36E1_inst_i_46__1_1;
  wire RAMB36E1_inst_i_470_n_0;
  wire RAMB36E1_inst_i_471_n_0;
  wire RAMB36E1_inst_i_472_n_0;
  wire RAMB36E1_inst_i_473_n_0;
  wire RAMB36E1_inst_i_474_n_0;
  wire RAMB36E1_inst_i_475_n_0;
  wire RAMB36E1_inst_i_476_n_0;
  wire RAMB36E1_inst_i_477_n_0;
  wire RAMB36E1_inst_i_478_n_0;
  wire RAMB36E1_inst_i_479_n_0;
  wire RAMB36E1_inst_i_480_n_0;
  wire RAMB36E1_inst_i_481_n_0;
  wire RAMB36E1_inst_i_482_n_0;
  wire RAMB36E1_inst_i_483_n_0;
  wire RAMB36E1_inst_i_484_n_0;
  wire RAMB36E1_inst_i_485_n_0;
  wire RAMB36E1_inst_i_486_n_0;
  wire RAMB36E1_inst_i_487_n_0;
  wire RAMB36E1_inst_i_488_n_0;
  wire RAMB36E1_inst_i_489_n_0;
  wire RAMB36E1_inst_i_490_n_0;
  wire RAMB36E1_inst_i_491_n_0;
  wire RAMB36E1_inst_i_492_n_0;
  wire RAMB36E1_inst_i_493_n_0;
  wire RAMB36E1_inst_i_494_n_0;
  wire RAMB36E1_inst_i_495_n_0;
  wire RAMB36E1_inst_i_496_n_0;
  wire RAMB36E1_inst_i_497_n_0;
  wire RAMB36E1_inst_i_498_n_0;
  wire RAMB36E1_inst_i_499_n_0;
  wire RAMB36E1_inst_i_500_n_0;
  wire RAMB36E1_inst_i_501_n_0;
  wire RAMB36E1_inst_i_502_n_0;
  wire RAMB36E1_inst_i_503_n_0;
  wire RAMB36E1_inst_i_504_n_0;
  wire RAMB36E1_inst_i_505_n_0;
  wire RAMB36E1_inst_i_506_n_0;
  wire RAMB36E1_inst_i_507_n_0;
  wire RAMB36E1_inst_i_508_n_0;
  wire RAMB36E1_inst_i_509_n_0;
  wire RAMB36E1_inst_i_510_n_0;
  wire RAMB36E1_inst_i_511_n_0;
  wire RAMB36E1_inst_i_512_n_0;
  wire RAMB36E1_inst_i_513_n_0;
  wire RAMB36E1_inst_i_514_n_0;
  wire RAMB36E1_inst_i_515_n_0;
  wire RAMB36E1_inst_i_516_n_0;
  wire RAMB36E1_inst_i_517_n_0;
  wire RAMB36E1_inst_i_518_n_0;
  wire RAMB36E1_inst_i_519_n_0;
  wire RAMB36E1_inst_i_520_n_0;
  wire RAMB36E1_inst_i_521_n_0;
  wire RAMB36E1_inst_i_522_n_0;
  wire RAMB36E1_inst_i_523_n_0;
  wire RAMB36E1_inst_i_524_n_0;
  wire RAMB36E1_inst_i_525_n_0;
  wire RAMB36E1_inst_i_526_n_0;
  wire RAMB36E1_inst_i_527_n_0;
  wire RAMB36E1_inst_i_528_n_0;
  wire RAMB36E1_inst_i_529_n_0;
  wire RAMB36E1_inst_i_530_n_0;
  wire RAMB36E1_inst_i_531_n_0;
  wire RAMB36E1_inst_i_532_n_0;
  wire RAMB36E1_inst_i_533_n_0;
  wire RAMB36E1_inst_i_534_n_0;
  wire RAMB36E1_inst_i_535_n_0;
  wire RAMB36E1_inst_i_536_n_0;
  wire RAMB36E1_inst_i_537_n_0;
  wire RAMB36E1_inst_i_538_n_0;
  wire RAMB36E1_inst_i_539_n_0;
  wire RAMB36E1_inst_i_540_n_0;
  wire RAMB36E1_inst_i_541_n_0;
  wire RAMB36E1_inst_i_542_n_0;
  wire RAMB36E1_inst_i_543_n_0;
  wire RAMB36E1_inst_i_544_n_0;
  wire RAMB36E1_inst_i_545_n_0;
  wire RAMB36E1_inst_i_546_n_0;
  wire RAMB36E1_inst_i_547_n_0;
  wire RAMB36E1_inst_i_548_n_0;
  wire RAMB36E1_inst_i_549_n_0;
  wire RAMB36E1_inst_i_550_n_0;
  wire RAMB36E1_inst_i_551_n_0;
  wire RAMB36E1_inst_i_552_n_0;
  wire RAMB36E1_inst_i_553_n_0;
  wire RAMB36E1_inst_i_554_n_0;
  wire RAMB36E1_inst_i_555_n_0;
  wire RAMB36E1_inst_i_556_n_0;
  wire RAMB36E1_inst_i_557_n_0;
  wire RAMB36E1_inst_i_558_n_0;
  wire RAMB36E1_inst_i_559_n_0;
  wire RAMB36E1_inst_i_560_n_0;
  wire RAMB36E1_inst_i_561_n_0;
  wire RAMB36E1_inst_i_562_n_0;
  wire RAMB36E1_inst_i_563_n_0;
  wire RAMB36E1_inst_i_564_n_0;
  wire RAMB36E1_inst_i_565_n_0;
  wire RAMB36E1_inst_i_566_n_0;
  wire RAMB36E1_inst_i_567_n_0;
  wire RAMB36E1_inst_i_568_n_0;
  wire RAMB36E1_inst_i_569_n_0;
  wire RAMB36E1_inst_i_56__0_n_0;
  wire RAMB36E1_inst_i_56__1_n_0;
  wire RAMB36E1_inst_i_56_n_0;
  wire RAMB36E1_inst_i_570_n_0;
  wire RAMB36E1_inst_i_571_n_0;
  wire RAMB36E1_inst_i_572_n_0;
  wire RAMB36E1_inst_i_573_n_0;
  wire RAMB36E1_inst_i_574_n_0;
  wire RAMB36E1_inst_i_575_n_0;
  wire RAMB36E1_inst_i_576_n_0;
  wire RAMB36E1_inst_i_577_n_0;
  wire RAMB36E1_inst_i_578_n_0;
  wire RAMB36E1_inst_i_579_n_0;
  wire RAMB36E1_inst_i_57__0_n_0;
  wire RAMB36E1_inst_i_57_n_0;
  wire RAMB36E1_inst_i_580_n_0;
  wire RAMB36E1_inst_i_581_n_0;
  wire RAMB36E1_inst_i_582_n_0;
  wire RAMB36E1_inst_i_583_n_0;
  wire RAMB36E1_inst_i_584_n_0;
  wire RAMB36E1_inst_i_585_n_0;
  wire RAMB36E1_inst_i_587_n_0;
  wire RAMB36E1_inst_i_588_n_0;
  wire RAMB36E1_inst_i_589_n_0;
  wire RAMB36E1_inst_i_58_n_0;
  wire RAMB36E1_inst_i_590_n_0;
  wire RAMB36E1_inst_i_591_n_0;
  wire RAMB36E1_inst_i_592_n_0;
  wire RAMB36E1_inst_i_593_n_0;
  wire RAMB36E1_inst_i_594_n_0;
  wire RAMB36E1_inst_i_59__0_n_0;
  wire [30:0]RAMB36E1_inst_i_59__1_0;
  wire RAMB36E1_inst_i_59_n_0;
  wire RAMB36E1_inst_i_60__0_n_0;
  wire RAMB36E1_inst_i_60__1_n_0;
  wire RAMB36E1_inst_i_62_n_0;
  wire RAMB36E1_inst_i_63__0_n_0;
  wire RAMB36E1_inst_i_63_n_0;
  wire RAMB36E1_inst_i_64_n_0;
  wire RAMB36E1_inst_i_66__0_n_0;
  wire RAMB36E1_inst_i_66__1_n_0;
  wire RAMB36E1_inst_i_67__0_n_0;
  wire RAMB36E1_inst_i_67_n_0;
  wire RAMB36E1_inst_i_68__0_n_0;
  wire RAMB36E1_inst_i_68_n_0;
  wire RAMB36E1_inst_i_69__0_n_0;
  wire RAMB36E1_inst_i_69__1_n_0;
  wire RAMB36E1_inst_i_70__0_n_0;
  wire RAMB36E1_inst_i_70_n_0;
  wire RAMB36E1_inst_i_72__0_n_0;
  wire RAMB36E1_inst_i_72_n_0;
  wire RAMB36E1_inst_i_73__0_n_0;
  wire RAMB36E1_inst_i_73__1_n_0;
  wire RAMB36E1_inst_i_73_n_0;
  wire RAMB36E1_inst_i_74__0_n_0;
  wire RAMB36E1_inst_i_74_n_0;
  wire RAMB36E1_inst_i_75_n_0;
  wire RAMB36E1_inst_i_76__0_n_0;
  wire RAMB36E1_inst_i_76__1_n_0;
  wire RAMB36E1_inst_i_77__0_n_0;
  wire RAMB36E1_inst_i_77_n_0;
  wire RAMB36E1_inst_i_78__0_n_0;
  wire RAMB36E1_inst_i_78_n_0;
  wire RAMB36E1_inst_i_79__0_n_0;
  wire RAMB36E1_inst_i_79__1_n_0;
  wire RAMB36E1_inst_i_80__0_n_0;
  wire RAMB36E1_inst_i_80_n_0;
  wire RAMB36E1_inst_i_81__0_n_0;
  wire RAMB36E1_inst_i_81__2_n_0;
  wire RAMB36E1_inst_i_81_n_0;
  wire RAMB36E1_inst_i_82__0_n_0;
  wire RAMB36E1_inst_i_82__1_n_0;
  wire RAMB36E1_inst_i_82_n_0;
  wire RAMB36E1_inst_i_83__0_n_0;
  wire RAMB36E1_inst_i_83__1_n_0;
  wire RAMB36E1_inst_i_83_n_0;
  wire RAMB36E1_inst_i_84__0_n_0;
  wire RAMB36E1_inst_i_84__1_n_0;
  wire RAMB36E1_inst_i_84_n_0;
  wire RAMB36E1_inst_i_85__0_n_0;
  wire RAMB36E1_inst_i_85__1_n_0;
  wire RAMB36E1_inst_i_85_n_0;
  wire RAMB36E1_inst_i_86__0_n_0;
  wire RAMB36E1_inst_i_86_n_0;
  wire RAMB36E1_inst_i_87__0_n_0;
  wire RAMB36E1_inst_i_87__1_n_0;
  wire RAMB36E1_inst_i_87_n_0;
  wire RAMB36E1_inst_i_88__2_n_0;
  wire RAMB36E1_inst_i_89__2_n_0;
  wire RAMB36E1_inst_i_90_n_0;
  wire RAMB36E1_inst_i_91__0_n_0;
  wire RAMB36E1_inst_i_91__1_n_0;
  wire RAMB36E1_inst_i_91__2_n_0;
  wire RAMB36E1_inst_i_92__0_n_0;
  wire RAMB36E1_inst_i_92__1_n_0;
  wire RAMB36E1_inst_i_92__2_n_0;
  wire RAMB36E1_inst_i_93__0_n_0;
  wire RAMB36E1_inst_i_93__1_n_0;
  wire RAMB36E1_inst_i_93_n_0;
  wire RAMB36E1_inst_i_94__0_n_0;
  wire RAMB36E1_inst_i_94__1_n_0;
  wire RAMB36E1_inst_i_94__2_n_0;
  wire RAMB36E1_inst_i_95__1_n_0;
  wire RAMB36E1_inst_i_95__2_n_0;
  wire RAMB36E1_inst_i_95_n_0;
  wire RAMB36E1_inst_i_96__0_n_0;
  wire RAMB36E1_inst_i_96__2_n_0;
  wire RAMB36E1_inst_i_96_n_0;
  wire RAMB36E1_inst_i_97__0_n_0;
  wire RAMB36E1_inst_i_97_n_0;
  wire RAMB36E1_inst_i_98__0_n_0;
  wire RAMB36E1_inst_i_98__1_n_0;
  wire RAMB36E1_inst_i_99__0_n_0;
  wire RAMB36E1_inst_i_99__1_n_0;
  wire RDEN_BRAM;
  wire RDEN_BRAM_0;
  wire RDEN_BRAM_1;
  wire \REG[0].FF_i_10_n_0 ;
  wire \REG[0].FF_i_15_n_0 ;
  wire \REG[0].FF_i_16_n_0 ;
  wire \REG[0].FF_i_17_n_0 ;
  wire \REG[0].FF_i_19_n_0 ;
  wire \REG[0].FF_i_20_n_0 ;
  wire \REG[0].FF_i_21_n_0 ;
  wire \REG[0].FF_i_22_n_0 ;
  wire \REG[0].FF_i_23_n_0 ;
  wire \REG[0].FF_i_27_n_0 ;
  wire \REG[0].FF_i_28_n_0 ;
  wire \REG[0].FF_i_2__0_n_0 ;
  wire \REG[0].FF_i_30_n_0 ;
  wire \REG[0].FF_i_32_n_0 ;
  wire \REG[0].FF_i_39_n_0 ;
  wire \REG[0].FF_i_3__0_n_0 ;
  wire \REG[0].FF_i_3__1_n_0 ;
  wire \REG[0].FF_i_3_n_0 ;
  wire \REG[0].FF_i_40_n_0 ;
  wire \REG[0].FF_i_41_n_0 ;
  wire \REG[0].FF_i_46_n_0 ;
  wire \REG[0].FF_i_47_n_0 ;
  wire \REG[0].FF_i_48_n_0 ;
  wire \REG[0].FF_i_49_n_0 ;
  wire \REG[0].FF_i_4__0_n_0 ;
  wire \REG[0].FF_i_4__1_n_0 ;
  wire \REG[0].FF_i_4_n_0 ;
  wire \REG[0].FF_i_50_n_0 ;
  wire \REG[0].FF_i_51_n_0 ;
  wire \REG[0].FF_i_52_n_0 ;
  wire \REG[0].FF_i_53_n_0 ;
  wire \REG[0].FF_i_54_n_0 ;
  wire \REG[0].FF_i_55_n_0 ;
  wire \REG[0].FF_i_56_n_0 ;
  wire \REG[0].FF_i_57_n_0 ;
  wire \REG[0].FF_i_58_n_0 ;
  wire \REG[0].FF_i_59_n_0 ;
  wire \REG[0].FF_i_5__0_n_0 ;
  wire \REG[0].FF_i_60_n_0 ;
  wire \REG[0].FF_i_61_n_0 ;
  wire \REG[0].FF_i_62_n_0 ;
  wire \REG[0].FF_i_63_n_0 ;
  wire \REG[0].FF_i_6_n_0 ;
  wire \REG[0].FF_i_7_n_0 ;
  wire \REG[10].FF_i_10_n_0 ;
  wire \REG[10].FF_i_11_n_0 ;
  wire \REG[10].FF_i_12_n_0 ;
  wire \REG[10].FF_i_13_n_0 ;
  wire \REG[10].FF_i_14_n_0 ;
  wire \REG[10].FF_i_2__1_n_0 ;
  wire \REG[10].FF_i_2_n_0 ;
  wire \REG[10].FF_i_3__0_n_0 ;
  wire \REG[10].FF_i_3__1_n_0 ;
  wire \REG[10].FF_i_3_n_0 ;
  wire \REG[10].FF_i_4__0_n_0 ;
  wire \REG[10].FF_i_4_n_0 ;
  wire \REG[10].FF_i_5_n_0 ;
  wire \REG[10].FF_i_6_n_0 ;
  wire \REG[10].FF_i_7_n_0 ;
  wire \REG[10].FF_i_8_n_0 ;
  wire \REG[10].FF_i_9_n_0 ;
  wire \REG[11].FF_i_10_n_0 ;
  wire \REG[11].FF_i_11_n_0 ;
  wire \REG[11].FF_i_12_n_0 ;
  wire \REG[11].FF_i_2__1_n_0 ;
  wire \REG[11].FF_i_2_n_0 ;
  wire \REG[11].FF_i_3__0_n_0 ;
  wire \REG[11].FF_i_3__1_n_0 ;
  wire \REG[11].FF_i_3_n_0 ;
  wire \REG[11].FF_i_4__0_n_0 ;
  wire \REG[11].FF_i_4_n_0 ;
  wire \REG[11].FF_i_5_n_0 ;
  wire \REG[11].FF_i_6_n_0 ;
  wire \REG[11].FF_i_7_n_0 ;
  wire \REG[11].FF_i_8_n_0 ;
  wire \REG[11].FF_i_9_n_0 ;
  wire \REG[12].FF_i_10_n_0 ;
  wire \REG[12].FF_i_11_n_0 ;
  wire \REG[12].FF_i_12_n_0 ;
  wire \REG[12].FF_i_13_n_0 ;
  wire \REG[12].FF_i_14_n_0 ;
  wire \REG[12].FF_i_2__1_n_0 ;
  wire \REG[12].FF_i_2_n_0 ;
  wire \REG[12].FF_i_3__0_n_0 ;
  wire \REG[12].FF_i_3__1_n_0 ;
  wire \REG[12].FF_i_3_n_0 ;
  wire \REG[12].FF_i_4__0_n_0 ;
  wire \REG[12].FF_i_4_n_0 ;
  wire \REG[12].FF_i_5_n_0 ;
  wire \REG[12].FF_i_6_n_0 ;
  wire \REG[12].FF_i_7_n_0 ;
  wire \REG[12].FF_i_8_n_0 ;
  wire \REG[12].FF_i_9_n_0 ;
  wire \REG[13].FF_i_10_n_0 ;
  wire \REG[13].FF_i_11_n_0 ;
  wire \REG[13].FF_i_2__1_n_0 ;
  wire \REG[13].FF_i_2_n_0 ;
  wire \REG[13].FF_i_3__0_n_0 ;
  wire \REG[13].FF_i_3__1_n_0 ;
  wire \REG[13].FF_i_3_n_0 ;
  wire \REG[13].FF_i_4__0_n_0 ;
  wire \REG[13].FF_i_4_n_0 ;
  wire \REG[13].FF_i_5_n_0 ;
  wire \REG[13].FF_i_6_n_0 ;
  wire \REG[13].FF_i_7_n_0 ;
  wire \REG[13].FF_i_8_n_0 ;
  wire \REG[13].FF_i_9_n_0 ;
  wire \REG[14].FF ;
  wire \REG[14].FF_i_11_n_0 ;
  wire \REG[14].FF_i_13_n_0 ;
  wire \REG[14].FF_i_14_n_0 ;
  wire \REG[14].FF_i_15_n_0 ;
  wire \REG[14].FF_i_2__1_n_0 ;
  wire \REG[14].FF_i_2_n_0 ;
  wire \REG[14].FF_i_3__0_n_0 ;
  wire \REG[14].FF_i_3__1_n_0 ;
  wire \REG[14].FF_i_3_n_0 ;
  wire \REG[14].FF_i_4__0_n_0 ;
  wire \REG[14].FF_i_4_n_0 ;
  wire \REG[14].FF_i_7_n_0 ;
  wire \REG[14].FF_i_8_n_0 ;
  wire \REG[14].FF_i_9_n_0 ;
  wire \REG[15].FF ;
  wire \REG[15].FF_i_10_n_0 ;
  wire \REG[15].FF_i_2__1_n_0 ;
  wire \REG[15].FF_i_2_n_0 ;
  wire \REG[15].FF_i_3__0_n_0 ;
  wire \REG[15].FF_i_3__1_n_0 ;
  wire \REG[15].FF_i_3_n_0 ;
  wire \REG[15].FF_i_4__0_n_0 ;
  wire \REG[15].FF_i_4_n_0 ;
  wire \REG[15].FF_i_5_n_0 ;
  wire \REG[15].FF_i_6_n_0 ;
  wire \REG[15].FF_i_7_n_0 ;
  wire \REG[15].FF_i_8_n_0 ;
  wire \REG[16].FF ;
  wire \REG[16].FF_i_10_n_0 ;
  wire \REG[16].FF_i_2__1_n_0 ;
  wire \REG[16].FF_i_2_n_0 ;
  wire \REG[16].FF_i_3__0_n_0 ;
  wire \REG[16].FF_i_3__1_n_0 ;
  wire \REG[16].FF_i_3_n_0 ;
  wire \REG[16].FF_i_4__0_n_0 ;
  wire \REG[16].FF_i_4_n_0 ;
  wire \REG[16].FF_i_5_n_0 ;
  wire \REG[16].FF_i_6_n_0 ;
  wire \REG[16].FF_i_8_n_0 ;
  wire \REG[17].FF ;
  wire \REG[17].FF_i_2__1_n_0 ;
  wire \REG[17].FF_i_2_n_0 ;
  wire \REG[17].FF_i_3__0_n_0 ;
  wire \REG[17].FF_i_3__1_n_0 ;
  wire \REG[17].FF_i_3_n_0 ;
  wire \REG[17].FF_i_4__0_n_0 ;
  wire \REG[17].FF_i_4_n_0 ;
  wire \REG[17].FF_i_5_n_0 ;
  wire \REG[17].FF_i_6_n_0 ;
  wire \REG[17].FF_i_9_n_0 ;
  wire \REG[18].FF ;
  wire \REG[18].FF_i_2__1_n_0 ;
  wire \REG[18].FF_i_2_n_0 ;
  wire \REG[18].FF_i_3__0_n_0 ;
  wire \REG[18].FF_i_3__1_n_0 ;
  wire \REG[18].FF_i_3_n_0 ;
  wire \REG[18].FF_i_4__0_n_0 ;
  wire \REG[18].FF_i_4_n_0 ;
  wire \REG[18].FF_i_5_n_0 ;
  wire \REG[18].FF_i_6_n_0 ;
  wire \REG[18].FF_i_8_n_0 ;
  wire \REG[19].FF ;
  wire \REG[19].FF_i_2__1_n_0 ;
  wire \REG[19].FF_i_2_n_0 ;
  wire \REG[19].FF_i_3__0_n_0 ;
  wire \REG[19].FF_i_3__1_n_0 ;
  wire \REG[19].FF_i_3_n_0 ;
  wire \REG[19].FF_i_4__0_n_0 ;
  wire \REG[19].FF_i_4_n_0 ;
  wire \REG[19].FF_i_5_n_0 ;
  wire \REG[19].FF_i_6_n_0 ;
  wire \REG[19].FF_i_8_n_0 ;
  wire [30:0]\REG[1].FF ;
  wire \REG[1].FF_0 ;
  wire \REG[1].FF_1 ;
  wire \REG[1].FF_10 ;
  wire \REG[1].FF_11 ;
  wire \REG[1].FF_12 ;
  wire \REG[1].FF_2 ;
  wire \REG[1].FF_3 ;
  wire \REG[1].FF_4 ;
  wire \REG[1].FF_5 ;
  wire \REG[1].FF_6 ;
  wire \REG[1].FF_7 ;
  wire \REG[1].FF_8 ;
  wire \REG[1].FF_9 ;
  wire \REG[1].FF_i_11_n_0 ;
  wire \REG[1].FF_i_12_n_0 ;
  wire \REG[1].FF_i_13_n_0 ;
  wire \REG[1].FF_i_15_n_0 ;
  wire \REG[1].FF_i_16_n_0 ;
  wire \REG[1].FF_i_17_n_0 ;
  wire \REG[1].FF_i_18_n_0 ;
  wire \REG[1].FF_i_20_n_0 ;
  wire \REG[1].FF_i_22_n_0 ;
  wire \REG[1].FF_i_26_n_0 ;
  wire \REG[1].FF_i_27_n_0 ;
  wire \REG[1].FF_i_2__1_n_0 ;
  wire \REG[1].FF_i_2_n_0 ;
  wire \REG[1].FF_i_30_n_0 ;
  wire \REG[1].FF_i_31_n_0 ;
  wire \REG[1].FF_i_32_n_0 ;
  wire \REG[1].FF_i_33_n_0 ;
  wire \REG[1].FF_i_34_n_0 ;
  wire \REG[1].FF_i_35_n_0 ;
  wire \REG[1].FF_i_36_n_0 ;
  wire \REG[1].FF_i_37_n_0 ;
  wire \REG[1].FF_i_38_n_0 ;
  wire \REG[1].FF_i_39_n_0 ;
  wire \REG[1].FF_i_3__0_n_0 ;
  wire \REG[1].FF_i_3__1_n_0 ;
  wire \REG[1].FF_i_3_n_0 ;
  wire \REG[1].FF_i_4__0_n_0 ;
  wire \REG[1].FF_i_4_n_0 ;
  wire \REG[1].FF_i_5_n_0 ;
  wire \REG[1].FF_i_6_n_0 ;
  wire \REG[1].FF_i_7_n_0 ;
  wire \REG[1].FF_i_9_n_0 ;
  wire \REG[20].FF ;
  wire \REG[20].FF_i_2__1_n_0 ;
  wire \REG[20].FF_i_3__0_n_0 ;
  wire \REG[20].FF_i_3__1_n_0 ;
  wire \REG[20].FF_i_3_n_0 ;
  wire \REG[20].FF_i_4__0_n_0 ;
  wire \REG[20].FF_i_4_n_0 ;
  wire \REG[20].FF_i_5_n_0 ;
  wire \REG[20].FF_i_7_n_0 ;
  wire \REG[20].FF_i_8_n_0 ;
  wire \REG[21].FF ;
  wire \REG[21].FF_i_10_n_0 ;
  wire \REG[21].FF_i_11_n_0 ;
  wire \REG[21].FF_i_12_n_0 ;
  wire \REG[21].FF_i_2__1_n_0 ;
  wire \REG[21].FF_i_3__0_n_0 ;
  wire \REG[21].FF_i_3__1_n_0 ;
  wire \REG[21].FF_i_4__0_n_0 ;
  wire \REG[21].FF_i_5_n_0 ;
  wire \REG[21].FF_i_7_n_0 ;
  wire \REG[21].FF_i_9_n_0 ;
  wire \REG[22].FF ;
  wire \REG[22].FF_i_2__1_n_0 ;
  wire \REG[22].FF_i_2_n_0 ;
  wire \REG[22].FF_i_3__0_n_0 ;
  wire \REG[22].FF_i_3__1_n_0 ;
  wire \REG[22].FF_i_3_n_0 ;
  wire \REG[22].FF_i_4__0_n_0 ;
  wire \REG[22].FF_i_4_n_0 ;
  wire \REG[22].FF_i_6_n_0 ;
  wire \REG[23].FF ;
  wire \REG[23].FF_i_10_n_0 ;
  wire \REG[23].FF_i_11_n_0 ;
  wire \REG[23].FF_i_12_n_0 ;
  wire \REG[23].FF_i_13_n_0 ;
  wire \REG[23].FF_i_2__1_n_0 ;
  wire \REG[23].FF_i_2_n_0 ;
  wire \REG[23].FF_i_3__0_n_0 ;
  wire \REG[23].FF_i_3_n_0 ;
  wire \REG[23].FF_i_4__0_n_0 ;
  wire \REG[23].FF_i_5_n_0 ;
  wire \REG[23].FF_i_6_n_0 ;
  wire \REG[23].FF_i_9_n_0 ;
  wire \REG[24].FF ;
  wire \REG[24].FF_i_2__1_n_0 ;
  wire \REG[24].FF_i_2_n_0 ;
  wire \REG[24].FF_i_3__0_n_0 ;
  wire \REG[24].FF_i_3_n_0 ;
  wire \REG[24].FF_i_4__0_n_0 ;
  wire \REG[24].FF_i_5_n_0 ;
  wire \REG[24].FF_i_7_n_0 ;
  wire \REG[24].FF_i_8_n_0 ;
  wire \REG[24].FF_i_9_n_0 ;
  wire \REG[25].FF_i_2__1_n_0 ;
  wire \REG[25].FF_i_2_n_0 ;
  wire \REG[25].FF_i_3__0_n_0 ;
  wire \REG[25].FF_i_3__1_n_0 ;
  wire \REG[25].FF_i_3_n_0 ;
  wire \REG[25].FF_i_4__0_n_0 ;
  wire \REG[25].FF_i_4_n_0 ;
  wire \REG[25].FF_i_7_n_0 ;
  wire \REG[25].FF_i_8_n_0 ;
  wire \REG[26].FF_i_2__1_n_0 ;
  wire \REG[26].FF_i_2_n_0 ;
  wire \REG[26].FF_i_3__0_n_0 ;
  wire \REG[26].FF_i_3__1_n_0 ;
  wire \REG[26].FF_i_3_n_0 ;
  wire \REG[26].FF_i_4__0_n_0 ;
  wire \REG[26].FF_i_4_n_0 ;
  wire \REG[26].FF_i_5_n_0 ;
  wire \REG[27].FF_i_2__1_n_0 ;
  wire \REG[27].FF_i_3__0_n_0 ;
  wire \REG[27].FF_i_3__1_n_0 ;
  wire \REG[27].FF_i_3_n_0 ;
  wire \REG[27].FF_i_4__0_n_0 ;
  wire \REG[27].FF_i_4_n_0 ;
  wire \REG[27].FF_i_6_n_0 ;
  wire \REG[27].FF_i_7_n_0 ;
  wire \REG[28].FF_i_2__1_n_0 ;
  wire \REG[28].FF_i_2_n_0 ;
  wire \REG[28].FF_i_3__0_n_0 ;
  wire \REG[28].FF_i_3__1_n_0 ;
  wire \REG[28].FF_i_3_n_0 ;
  wire \REG[28].FF_i_4_n_0 ;
  wire \REG[28].FF_i_5_n_0 ;
  wire \REG[28].FF_i_6_n_0 ;
  wire \REG[29].FF_i_3__0_n_0 ;
  wire \REG[29].FF_i_4__0_n_0 ;
  wire \REG[29].FF_i_4_n_0 ;
  wire \REG[29].FF_i_5_n_0 ;
  wire \REG[2].FF_i_11_n_0 ;
  wire \REG[2].FF_i_12_n_0 ;
  wire \REG[2].FF_i_13_n_0 ;
  wire \REG[2].FF_i_15_n_0 ;
  wire \REG[2].FF_i_16_n_0 ;
  wire \REG[2].FF_i_18_n_0 ;
  wire \REG[2].FF_i_20_n_0 ;
  wire \REG[2].FF_i_24_n_0 ;
  wire \REG[2].FF_i_25_n_0 ;
  wire \REG[2].FF_i_28_n_0 ;
  wire \REG[2].FF_i_29_n_0 ;
  wire \REG[2].FF_i_2__0_n_0 ;
  wire \REG[2].FF_i_2_n_0 ;
  wire \REG[2].FF_i_30_n_0 ;
  wire \REG[2].FF_i_31_n_0 ;
  wire \REG[2].FF_i_32_n_0 ;
  wire \REG[2].FF_i_33_n_0 ;
  wire \REG[2].FF_i_34_n_0 ;
  wire \REG[2].FF_i_35_n_0 ;
  wire \REG[2].FF_i_36_n_0 ;
  wire \REG[2].FF_i_37_n_0 ;
  wire \REG[2].FF_i_3__1_n_0 ;
  wire \REG[2].FF_i_3_n_0 ;
  wire \REG[2].FF_i_4_n_0 ;
  wire \REG[2].FF_i_5_n_0 ;
  wire \REG[2].FF_i_6_n_0 ;
  wire \REG[2].FF_i_7__0_n_0 ;
  wire \REG[2].FF_i_7_n_0 ;
  wire \REG[2].FF_i_8__0_n_0 ;
  wire \REG[2].FF_i_9_n_0 ;
  wire [31:0]\REG[30].FF ;
  wire \REG[30].FF_0 ;
  wire \REG[30].FF_1 ;
  wire \REG[30].FF_2 ;
  wire \REG[30].FF_i_3_n_0 ;
  wire \REG[30].FF_i_4_n_0 ;
  wire \REG[31].FF_i_3_n_0 ;
  wire \REG[31].FF_i_4_n_0 ;
  wire \REG[3].FF_i_10_n_0 ;
  wire \REG[3].FF_i_11_n_0 ;
  wire \REG[3].FF_i_13_n_0 ;
  wire \REG[3].FF_i_14_n_0 ;
  wire \REG[3].FF_i_17_n_0 ;
  wire \REG[3].FF_i_18_n_0 ;
  wire \REG[3].FF_i_19_n_0 ;
  wire \REG[3].FF_i_21_n_0 ;
  wire \REG[3].FF_i_23_n_0 ;
  wire \REG[3].FF_i_24_n_0 ;
  wire \REG[3].FF_i_25_n_0 ;
  wire \REG[3].FF_i_26_n_0 ;
  wire \REG[3].FF_i_2__1_n_0 ;
  wire \REG[3].FF_i_2_n_0 ;
  wire \REG[3].FF_i_3__0_n_0 ;
  wire \REG[3].FF_i_3__1_n_0 ;
  wire \REG[3].FF_i_3_n_0 ;
  wire \REG[3].FF_i_4__0_n_0 ;
  wire \REG[3].FF_i_4_n_0 ;
  wire \REG[3].FF_i_5_n_0 ;
  wire \REG[3].FF_i_6_n_0 ;
  wire \REG[3].FF_i_7_n_0 ;
  wire \REG[3].FF_i_8_n_0 ;
  wire \REG[3].FF_i_9_n_0 ;
  wire \REG[4].FF_i_10_n_0 ;
  wire \REG[4].FF_i_11_n_0 ;
  wire \REG[4].FF_i_13_n_0 ;
  wire \REG[4].FF_i_14_n_0 ;
  wire \REG[4].FF_i_15_n_0 ;
  wire \REG[4].FF_i_16_n_0 ;
  wire \REG[4].FF_i_18_n_0 ;
  wire \REG[4].FF_i_19_n_0 ;
  wire \REG[4].FF_i_20_n_0 ;
  wire \REG[4].FF_i_2__1_n_0 ;
  wire \REG[4].FF_i_2_n_0 ;
  wire \REG[4].FF_i_3__0_n_0 ;
  wire \REG[4].FF_i_3__1_n_0 ;
  wire \REG[4].FF_i_3_n_0 ;
  wire \REG[4].FF_i_4__0_n_0 ;
  wire \REG[4].FF_i_4_n_0 ;
  wire \REG[4].FF_i_5_n_0 ;
  wire \REG[4].FF_i_6_n_0 ;
  wire \REG[4].FF_i_7_n_0 ;
  wire \REG[4].FF_i_8_n_0 ;
  wire \REG[4].FF_i_9_n_0 ;
  wire \REG[5].FF_i_10_n_0 ;
  wire \REG[5].FF_i_11_n_0 ;
  wire \REG[5].FF_i_13_n_0 ;
  wire \REG[5].FF_i_14_n_0 ;
  wire \REG[5].FF_i_15_n_0 ;
  wire \REG[5].FF_i_17_n_0 ;
  wire \REG[5].FF_i_18_n_0 ;
  wire \REG[5].FF_i_19_n_0 ;
  wire \REG[5].FF_i_2__1_n_0 ;
  wire \REG[5].FF_i_2_n_0 ;
  wire \REG[5].FF_i_3__0_n_0 ;
  wire \REG[5].FF_i_3__1_n_0 ;
  wire \REG[5].FF_i_3_n_0 ;
  wire \REG[5].FF_i_4__0_n_0 ;
  wire \REG[5].FF_i_4_n_0 ;
  wire \REG[5].FF_i_5_n_0 ;
  wire \REG[5].FF_i_6_n_0 ;
  wire \REG[5].FF_i_7_n_0 ;
  wire \REG[5].FF_i_8_n_0 ;
  wire \REG[5].FF_i_9_n_0 ;
  wire \REG[6].FF_i_11_n_0 ;
  wire \REG[6].FF_i_12_n_0 ;
  wire \REG[6].FF_i_13_n_0 ;
  wire \REG[6].FF_i_15_n_0 ;
  wire \REG[6].FF_i_16_n_0 ;
  wire \REG[6].FF_i_17_n_0 ;
  wire \REG[6].FF_i_18_n_0 ;
  wire \REG[6].FF_i_19_n_0 ;
  wire \REG[6].FF_i_2__1_n_0 ;
  wire \REG[6].FF_i_2_n_0 ;
  wire \REG[6].FF_i_3__0_n_0 ;
  wire \REG[6].FF_i_3__1_n_0 ;
  wire \REG[6].FF_i_3_n_0 ;
  wire \REG[6].FF_i_4__0_n_0 ;
  wire \REG[6].FF_i_4_n_0 ;
  wire \REG[6].FF_i_5_n_0 ;
  wire \REG[6].FF_i_6_n_0 ;
  wire \REG[6].FF_i_7_n_0 ;
  wire \REG[6].FF_i_8_n_0 ;
  wire \REG[6].FF_i_9_n_0 ;
  wire \REG[7].FF ;
  wire \REG[7].FF_i_11_n_0 ;
  wire \REG[7].FF_i_12_n_0 ;
  wire \REG[7].FF_i_13_n_0 ;
  wire \REG[7].FF_i_14_n_0 ;
  wire \REG[7].FF_i_2__1_n_0 ;
  wire \REG[7].FF_i_2_n_0 ;
  wire \REG[7].FF_i_3__0_n_0 ;
  wire \REG[7].FF_i_3__1_n_0 ;
  wire \REG[7].FF_i_3_n_0 ;
  wire \REG[7].FF_i_4__0_n_0 ;
  wire \REG[7].FF_i_4_n_0 ;
  wire \REG[7].FF_i_5_n_0 ;
  wire \REG[7].FF_i_6_n_0 ;
  wire \REG[7].FF_i_7_n_0 ;
  wire \REG[7].FF_i_8_n_0 ;
  wire \REG[7].FF_i_9_n_0 ;
  wire \REG[8].FF_i_10_n_0 ;
  wire \REG[8].FF_i_11_n_0 ;
  wire \REG[8].FF_i_12_n_0 ;
  wire \REG[8].FF_i_13_n_0 ;
  wire \REG[8].FF_i_14_n_0 ;
  wire \REG[8].FF_i_16_n_0 ;
  wire \REG[8].FF_i_17_n_0 ;
  wire \REG[8].FF_i_19_n_0 ;
  wire \REG[8].FF_i_2__1_n_0 ;
  wire \REG[8].FF_i_2_n_0 ;
  wire \REG[8].FF_i_3__0_n_0 ;
  wire \REG[8].FF_i_3__1_n_0 ;
  wire \REG[8].FF_i_3_n_0 ;
  wire \REG[8].FF_i_4__0_n_0 ;
  wire \REG[8].FF_i_4_n_0 ;
  wire \REG[8].FF_i_5_n_0 ;
  wire \REG[8].FF_i_6_n_0 ;
  wire \REG[8].FF_i_7_n_0 ;
  wire \REG[8].FF_i_8_n_0 ;
  wire \REG[8].FF_i_9_n_0 ;
  wire \REG[9].FF ;
  wire \REG[9].FF_i_10_n_0 ;
  wire \REG[9].FF_i_11_n_0 ;
  wire \REG[9].FF_i_12_n_0 ;
  wire \REG[9].FF_i_13_n_0 ;
  wire \REG[9].FF_i_2__1_n_0 ;
  wire \REG[9].FF_i_2_n_0 ;
  wire \REG[9].FF_i_3__0_n_0 ;
  wire \REG[9].FF_i_3__1_n_0 ;
  wire \REG[9].FF_i_3_n_0 ;
  wire \REG[9].FF_i_4__0_n_0 ;
  wire \REG[9].FF_i_4_n_0 ;
  wire \REG[9].FF_i_5_n_0 ;
  wire \REG[9].FF_i_6_n_0 ;
  wire \REG[9].FF_i_7_n_0 ;
  wire \REG[9].FF_i_8_n_0 ;
  wire REN_IN;
  wire [3:0]SEL_BRAM;
  wire [8:0]SQU_ADDR0;
  wire [8:0]SQU_ADDR1;
  wire [7:0]SQU_ADDR_IN;
  wire [23:0]SQU_DOUT_OUT;
  wire SQU_RDEN1;
  wire [0:0]STATE;
  wire STATE10_out;
  wire [0:0]WEA;
  wire WEN_OUT;
  wire WRITE_LAST__0;
  wire [0:0]out;
  wire p_1_in;

  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    \FSM_onehot_STATE[0]_i_1 
       (.I0(\FSM_onehot_STATE_reg_n_0_[4] ),
        .I1(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I2(\FSM_onehot_STATE_reg[0]_0 ),
        .I3(\FSM_onehot_STATE_reg_n_0_[8] ),
        .I4(DONE),
        .O(\FSM_onehot_STATE[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_STATE[1]_i_1 
       (.I0(STATE10_out),
        .I1(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I2(DONE),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .O(\FSM_onehot_STATE[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_STATE[2]_i_1 
       (.I0(STATE),
        .I1(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I2(DONE),
        .I3(\FSM_onehot_STATE_reg_n_0_[2] ),
        .O(\FSM_onehot_STATE[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF88F888)) 
    \FSM_onehot_STATE[3]_i_1 
       (.I0(\FSM_onehot_STATE_reg[0]_0 ),
        .I1(\FSM_onehot_STATE_reg_n_0_[3] ),
        .I2(\FSM_onehot_STATE_reg_n_0_[2] ),
        .I3(DONE),
        .I4(\FSM_onehot_STATE_reg_n_0_[7] ),
        .O(\FSM_onehot_STATE[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_STATE[4]_i_1 
       (.I0(STATE10_out),
        .I1(\FSM_onehot_STATE_reg_n_0_[3] ),
        .I2(DONE),
        .I3(\FSM_onehot_STATE_reg_n_0_[4] ),
        .O(\FSM_onehot_STATE[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_STATE[5]_i_1 
       (.I0(STATE),
        .I1(\FSM_onehot_STATE_reg_n_0_[3] ),
        .I2(DONE),
        .I3(SEL_BRAM[3]),
        .O(\FSM_onehot_STATE[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_STATE[5]_rep_i_1 
       (.I0(STATE),
        .I1(\FSM_onehot_STATE_reg_n_0_[3] ),
        .I2(DONE),
        .I3(SEL_BRAM[3]),
        .O(\FSM_onehot_STATE[5]_rep_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \FSM_onehot_STATE[6]_i_1 
       (.I0(SEL_BRAM[3]),
        .I1(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I2(DONE),
        .I3(\FSM_onehot_STATE_reg_n_0_[6] ),
        .I4(\FSM_onehot_STATE_reg[0]_0 ),
        .O(\FSM_onehot_STATE[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_STATE[7]_i_1 
       (.I0(STATE10_out),
        .I1(\FSM_onehot_STATE_reg_n_0_[6] ),
        .I2(DONE),
        .I3(\FSM_onehot_STATE_reg_n_0_[7] ),
        .O(\FSM_onehot_STATE[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_STATE[8]_i_1 
       (.I0(\FSM_onehot_STATE_reg_n_0_[7] ),
        .I1(\FSM_onehot_STATE[8]_i_3_n_0 ),
        .I2(\FSM_onehot_STATE_reg_n_0_[6] ),
        .I3(\FSM_onehot_STATE_reg_n_0_[8] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[4] ),
        .I5(SEL_BRAM[3]),
        .O(\FSM_onehot_STATE[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_STATE[8]_i_2 
       (.I0(STATE),
        .I1(\FSM_onehot_STATE_reg_n_0_[6] ),
        .I2(DONE),
        .I3(\FSM_onehot_STATE_reg_n_0_[8] ),
        .O(\FSM_onehot_STATE[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_STATE[8]_i_3 
       (.I0(\FSM_onehot_STATE_reg_n_0_[2] ),
        .I1(\FSM_onehot_STATE_reg_n_0_[3] ),
        .I2(\FSM_onehot_STATE_reg_n_0_[0] ),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .O(\FSM_onehot_STATE[8]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "s_mvr:000010000,s_vmr:100000000,s_squ_2:001000000,s_squ_1:000001000,s_squ_0:000000001,s_rmv:000000010,s_rvm:000100000,s_vrm:010000000,s_mrv:000000100" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_STATE_reg[0] 
       (.C(CLK),
        .CE(\FSM_onehot_STATE[8]_i_1_n_0 ),
        .D(\FSM_onehot_STATE[0]_i_1_n_0 ),
        .Q(\FSM_onehot_STATE_reg_n_0_[0] ),
        .S(\FSM_onehot_STATE_reg[5]_rep_1 ));
  (* FSM_ENCODED_STATES = "s_mvr:000010000,s_vmr:100000000,s_squ_2:001000000,s_squ_1:000001000,s_squ_0:000000001,s_rmv:000000010,s_rvm:000100000,s_vrm:010000000,s_mrv:000000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[1] 
       (.C(CLK),
        .CE(\FSM_onehot_STATE[8]_i_1_n_0 ),
        .D(\FSM_onehot_STATE[1]_i_1_n_0 ),
        .Q(\FSM_onehot_STATE_reg_n_0_[1] ),
        .R(\FSM_onehot_STATE_reg[5]_rep_1 ));
  (* FSM_ENCODED_STATES = "s_mvr:000010000,s_vmr:100000000,s_squ_2:001000000,s_squ_1:000001000,s_squ_0:000000001,s_rmv:000000010,s_rvm:000100000,s_vrm:010000000,s_mrv:000000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[2] 
       (.C(CLK),
        .CE(\FSM_onehot_STATE[8]_i_1_n_0 ),
        .D(\FSM_onehot_STATE[2]_i_1_n_0 ),
        .Q(\FSM_onehot_STATE_reg_n_0_[2] ),
        .R(\FSM_onehot_STATE_reg[5]_rep_1 ));
  (* FSM_ENCODED_STATES = "s_mvr:000010000,s_vmr:100000000,s_squ_2:001000000,s_squ_1:000001000,s_squ_0:000000001,s_rmv:000000010,s_rvm:000100000,s_vrm:010000000,s_mrv:000000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[3] 
       (.C(CLK),
        .CE(\FSM_onehot_STATE[8]_i_1_n_0 ),
        .D(\FSM_onehot_STATE[3]_i_1_n_0 ),
        .Q(\FSM_onehot_STATE_reg_n_0_[3] ),
        .R(\FSM_onehot_STATE_reg[5]_rep_1 ));
  (* FSM_ENCODED_STATES = "s_mvr:000010000,s_vmr:100000000,s_squ_2:001000000,s_squ_1:000001000,s_squ_0:000000001,s_rmv:000000010,s_rvm:000100000,s_vrm:010000000,s_mrv:000000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[4] 
       (.C(CLK),
        .CE(\FSM_onehot_STATE[8]_i_1_n_0 ),
        .D(\FSM_onehot_STATE[4]_i_1_n_0 ),
        .Q(\FSM_onehot_STATE_reg_n_0_[4] ),
        .R(\FSM_onehot_STATE_reg[5]_rep_1 ));
  (* FSM_ENCODED_STATES = "s_mvr:000010000,s_vmr:100000000,s_squ_2:001000000,s_squ_1:000001000,s_squ_0:000000001,s_rmv:000000010,s_rvm:000100000,s_vrm:010000000,s_mrv:000000100" *) 
  (* ORIG_CELL_NAME = "FSM_onehot_STATE_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[5] 
       (.C(CLK),
        .CE(\FSM_onehot_STATE[8]_i_1_n_0 ),
        .D(\FSM_onehot_STATE[5]_i_1_n_0 ),
        .Q(SEL_BRAM[3]),
        .R(\FSM_onehot_STATE_reg[5]_rep_1 ));
  (* FSM_ENCODED_STATES = "s_mvr:000010000,s_vmr:100000000,s_squ_2:001000000,s_squ_1:000001000,s_squ_0:000000001,s_rmv:000000010,s_rvm:000100000,s_vrm:010000000,s_mrv:000000100" *) 
  (* ORIG_CELL_NAME = "FSM_onehot_STATE_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[5]_rep 
       (.C(CLK),
        .CE(\FSM_onehot_STATE[8]_i_1_n_0 ),
        .D(\FSM_onehot_STATE[5]_rep_i_1_n_0 ),
        .Q(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .R(\FSM_onehot_STATE_reg[5]_rep_1 ));
  (* FSM_ENCODED_STATES = "s_mvr:000010000,s_vmr:100000000,s_squ_2:001000000,s_squ_1:000001000,s_squ_0:000000001,s_rmv:000000010,s_rvm:000100000,s_vrm:010000000,s_mrv:000000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[6] 
       (.C(CLK),
        .CE(\FSM_onehot_STATE[8]_i_1_n_0 ),
        .D(\FSM_onehot_STATE[6]_i_1_n_0 ),
        .Q(\FSM_onehot_STATE_reg_n_0_[6] ),
        .R(\FSM_onehot_STATE_reg[5]_rep_1 ));
  (* FSM_ENCODED_STATES = "s_mvr:000010000,s_vmr:100000000,s_squ_2:001000000,s_squ_1:000001000,s_squ_0:000000001,s_rmv:000000010,s_rvm:000100000,s_vrm:010000000,s_mrv:000000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[7] 
       (.C(CLK),
        .CE(\FSM_onehot_STATE[8]_i_1_n_0 ),
        .D(\FSM_onehot_STATE[7]_i_1_n_0 ),
        .Q(\FSM_onehot_STATE_reg_n_0_[7] ),
        .R(\FSM_onehot_STATE_reg[5]_rep_1 ));
  (* FSM_ENCODED_STATES = "s_mvr:000010000,s_vmr:100000000,s_squ_2:001000000,s_squ_1:000001000,s_squ_0:000000001,s_rmv:000000010,s_rvm:000100000,s_vrm:010000000,s_mrv:000000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[8] 
       (.C(CLK),
        .CE(\FSM_onehot_STATE[8]_i_1_n_0 ),
        .D(\FSM_onehot_STATE[8]_i_2_n_0 ),
        .Q(\FSM_onehot_STATE_reg_n_0_[8] ),
        .R(\FSM_onehot_STATE_reg[5]_rep_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \LAST_STATE_SEL_BREM[0]_i_1 
       (.I0(\FSM_onehot_STATE_reg_n_0_[4] ),
        .I1(\FSM_onehot_STATE_reg_n_0_[3] ),
        .I2(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I3(\FSM_onehot_STATE_reg_n_0_[2] ),
        .O(SEL_BRAM[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \LAST_STATE_SEL_BREM[1]_i_1 
       (.I0(\FSM_onehot_STATE_reg_n_0_[7] ),
        .I1(\FSM_onehot_STATE_reg_n_0_[6] ),
        .I2(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I3(\FSM_onehot_STATE_reg_n_0_[4] ),
        .O(SEL_BRAM[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \LAST_STATE_SEL_BREM[2]_i_1 
       (.I0(\FSM_onehot_STATE_reg_n_0_[8] ),
        .I1(\FSM_onehot_STATE_reg_n_0_[7] ),
        .I2(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I3(\FSM_onehot_STATE_reg_n_0_[2] ),
        .O(SEL_BRAM[2]));
  LUT5 #(
    .INIT(32'hFFFEAAFE)) 
    RAMB36E1_inst_i_1
       (.I0(RAMB36E1_inst_2),
        .I1(B_WEN_0),
        .I2(B_REN_INT[0]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(REN_IN),
        .O(RDEN_BRAM));
  LUT5 #(
    .INIT(32'h74307340)) 
    RAMB36E1_inst_i_100
       (.I0(\FSM_onehot_STATE_reg[5]_0 ),
        .I1(\FSM_onehot_STATE_reg[5]_1 ),
        .I2(SQU_ADDR_IN[7]),
        .I3(ADDR_OUT[7]),
        .I4(out),
        .O(RAMB36E1_inst_i_100_n_0));
  LUT5 #(
    .INIT(32'h69999666)) 
    RAMB36E1_inst_i_100__0
       (.I0(RAMB36E1_inst_i_265_n_0),
        .I1(RAMB36E1_inst_i_266_n_0),
        .I2(MUL_VECTOR_DIN[2]),
        .I3(MUL_MATRIX_DIN[15]),
        .I4(RAMB36E1_inst_i_267_n_0),
        .O(RAMB36E1_inst_i_100__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FCE230E2)) 
    RAMB36E1_inst_i_100__1
       (.I0(SQU_ADDR1[6]),
        .I1(SEL_BRAM[2]),
        .I2(MUL_MATRIX_ADDR[6]),
        .I3(SEL_BRAM[1]),
        .I4(RAMB36E1_inst_i_46__1_0[6]),
        .I5(SEL_BRAM[3]),
        .O(RAMB36E1_inst_i_100__1_n_0));
  LUT6 #(
    .INIT(64'h0088008833B800B8)) 
    RAMB36E1_inst_i_101__0
       (.I0(RAMB36E1_inst_i_46__1_1[5]),
        .I1(SEL_BRAM[2]),
        .I2(SQU_ADDR0[5]),
        .I3(SEL_BRAM[3]),
        .I4(RAMB36E1_inst_i_46__1_0[5]),
        .I5(SEL_BRAM[1]),
        .O(RAMB36E1_inst_i_101__0_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_101__1
       (.I0(SQU_DOUT_OUT[14]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(RAMB36E1_inst_44[14]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[17]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_101__1_n_0));
  LUT5 #(
    .INIT(32'h74307340)) 
    RAMB36E1_inst_i_102
       (.I0(\FSM_onehot_STATE_reg[5]_0 ),
        .I1(\FSM_onehot_STATE_reg[5]_1 ),
        .I2(SQU_ADDR_IN[6]),
        .I3(ADDR_OUT[6]),
        .I4(out),
        .O(RAMB36E1_inst_i_102_n_0));
  LUT6 #(
    .INIT(64'h00000000FCE230E2)) 
    RAMB36E1_inst_i_102__0
       (.I0(SQU_ADDR1[5]),
        .I1(SEL_BRAM[2]),
        .I2(MUL_MATRIX_ADDR[5]),
        .I3(SEL_BRAM[1]),
        .I4(RAMB36E1_inst_i_46__1_0[5]),
        .I5(SEL_BRAM[3]),
        .O(RAMB36E1_inst_i_102__0_n_0));
  LUT5 #(
    .INIT(32'h65666555)) 
    RAMB36E1_inst_i_102__1
       (.I0(RAMB36E1_inst_i_59__1_0[16]),
        .I1(RAMB36E1_inst_33),
        .I2(RAMB36E1_inst_i_269_n_0),
        .I3(\FSM_onehot_STATE_reg[4]_0 ),
        .I4(RAMB36E1_inst_i_270_n_0),
        .O(RAMB36E1_inst_i_102__1_n_0));
  LUT6 #(
    .INIT(64'h0088008833B800B8)) 
    RAMB36E1_inst_i_103__0
       (.I0(RAMB36E1_inst_i_46__1_1[4]),
        .I1(SEL_BRAM[2]),
        .I2(SQU_ADDR0[4]),
        .I3(SEL_BRAM[3]),
        .I4(RAMB36E1_inst_i_46__1_0[4]),
        .I5(SEL_BRAM[1]),
        .O(RAMB36E1_inst_i_103__0_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    RAMB36E1_inst_i_103__1
       (.I0(RAMB36E1_inst_i_271_n_0),
        .I1(RAMB36E1_inst_i_272_n_0),
        .I2(RAMB36E1_inst_i_273_n_0),
        .I3(RAMB36E1_inst_i_274_n_0),
        .I4(MUL_MATRIX_DIN[15]),
        .I5(MUL_VECTOR_DIN[1]),
        .O(RAMB36E1_inst_i_103__1_n_0));
  LUT5 #(
    .INIT(32'h74307340)) 
    RAMB36E1_inst_i_104
       (.I0(\FSM_onehot_STATE_reg[5]_0 ),
        .I1(\FSM_onehot_STATE_reg[5]_1 ),
        .I2(SQU_ADDR_IN[5]),
        .I3(ADDR_OUT[5]),
        .I4(out),
        .O(RAMB36E1_inst_i_104_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_104__0
       (.I0(SQU_DOUT_OUT[13]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(RAMB36E1_inst_44[13]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[16]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_104__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FCE230E2)) 
    RAMB36E1_inst_i_104__1
       (.I0(SQU_ADDR1[4]),
        .I1(SEL_BRAM[2]),
        .I2(MUL_MATRIX_ADDR[4]),
        .I3(SEL_BRAM[1]),
        .I4(RAMB36E1_inst_i_46__1_0[4]),
        .I5(SEL_BRAM[3]),
        .O(RAMB36E1_inst_i_104__1_n_0));
  LUT6 #(
    .INIT(64'h0088008833B800B8)) 
    RAMB36E1_inst_i_105__0
       (.I0(RAMB36E1_inst_i_46__1_1[3]),
        .I1(SEL_BRAM[2]),
        .I2(SQU_ADDR0[3]),
        .I3(SEL_BRAM[3]),
        .I4(RAMB36E1_inst_i_46__1_0[3]),
        .I5(SEL_BRAM[1]),
        .O(RAMB36E1_inst_i_105__0_n_0));
  LUT6 #(
    .INIT(64'h0000000069969669)) 
    RAMB36E1_inst_i_105__1
       (.I0(RAMB36E1_inst_i_276_n_0),
        .I1(RAMB36E1_inst_i_277_n_0),
        .I2(RAMB36E1_inst_i_278_n_0),
        .I3(RAMB36E1_inst_i_279_n_0),
        .I4(RAMB36E1_inst_i_280_n_0),
        .I5(RAMB36E1_inst_13),
        .O(MUL_RESULT_DOUT[15]));
  LUT5 #(
    .INIT(32'h74307340)) 
    RAMB36E1_inst_i_106
       (.I0(\FSM_onehot_STATE_reg[5]_0 ),
        .I1(\FSM_onehot_STATE_reg[5]_1 ),
        .I2(SQU_ADDR_IN[4]),
        .I3(ADDR_OUT[4]),
        .I4(out),
        .O(RAMB36E1_inst_i_106_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_106__0
       (.I0(SQU_DOUT_OUT[12]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(RAMB36E1_inst_44[12]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[15]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_106__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FCE230E2)) 
    RAMB36E1_inst_i_106__2
       (.I0(SQU_ADDR1[3]),
        .I1(SEL_BRAM[2]),
        .I2(MUL_MATRIX_ADDR[3]),
        .I3(SEL_BRAM[1]),
        .I4(RAMB36E1_inst_i_46__1_0[3]),
        .I5(SEL_BRAM[3]),
        .O(RAMB36E1_inst_i_106__2_n_0));
  LUT6 #(
    .INIT(64'h0088008833B800B8)) 
    RAMB36E1_inst_i_107__0
       (.I0(RAMB36E1_inst_i_46__1_1[2]),
        .I1(SEL_BRAM[2]),
        .I2(SQU_ADDR0[2]),
        .I3(SEL_BRAM[3]),
        .I4(RAMB36E1_inst_i_46__1_0[2]),
        .I5(SEL_BRAM[1]),
        .O(RAMB36E1_inst_i_107__0_n_0));
  LUT5 #(
    .INIT(32'h00009669)) 
    RAMB36E1_inst_i_107__1
       (.I0(RAMB36E1_inst_i_282_n_0),
        .I1(RAMB36E1_inst_i_283_n_0),
        .I2(RAMB36E1_inst_i_284_n_0),
        .I3(RAMB36E1_inst_i_285_n_0),
        .I4(RAMB36E1_inst_13),
        .O(MUL_RESULT_DOUT[14]));
  LUT5 #(
    .INIT(32'h74307340)) 
    RAMB36E1_inst_i_108
       (.I0(\FSM_onehot_STATE_reg[5]_0 ),
        .I1(\FSM_onehot_STATE_reg[5]_1 ),
        .I2(SQU_ADDR_IN[3]),
        .I3(ADDR_OUT[3]),
        .I4(out),
        .O(RAMB36E1_inst_i_108_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_108__0
       (.I0(SQU_DOUT_OUT[11]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(RAMB36E1_inst_44[11]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[14]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_108__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FCE230E2)) 
    RAMB36E1_inst_i_108__2
       (.I0(SQU_ADDR1[2]),
        .I1(SEL_BRAM[2]),
        .I2(MUL_MATRIX_ADDR[2]),
        .I3(SEL_BRAM[1]),
        .I4(RAMB36E1_inst_i_46__1_0[2]),
        .I5(SEL_BRAM[3]),
        .O(RAMB36E1_inst_i_108__2_n_0));
  LUT6 #(
    .INIT(64'h0088008833B800B8)) 
    RAMB36E1_inst_i_109__0
       (.I0(RAMB36E1_inst_i_46__1_1[1]),
        .I1(SEL_BRAM[2]),
        .I2(SQU_ADDR0[1]),
        .I3(SEL_BRAM[3]),
        .I4(RAMB36E1_inst_i_46__1_0[1]),
        .I5(SEL_BRAM[1]),
        .O(RAMB36E1_inst_i_109__0_n_0));
  LUT5 #(
    .INIT(32'h00009669)) 
    RAMB36E1_inst_i_109__1
       (.I0(RAMB36E1_inst_i_287_n_0),
        .I1(RAMB36E1_inst_i_288_n_0),
        .I2(RAMB36E1_inst_i_289_n_0),
        .I3(RAMB36E1_inst_i_290_n_0),
        .I4(RAMB36E1_inst_13),
        .O(MUL_RESULT_DOUT[13]));
  LUT5 #(
    .INIT(32'h74307340)) 
    RAMB36E1_inst_i_110
       (.I0(\FSM_onehot_STATE_reg[5]_0 ),
        .I1(\FSM_onehot_STATE_reg[5]_1 ),
        .I2(SQU_ADDR_IN[2]),
        .I3(ADDR_OUT[2]),
        .I4(out),
        .O(RAMB36E1_inst_i_110_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_110__0
       (.I0(SQU_DOUT_OUT[10]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(RAMB36E1_inst_44[10]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[13]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_110__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FCE230E2)) 
    RAMB36E1_inst_i_110__2
       (.I0(SQU_ADDR1[1]),
        .I1(SEL_BRAM[2]),
        .I2(MUL_MATRIX_ADDR[1]),
        .I3(SEL_BRAM[1]),
        .I4(RAMB36E1_inst_i_46__1_0[1]),
        .I5(SEL_BRAM[3]),
        .O(RAMB36E1_inst_i_110__2_n_0));
  LUT6 #(
    .INIT(64'h0088008833B800B8)) 
    RAMB36E1_inst_i_111__0
       (.I0(RAMB36E1_inst_i_46__1_1[0]),
        .I1(SEL_BRAM[2]),
        .I2(SQU_ADDR0[0]),
        .I3(SEL_BRAM[3]),
        .I4(RAMB36E1_inst_i_46__1_0[0]),
        .I5(SEL_BRAM[1]),
        .O(RAMB36E1_inst_i_111__0_n_0));
  LUT5 #(
    .INIT(32'h00009669)) 
    RAMB36E1_inst_i_111__1
       (.I0(RAMB36E1_inst_i_292_n_0),
        .I1(RAMB36E1_inst_i_293_n_0),
        .I2(RAMB36E1_inst_i_294_n_0),
        .I3(RAMB36E1_inst_i_295_n_0),
        .I4(RAMB36E1_inst_13),
        .O(MUL_RESULT_DOUT[12]));
  LUT5 #(
    .INIT(32'h74307340)) 
    RAMB36E1_inst_i_112
       (.I0(\FSM_onehot_STATE_reg[5]_0 ),
        .I1(\FSM_onehot_STATE_reg[5]_1 ),
        .I2(SQU_ADDR_IN[1]),
        .I3(ADDR_OUT[1]),
        .I4(out),
        .O(RAMB36E1_inst_i_112_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_112__0
       (.I0(SQU_DOUT_OUT[9]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(RAMB36E1_inst_44[9]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[12]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_112__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FCE230E2)) 
    RAMB36E1_inst_i_112__2
       (.I0(SQU_ADDR1[0]),
        .I1(SEL_BRAM[2]),
        .I2(MUL_MATRIX_ADDR[0]),
        .I3(SEL_BRAM[1]),
        .I4(RAMB36E1_inst_i_46__1_0[0]),
        .I5(SEL_BRAM[3]),
        .O(RAMB36E1_inst_i_112__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h01)) 
    RAMB36E1_inst_i_113__0
       (.I0(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .O(RAMB36E1_inst_i_113__0_n_0));
  LUT5 #(
    .INIT(32'h65666555)) 
    RAMB36E1_inst_i_113__1
       (.I0(RAMB36E1_inst_i_59__1_0[11]),
        .I1(RAMB36E1_inst_33),
        .I2(RAMB36E1_inst_i_297_n_0),
        .I3(\FSM_onehot_STATE_reg[4]_0 ),
        .I4(RAMB36E1_inst_i_298_n_0),
        .O(RAMB36E1_inst_i_113__1_n_0));
  LUT5 #(
    .INIT(32'h74307340)) 
    RAMB36E1_inst_i_114
       (.I0(\FSM_onehot_STATE_reg[5]_0 ),
        .I1(\FSM_onehot_STATE_reg[5]_1 ),
        .I2(SQU_ADDR_IN[0]),
        .I3(ADDR_OUT[0]),
        .I4(out),
        .O(RAMB36E1_inst_i_114_n_0));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    RAMB36E1_inst_i_114__0
       (.I0(RAMB36E1_inst_i_299_n_0),
        .I1(MUL_VECTOR_DIN[8]),
        .I2(MUL_MATRIX_DIN[3]),
        .I3(MUL_VECTOR_DIN[7]),
        .I4(MUL_MATRIX_DIN[4]),
        .I5(RAMB36E1_inst_i_300_n_0),
        .O(RAMB36E1_inst_i_114__0_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_115__0
       (.I0(SQU_DOUT_OUT[8]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(RAMB36E1_inst_44[8]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[11]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_115__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    RAMB36E1_inst_i_116
       (.I0(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[4]_0 ),
        .O(RAMB36E1_inst_i_116_n_0));
  LUT6 #(
    .INIT(64'h00000000956A6A95)) 
    RAMB36E1_inst_i_116__0
       (.I0(RAMB36E1_inst_i_302_n_0),
        .I1(MUL_MATRIX_DIN[9]),
        .I2(MUL_VECTOR_DIN[1]),
        .I3(RAMB36E1_inst_i_303_n_0),
        .I4(RAMB36E1_inst_i_304_n_0),
        .I5(RAMB36E1_inst_13),
        .O(MUL_RESULT_DOUT[10]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_117
       (.I0(SQU_DOUT_OUT[7]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(RAMB36E1_inst_44[7]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[10]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_117_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    RAMB36E1_inst_i_117__0
       (.I0(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I1(SEL_BRAM[2]),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hF9E5)) 
    RAMB36E1_inst_i_118
       (.I0(SEL_BRAM[1]),
        .I1(SEL_BRAM[0]),
        .I2(SEL_BRAM[3]),
        .I3(SEL_BRAM[2]),
        .O(\FSM_onehot_STATE_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h00009669)) 
    RAMB36E1_inst_i_118__0
       (.I0(RAMB36E1_inst_i_306_n_0),
        .I1(RAMB36E1_inst_i_307_n_0),
        .I2(RAMB36E1_inst_i_308_n_0),
        .I3(RAMB36E1_inst_i_309_n_0),
        .I4(RAMB36E1_inst_13),
        .O(MUL_RESULT_DOUT[9]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hCFF8)) 
    RAMB36E1_inst_i_119
       (.I0(SEL_BRAM[2]),
        .I1(SEL_BRAM[3]),
        .I2(SEL_BRAM[1]),
        .I3(SEL_BRAM[0]),
        .O(\FSM_onehot_STATE_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_119__0
       (.I0(SQU_DOUT_OUT[6]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(RAMB36E1_inst_44[6]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[9]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_119__0_n_0));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_11__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(MUL_RESULT_DOUT[31]),
        .I2(RAMB36E1_inst_i_58_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DIADI[31]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_11__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(MUL_RESULT_DOUT[31]),
        .I2(RAMB36E1_inst_i_57_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg[31]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_11__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(MUL_RESULT_DOUT[31]),
        .I2(RAMB36E1_inst_i_57__0_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[31]));
  LUT6 #(
    .INIT(64'h7887877887787887)) 
    RAMB36E1_inst_i_120
       (.I0(MUL_MATRIX_DIN[7]),
        .I1(MUL_VECTOR_DIN[1]),
        .I2(RAMB36E1_inst_i_311_n_0),
        .I3(RAMB36E1_inst_i_312_n_0),
        .I4(RAMB36E1_inst_i_313_n_0),
        .I5(RAMB36E1_inst_i_314_n_0),
        .O(RAMB36E1_inst_i_120_n_0));
  LUT5 #(
    .INIT(32'h65666555)) 
    RAMB36E1_inst_i_121__0
       (.I0(RAMB36E1_inst_i_59__1_0[8]),
        .I1(RAMB36E1_inst_33),
        .I2(RAMB36E1_inst_i_315_n_0),
        .I3(\FSM_onehot_STATE_reg[4]_0 ),
        .I4(RAMB36E1_inst_i_316_n_0),
        .O(RAMB36E1_inst_i_121__0_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_122
       (.I0(SQU_DOUT_OUT[5]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(RAMB36E1_inst_44[5]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[8]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_122_n_0));
  LUT6 #(
    .INIT(64'h2222222282888222)) 
    RAMB36E1_inst_i_123
       (.I0(RAMB36E1_inst_20),
        .I1(RAMB36E1_inst_i_318_n_0),
        .I2(RAMB36E1_inst_i_319_n_0),
        .I3(\FSM_onehot_STATE_reg[4]_0 ),
        .I4(RAMB36E1_inst_i_320_n_0),
        .I5(RAMB36E1_inst_33),
        .O(MUL_RESULT_DOUT[7]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_124
       (.I0(SQU_DOUT_OUT[4]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(RAMB36E1_inst_44[4]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[7]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_124_n_0));
  LUT6 #(
    .INIT(64'h2222222282888222)) 
    RAMB36E1_inst_i_125
       (.I0(RAMB36E1_inst_20),
        .I1(RAMB36E1_inst_i_322_n_0),
        .I2(RAMB36E1_inst_i_323_n_0),
        .I3(\FSM_onehot_STATE_reg[4]_0 ),
        .I4(RAMB36E1_inst_i_324_n_0),
        .I5(RAMB36E1_inst_33),
        .O(MUL_RESULT_DOUT[6]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_126
       (.I0(SQU_DOUT_OUT[3]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(RAMB36E1_inst_44[3]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[6]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_126_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_128
       (.I0(SQU_DOUT_OUT[2]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(RAMB36E1_inst_44[2]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[5]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_128_n_0));
  LUT6 #(
    .INIT(64'h2222222282888222)) 
    RAMB36E1_inst_i_129
       (.I0(RAMB36E1_inst_20),
        .I1(RAMB36E1_inst_i_329_n_0),
        .I2(RAMB36E1_inst_i_330_n_0),
        .I3(\FSM_onehot_STATE_reg[4]_0 ),
        .I4(RAMB36E1_inst_i_331_n_0),
        .I5(RAMB36E1_inst_33),
        .O(MUL_RESULT_DOUT[4]));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_12__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(MUL_RESULT_DOUT[30]),
        .I2(RAMB36E1_inst_3),
        .I3(MUL_MATRIX_DOUT),
        .I4(RAMB36E1_inst_i_62_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DIADI[30]));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_12__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(MUL_RESULT_DOUT[30]),
        .I2(RAMB36E1_inst_5),
        .I3(MUL_MATRIX_DOUT),
        .I4(RAMB36E1_inst_i_59_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg[30]));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_12__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(MUL_RESULT_DOUT[30]),
        .I2(RAMB36E1_inst_6),
        .I3(MUL_MATRIX_DOUT),
        .I4(RAMB36E1_inst_i_59__0_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[30]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_130
       (.I0(SQU_DOUT_OUT[1]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(RAMB36E1_inst_44[1]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[4]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_130_n_0));
  LUT6 #(
    .INIT(64'h2222222282888222)) 
    RAMB36E1_inst_i_131
       (.I0(RAMB36E1_inst_20),
        .I1(RAMB36E1_inst_i_333_n_0),
        .I2(RAMB36E1_inst_i_334_n_0),
        .I3(\FSM_onehot_STATE_reg[4]_0 ),
        .I4(RAMB36E1_inst_i_335_n_0),
        .I5(RAMB36E1_inst_33),
        .O(MUL_RESULT_DOUT[3]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_132
       (.I0(SQU_DOUT_OUT[0]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(RAMB36E1_inst_44[0]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[3]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_132_n_0));
  LUT6 #(
    .INIT(64'h6A95956A6A956A95)) 
    RAMB36E1_inst_i_133
       (.I0(RAMB36E1_inst_i_59__1_0[2]),
        .I1(MUL_MATRIX_DIN[1]),
        .I2(MUL_VECTOR_DIN[1]),
        .I3(RAMB36E1_inst_i_337_n_0),
        .I4(RAMB36E1_inst_33),
        .I5(MUL_RESULT_DIN[2]),
        .O(MUL_RESULT_DOUT[2]));
  LUT6 #(
    .INIT(64'h7888877787777888)) 
    RAMB36E1_inst_i_136
       (.I0(MUL_VECTOR_DIN[0]),
        .I1(MUL_MATRIX_DIN[1]),
        .I2(MUL_MATRIX_DIN[0]),
        .I3(MUL_VECTOR_DIN[1]),
        .I4(RAMB36E1_inst_i_59__1_0[1]),
        .I5(RAMB36E1_inst_i_340_n_0),
        .O(MUL_RESULT_DOUT[1]));
  LUT5 #(
    .INIT(32'h78877878)) 
    RAMB36E1_inst_i_139
       (.I0(MUL_MATRIX_DIN[0]),
        .I1(MUL_VECTOR_DIN[0]),
        .I2(RAMB36E1_inst_i_59__1_0[0]),
        .I3(RAMB36E1_inst_33),
        .I4(MUL_RESULT_DIN[0]),
        .O(MUL_RESULT_DOUT[0]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_13__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(MUL_RESULT_DOUT[29]),
        .I2(RAMB36E1_inst_i_64_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DIADI[29]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_13__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(MUL_RESULT_DOUT[29]),
        .I2(RAMB36E1_inst_i_60__0_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg[29]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_13__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(MUL_RESULT_DOUT[29]),
        .I2(RAMB36E1_inst_i_60__1_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[29]));
  LUT6 #(
    .INIT(64'h0033FC8800003088)) 
    RAMB36E1_inst_i_142
       (.I0(RAMB36E1_inst_i_44__1_0),
        .I1(SEL_BRAM[1]),
        .I2(MUL_RESULT_WREN),
        .I3(SEL_BRAM[2]),
        .I4(SEL_BRAM[3]),
        .I5(MUL_MATRIX_WREN),
        .O(RAMB36E1_inst_i_142_n_0));
  LUT6 #(
    .INIT(64'h0000000045404040)) 
    RAMB36E1_inst_i_143
       (.I0(SEL_BRAM[3]),
        .I1(MUL_RESULT_WREN),
        .I2(SEL_BRAM[1]),
        .I3(out),
        .I4(WEN_OUT),
        .I5(SEL_BRAM[2]),
        .O(RAMB36E1_inst_i_143_n_0));
  LUT6 #(
    .INIT(64'h0033FC8800003088)) 
    RAMB36E1_inst_i_144
       (.I0(SQU_RDEN1),
        .I1(SEL_BRAM[1]),
        .I2(MUL_RESULT_RDEN),
        .I3(SEL_BRAM[2]),
        .I4(SEL_BRAM[3]),
        .I5(MUL_VECTOR_RDEN),
        .O(RAMB36E1_inst_i_144_n_0));
  LUT6 #(
    .INIT(64'h2222222230333000)) 
    RAMB36E1_inst_i_145
       (.I0(MUL_VECTOR_RDEN),
        .I1(SEL_BRAM[3]),
        .I2(MUL_RESULT_RDEN),
        .I3(SEL_BRAM[1]),
        .I4(RAMB36E1_inst_i_45__1_0),
        .I5(SEL_BRAM[2]),
        .O(RAMB36E1_inst_i_145_n_0));
  LUT6 #(
    .INIT(64'h0033FC8800003088)) 
    RAMB36E1_inst_i_146
       (.I0(SQU_ADDR1[8]),
        .I1(SEL_BRAM[1]),
        .I2(RAMB36E1_inst_i_46__1_0[8]),
        .I3(SEL_BRAM[2]),
        .I4(SEL_BRAM[3]),
        .I5(MUL_MATRIX_ADDR[8]),
        .O(RAMB36E1_inst_i_146_n_0));
  LUT6 #(
    .INIT(64'h2222222230333000)) 
    RAMB36E1_inst_i_147
       (.I0(RAMB36E1_inst_i_46__1_1[8]),
        .I1(SEL_BRAM[3]),
        .I2(RAMB36E1_inst_i_46__1_0[8]),
        .I3(SEL_BRAM[1]),
        .I4(SQU_ADDR0[8]),
        .I5(SEL_BRAM[2]),
        .O(RAMB36E1_inst_i_147_n_0));
  LUT6 #(
    .INIT(64'h0033FC8800003088)) 
    RAMB36E1_inst_i_148
       (.I0(SQU_ADDR1[7]),
        .I1(SEL_BRAM[1]),
        .I2(RAMB36E1_inst_i_46__1_0[7]),
        .I3(SEL_BRAM[2]),
        .I4(SEL_BRAM[3]),
        .I5(MUL_MATRIX_ADDR[7]),
        .O(RAMB36E1_inst_i_148_n_0));
  LUT6 #(
    .INIT(64'h2222222230333000)) 
    RAMB36E1_inst_i_149
       (.I0(RAMB36E1_inst_i_46__1_1[7]),
        .I1(SEL_BRAM[3]),
        .I2(RAMB36E1_inst_i_46__1_0[7]),
        .I3(SEL_BRAM[1]),
        .I4(SQU_ADDR0[7]),
        .I5(SEL_BRAM[2]),
        .O(RAMB36E1_inst_i_149_n_0));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_14__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(MUL_RESULT_DOUT[28]),
        .I2(RAMB36E1_inst_7),
        .I3(RAMB36E1_inst_4[8]),
        .I4(RAMB36E1_inst_i_62_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DIADI[28]));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_14__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(MUL_RESULT_DOUT[28]),
        .I2(RAMB36E1_inst_8),
        .I3(RAMB36E1_inst_4[8]),
        .I4(RAMB36E1_inst_i_59_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg[28]));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_14__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(MUL_RESULT_DOUT[28]),
        .I2(RAMB36E1_inst_9),
        .I3(RAMB36E1_inst_4[8]),
        .I4(RAMB36E1_inst_i_59__0_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[28]));
  LUT6 #(
    .INIT(64'h0033FC8800003088)) 
    RAMB36E1_inst_i_150
       (.I0(SQU_ADDR1[6]),
        .I1(SEL_BRAM[1]),
        .I2(RAMB36E1_inst_i_46__1_0[6]),
        .I3(SEL_BRAM[2]),
        .I4(SEL_BRAM[3]),
        .I5(MUL_MATRIX_ADDR[6]),
        .O(RAMB36E1_inst_i_150_n_0));
  LUT6 #(
    .INIT(64'h2222222230333000)) 
    RAMB36E1_inst_i_151
       (.I0(RAMB36E1_inst_i_46__1_1[6]),
        .I1(SEL_BRAM[3]),
        .I2(RAMB36E1_inst_i_46__1_0[6]),
        .I3(SEL_BRAM[1]),
        .I4(SQU_ADDR0[6]),
        .I5(SEL_BRAM[2]),
        .O(RAMB36E1_inst_i_151_n_0));
  LUT6 #(
    .INIT(64'h0033FC8800003088)) 
    RAMB36E1_inst_i_152
       (.I0(SQU_ADDR1[5]),
        .I1(SEL_BRAM[1]),
        .I2(RAMB36E1_inst_i_46__1_0[5]),
        .I3(SEL_BRAM[2]),
        .I4(SEL_BRAM[3]),
        .I5(MUL_MATRIX_ADDR[5]),
        .O(RAMB36E1_inst_i_152_n_0));
  LUT6 #(
    .INIT(64'h2222222230333000)) 
    RAMB36E1_inst_i_153
       (.I0(RAMB36E1_inst_i_46__1_1[5]),
        .I1(SEL_BRAM[3]),
        .I2(RAMB36E1_inst_i_46__1_0[5]),
        .I3(SEL_BRAM[1]),
        .I4(SQU_ADDR0[5]),
        .I5(SEL_BRAM[2]),
        .O(RAMB36E1_inst_i_153_n_0));
  LUT6 #(
    .INIT(64'h0033FC8800003088)) 
    RAMB36E1_inst_i_154
       (.I0(SQU_ADDR1[4]),
        .I1(SEL_BRAM[1]),
        .I2(RAMB36E1_inst_i_46__1_0[4]),
        .I3(SEL_BRAM[2]),
        .I4(SEL_BRAM[3]),
        .I5(MUL_MATRIX_ADDR[4]),
        .O(RAMB36E1_inst_i_154_n_0));
  LUT6 #(
    .INIT(64'h2222222230333000)) 
    RAMB36E1_inst_i_155
       (.I0(RAMB36E1_inst_i_46__1_1[4]),
        .I1(SEL_BRAM[3]),
        .I2(RAMB36E1_inst_i_46__1_0[4]),
        .I3(SEL_BRAM[1]),
        .I4(SQU_ADDR0[4]),
        .I5(SEL_BRAM[2]),
        .O(RAMB36E1_inst_i_155_n_0));
  LUT6 #(
    .INIT(64'h0033FC8800003088)) 
    RAMB36E1_inst_i_156
       (.I0(SQU_ADDR1[3]),
        .I1(SEL_BRAM[1]),
        .I2(RAMB36E1_inst_i_46__1_0[3]),
        .I3(SEL_BRAM[2]),
        .I4(SEL_BRAM[3]),
        .I5(MUL_MATRIX_ADDR[3]),
        .O(RAMB36E1_inst_i_156_n_0));
  LUT6 #(
    .INIT(64'h2222222230333000)) 
    RAMB36E1_inst_i_157
       (.I0(RAMB36E1_inst_i_46__1_1[3]),
        .I1(SEL_BRAM[3]),
        .I2(RAMB36E1_inst_i_46__1_0[3]),
        .I3(SEL_BRAM[1]),
        .I4(SQU_ADDR0[3]),
        .I5(SEL_BRAM[2]),
        .O(RAMB36E1_inst_i_157_n_0));
  LUT6 #(
    .INIT(64'h0033FC8800003088)) 
    RAMB36E1_inst_i_158
       (.I0(SQU_ADDR1[2]),
        .I1(SEL_BRAM[1]),
        .I2(RAMB36E1_inst_i_46__1_0[2]),
        .I3(SEL_BRAM[2]),
        .I4(SEL_BRAM[3]),
        .I5(MUL_MATRIX_ADDR[2]),
        .O(RAMB36E1_inst_i_158_n_0));
  LUT6 #(
    .INIT(64'h2222222230333000)) 
    RAMB36E1_inst_i_159
       (.I0(RAMB36E1_inst_i_46__1_1[2]),
        .I1(SEL_BRAM[3]),
        .I2(RAMB36E1_inst_i_46__1_0[2]),
        .I3(SEL_BRAM[1]),
        .I4(SQU_ADDR0[2]),
        .I5(SEL_BRAM[2]),
        .O(RAMB36E1_inst_i_159_n_0));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_15__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(MUL_RESULT_DOUT[27]),
        .I2(RAMB36E1_inst_10),
        .I3(RAMB36E1_inst_4[7]),
        .I4(RAMB36E1_inst_i_62_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DIADI[27]));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_15__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(MUL_RESULT_DOUT[27]),
        .I2(RAMB36E1_inst_11),
        .I3(RAMB36E1_inst_4[7]),
        .I4(RAMB36E1_inst_i_59_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg[27]));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_15__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(MUL_RESULT_DOUT[27]),
        .I2(RAMB36E1_inst_12),
        .I3(RAMB36E1_inst_4[7]),
        .I4(RAMB36E1_inst_i_59__0_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[27]));
  LUT6 #(
    .INIT(64'h0033FC8800003088)) 
    RAMB36E1_inst_i_160
       (.I0(SQU_ADDR1[1]),
        .I1(SEL_BRAM[1]),
        .I2(RAMB36E1_inst_i_46__1_0[1]),
        .I3(SEL_BRAM[2]),
        .I4(SEL_BRAM[3]),
        .I5(MUL_MATRIX_ADDR[1]),
        .O(RAMB36E1_inst_i_160_n_0));
  LUT6 #(
    .INIT(64'h2222222230333000)) 
    RAMB36E1_inst_i_161
       (.I0(RAMB36E1_inst_i_46__1_1[1]),
        .I1(SEL_BRAM[3]),
        .I2(RAMB36E1_inst_i_46__1_0[1]),
        .I3(SEL_BRAM[1]),
        .I4(SQU_ADDR0[1]),
        .I5(SEL_BRAM[2]),
        .O(RAMB36E1_inst_i_161_n_0));
  LUT6 #(
    .INIT(64'h0033FC8800003088)) 
    RAMB36E1_inst_i_162
       (.I0(SQU_ADDR1[0]),
        .I1(SEL_BRAM[1]),
        .I2(RAMB36E1_inst_i_46__1_0[0]),
        .I3(SEL_BRAM[2]),
        .I4(SEL_BRAM[3]),
        .I5(MUL_MATRIX_ADDR[0]),
        .O(RAMB36E1_inst_i_162_n_0));
  LUT6 #(
    .INIT(64'h2222222230333000)) 
    RAMB36E1_inst_i_163
       (.I0(RAMB36E1_inst_i_46__1_1[0]),
        .I1(SEL_BRAM[3]),
        .I2(RAMB36E1_inst_i_46__1_0[0]),
        .I3(SEL_BRAM[1]),
        .I4(SQU_ADDR0[0]),
        .I5(SEL_BRAM[2]),
        .O(RAMB36E1_inst_i_163_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    RAMB36E1_inst_i_164
       (.I0(RAMB36E1_inst_i_372_n_0),
        .I1(RAMB36E1_inst_i_373_n_0),
        .I2(RAMB36E1_inst_i_374_n_0),
        .I3(RAMB36E1_inst_i_375_n_0),
        .O(RAMB36E1_inst_i_164_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    RAMB36E1_inst_i_165
       (.I0(RAMB36E1_inst_i_376_n_0),
        .I1(RAMB36E1_inst_i_377_n_0),
        .I2(RAMB36E1_inst_i_378_n_0),
        .I3(RAMB36E1_inst_i_379_n_0),
        .O(RAMB36E1_inst_i_165_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    RAMB36E1_inst_i_166
       (.I0(RAMB36E1_inst_i_380_n_0),
        .I1(RAMB36E1_inst_i_381_n_0),
        .I2(RAMB36E1_inst_i_382_n_0),
        .I3(RAMB36E1_inst_i_383_n_0),
        .O(RAMB36E1_inst_i_166_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    RAMB36E1_inst_i_167
       (.I0(RAMB36E1_inst_i_384_n_0),
        .I1(RAMB36E1_inst_i_385_n_0),
        .I2(RAMB36E1_inst_i_386_n_0),
        .I3(RAMB36E1_inst_i_387_n_0),
        .O(RAMB36E1_inst_i_167_n_0));
  LUT4 #(
    .INIT(16'h00E2)) 
    RAMB36E1_inst_i_168
       (.I0(RAMB36E1_inst_i_388_n_0),
        .I1(\FSM_onehot_STATE_reg[4]_0 ),
        .I2(RAMB36E1_inst_i_389_n_0),
        .I3(RAMB36E1_inst_33),
        .O(RAMB36E1_inst_i_168_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF2002)) 
    RAMB36E1_inst_i_16__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(RAMB36E1_inst_13),
        .I2(RAMB36E1_inst_i_72__0_n_0),
        .I3(RAMB36E1_inst_i_73__1_n_0),
        .I4(RAMB36E1_inst_i_74_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DIADI[26]));
  LUT6 #(
    .INIT(64'h00000000FFFF2002)) 
    RAMB36E1_inst_i_16__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(RAMB36E1_inst_13),
        .I2(RAMB36E1_inst_i_72__0_n_0),
        .I3(RAMB36E1_inst_i_73__1_n_0),
        .I4(RAMB36E1_inst_i_63_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg[26]));
  LUT6 #(
    .INIT(64'h00000000FFFF2002)) 
    RAMB36E1_inst_i_16__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(RAMB36E1_inst_13),
        .I2(RAMB36E1_inst_i_72__0_n_0),
        .I3(RAMB36E1_inst_i_73__1_n_0),
        .I4(RAMB36E1_inst_i_63__0_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[26]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0110)) 
    RAMB36E1_inst_i_170
       (.I0(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(\FSM_onehot_STATE_reg[4]_0 ),
        .O(\FSM_onehot_STATE_reg[5]_rep_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    RAMB36E1_inst_i_171
       (.I0(RAMB36E1_inst_i_390_n_0),
        .I1(RAMB36E1_inst_i_391_n_0),
        .I2(RAMB36E1_inst_i_392_n_0),
        .I3(RAMB36E1_inst_i_393_n_0),
        .O(RAMB36E1_inst_i_171_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    RAMB36E1_inst_i_172
       (.I0(RAMB36E1_inst_i_394_n_0),
        .I1(RAMB36E1_inst_i_395_n_0),
        .I2(RAMB36E1_inst_i_396_n_0),
        .I3(RAMB36E1_inst_i_397_n_0),
        .O(RAMB36E1_inst_i_172_n_0));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    RAMB36E1_inst_i_173
       (.I0(RAMB36E1_inst_i_398_n_0),
        .I1(RAMB36E1_inst_i_399_n_0),
        .I2(MUL_VECTOR_DIN[7]),
        .I3(MUL_MATRIX_DIN[23]),
        .I4(MUL_VECTOR_DIN[6]),
        .I5(MUL_MATRIX_DIN[24]),
        .O(RAMB36E1_inst_i_173_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    RAMB36E1_inst_i_174
       (.I0(RAMB36E1_inst_i_400_n_0),
        .I1(RAMB36E1_inst_i_401_n_0),
        .I2(RAMB36E1_inst_i_402_n_0),
        .I3(RAMB36E1_inst_i_403_n_0),
        .O(RAMB36E1_inst_i_174_n_0));
  LUT5 #(
    .INIT(32'h55559A95)) 
    RAMB36E1_inst_i_175
       (.I0(RAMB36E1_inst_i_59__1_0[30]),
        .I1(RAMB36E1_inst_i_404_n_0),
        .I2(\FSM_onehot_STATE_reg[4]_0 ),
        .I3(RAMB36E1_inst_i_405_n_0),
        .I4(RAMB36E1_inst_33),
        .O(RAMB36E1_inst_i_175_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    RAMB36E1_inst_i_178
       (.I0(RAMB36E1_inst_i_407_n_0),
        .I1(RAMB36E1_inst_i_408_n_0),
        .I2(RAMB36E1_inst_i_409_n_0),
        .I3(RAMB36E1_inst_i_410_n_0),
        .O(RAMB36E1_inst_i_178_n_0));
  LUT6 #(
    .INIT(64'h8777788878888777)) 
    RAMB36E1_inst_i_179
       (.I0(MUL_VECTOR_DIN[1]),
        .I1(MUL_MATRIX_DIN[28]),
        .I2(MUL_VECTOR_DIN[2]),
        .I3(MUL_MATRIX_DIN[27]),
        .I4(RAMB36E1_inst_i_411_n_0),
        .I5(RAMB36E1_inst_i_412_n_0),
        .O(RAMB36E1_inst_i_179_n_0));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_17__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(MUL_RESULT_DOUT[25]),
        .I2(RAMB36E1_inst_14),
        .I3(RAMB36E1_inst_4[6]),
        .I4(RAMB36E1_inst_i_62_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DIADI[25]));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_17__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(MUL_RESULT_DOUT[25]),
        .I2(RAMB36E1_inst_15),
        .I3(RAMB36E1_inst_4[6]),
        .I4(RAMB36E1_inst_i_59_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg[25]));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_17__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(MUL_RESULT_DOUT[25]),
        .I2(RAMB36E1_inst_16),
        .I3(RAMB36E1_inst_4[6]),
        .I4(RAMB36E1_inst_i_59__0_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[25]));
  LUT4 #(
    .INIT(16'h6996)) 
    RAMB36E1_inst_i_180
       (.I0(RAMB36E1_inst_i_413_n_0),
        .I1(RAMB36E1_inst_i_414_n_0),
        .I2(RAMB36E1_inst_i_415_n_0),
        .I3(RAMB36E1_inst_i_416_n_0),
        .O(RAMB36E1_inst_i_180_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    RAMB36E1_inst_i_181
       (.I0(RAMB36E1_inst_i_417_n_0),
        .I1(RAMB36E1_inst_i_418_n_0),
        .I2(RAMB36E1_inst_i_419_n_0),
        .I3(RAMB36E1_inst_i_420_n_0),
        .O(RAMB36E1_inst_i_181_n_0));
  LUT5 #(
    .INIT(32'h55559A95)) 
    RAMB36E1_inst_i_182
       (.I0(RAMB36E1_inst_i_59__1_0[29]),
        .I1(RAMB36E1_inst_i_421_n_0),
        .I2(\FSM_onehot_STATE_reg[4]_0 ),
        .I3(RAMB36E1_inst_i_422_n_0),
        .I4(RAMB36E1_inst_33),
        .O(RAMB36E1_inst_i_182_n_0));
  MUXF7 RAMB36E1_inst_i_184
       (.I0(RAMB36E1_inst_i_423_n_0),
        .I1(RAMB36E1_inst_i_424_n_0),
        .O(MUL_MATRIX_DIN[0]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    RAMB36E1_inst_i_185
       (.I0(RAMB36E1_inst_i_425_n_0),
        .I1(RAMB36E1_inst_i_426_n_0),
        .I2(MUL_MATRIX_DIN[27]),
        .I3(MUL_VECTOR_DIN[1]),
        .O(RAMB36E1_inst_i_185_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    RAMB36E1_inst_i_186
       (.I0(RAMB36E1_inst_i_427_n_0),
        .I1(RAMB36E1_inst_i_428_n_0),
        .I2(RAMB36E1_inst_i_429_n_0),
        .I3(RAMB36E1_inst_i_430_n_0),
        .O(RAMB36E1_inst_i_186_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    RAMB36E1_inst_i_187
       (.I0(RAMB36E1_inst_i_431_n_0),
        .I1(RAMB36E1_inst_i_432_n_0),
        .I2(RAMB36E1_inst_i_433_n_0),
        .I3(RAMB36E1_inst_i_434_n_0),
        .O(RAMB36E1_inst_i_187_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    RAMB36E1_inst_i_188
       (.I0(RAMB36E1_inst_i_435_n_0),
        .I1(RAMB36E1_inst_i_436_n_0),
        .I2(RAMB36E1_inst_i_437_n_0),
        .I3(RAMB36E1_inst_i_438_n_0),
        .O(RAMB36E1_inst_i_188_n_0));
  LUT5 #(
    .INIT(32'h55559A95)) 
    RAMB36E1_inst_i_189
       (.I0(RAMB36E1_inst_i_59__1_0[28]),
        .I1(RAMB36E1_inst_i_439_n_0),
        .I2(\FSM_onehot_STATE_reg[4]_0 ),
        .I3(RAMB36E1_inst_i_440_n_0),
        .I4(RAMB36E1_inst_33),
        .O(RAMB36E1_inst_i_189_n_0));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_18__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(MUL_RESULT_DOUT[24]),
        .I2(RAMB36E1_inst_17),
        .I3(RAMB36E1_inst_4[5]),
        .I4(RAMB36E1_inst_i_62_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DIADI[24]));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_18__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(MUL_RESULT_DOUT[24]),
        .I2(RAMB36E1_inst_18),
        .I3(RAMB36E1_inst_4[5]),
        .I4(RAMB36E1_inst_i_59_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg[24]));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_18__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(MUL_RESULT_DOUT[24]),
        .I2(RAMB36E1_inst_19),
        .I3(RAMB36E1_inst_4[5]),
        .I4(RAMB36E1_inst_i_59__0_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[24]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    RAMB36E1_inst_i_190
       (.I0(RAMB36E1_inst_i_441_n_0),
        .I1(RAMB36E1_inst_i_442_n_0),
        .I2(RAMB36E1_inst_i_443_n_0),
        .I3(RAMB36E1_inst_i_444_n_0),
        .I4(RAMB36E1_inst_i_445_n_0),
        .I5(RAMB36E1_inst_i_446_n_0),
        .O(RAMB36E1_inst_i_190_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_191
       (.I0(MUL_MATRIX_DIN[22]),
        .I1(MUL_VECTOR_DIN[5]),
        .I2(MUL_MATRIX_DIN[21]),
        .I3(MUL_VECTOR_DIN[6]),
        .I4(RAMB36E1_inst_i_447_n_0),
        .O(RAMB36E1_inst_i_191_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_192
       (.I0(MUL_VECTOR_DIN[1]),
        .I1(MUL_MATRIX_DIN[26]),
        .I2(MUL_VECTOR_DIN[2]),
        .I3(MUL_MATRIX_DIN[25]),
        .I4(RAMB36E1_inst_i_448_n_0),
        .O(RAMB36E1_inst_i_192_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    RAMB36E1_inst_i_193
       (.I0(RAMB36E1_inst_i_449_n_0),
        .I1(RAMB36E1_inst_i_450_n_0),
        .I2(RAMB36E1_inst_i_451_n_0),
        .I3(RAMB36E1_inst_i_452_n_0),
        .O(RAMB36E1_inst_i_193_n_0));
  LUT5 #(
    .INIT(32'h55559A95)) 
    RAMB36E1_inst_i_194
       (.I0(RAMB36E1_inst_i_59__1_0[27]),
        .I1(RAMB36E1_inst_i_453_n_0),
        .I2(\FSM_onehot_STATE_reg[4]_0 ),
        .I3(RAMB36E1_inst_i_454_n_0),
        .I4(RAMB36E1_inst_33),
        .O(RAMB36E1_inst_i_194_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_196
       (.I0(DOADO[26]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOUT[26]),
        .I4(DOUT_SAMP[26]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_196_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_197
       (.I0(DOADO[26]),
        .I1(\FSM_onehot_STATE_reg[7]_0 ),
        .I2(DOUT[26]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[26]),
        .O(RAMB36E1_inst_i_197_n_0));
  LUT5 #(
    .INIT(32'h87777888)) 
    RAMB36E1_inst_i_199
       (.I0(MUL_MATRIX_DIN[26]),
        .I1(MUL_VECTOR_DIN[0]),
        .I2(MUL_MATRIX_DIN[0]),
        .I3(MUL_VECTOR_DIN[26]),
        .I4(RAMB36E1_inst_i_455_n_0),
        .O(RAMB36E1_inst_i_199_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF2002)) 
    RAMB36E1_inst_i_19__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(RAMB36E1_inst_13),
        .I2(RAMB36E1_inst_i_81__2_n_0),
        .I3(RAMB36E1_inst_i_82__1_n_0),
        .I4(RAMB36E1_inst_i_83_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DIADI[23]));
  LUT6 #(
    .INIT(64'h00000000FFFF2002)) 
    RAMB36E1_inst_i_19__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(RAMB36E1_inst_13),
        .I2(RAMB36E1_inst_i_81__2_n_0),
        .I3(RAMB36E1_inst_i_82__1_n_0),
        .I4(RAMB36E1_inst_i_66__0_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg[23]));
  LUT6 #(
    .INIT(64'h00000000FFFF2002)) 
    RAMB36E1_inst_i_19__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(RAMB36E1_inst_13),
        .I2(RAMB36E1_inst_i_81__2_n_0),
        .I3(RAMB36E1_inst_i_82__1_n_0),
        .I4(RAMB36E1_inst_i_66__1_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[23]));
  LUT5 #(
    .INIT(32'hFFFEAAFE)) 
    RAMB36E1_inst_i_1__0
       (.I0(RAMB36E1_inst_2),
        .I1(B_WEN_1),
        .I2(B_REN_INT[1]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(REN_IN),
        .O(RDEN_BRAM_0));
  LUT5 #(
    .INIT(32'hFFFEAAFE)) 
    RAMB36E1_inst_i_1__1
       (.I0(RAMB36E1_inst_2),
        .I1(B_WEN_2),
        .I2(B_REN_INT[2]),
        .I3(FIRST_SQUARING_IN_CHAIN),
        .I4(REN_IN),
        .O(RDEN_BRAM_1));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_200
       (.I0(MUL_MATRIX_DIN[10]),
        .I1(MUL_VECTOR_DIN[16]),
        .I2(MUL_MATRIX_DIN[9]),
        .I3(MUL_VECTOR_DIN[17]),
        .I4(RAMB36E1_inst_i_456_n_0),
        .O(RAMB36E1_inst_i_200_n_0));
  LUT5 #(
    .INIT(32'h87777888)) 
    RAMB36E1_inst_i_201
       (.I0(MUL_MATRIX_DIN[6]),
        .I1(MUL_VECTOR_DIN[20]),
        .I2(MUL_MATRIX_DIN[5]),
        .I3(MUL_VECTOR_DIN[21]),
        .I4(RAMB36E1_inst_i_457_n_0),
        .O(RAMB36E1_inst_i_201_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_202
       (.I0(MUL_MATRIX_DIN[14]),
        .I1(MUL_VECTOR_DIN[12]),
        .I2(MUL_MATRIX_DIN[13]),
        .I3(MUL_VECTOR_DIN[13]),
        .I4(RAMB36E1_inst_i_458_n_0),
        .O(RAMB36E1_inst_i_202_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    RAMB36E1_inst_i_203
       (.I0(RAMB36E1_inst_i_459_n_0),
        .I1(RAMB36E1_inst_i_460_n_0),
        .I2(MUL_MATRIX_DIN[25]),
        .I3(MUL_VECTOR_DIN[1]),
        .O(RAMB36E1_inst_i_203_n_0));
  LUT6 #(
    .INIT(64'h7888877787777888)) 
    RAMB36E1_inst_i_204
       (.I0(MUL_VECTOR_DIN[2]),
        .I1(MUL_MATRIX_DIN[24]),
        .I2(MUL_MATRIX_DIN[23]),
        .I3(MUL_VECTOR_DIN[3]),
        .I4(RAMB36E1_inst_i_461_n_0),
        .I5(RAMB36E1_inst_i_462_n_0),
        .O(RAMB36E1_inst_i_204_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_206
       (.I0(MUL_MATRIX_DIN[22]),
        .I1(MUL_VECTOR_DIN[3]),
        .I2(MUL_MATRIX_DIN[21]),
        .I3(MUL_VECTOR_DIN[4]),
        .I4(RAMB36E1_inst_i_463_n_0),
        .O(RAMB36E1_inst_i_206_n_0));
  LUT5 #(
    .INIT(32'h87777888)) 
    RAMB36E1_inst_i_207
       (.I0(MUL_MATRIX_DIN[18]),
        .I1(MUL_VECTOR_DIN[7]),
        .I2(MUL_MATRIX_DIN[17]),
        .I3(MUL_VECTOR_DIN[8]),
        .I4(RAMB36E1_inst_i_464_n_0),
        .O(RAMB36E1_inst_i_207_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    RAMB36E1_inst_i_208
       (.I0(RAMB36E1_inst_i_465_n_0),
        .I1(RAMB36E1_inst_i_466_n_0),
        .I2(RAMB36E1_inst_i_467_n_0),
        .I3(RAMB36E1_inst_i_468_n_0),
        .O(RAMB36E1_inst_i_208_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    RAMB36E1_inst_i_209
       (.I0(RAMB36E1_inst_i_469_n_0),
        .I1(RAMB36E1_inst_i_470_n_0),
        .I2(RAMB36E1_inst_i_471_n_0),
        .I3(RAMB36E1_inst_i_472_n_0),
        .I4(RAMB36E1_inst_i_473_n_0),
        .O(RAMB36E1_inst_i_209_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF8200)) 
    RAMB36E1_inst_i_20__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(RAMB36E1_inst_i_84__1_n_0),
        .I2(RAMB36E1_inst_i_85__1_n_0),
        .I3(RAMB36E1_inst_20),
        .I4(RAMB36E1_inst_i_87_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DIADI[22]));
  LUT6 #(
    .INIT(64'h00000000FFFF8200)) 
    RAMB36E1_inst_i_20__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(RAMB36E1_inst_i_84__1_n_0),
        .I2(RAMB36E1_inst_i_85__1_n_0),
        .I3(RAMB36E1_inst_20),
        .I4(RAMB36E1_inst_i_67_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg[22]));
  LUT6 #(
    .INIT(64'h00000000FFFF8200)) 
    RAMB36E1_inst_i_20__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(RAMB36E1_inst_i_84__1_n_0),
        .I2(RAMB36E1_inst_i_85__1_n_0),
        .I3(RAMB36E1_inst_20),
        .I4(RAMB36E1_inst_i_67__0_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[22]));
  LUT5 #(
    .INIT(32'h55559A95)) 
    RAMB36E1_inst_i_210
       (.I0(RAMB36E1_inst_i_59__1_0[25]),
        .I1(RAMB36E1_inst_i_474_n_0),
        .I2(\FSM_onehot_STATE_reg[4]_0 ),
        .I3(RAMB36E1_inst_i_475_n_0),
        .I4(RAMB36E1_inst_33),
        .O(RAMB36E1_inst_i_210_n_0));
  LUT6 #(
    .INIT(64'h7887877887787887)) 
    RAMB36E1_inst_i_211
       (.I0(MUL_MATRIX_DIN[23]),
        .I1(MUL_VECTOR_DIN[1]),
        .I2(RAMB36E1_inst_i_476_n_0),
        .I3(RAMB36E1_inst_i_477_n_0),
        .I4(RAMB36E1_inst_i_478_n_0),
        .I5(RAMB36E1_inst_i_479_n_0),
        .O(RAMB36E1_inst_i_211_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_212
       (.I0(MUL_MATRIX_DIN[10]),
        .I1(MUL_VECTOR_DIN[14]),
        .I2(MUL_MATRIX_DIN[9]),
        .I3(MUL_VECTOR_DIN[15]),
        .I4(RAMB36E1_inst_i_480_n_0),
        .O(RAMB36E1_inst_i_212_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_213
       (.I0(MUL_MATRIX_DIN[14]),
        .I1(MUL_VECTOR_DIN[10]),
        .I2(MUL_MATRIX_DIN[13]),
        .I3(MUL_VECTOR_DIN[11]),
        .I4(RAMB36E1_inst_i_481_n_0),
        .O(RAMB36E1_inst_i_213_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    RAMB36E1_inst_i_214
       (.I0(RAMB36E1_inst_i_482_n_0),
        .I1(RAMB36E1_inst_i_483_n_0),
        .I2(RAMB36E1_inst_i_484_n_0),
        .I3(RAMB36E1_inst_i_485_n_0),
        .O(RAMB36E1_inst_i_214_n_0));
  LUT5 #(
    .INIT(32'h65666555)) 
    RAMB36E1_inst_i_215
       (.I0(RAMB36E1_inst_i_59__1_0[24]),
        .I1(RAMB36E1_inst_33),
        .I2(RAMB36E1_inst_i_486_n_0),
        .I3(\FSM_onehot_STATE_reg[4]_0 ),
        .I4(RAMB36E1_inst_i_487_n_0),
        .O(RAMB36E1_inst_i_215_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_216
       (.I0(DOADO[23]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOUT[23]),
        .I4(DOUT_SAMP[23]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_216_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_217
       (.I0(DOADO[23]),
        .I1(\FSM_onehot_STATE_reg[7]_0 ),
        .I2(DOUT[23]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[23]),
        .O(RAMB36E1_inst_i_217_n_0));
  LUT5 #(
    .INIT(32'h87777888)) 
    RAMB36E1_inst_i_218
       (.I0(MUL_MATRIX_DIN[20]),
        .I1(MUL_VECTOR_DIN[3]),
        .I2(MUL_MATRIX_DIN[19]),
        .I3(MUL_VECTOR_DIN[4]),
        .I4(RAMB36E1_inst_i_488_n_0),
        .O(RAMB36E1_inst_i_218_n_0));
  LUT5 #(
    .INIT(32'h87777888)) 
    RAMB36E1_inst_i_219
       (.I0(MUL_MATRIX_DIN[1]),
        .I1(MUL_VECTOR_DIN[22]),
        .I2(MUL_MATRIX_DIN[2]),
        .I3(MUL_VECTOR_DIN[21]),
        .I4(RAMB36E1_inst_i_489_n_0),
        .O(RAMB36E1_inst_i_219_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF2002)) 
    RAMB36E1_inst_i_21__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(RAMB36E1_inst_13),
        .I2(RAMB36E1_inst_i_88__2_n_0),
        .I3(RAMB36E1_inst_i_89__2_n_0),
        .I4(RAMB36E1_inst_i_90_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DIADI[21]));
  LUT6 #(
    .INIT(64'h00000000FFFF2002)) 
    RAMB36E1_inst_i_21__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(RAMB36E1_inst_13),
        .I2(RAMB36E1_inst_i_88__2_n_0),
        .I3(RAMB36E1_inst_i_89__2_n_0),
        .I4(RAMB36E1_inst_i_68_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg[21]));
  LUT6 #(
    .INIT(64'h00000000FFFF2002)) 
    RAMB36E1_inst_i_21__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(RAMB36E1_inst_13),
        .I2(RAMB36E1_inst_i_88__2_n_0),
        .I3(RAMB36E1_inst_i_89__2_n_0),
        .I4(RAMB36E1_inst_i_68__0_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[21]));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_220
       (.I0(MUL_MATRIX_DIN[8]),
        .I1(MUL_VECTOR_DIN[15]),
        .I2(MUL_MATRIX_DIN[7]),
        .I3(MUL_VECTOR_DIN[16]),
        .I4(RAMB36E1_inst_i_490_n_0),
        .O(RAMB36E1_inst_i_220_n_0));
  LUT5 #(
    .INIT(32'h87777888)) 
    RAMB36E1_inst_i_221
       (.I0(MUL_MATRIX_DIN[18]),
        .I1(MUL_VECTOR_DIN[5]),
        .I2(MUL_MATRIX_DIN[17]),
        .I3(MUL_VECTOR_DIN[6]),
        .I4(RAMB36E1_inst_i_491_n_0),
        .O(RAMB36E1_inst_i_221_n_0));
  LUT5 #(
    .INIT(32'h87777888)) 
    RAMB36E1_inst_i_222
       (.I0(MUL_MATRIX_DIN[14]),
        .I1(MUL_VECTOR_DIN[9]),
        .I2(MUL_MATRIX_DIN[13]),
        .I3(MUL_VECTOR_DIN[10]),
        .I4(RAMB36E1_inst_i_492_n_0),
        .O(RAMB36E1_inst_i_222_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_223
       (.I0(MUL_MATRIX_DIN[6]),
        .I1(MUL_VECTOR_DIN[17]),
        .I2(MUL_MATRIX_DIN[5]),
        .I3(MUL_VECTOR_DIN[18]),
        .I4(RAMB36E1_inst_i_493_n_0),
        .O(RAMB36E1_inst_i_223_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_225
       (.I0(MUL_MATRIX_DIN[22]),
        .I1(MUL_VECTOR_DIN[0]),
        .I2(MUL_MATRIX_DIN[0]),
        .I3(MUL_VECTOR_DIN[22]),
        .I4(RAMB36E1_inst_i_494_n_0),
        .O(RAMB36E1_inst_i_225_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_226
       (.I0(MUL_MATRIX_DIN[6]),
        .I1(MUL_VECTOR_DIN[16]),
        .I2(MUL_MATRIX_DIN[5]),
        .I3(MUL_VECTOR_DIN[17]),
        .I4(RAMB36E1_inst_i_495_n_0),
        .O(RAMB36E1_inst_i_226_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_227
       (.I0(MUL_MATRIX_DIN[10]),
        .I1(MUL_VECTOR_DIN[12]),
        .I2(MUL_MATRIX_DIN[9]),
        .I3(MUL_VECTOR_DIN[13]),
        .I4(RAMB36E1_inst_i_496_n_0),
        .O(RAMB36E1_inst_i_227_n_0));
  LUT5 #(
    .INIT(32'h87777888)) 
    RAMB36E1_inst_i_228
       (.I0(MUL_MATRIX_DIN[14]),
        .I1(MUL_VECTOR_DIN[8]),
        .I2(MUL_MATRIX_DIN[13]),
        .I3(MUL_VECTOR_DIN[9]),
        .I4(RAMB36E1_inst_i_497_n_0),
        .O(RAMB36E1_inst_i_228_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_229
       (.I0(DOADO[22]),
        .I1(\FSM_onehot_STATE_reg[7]_0 ),
        .I2(DOUT[22]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[22]),
        .O(RAMB36E1_inst_i_229_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF0082)) 
    RAMB36E1_inst_i_22__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(RAMB36E1_inst_i_91__0_n_0),
        .I2(RAMB36E1_inst_i_92__0_n_0),
        .I3(RAMB36E1_inst_13),
        .I4(RAMB36E1_inst_i_93_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DIADI[20]));
  LUT6 #(
    .INIT(64'h00000000FFFF0082)) 
    RAMB36E1_inst_i_22__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(RAMB36E1_inst_i_91__0_n_0),
        .I2(RAMB36E1_inst_i_92__0_n_0),
        .I3(RAMB36E1_inst_13),
        .I4(RAMB36E1_inst_i_69__0_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg[20]));
  LUT6 #(
    .INIT(64'h00000000FFFF0082)) 
    RAMB36E1_inst_i_22__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(RAMB36E1_inst_i_91__0_n_0),
        .I2(RAMB36E1_inst_i_92__0_n_0),
        .I3(RAMB36E1_inst_13),
        .I4(RAMB36E1_inst_i_69__1_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[20]));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_230
       (.I0(DOADO[22]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOUT[22]),
        .I4(DOUT_SAMP[22]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_230_n_0));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    RAMB36E1_inst_i_231
       (.I0(RAMB36E1_inst_i_498_n_0),
        .I1(MUL_VECTOR_DIN[7]),
        .I2(MUL_MATRIX_DIN[15]),
        .I3(MUL_VECTOR_DIN[6]),
        .I4(MUL_MATRIX_DIN[16]),
        .I5(RAMB36E1_inst_i_499_n_0),
        .O(RAMB36E1_inst_i_231_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_234
       (.I0(DOADO[21]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOUT[21]),
        .I4(DOUT_SAMP[21]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_234_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_235
       (.I0(DOADO[21]),
        .I1(\FSM_onehot_STATE_reg[7]_0 ),
        .I2(DOUT[21]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[21]),
        .O(RAMB36E1_inst_i_235_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_236
       (.I0(MUL_MATRIX_DIN[6]),
        .I1(MUL_VECTOR_DIN[15]),
        .I2(MUL_MATRIX_DIN[5]),
        .I3(MUL_VECTOR_DIN[16]),
        .I4(RAMB36E1_inst_i_500_n_0),
        .O(RAMB36E1_inst_i_236_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_237
       (.I0(MUL_MATRIX_DIN[14]),
        .I1(MUL_VECTOR_DIN[7]),
        .I2(MUL_MATRIX_DIN[13]),
        .I3(MUL_VECTOR_DIN[8]),
        .I4(RAMB36E1_inst_i_501_n_0),
        .O(RAMB36E1_inst_i_237_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_238
       (.I0(MUL_MATRIX_DIN[21]),
        .I1(MUL_VECTOR_DIN[0]),
        .I2(MUL_MATRIX_DIN[0]),
        .I3(MUL_VECTOR_DIN[21]),
        .I4(RAMB36E1_inst_i_502_n_0),
        .O(RAMB36E1_inst_i_238_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_239
       (.I0(MUL_MATRIX_DIN[10]),
        .I1(MUL_VECTOR_DIN[11]),
        .I2(MUL_MATRIX_DIN[9]),
        .I3(MUL_VECTOR_DIN[12]),
        .I4(RAMB36E1_inst_i_503_n_0),
        .O(RAMB36E1_inst_i_239_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF2002)) 
    RAMB36E1_inst_i_23__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(RAMB36E1_inst_13),
        .I2(RAMB36E1_inst_i_94__0_n_0),
        .I3(RAMB36E1_inst_i_95__1_n_0),
        .I4(RAMB36E1_inst_i_96_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DIADI[19]));
  LUT6 #(
    .INIT(64'h00000000FFFF2002)) 
    RAMB36E1_inst_i_23__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(RAMB36E1_inst_13),
        .I2(RAMB36E1_inst_i_94__0_n_0),
        .I3(RAMB36E1_inst_i_95__1_n_0),
        .I4(RAMB36E1_inst_i_70_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg[19]));
  LUT6 #(
    .INIT(64'h00000000FFFF2002)) 
    RAMB36E1_inst_i_23__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(RAMB36E1_inst_13),
        .I2(RAMB36E1_inst_i_94__0_n_0),
        .I3(RAMB36E1_inst_i_95__1_n_0),
        .I4(RAMB36E1_inst_i_70__0_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[19]));
  LUT6 #(
    .INIT(64'h7888877787777888)) 
    RAMB36E1_inst_i_240
       (.I0(MUL_VECTOR_DIN[1]),
        .I1(MUL_MATRIX_DIN[20]),
        .I2(MUL_VECTOR_DIN[2]),
        .I3(MUL_MATRIX_DIN[19]),
        .I4(RAMB36E1_inst_i_504_n_0),
        .I5(RAMB36E1_inst_i_505_n_0),
        .O(RAMB36E1_inst_i_240_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_242
       (.I0(MUL_MATRIX_DIN[16]),
        .I1(MUL_VECTOR_DIN[4]),
        .I2(MUL_MATRIX_DIN[15]),
        .I3(MUL_VECTOR_DIN[5]),
        .I4(RAMB36E1_inst_i_506_n_0),
        .O(RAMB36E1_inst_i_242_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_243
       (.I0(MUL_MATRIX_DIN[14]),
        .I1(MUL_VECTOR_DIN[6]),
        .I2(MUL_MATRIX_DIN[13]),
        .I3(MUL_VECTOR_DIN[7]),
        .I4(RAMB36E1_inst_i_507_n_0),
        .O(RAMB36E1_inst_i_243_n_0));
  LUT5 #(
    .INIT(32'h87777888)) 
    RAMB36E1_inst_i_244
       (.I0(MUL_MATRIX_DIN[6]),
        .I1(MUL_VECTOR_DIN[14]),
        .I2(MUL_MATRIX_DIN[5]),
        .I3(MUL_VECTOR_DIN[15]),
        .I4(RAMB36E1_inst_i_508_n_0),
        .O(RAMB36E1_inst_i_244_n_0));
  MUXF7 RAMB36E1_inst_i_245
       (.I0(RAMB36E1_inst_i_509_n_0),
        .I1(RAMB36E1_inst_i_510_n_0),
        .O(MUL_RESULT_DIN[20]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_246
       (.I0(MUL_MATRIX_DIN[8]),
        .I1(MUL_VECTOR_DIN[12]),
        .I2(MUL_MATRIX_DIN[7]),
        .I3(MUL_VECTOR_DIN[13]),
        .I4(RAMB36E1_inst_i_511_n_0),
        .O(RAMB36E1_inst_i_246_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_247
       (.I0(MUL_MATRIX_DIN[20]),
        .I1(MUL_VECTOR_DIN[0]),
        .I2(MUL_MATRIX_DIN[0]),
        .I3(MUL_VECTOR_DIN[20]),
        .I4(RAMB36E1_inst_i_512_n_0),
        .O(RAMB36E1_inst_i_247_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_249
       (.I0(DOADO[19]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOUT[19]),
        .I4(DOUT_SAMP[19]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_249_n_0));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_24__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(MUL_RESULT_DOUT[18]),
        .I2(RAMB36E1_inst_i_98__0_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DIADI[18]));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_24__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(MUL_RESULT_DOUT[18]),
        .I2(RAMB36E1_inst_21),
        .I3(RAMB36E1_inst_4[4]),
        .I4(RAMB36E1_inst_i_59_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg[18]));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_24__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(MUL_RESULT_DOUT[18]),
        .I2(RAMB36E1_inst_22),
        .I3(RAMB36E1_inst_4[4]),
        .I4(RAMB36E1_inst_i_59__0_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[18]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_250
       (.I0(DOADO[19]),
        .I1(\FSM_onehot_STATE_reg[7]_0 ),
        .I2(DOUT[19]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[19]),
        .O(RAMB36E1_inst_i_250_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_251
       (.I0(MUL_MATRIX_DIN[14]),
        .I1(MUL_VECTOR_DIN[5]),
        .I2(MUL_MATRIX_DIN[13]),
        .I3(MUL_VECTOR_DIN[6]),
        .I4(RAMB36E1_inst_i_513_n_0),
        .O(RAMB36E1_inst_i_251_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_252
       (.I0(MUL_MATRIX_DIN[10]),
        .I1(MUL_VECTOR_DIN[9]),
        .I2(MUL_MATRIX_DIN[9]),
        .I3(MUL_VECTOR_DIN[10]),
        .I4(RAMB36E1_inst_i_514_n_0),
        .O(RAMB36E1_inst_i_252_n_0));
  LUT5 #(
    .INIT(32'h87777888)) 
    RAMB36E1_inst_i_253
       (.I0(MUL_MATRIX_DIN[6]),
        .I1(MUL_VECTOR_DIN[13]),
        .I2(MUL_MATRIX_DIN[5]),
        .I3(MUL_VECTOR_DIN[14]),
        .I4(RAMB36E1_inst_i_515_n_0),
        .O(RAMB36E1_inst_i_253_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_254
       (.I0(MUL_MATRIX_DIN[19]),
        .I1(MUL_VECTOR_DIN[0]),
        .I2(MUL_MATRIX_DIN[0]),
        .I3(MUL_VECTOR_DIN[19]),
        .I4(RAMB36E1_inst_i_516_n_0),
        .O(RAMB36E1_inst_i_254_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_255
       (.I0(MUL_VECTOR_DIN[1]),
        .I1(MUL_MATRIX_DIN[18]),
        .I2(MUL_VECTOR_DIN[2]),
        .I3(MUL_MATRIX_DIN[17]),
        .I4(RAMB36E1_inst_i_517_n_0),
        .O(RAMB36E1_inst_i_255_n_0));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    RAMB36E1_inst_i_257
       (.I0(RAMB36E1_inst_i_518_n_0),
        .I1(MUL_VECTOR_DIN[5]),
        .I2(MUL_MATRIX_DIN[13]),
        .I3(MUL_VECTOR_DIN[4]),
        .I4(MUL_MATRIX_DIN[14]),
        .I5(RAMB36E1_inst_i_519_n_0),
        .O(RAMB36E1_inst_i_257_n_0));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    RAMB36E1_inst_i_258
       (.I0(RAMB36E1_inst_i_59__1_0[18]),
        .I1(RAMB36E1_inst_i_520_n_0),
        .I2(MUL_VECTOR_DIN[13]),
        .I3(MUL_MATRIX_DIN[5]),
        .I4(MUL_VECTOR_DIN[12]),
        .I5(MUL_MATRIX_DIN[6]),
        .O(RAMB36E1_inst_i_258_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    RAMB36E1_inst_i_259
       (.I0(MUL_VECTOR_DIN[2]),
        .I1(MUL_MATRIX_DIN[16]),
        .I2(MUL_MATRIX_DIN[15]),
        .I3(MUL_VECTOR_DIN[3]),
        .I4(MUL_MATRIX_DIN[17]),
        .I5(MUL_VECTOR_DIN[1]),
        .O(RAMB36E1_inst_i_259_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF2002)) 
    RAMB36E1_inst_i_25__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(RAMB36E1_inst_13),
        .I2(RAMB36E1_inst_i_99__1_n_0),
        .I3(RAMB36E1_inst_i_100__0_n_0),
        .I4(RAMB36E1_inst_i_101__1_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DIADI[17]));
  LUT6 #(
    .INIT(64'h00000000FFFF2002)) 
    RAMB36E1_inst_i_25__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(RAMB36E1_inst_13),
        .I2(RAMB36E1_inst_i_99__1_n_0),
        .I3(RAMB36E1_inst_i_100__0_n_0),
        .I4(RAMB36E1_inst_i_73_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg[17]));
  LUT6 #(
    .INIT(64'h00000000FFFF2002)) 
    RAMB36E1_inst_i_25__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(RAMB36E1_inst_13),
        .I2(RAMB36E1_inst_i_99__1_n_0),
        .I3(RAMB36E1_inst_i_100__0_n_0),
        .I4(RAMB36E1_inst_i_72_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[17]));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_260
       (.I0(MUL_MATRIX_DIN[10]),
        .I1(MUL_VECTOR_DIN[8]),
        .I2(MUL_MATRIX_DIN[9]),
        .I3(MUL_VECTOR_DIN[9]),
        .I4(RAMB36E1_inst_i_521_n_0),
        .O(RAMB36E1_inst_i_260_n_0));
  LUT5 #(
    .INIT(32'h87777888)) 
    RAMB36E1_inst_i_261
       (.I0(MUL_MATRIX_DIN[18]),
        .I1(MUL_VECTOR_DIN[0]),
        .I2(MUL_MATRIX_DIN[0]),
        .I3(MUL_VECTOR_DIN[18]),
        .I4(RAMB36E1_inst_i_522_n_0),
        .O(RAMB36E1_inst_i_261_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_263
       (.I0(DOADO[17]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOUT[17]),
        .I4(DOUT_SAMP[17]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_263_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_264
       (.I0(DOADO[17]),
        .I1(\FSM_onehot_STATE_reg[7]_0 ),
        .I2(DOUT[17]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[17]),
        .O(RAMB36E1_inst_i_264_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_265
       (.I0(MUL_MATRIX_DIN[6]),
        .I1(MUL_VECTOR_DIN[11]),
        .I2(MUL_MATRIX_DIN[5]),
        .I3(MUL_VECTOR_DIN[12]),
        .I4(RAMB36E1_inst_i_523_n_0),
        .O(RAMB36E1_inst_i_265_n_0));
  LUT5 #(
    .INIT(32'h87777888)) 
    RAMB36E1_inst_i_266
       (.I0(MUL_MATRIX_DIN[1]),
        .I1(MUL_VECTOR_DIN[16]),
        .I2(MUL_MATRIX_DIN[2]),
        .I3(MUL_VECTOR_DIN[15]),
        .I4(RAMB36E1_inst_i_524_n_0),
        .O(RAMB36E1_inst_i_266_n_0));
  LUT6 #(
    .INIT(64'h7887877887787887)) 
    RAMB36E1_inst_i_267
       (.I0(MUL_MATRIX_DIN[16]),
        .I1(MUL_VECTOR_DIN[1]),
        .I2(RAMB36E1_inst_i_525_n_0),
        .I3(RAMB36E1_inst_i_526_n_0),
        .I4(RAMB36E1_inst_i_527_n_0),
        .I5(RAMB36E1_inst_i_528_n_0),
        .O(RAMB36E1_inst_i_267_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_269
       (.I0(DOADO[16]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOUT[16]),
        .I4(DOUT_SAMP[16]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_269_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF2002)) 
    RAMB36E1_inst_i_26__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(RAMB36E1_inst_13),
        .I2(RAMB36E1_inst_i_102__1_n_0),
        .I3(RAMB36E1_inst_i_103__1_n_0),
        .I4(RAMB36E1_inst_i_104__0_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DIADI[16]));
  LUT6 #(
    .INIT(64'h00000000FFFF2002)) 
    RAMB36E1_inst_i_26__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(RAMB36E1_inst_13),
        .I2(RAMB36E1_inst_i_102__1_n_0),
        .I3(RAMB36E1_inst_i_103__1_n_0),
        .I4(RAMB36E1_inst_i_74__0_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg[16]));
  LUT6 #(
    .INIT(64'h00000000FFFF2002)) 
    RAMB36E1_inst_i_26__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(RAMB36E1_inst_13),
        .I2(RAMB36E1_inst_i_102__1_n_0),
        .I3(RAMB36E1_inst_i_103__1_n_0),
        .I4(RAMB36E1_inst_i_73__0_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[16]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_270
       (.I0(DOADO[16]),
        .I1(\FSM_onehot_STATE_reg[7]_0 ),
        .I2(DOUT[16]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[16]),
        .O(RAMB36E1_inst_i_270_n_0));
  LUT5 #(
    .INIT(32'h87777888)) 
    RAMB36E1_inst_i_271
       (.I0(MUL_MATRIX_DIN[16]),
        .I1(MUL_VECTOR_DIN[0]),
        .I2(MUL_MATRIX_DIN[0]),
        .I3(MUL_VECTOR_DIN[16]),
        .I4(RAMB36E1_inst_i_529_n_0),
        .O(RAMB36E1_inst_i_271_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_272
       (.I0(MUL_MATRIX_DIN[10]),
        .I1(MUL_VECTOR_DIN[6]),
        .I2(MUL_MATRIX_DIN[9]),
        .I3(MUL_VECTOR_DIN[7]),
        .I4(RAMB36E1_inst_i_530_n_0),
        .O(RAMB36E1_inst_i_272_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_273
       (.I0(MUL_MATRIX_DIN[6]),
        .I1(MUL_VECTOR_DIN[10]),
        .I2(MUL_MATRIX_DIN[5]),
        .I3(MUL_VECTOR_DIN[11]),
        .I4(RAMB36E1_inst_i_531_n_0),
        .O(RAMB36E1_inst_i_273_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_274
       (.I0(MUL_VECTOR_DIN[2]),
        .I1(MUL_MATRIX_DIN[14]),
        .I2(MUL_MATRIX_DIN[13]),
        .I3(MUL_VECTOR_DIN[3]),
        .I4(RAMB36E1_inst_i_532_n_0),
        .O(RAMB36E1_inst_i_274_n_0));
  LUT5 #(
    .INIT(32'h87777888)) 
    RAMB36E1_inst_i_276
       (.I0(MUL_VECTOR_DIN[1]),
        .I1(MUL_MATRIX_DIN[14]),
        .I2(MUL_VECTOR_DIN[2]),
        .I3(MUL_MATRIX_DIN[13]),
        .I4(RAMB36E1_inst_i_533_n_0),
        .O(RAMB36E1_inst_i_276_n_0));
  LUT5 #(
    .INIT(32'h87777888)) 
    RAMB36E1_inst_i_277
       (.I0(MUL_MATRIX_DIN[1]),
        .I1(MUL_VECTOR_DIN[14]),
        .I2(MUL_MATRIX_DIN[2]),
        .I3(MUL_VECTOR_DIN[13]),
        .I4(RAMB36E1_inst_i_534_n_0),
        .O(RAMB36E1_inst_i_277_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_278
       (.I0(MUL_MATRIX_DIN[6]),
        .I1(MUL_VECTOR_DIN[9]),
        .I2(MUL_MATRIX_DIN[5]),
        .I3(MUL_VECTOR_DIN[10]),
        .I4(RAMB36E1_inst_i_535_n_0),
        .O(RAMB36E1_inst_i_278_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_279
       (.I0(MUL_MATRIX_DIN[10]),
        .I1(MUL_VECTOR_DIN[5]),
        .I2(MUL_MATRIX_DIN[9]),
        .I3(MUL_VECTOR_DIN[6]),
        .I4(RAMB36E1_inst_i_536_n_0),
        .O(RAMB36E1_inst_i_279_n_0));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_27__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(MUL_RESULT_DOUT[15]),
        .I2(RAMB36E1_inst_i_106__0_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DIADI[15]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_27__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(MUL_RESULT_DOUT[15]),
        .I2(RAMB36E1_inst_i_75_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg[15]));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_27__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(MUL_RESULT_DOUT[15]),
        .I2(RAMB36E1_inst_23),
        .I3(RAMB36E1_inst_4[3]),
        .I4(RAMB36E1_inst_i_59__0_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[15]));
  LUT5 #(
    .INIT(32'h65666555)) 
    RAMB36E1_inst_i_280
       (.I0(RAMB36E1_inst_i_59__1_0[15]),
        .I1(RAMB36E1_inst_33),
        .I2(RAMB36E1_inst_i_537_n_0),
        .I3(\FSM_onehot_STATE_reg[4]_0 ),
        .I4(RAMB36E1_inst_i_538_n_0),
        .O(RAMB36E1_inst_i_280_n_0));
  LUT5 #(
    .INIT(32'h87777888)) 
    RAMB36E1_inst_i_282
       (.I0(MUL_MATRIX_DIN[1]),
        .I1(MUL_VECTOR_DIN[13]),
        .I2(MUL_MATRIX_DIN[2]),
        .I3(MUL_VECTOR_DIN[12]),
        .I4(RAMB36E1_inst_i_539_n_0),
        .O(RAMB36E1_inst_i_282_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_283
       (.I0(MUL_MATRIX_DIN[6]),
        .I1(MUL_VECTOR_DIN[8]),
        .I2(MUL_MATRIX_DIN[5]),
        .I3(MUL_VECTOR_DIN[9]),
        .I4(RAMB36E1_inst_i_540_n_0),
        .O(RAMB36E1_inst_i_283_n_0));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    RAMB36E1_inst_i_284
       (.I0(RAMB36E1_inst_i_541_n_0),
        .I1(MUL_VECTOR_DIN[5]),
        .I2(MUL_MATRIX_DIN[9]),
        .I3(MUL_VECTOR_DIN[4]),
        .I4(MUL_MATRIX_DIN[10]),
        .I5(RAMB36E1_inst_i_542_n_0),
        .O(RAMB36E1_inst_i_284_n_0));
  LUT5 #(
    .INIT(32'h55559A95)) 
    RAMB36E1_inst_i_285
       (.I0(RAMB36E1_inst_i_59__1_0[14]),
        .I1(RAMB36E1_inst_i_543_n_0),
        .I2(\FSM_onehot_STATE_reg[4]_0 ),
        .I3(RAMB36E1_inst_i_544_n_0),
        .I4(RAMB36E1_inst_33),
        .O(RAMB36E1_inst_i_285_n_0));
  LUT6 #(
    .INIT(64'h7888877787777888)) 
    RAMB36E1_inst_i_287
       (.I0(MUL_VECTOR_DIN[1]),
        .I1(MUL_MATRIX_DIN[12]),
        .I2(MUL_VECTOR_DIN[2]),
        .I3(MUL_MATRIX_DIN[11]),
        .I4(RAMB36E1_inst_i_545_n_0),
        .I5(RAMB36E1_inst_i_546_n_0),
        .O(RAMB36E1_inst_i_287_n_0));
  LUT5 #(
    .INIT(32'h87777888)) 
    RAMB36E1_inst_i_288
       (.I0(MUL_MATRIX_DIN[1]),
        .I1(MUL_VECTOR_DIN[12]),
        .I2(MUL_MATRIX_DIN[2]),
        .I3(MUL_VECTOR_DIN[11]),
        .I4(RAMB36E1_inst_i_547_n_0),
        .O(RAMB36E1_inst_i_288_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_289
       (.I0(MUL_MATRIX_DIN[6]),
        .I1(MUL_VECTOR_DIN[7]),
        .I2(MUL_MATRIX_DIN[5]),
        .I3(MUL_VECTOR_DIN[8]),
        .I4(RAMB36E1_inst_i_548_n_0),
        .O(RAMB36E1_inst_i_289_n_0));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_28__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(MUL_RESULT_DOUT[14]),
        .I2(RAMB36E1_inst_i_108__0_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DIADI[14]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_28__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(MUL_RESULT_DOUT[14]),
        .I2(RAMB36E1_inst_i_76__0_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg[14]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_28__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(MUL_RESULT_DOUT[14]),
        .I2(RAMB36E1_inst_i_76__1_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[14]));
  LUT5 #(
    .INIT(32'h65666555)) 
    RAMB36E1_inst_i_290
       (.I0(RAMB36E1_inst_i_59__1_0[13]),
        .I1(RAMB36E1_inst_33),
        .I2(RAMB36E1_inst_i_549_n_0),
        .I3(\FSM_onehot_STATE_reg[4]_0 ),
        .I4(RAMB36E1_inst_i_550_n_0),
        .O(RAMB36E1_inst_i_290_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_292
       (.I0(MUL_MATRIX_DIN[1]),
        .I1(MUL_VECTOR_DIN[11]),
        .I2(MUL_MATRIX_DIN[2]),
        .I3(MUL_VECTOR_DIN[10]),
        .I4(RAMB36E1_inst_i_551_n_0),
        .O(RAMB36E1_inst_i_292_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_293
       (.I0(MUL_MATRIX_DIN[6]),
        .I1(MUL_VECTOR_DIN[6]),
        .I2(MUL_MATRIX_DIN[5]),
        .I3(MUL_VECTOR_DIN[7]),
        .I4(RAMB36E1_inst_i_552_n_0),
        .O(RAMB36E1_inst_i_293_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    RAMB36E1_inst_i_294
       (.I0(RAMB36E1_inst_i_553_n_0),
        .I1(RAMB36E1_inst_i_554_n_0),
        .I2(MUL_MATRIX_DIN[11]),
        .I3(MUL_VECTOR_DIN[1]),
        .O(RAMB36E1_inst_i_294_n_0));
  LUT5 #(
    .INIT(32'h65666555)) 
    RAMB36E1_inst_i_295
       (.I0(RAMB36E1_inst_i_59__1_0[12]),
        .I1(RAMB36E1_inst_33),
        .I2(RAMB36E1_inst_i_555_n_0),
        .I3(\FSM_onehot_STATE_reg[4]_0 ),
        .I4(RAMB36E1_inst_i_556_n_0),
        .O(RAMB36E1_inst_i_295_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_297
       (.I0(DOADO[11]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOUT[11]),
        .I4(DOUT_SAMP[11]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_297_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_298
       (.I0(DOADO[11]),
        .I1(\FSM_onehot_STATE_reg[7]_0 ),
        .I2(DOUT[11]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[11]),
        .O(RAMB36E1_inst_i_298_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_299
       (.I0(MUL_MATRIX_DIN[6]),
        .I1(MUL_VECTOR_DIN[5]),
        .I2(MUL_MATRIX_DIN[5]),
        .I3(MUL_VECTOR_DIN[6]),
        .I4(RAMB36E1_inst_i_557_n_0),
        .O(RAMB36E1_inst_i_299_n_0));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_29__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(MUL_RESULT_DOUT[13]),
        .I2(RAMB36E1_inst_i_110__0_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DIADI[13]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_29__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(MUL_RESULT_DOUT[13]),
        .I2(RAMB36E1_inst_i_77_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg[13]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_29__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(MUL_RESULT_DOUT[13]),
        .I2(RAMB36E1_inst_i_77__0_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[13]));
  LUT6 #(
    .INIT(64'h7888877787777888)) 
    RAMB36E1_inst_i_300
       (.I0(MUL_MATRIX_DIN[8]),
        .I1(MUL_VECTOR_DIN[3]),
        .I2(MUL_MATRIX_DIN[7]),
        .I3(MUL_VECTOR_DIN[4]),
        .I4(RAMB36E1_inst_i_558_n_0),
        .I5(RAMB36E1_inst_i_559_n_0),
        .O(RAMB36E1_inst_i_300_n_0));
  LUT5 #(
    .INIT(32'h87777888)) 
    RAMB36E1_inst_i_302
       (.I0(MUL_MATRIX_DIN[1]),
        .I1(MUL_VECTOR_DIN[9]),
        .I2(MUL_MATRIX_DIN[2]),
        .I3(MUL_VECTOR_DIN[8]),
        .I4(RAMB36E1_inst_i_560_n_0),
        .O(RAMB36E1_inst_i_302_n_0));
  LUT6 #(
    .INIT(64'h8777788878888777)) 
    RAMB36E1_inst_i_303
       (.I0(MUL_VECTOR_DIN[2]),
        .I1(MUL_MATRIX_DIN[8]),
        .I2(MUL_MATRIX_DIN[7]),
        .I3(MUL_VECTOR_DIN[3]),
        .I4(RAMB36E1_inst_i_561_n_0),
        .I5(RAMB36E1_inst_i_562_n_0),
        .O(RAMB36E1_inst_i_303_n_0));
  LUT5 #(
    .INIT(32'h65666555)) 
    RAMB36E1_inst_i_304
       (.I0(RAMB36E1_inst_i_59__1_0[10]),
        .I1(RAMB36E1_inst_33),
        .I2(RAMB36E1_inst_i_563_n_0),
        .I3(\FSM_onehot_STATE_reg[4]_0 ),
        .I4(RAMB36E1_inst_i_564_n_0),
        .O(RAMB36E1_inst_i_304_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_306
       (.I0(MUL_MATRIX_DIN[7]),
        .I1(MUL_VECTOR_DIN[2]),
        .I2(MUL_MATRIX_DIN[8]),
        .I3(MUL_VECTOR_DIN[1]),
        .O(RAMB36E1_inst_i_306_n_0));
  LUT5 #(
    .INIT(32'h87777888)) 
    RAMB36E1_inst_i_307
       (.I0(MUL_MATRIX_DIN[1]),
        .I1(MUL_VECTOR_DIN[8]),
        .I2(MUL_MATRIX_DIN[2]),
        .I3(MUL_VECTOR_DIN[7]),
        .I4(RAMB36E1_inst_i_565_n_0),
        .O(RAMB36E1_inst_i_307_n_0));
  LUT5 #(
    .INIT(32'h78888777)) 
    RAMB36E1_inst_i_308
       (.I0(MUL_MATRIX_DIN[6]),
        .I1(MUL_VECTOR_DIN[3]),
        .I2(MUL_MATRIX_DIN[5]),
        .I3(MUL_VECTOR_DIN[4]),
        .I4(RAMB36E1_inst_i_566_n_0),
        .O(RAMB36E1_inst_i_308_n_0));
  LUT5 #(
    .INIT(32'h65666555)) 
    RAMB36E1_inst_i_309
       (.I0(RAMB36E1_inst_i_59__1_0[9]),
        .I1(RAMB36E1_inst_33),
        .I2(RAMB36E1_inst_i_567_n_0),
        .I3(\FSM_onehot_STATE_reg[4]_0 ),
        .I4(RAMB36E1_inst_i_568_n_0),
        .O(RAMB36E1_inst_i_309_n_0));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_30__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(MUL_RESULT_DOUT[12]),
        .I2(RAMB36E1_inst_i_112__0_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DIADI[12]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_30__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(MUL_RESULT_DOUT[12]),
        .I2(RAMB36E1_inst_i_78_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg[12]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_30__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(MUL_RESULT_DOUT[12]),
        .I2(RAMB36E1_inst_i_78__0_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_311
       (.I0(MUL_VECTOR_DIN[6]),
        .I1(MUL_MATRIX_DIN[2]),
        .I2(MUL_VECTOR_DIN[7]),
        .I3(MUL_MATRIX_DIN[1]),
        .O(RAMB36E1_inst_i_311_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_312
       (.I0(MUL_VECTOR_DIN[8]),
        .I1(MUL_MATRIX_DIN[0]),
        .I2(MUL_VECTOR_DIN[0]),
        .I3(MUL_MATRIX_DIN[8]),
        .O(RAMB36E1_inst_i_312_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_313
       (.I0(MUL_VECTOR_DIN[3]),
        .I1(MUL_MATRIX_DIN[5]),
        .I2(MUL_MATRIX_DIN[6]),
        .I3(MUL_VECTOR_DIN[2]),
        .O(RAMB36E1_inst_i_313_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_314
       (.I0(MUL_VECTOR_DIN[5]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[4]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_314_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_315
       (.I0(DOADO[8]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOUT[8]),
        .I4(DOUT_SAMP[8]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_315_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_316
       (.I0(DOADO[8]),
        .I1(\FSM_onehot_STATE_reg[7]_0 ),
        .I2(DOUT[8]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[8]),
        .O(RAMB36E1_inst_i_316_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    RAMB36E1_inst_i_318
       (.I0(RAMB36E1_inst_i_59__1_0[7]),
        .I1(RAMB36E1_inst_i_569_n_0),
        .I2(RAMB36E1_inst_i_570_n_0),
        .I3(RAMB36E1_inst_i_571_n_0),
        .I4(RAMB36E1_inst_i_572_n_0),
        .O(RAMB36E1_inst_i_318_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_319
       (.I0(DOADO[7]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOUT[7]),
        .I4(DOUT_SAMP[7]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_319_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF2002)) 
    RAMB36E1_inst_i_31__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(RAMB36E1_inst_13),
        .I2(RAMB36E1_inst_i_113__1_n_0),
        .I3(RAMB36E1_inst_i_114__0_n_0),
        .I4(RAMB36E1_inst_i_115__0_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DIADI[11]));
  LUT6 #(
    .INIT(64'h00000000FFFF2002)) 
    RAMB36E1_inst_i_31__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(RAMB36E1_inst_13),
        .I2(RAMB36E1_inst_i_113__1_n_0),
        .I3(RAMB36E1_inst_i_114__0_n_0),
        .I4(RAMB36E1_inst_i_79__0_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg[11]));
  LUT6 #(
    .INIT(64'h00000000FFFF2002)) 
    RAMB36E1_inst_i_31__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(RAMB36E1_inst_13),
        .I2(RAMB36E1_inst_i_113__1_n_0),
        .I3(RAMB36E1_inst_i_114__0_n_0),
        .I4(RAMB36E1_inst_i_79__1_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[11]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_320
       (.I0(DOADO[7]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(DOUT[7]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[7]),
        .O(RAMB36E1_inst_i_320_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    RAMB36E1_inst_i_322
       (.I0(RAMB36E1_inst_i_59__1_0[6]),
        .I1(RAMB36E1_inst_i_574_n_0),
        .I2(RAMB36E1_inst_i_575_n_0),
        .I3(RAMB36E1_inst_i_576_n_0),
        .O(RAMB36E1_inst_i_322_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_323
       (.I0(DOADO[6]),
        .I1(SEL_BRAM[2]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(DOUT[6]),
        .I4(DOUT_SAMP[6]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_323_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_324
       (.I0(DOADO[6]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(DOUT[6]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[6]),
        .O(RAMB36E1_inst_i_324_n_0));
  LUT6 #(
    .INIT(64'h7888877787777888)) 
    RAMB36E1_inst_i_326
       (.I0(MUL_VECTOR_DIN[1]),
        .I1(MUL_MATRIX_DIN[4]),
        .I2(MUL_VECTOR_DIN[2]),
        .I3(MUL_MATRIX_DIN[3]),
        .I4(RAMB36E1_inst_i_577_n_0),
        .I5(RAMB36E1_inst_i_578_n_0),
        .O(RAMB36E1_inst_0));
  MUXF7 RAMB36E1_inst_i_327
       (.I0(RAMB36E1_inst_i_579_n_0),
        .I1(RAMB36E1_inst_i_580_n_0),
        .O(\FSM_onehot_STATE_reg[4]_1 ),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h956A6A95)) 
    RAMB36E1_inst_i_329
       (.I0(RAMB36E1_inst_i_59__1_0[4]),
        .I1(MUL_VECTOR_DIN[1]),
        .I2(MUL_MATRIX_DIN[3]),
        .I3(RAMB36E1_inst_i_581_n_0),
        .I4(RAMB36E1_inst_i_582_n_0),
        .O(RAMB36E1_inst_i_329_n_0));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_32__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(MUL_RESULT_DOUT[10]),
        .I2(RAMB36E1_inst_i_117_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DIADI[10]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_32__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(MUL_RESULT_DOUT[10]),
        .I2(RAMB36E1_inst_i_80_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg[10]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_32__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(MUL_RESULT_DOUT[10]),
        .I2(RAMB36E1_inst_i_80__0_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[10]));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_330
       (.I0(DOADO[4]),
        .I1(SEL_BRAM[2]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(DOUT[4]),
        .I4(DOUT_SAMP[4]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_330_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_331
       (.I0(DOADO[4]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(DOUT[4]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[4]),
        .O(RAMB36E1_inst_i_331_n_0));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    RAMB36E1_inst_i_333
       (.I0(RAMB36E1_inst_i_59__1_0[3]),
        .I1(RAMB36E1_inst_i_583_n_0),
        .I2(MUL_VECTOR_DIN[1]),
        .I3(MUL_MATRIX_DIN[2]),
        .I4(MUL_MATRIX_DIN[1]),
        .I5(MUL_VECTOR_DIN[2]),
        .O(RAMB36E1_inst_i_333_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_334
       (.I0(DOADO[3]),
        .I1(SEL_BRAM[2]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(DOUT[3]),
        .I4(DOUT_SAMP[3]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_334_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_335
       (.I0(DOADO[3]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(DOUT[3]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[3]),
        .O(RAMB36E1_inst_i_335_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_337
       (.I0(MUL_VECTOR_DIN[0]),
        .I1(MUL_MATRIX_DIN[2]),
        .I2(MUL_VECTOR_DIN[2]),
        .I3(MUL_MATRIX_DIN[0]),
        .O(RAMB36E1_inst_i_337_n_0));
  MUXF7 RAMB36E1_inst_i_338
       (.I0(RAMB36E1_inst_i_584_n_0),
        .I1(RAMB36E1_inst_i_585_n_0),
        .O(MUL_RESULT_DIN[2]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    RAMB36E1_inst_i_339
       (.I0(\REG[30].FF [0]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[0]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[0]),
        .O(MUL_VECTOR_DIN[0]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_33__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(MUL_RESULT_DOUT[9]),
        .I2(RAMB36E1_inst_i_119__0_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DIADI[9]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_33__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(MUL_RESULT_DOUT[9]),
        .I2(RAMB36E1_inst_i_81_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg[9]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_33__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(MUL_RESULT_DOUT[9]),
        .I2(RAMB36E1_inst_i_81__0_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[9]));
  LUT4 #(
    .INIT(16'h00E2)) 
    RAMB36E1_inst_i_340
       (.I0(RAMB36E1_inst_i_587_n_0),
        .I1(\FSM_onehot_STATE_reg[4]_0 ),
        .I2(RAMB36E1_inst_i_588_n_0),
        .I3(RAMB36E1_inst_33),
        .O(RAMB36E1_inst_i_340_n_0));
  MUXF7 RAMB36E1_inst_i_341
       (.I0(RAMB36E1_inst_i_589_n_0),
        .I1(RAMB36E1_inst_i_590_n_0),
        .O(MUL_RESULT_DIN[0]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0900)) 
    RAMB36E1_inst_i_34__0
       (.I0(RAMB36E1_inst_i_120_n_0),
        .I1(RAMB36E1_inst_i_121__0_n_0),
        .I2(RAMB36E1_inst_13),
        .I3(RAMB36E1_inst_i_56__1_n_0),
        .I4(RAMB36E1_inst_i_82__0_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[8]));
  LUT6 #(
    .INIT(64'h00000000FFFF0900)) 
    RAMB36E1_inst_i_34__1
       (.I0(RAMB36E1_inst_i_120_n_0),
        .I1(RAMB36E1_inst_i_121__0_n_0),
        .I2(RAMB36E1_inst_13),
        .I3(RAMB36E1_inst_i_56__0_n_0),
        .I4(RAMB36E1_inst_i_82_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg[8]));
  LUT6 #(
    .INIT(64'h00000000FFFF0900)) 
    RAMB36E1_inst_i_34__2
       (.I0(RAMB36E1_inst_i_120_n_0),
        .I1(RAMB36E1_inst_i_121__0_n_0),
        .I2(RAMB36E1_inst_13),
        .I3(RAMB36E1_inst_i_56_n_0),
        .I4(RAMB36E1_inst_i_122_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DIADI[8]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_35__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(MUL_RESULT_DOUT[7]),
        .I2(RAMB36E1_inst_i_124_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_35__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(MUL_RESULT_DOUT[7]),
        .I2(RAMB36E1_inst_i_83__0_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg[7]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_35__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(MUL_RESULT_DOUT[7]),
        .I2(RAMB36E1_inst_i_83__1_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[7]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_36__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(MUL_RESULT_DOUT[6]),
        .I2(RAMB36E1_inst_i_126_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DIADI[6]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_36__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(MUL_RESULT_DOUT[6]),
        .I2(RAMB36E1_inst_i_84_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg[6]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_36__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(MUL_RESULT_DOUT[6]),
        .I2(RAMB36E1_inst_i_84__0_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_372
       (.I0(MUL_VECTOR_DIN[26]),
        .I1(MUL_MATRIX_DIN[5]),
        .I2(MUL_VECTOR_DIN[25]),
        .I3(MUL_MATRIX_DIN[6]),
        .O(RAMB36E1_inst_i_372_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_373
       (.I0(MUL_VECTOR_DIN[28]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[27]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_373_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_374
       (.I0(MUL_VECTOR_DIN[18]),
        .I1(MUL_MATRIX_DIN[13]),
        .I2(MUL_VECTOR_DIN[17]),
        .I3(MUL_MATRIX_DIN[14]),
        .O(RAMB36E1_inst_i_374_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_375
       (.I0(MUL_VECTOR_DIN[20]),
        .I1(MUL_MATRIX_DIN[11]),
        .I2(MUL_VECTOR_DIN[19]),
        .I3(MUL_MATRIX_DIN[12]),
        .O(RAMB36E1_inst_i_375_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_376
       (.I0(MUL_VECTOR_DIN[22]),
        .I1(MUL_MATRIX_DIN[9]),
        .I2(MUL_VECTOR_DIN[21]),
        .I3(MUL_MATRIX_DIN[10]),
        .O(RAMB36E1_inst_i_376_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_377
       (.I0(MUL_VECTOR_DIN[24]),
        .I1(MUL_MATRIX_DIN[7]),
        .I2(MUL_VECTOR_DIN[23]),
        .I3(MUL_MATRIX_DIN[8]),
        .O(RAMB36E1_inst_i_377_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_378
       (.I0(MUL_VECTOR_DIN[29]),
        .I1(MUL_MATRIX_DIN[2]),
        .I2(MUL_VECTOR_DIN[30]),
        .I3(MUL_MATRIX_DIN[1]),
        .O(RAMB36E1_inst_i_378_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_379
       (.I0(RAMB36E1_inst),
        .I1(MUL_MATRIX_DIN[0]),
        .I2(MUL_VECTOR_DIN[0]),
        .I3(MUL_MATRIX_DIN[31]),
        .O(RAMB36E1_inst_i_379_n_0));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_37__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(RAMB36E1_inst_1),
        .I2(RAMB36E1_inst_i_128_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DIADI[5]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_37__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(RAMB36E1_inst_1),
        .I2(RAMB36E1_inst_i_85_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg[5]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_37__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(RAMB36E1_inst_1),
        .I2(RAMB36E1_inst_i_85__0_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[5]));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_380
       (.I0(MUL_VECTOR_DIN[6]),
        .I1(MUL_MATRIX_DIN[25]),
        .I2(MUL_VECTOR_DIN[5]),
        .I3(MUL_MATRIX_DIN[26]),
        .O(RAMB36E1_inst_i_380_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_381
       (.I0(MUL_VECTOR_DIN[8]),
        .I1(MUL_MATRIX_DIN[23]),
        .I2(MUL_VECTOR_DIN[7]),
        .I3(MUL_MATRIX_DIN[24]),
        .O(RAMB36E1_inst_i_381_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_382
       (.I0(MUL_VECTOR_DIN[14]),
        .I1(MUL_MATRIX_DIN[17]),
        .I2(MUL_VECTOR_DIN[13]),
        .I3(MUL_MATRIX_DIN[18]),
        .O(RAMB36E1_inst_i_382_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_383
       (.I0(MUL_VECTOR_DIN[16]),
        .I1(MUL_MATRIX_DIN[15]),
        .I2(MUL_VECTOR_DIN[15]),
        .I3(MUL_MATRIX_DIN[16]),
        .O(RAMB36E1_inst_i_383_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_384
       (.I0(MUL_VECTOR_DIN[10]),
        .I1(MUL_MATRIX_DIN[21]),
        .I2(MUL_VECTOR_DIN[9]),
        .I3(MUL_MATRIX_DIN[22]),
        .O(RAMB36E1_inst_i_384_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_385
       (.I0(MUL_VECTOR_DIN[12]),
        .I1(MUL_MATRIX_DIN[19]),
        .I2(MUL_VECTOR_DIN[11]),
        .I3(MUL_MATRIX_DIN[20]),
        .O(RAMB36E1_inst_i_385_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_386
       (.I0(MUL_MATRIX_DIN[29]),
        .I1(MUL_VECTOR_DIN[2]),
        .I2(MUL_MATRIX_DIN[30]),
        .I3(MUL_VECTOR_DIN[1]),
        .O(RAMB36E1_inst_i_386_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_387
       (.I0(MUL_VECTOR_DIN[4]),
        .I1(MUL_MATRIX_DIN[27]),
        .I2(MUL_VECTOR_DIN[3]),
        .I3(MUL_MATRIX_DIN[28]),
        .O(RAMB36E1_inst_i_387_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_388
       (.I0(DOADO[31]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(DOUT[31]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[31]),
        .O(RAMB36E1_inst_i_388_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_389
       (.I0(DOADO[31]),
        .I1(SEL_BRAM[2]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(DOUT[31]),
        .I4(DOUT_SAMP[31]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_389_n_0));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_38__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(MUL_RESULT_DOUT[4]),
        .I2(RAMB36E1_inst_i_130_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DIADI[4]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_38__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(MUL_RESULT_DOUT[4]),
        .I2(RAMB36E1_inst_i_86_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg[4]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_38__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(MUL_RESULT_DOUT[4]),
        .I2(RAMB36E1_inst_i_86__0_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_390
       (.I0(MUL_VECTOR_DIN[19]),
        .I1(MUL_MATRIX_DIN[11]),
        .I2(MUL_VECTOR_DIN[18]),
        .I3(MUL_MATRIX_DIN[12]),
        .O(RAMB36E1_inst_i_390_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_391
       (.I0(MUL_VECTOR_DIN[17]),
        .I1(MUL_MATRIX_DIN[13]),
        .I2(MUL_VECTOR_DIN[16]),
        .I3(MUL_MATRIX_DIN[14]),
        .O(RAMB36E1_inst_i_391_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_392
       (.I0(MUL_VECTOR_DIN[28]),
        .I1(MUL_MATRIX_DIN[2]),
        .I2(MUL_VECTOR_DIN[29]),
        .I3(MUL_MATRIX_DIN[1]),
        .O(RAMB36E1_inst_i_392_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_393
       (.I0(MUL_VECTOR_DIN[30]),
        .I1(MUL_MATRIX_DIN[0]),
        .I2(MUL_VECTOR_DIN[0]),
        .I3(MUL_MATRIX_DIN[30]),
        .O(RAMB36E1_inst_i_393_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_394
       (.I0(MUL_VECTOR_DIN[23]),
        .I1(MUL_MATRIX_DIN[7]),
        .I2(MUL_VECTOR_DIN[22]),
        .I3(MUL_MATRIX_DIN[8]),
        .O(RAMB36E1_inst_i_394_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_395
       (.I0(MUL_VECTOR_DIN[21]),
        .I1(MUL_MATRIX_DIN[9]),
        .I2(MUL_VECTOR_DIN[20]),
        .I3(MUL_MATRIX_DIN[10]),
        .O(RAMB36E1_inst_i_395_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_396
       (.I0(MUL_VECTOR_DIN[27]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[26]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_396_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_397
       (.I0(MUL_VECTOR_DIN[25]),
        .I1(MUL_MATRIX_DIN[5]),
        .I2(MUL_VECTOR_DIN[24]),
        .I3(MUL_MATRIX_DIN[6]),
        .O(RAMB36E1_inst_i_397_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    RAMB36E1_inst_i_398
       (.I0(MUL_MATRIX_DIN[29]),
        .I1(MUL_VECTOR_DIN[1]),
        .I2(MUL_MATRIX_DIN[26]),
        .I3(MUL_VECTOR_DIN[4]),
        .I4(MUL_MATRIX_DIN[25]),
        .I5(MUL_VECTOR_DIN[5]),
        .O(RAMB36E1_inst_i_398_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_399
       (.I0(MUL_VECTOR_DIN[3]),
        .I1(MUL_MATRIX_DIN[27]),
        .I2(MUL_MATRIX_DIN[28]),
        .I3(MUL_VECTOR_DIN[2]),
        .O(RAMB36E1_inst_i_399_n_0));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_39__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(MUL_RESULT_DOUT[3]),
        .I2(RAMB36E1_inst_i_132_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DIADI[3]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_39__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(MUL_RESULT_DOUT[3]),
        .I2(RAMB36E1_inst_i_87__0_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg[3]));
  LUT4 #(
    .INIT(16'h00F8)) 
    RAMB36E1_inst_i_39__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(MUL_RESULT_DOUT[3]),
        .I2(RAMB36E1_inst_i_87__1_n_0),
        .I3(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_400
       (.I0(MUL_VECTOR_DIN[15]),
        .I1(MUL_MATRIX_DIN[15]),
        .I2(MUL_VECTOR_DIN[14]),
        .I3(MUL_MATRIX_DIN[16]),
        .O(RAMB36E1_inst_i_400_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_401
       (.I0(MUL_VECTOR_DIN[13]),
        .I1(MUL_MATRIX_DIN[17]),
        .I2(MUL_VECTOR_DIN[12]),
        .I3(MUL_MATRIX_DIN[18]),
        .O(RAMB36E1_inst_i_401_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_402
       (.I0(MUL_VECTOR_DIN[11]),
        .I1(MUL_MATRIX_DIN[19]),
        .I2(MUL_VECTOR_DIN[10]),
        .I3(MUL_MATRIX_DIN[20]),
        .O(RAMB36E1_inst_i_402_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_403
       (.I0(MUL_VECTOR_DIN[9]),
        .I1(MUL_MATRIX_DIN[21]),
        .I2(MUL_VECTOR_DIN[8]),
        .I3(MUL_MATRIX_DIN[22]),
        .O(RAMB36E1_inst_i_403_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_404
       (.I0(DOADO[30]),
        .I1(SEL_BRAM[2]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(DOUT[30]),
        .I4(DOUT_SAMP[30]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_404_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_405
       (.I0(DOADO[30]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(DOUT[30]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[30]),
        .O(RAMB36E1_inst_i_405_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_407
       (.I0(MUL_VECTOR_DIN[4]),
        .I1(MUL_MATRIX_DIN[25]),
        .I2(MUL_VECTOR_DIN[3]),
        .I3(MUL_MATRIX_DIN[26]),
        .O(RAMB36E1_inst_i_407_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_408
       (.I0(MUL_VECTOR_DIN[6]),
        .I1(MUL_MATRIX_DIN[23]),
        .I2(MUL_VECTOR_DIN[5]),
        .I3(MUL_MATRIX_DIN[24]),
        .O(RAMB36E1_inst_i_408_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_409
       (.I0(MUL_VECTOR_DIN[10]),
        .I1(MUL_MATRIX_DIN[19]),
        .I2(MUL_VECTOR_DIN[9]),
        .I3(MUL_MATRIX_DIN[20]),
        .O(RAMB36E1_inst_i_409_n_0));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_40__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(MUL_RESULT_DOUT[2]),
        .I2(RAMB36E1_inst_24),
        .I3(RAMB36E1_inst_4[2]),
        .I4(RAMB36E1_inst_i_62_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_40__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(MUL_RESULT_DOUT[2]),
        .I2(RAMB36E1_inst_25),
        .I3(RAMB36E1_inst_4[2]),
        .I4(RAMB36E1_inst_i_59_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg[2]));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_40__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(MUL_RESULT_DOUT[2]),
        .I2(RAMB36E1_inst_26),
        .I3(RAMB36E1_inst_4[2]),
        .I4(RAMB36E1_inst_i_59__0_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_410
       (.I0(MUL_VECTOR_DIN[8]),
        .I1(MUL_MATRIX_DIN[21]),
        .I2(MUL_VECTOR_DIN[7]),
        .I3(MUL_MATRIX_DIN[22]),
        .O(RAMB36E1_inst_i_410_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_411
       (.I0(MUL_VECTOR_DIN[14]),
        .I1(MUL_MATRIX_DIN[15]),
        .I2(MUL_VECTOR_DIN[13]),
        .I3(MUL_MATRIX_DIN[16]),
        .O(RAMB36E1_inst_i_411_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_412
       (.I0(MUL_VECTOR_DIN[12]),
        .I1(MUL_MATRIX_DIN[17]),
        .I2(MUL_VECTOR_DIN[11]),
        .I3(MUL_MATRIX_DIN[18]),
        .O(RAMB36E1_inst_i_412_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_413
       (.I0(MUL_VECTOR_DIN[22]),
        .I1(MUL_MATRIX_DIN[7]),
        .I2(MUL_VECTOR_DIN[21]),
        .I3(MUL_MATRIX_DIN[8]),
        .O(RAMB36E1_inst_i_413_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_414
       (.I0(MUL_VECTOR_DIN[20]),
        .I1(MUL_MATRIX_DIN[9]),
        .I2(MUL_VECTOR_DIN[19]),
        .I3(MUL_MATRIX_DIN[10]),
        .O(RAMB36E1_inst_i_414_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_415
       (.I0(MUL_VECTOR_DIN[18]),
        .I1(MUL_MATRIX_DIN[11]),
        .I2(MUL_VECTOR_DIN[17]),
        .I3(MUL_MATRIX_DIN[12]),
        .O(RAMB36E1_inst_i_415_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_416
       (.I0(MUL_VECTOR_DIN[16]),
        .I1(MUL_MATRIX_DIN[13]),
        .I2(MUL_VECTOR_DIN[15]),
        .I3(MUL_MATRIX_DIN[14]),
        .O(RAMB36E1_inst_i_416_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_417
       (.I0(MUL_VECTOR_DIN[26]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[25]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_417_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_418
       (.I0(MUL_VECTOR_DIN[24]),
        .I1(MUL_MATRIX_DIN[5]),
        .I2(MUL_VECTOR_DIN[23]),
        .I3(MUL_MATRIX_DIN[6]),
        .O(RAMB36E1_inst_i_418_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_419
       (.I0(MUL_VECTOR_DIN[27]),
        .I1(MUL_MATRIX_DIN[2]),
        .I2(MUL_VECTOR_DIN[28]),
        .I3(MUL_MATRIX_DIN[1]),
        .O(RAMB36E1_inst_i_419_n_0));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_41__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(MUL_RESULT_DOUT[1]),
        .I2(RAMB36E1_inst_27),
        .I3(RAMB36E1_inst_4[1]),
        .I4(RAMB36E1_inst_i_62_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DIADI[1]));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_41__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(MUL_RESULT_DOUT[1]),
        .I2(RAMB36E1_inst_28),
        .I3(RAMB36E1_inst_4[1]),
        .I4(RAMB36E1_inst_i_59_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg[1]));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_41__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(MUL_RESULT_DOUT[1]),
        .I2(RAMB36E1_inst_29),
        .I3(RAMB36E1_inst_4[1]),
        .I4(RAMB36E1_inst_i_59__0_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_420
       (.I0(MUL_VECTOR_DIN[29]),
        .I1(MUL_MATRIX_DIN[0]),
        .I2(MUL_VECTOR_DIN[0]),
        .I3(MUL_MATRIX_DIN[29]),
        .O(RAMB36E1_inst_i_420_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_421
       (.I0(DOADO[29]),
        .I1(SEL_BRAM[2]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(DOUT[29]),
        .I4(DOUT_SAMP[29]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_421_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_422
       (.I0(DOADO[29]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(DOUT[29]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[29]),
        .O(RAMB36E1_inst_i_422_n_0));
  LUT5 #(
    .INIT(32'h05E00040)) 
    RAMB36E1_inst_i_423
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[0]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[0]),
        .O(RAMB36E1_inst_i_423_n_0));
  LUT5 #(
    .INIT(32'h0000E828)) 
    RAMB36E1_inst_i_424
       (.I0(DOUT_SAMP[0]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[0]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_424_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_425
       (.I0(MUL_VECTOR_DIN[5]),
        .I1(MUL_MATRIX_DIN[23]),
        .I2(MUL_VECTOR_DIN[4]),
        .I3(MUL_MATRIX_DIN[24]),
        .O(RAMB36E1_inst_i_425_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_426
       (.I0(MUL_VECTOR_DIN[3]),
        .I1(MUL_MATRIX_DIN[25]),
        .I2(MUL_MATRIX_DIN[26]),
        .I3(MUL_VECTOR_DIN[2]),
        .O(RAMB36E1_inst_i_426_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_427
       (.I0(MUL_VECTOR_DIN[13]),
        .I1(MUL_MATRIX_DIN[15]),
        .I2(MUL_VECTOR_DIN[12]),
        .I3(MUL_MATRIX_DIN[16]),
        .O(RAMB36E1_inst_i_427_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_428
       (.I0(MUL_VECTOR_DIN[11]),
        .I1(MUL_MATRIX_DIN[17]),
        .I2(MUL_VECTOR_DIN[10]),
        .I3(MUL_MATRIX_DIN[18]),
        .O(RAMB36E1_inst_i_428_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_429
       (.I0(MUL_VECTOR_DIN[9]),
        .I1(MUL_MATRIX_DIN[19]),
        .I2(MUL_VECTOR_DIN[8]),
        .I3(MUL_MATRIX_DIN[20]),
        .O(RAMB36E1_inst_i_429_n_0));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_42__0
       (.I0(RAMB36E1_inst_i_56_n_0),
        .I1(MUL_RESULT_DOUT[0]),
        .I2(RAMB36E1_inst_30),
        .I3(RAMB36E1_inst_4[0]),
        .I4(RAMB36E1_inst_i_62_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_42__1
       (.I0(RAMB36E1_inst_i_56__0_n_0),
        .I1(MUL_RESULT_DOUT[0]),
        .I2(RAMB36E1_inst_31),
        .I3(RAMB36E1_inst_4[0]),
        .I4(RAMB36E1_inst_i_59_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg[0]));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    RAMB36E1_inst_i_42__2
       (.I0(RAMB36E1_inst_i_56__1_n_0),
        .I1(MUL_RESULT_DOUT[0]),
        .I2(RAMB36E1_inst_32),
        .I3(RAMB36E1_inst_4[0]),
        .I4(RAMB36E1_inst_i_59__0_n_0),
        .I5(RAMB36E1_inst_2),
        .O(DONE_INT_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_430
       (.I0(MUL_VECTOR_DIN[7]),
        .I1(MUL_MATRIX_DIN[21]),
        .I2(MUL_VECTOR_DIN[6]),
        .I3(MUL_MATRIX_DIN[22]),
        .O(RAMB36E1_inst_i_430_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_431
       (.I0(MUL_VECTOR_DIN[21]),
        .I1(MUL_MATRIX_DIN[7]),
        .I2(MUL_VECTOR_DIN[20]),
        .I3(MUL_MATRIX_DIN[8]),
        .O(RAMB36E1_inst_i_431_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_432
       (.I0(MUL_VECTOR_DIN[19]),
        .I1(MUL_MATRIX_DIN[9]),
        .I2(MUL_VECTOR_DIN[18]),
        .I3(MUL_MATRIX_DIN[10]),
        .O(RAMB36E1_inst_i_432_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_433
       (.I0(MUL_VECTOR_DIN[17]),
        .I1(MUL_MATRIX_DIN[11]),
        .I2(MUL_VECTOR_DIN[16]),
        .I3(MUL_MATRIX_DIN[12]),
        .O(RAMB36E1_inst_i_433_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_434
       (.I0(MUL_VECTOR_DIN[15]),
        .I1(MUL_MATRIX_DIN[13]),
        .I2(MUL_VECTOR_DIN[14]),
        .I3(MUL_MATRIX_DIN[14]),
        .O(RAMB36E1_inst_i_434_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_435
       (.I0(MUL_VECTOR_DIN[25]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[24]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_435_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_436
       (.I0(MUL_VECTOR_DIN[23]),
        .I1(MUL_MATRIX_DIN[5]),
        .I2(MUL_VECTOR_DIN[22]),
        .I3(MUL_MATRIX_DIN[6]),
        .O(RAMB36E1_inst_i_436_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_437
       (.I0(MUL_VECTOR_DIN[26]),
        .I1(MUL_MATRIX_DIN[2]),
        .I2(MUL_VECTOR_DIN[27]),
        .I3(MUL_MATRIX_DIN[1]),
        .O(RAMB36E1_inst_i_437_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_438
       (.I0(MUL_VECTOR_DIN[28]),
        .I1(MUL_MATRIX_DIN[0]),
        .I2(MUL_VECTOR_DIN[0]),
        .I3(MUL_MATRIX_DIN[28]),
        .O(RAMB36E1_inst_i_438_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_439
       (.I0(DOADO[28]),
        .I1(SEL_BRAM[2]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(DOUT[28]),
        .I4(DOUT_SAMP[28]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_439_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    RAMB36E1_inst_i_43__0
       (.I0(B_WEN_0),
        .I1(RAMB36E1_inst_2),
        .O(WEA));
  LUT2 #(
    .INIT(4'h2)) 
    RAMB36E1_inst_i_43__1
       (.I0(B_WEN_1),
        .I1(RAMB36E1_inst_2),
        .O(DONE_INT_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    RAMB36E1_inst_i_43__2
       (.I0(B_WEN_2),
        .I1(RAMB36E1_inst_2),
        .O(DONE_INT_reg_2));
  MUXF7 RAMB36E1_inst_i_44
       (.I0(RAMB36E1_inst_i_142_n_0),
        .I1(RAMB36E1_inst_i_143_n_0),
        .O(B_WEN_0),
        .S(SEL_BRAM[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_440
       (.I0(DOADO[28]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(DOUT[28]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[28]),
        .O(RAMB36E1_inst_i_440_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_441
       (.I0(MUL_VECTOR_DIN[27]),
        .I1(MUL_MATRIX_DIN[0]),
        .I2(MUL_VECTOR_DIN[0]),
        .I3(MUL_MATRIX_DIN[27]),
        .O(RAMB36E1_inst_i_441_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_442
       (.I0(MUL_VECTOR_DIN[25]),
        .I1(MUL_MATRIX_DIN[2]),
        .I2(MUL_VECTOR_DIN[26]),
        .I3(MUL_MATRIX_DIN[1]),
        .O(RAMB36E1_inst_i_442_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_443
       (.I0(MUL_VECTOR_DIN[18]),
        .I1(MUL_MATRIX_DIN[9]),
        .I2(MUL_VECTOR_DIN[17]),
        .I3(MUL_MATRIX_DIN[10]),
        .O(RAMB36E1_inst_i_443_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_444
       (.I0(MUL_VECTOR_DIN[20]),
        .I1(MUL_MATRIX_DIN[7]),
        .I2(MUL_VECTOR_DIN[19]),
        .I3(MUL_MATRIX_DIN[8]),
        .O(RAMB36E1_inst_i_444_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_445
       (.I0(MUL_VECTOR_DIN[12]),
        .I1(MUL_MATRIX_DIN[15]),
        .I2(MUL_VECTOR_DIN[11]),
        .I3(MUL_MATRIX_DIN[16]),
        .O(RAMB36E1_inst_i_445_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_446
       (.I0(MUL_VECTOR_DIN[10]),
        .I1(MUL_MATRIX_DIN[17]),
        .I2(MUL_VECTOR_DIN[9]),
        .I3(MUL_MATRIX_DIN[18]),
        .O(RAMB36E1_inst_i_446_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_447
       (.I0(MUL_VECTOR_DIN[8]),
        .I1(MUL_MATRIX_DIN[19]),
        .I2(MUL_VECTOR_DIN[7]),
        .I3(MUL_MATRIX_DIN[20]),
        .O(RAMB36E1_inst_i_447_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_448
       (.I0(MUL_VECTOR_DIN[4]),
        .I1(MUL_MATRIX_DIN[23]),
        .I2(MUL_VECTOR_DIN[3]),
        .I3(MUL_MATRIX_DIN[24]),
        .O(RAMB36E1_inst_i_448_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_449
       (.I0(MUL_VECTOR_DIN[16]),
        .I1(MUL_MATRIX_DIN[11]),
        .I2(MUL_VECTOR_DIN[15]),
        .I3(MUL_MATRIX_DIN[12]),
        .O(RAMB36E1_inst_i_449_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    RAMB36E1_inst_i_44__0
       (.I0(RAMB36E1_inst_i_91__1_n_0),
        .I1(SEL_BRAM[0]),
        .I2(RAMB36E1_inst_i_92__1_n_0),
        .I3(SEL_BRAM[1]),
        .I4(RAMB36E1_inst_i_93__0_n_0),
        .O(B_WEN_1));
  MUXF7 RAMB36E1_inst_i_44__1
       (.I0(RAMB36E1_inst_i_91__2_n_0),
        .I1(RAMB36E1_inst_i_92__2_n_0),
        .O(B_WEN_2),
        .S(SEL_BRAM[0]));
  MUXF7 RAMB36E1_inst_i_45
       (.I0(RAMB36E1_inst_i_144_n_0),
        .I1(RAMB36E1_inst_i_145_n_0),
        .O(B_REN_INT[0]),
        .S(SEL_BRAM[0]));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_450
       (.I0(MUL_VECTOR_DIN[14]),
        .I1(MUL_MATRIX_DIN[13]),
        .I2(MUL_VECTOR_DIN[13]),
        .I3(MUL_MATRIX_DIN[14]),
        .O(RAMB36E1_inst_i_450_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_451
       (.I0(MUL_VECTOR_DIN[24]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[23]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_451_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_452
       (.I0(MUL_VECTOR_DIN[22]),
        .I1(MUL_MATRIX_DIN[5]),
        .I2(MUL_VECTOR_DIN[21]),
        .I3(MUL_MATRIX_DIN[6]),
        .O(RAMB36E1_inst_i_452_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_453
       (.I0(DOADO[27]),
        .I1(SEL_BRAM[2]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(DOUT[27]),
        .I4(DOUT_SAMP[27]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_453_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_454
       (.I0(DOADO[27]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(DOUT[27]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[27]),
        .O(RAMB36E1_inst_i_454_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_455
       (.I0(MUL_VECTOR_DIN[24]),
        .I1(MUL_MATRIX_DIN[2]),
        .I2(MUL_VECTOR_DIN[25]),
        .I3(MUL_MATRIX_DIN[1]),
        .O(RAMB36E1_inst_i_455_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_456
       (.I0(MUL_VECTOR_DIN[19]),
        .I1(MUL_MATRIX_DIN[7]),
        .I2(MUL_VECTOR_DIN[18]),
        .I3(MUL_MATRIX_DIN[8]),
        .O(RAMB36E1_inst_i_456_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_457
       (.I0(MUL_VECTOR_DIN[23]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[22]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_457_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_458
       (.I0(MUL_VECTOR_DIN[15]),
        .I1(MUL_MATRIX_DIN[11]),
        .I2(MUL_VECTOR_DIN[14]),
        .I3(MUL_MATRIX_DIN[12]),
        .O(RAMB36E1_inst_i_458_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_459
       (.I0(MUL_VECTOR_DIN[11]),
        .I1(MUL_MATRIX_DIN[15]),
        .I2(MUL_VECTOR_DIN[10]),
        .I3(MUL_MATRIX_DIN[16]),
        .O(RAMB36E1_inst_i_459_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    RAMB36E1_inst_i_45__0
       (.I0(RAMB36E1_inst_i_94__1_n_0),
        .I1(SEL_BRAM[0]),
        .I2(RAMB36E1_inst_i_95__2_n_0),
        .I3(SEL_BRAM[1]),
        .I4(RAMB36E1_inst_i_96__0_n_0),
        .O(B_REN_INT[1]));
  MUXF7 RAMB36E1_inst_i_45__1
       (.I0(RAMB36E1_inst_i_93__1_n_0),
        .I1(RAMB36E1_inst_i_94__2_n_0),
        .O(B_REN_INT[2]),
        .S(SEL_BRAM[0]));
  MUXF7 RAMB36E1_inst_i_46
       (.I0(RAMB36E1_inst_i_146_n_0),
        .I1(RAMB36E1_inst_i_147_n_0),
        .O(B0_ADDR_INT[8]),
        .S(SEL_BRAM[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_460
       (.I0(MUL_VECTOR_DIN[9]),
        .I1(MUL_MATRIX_DIN[17]),
        .I2(MUL_VECTOR_DIN[8]),
        .I3(MUL_MATRIX_DIN[18]),
        .O(RAMB36E1_inst_i_460_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_461
       (.I0(MUL_VECTOR_DIN[5]),
        .I1(MUL_MATRIX_DIN[21]),
        .I2(MUL_VECTOR_DIN[4]),
        .I3(MUL_MATRIX_DIN[22]),
        .O(RAMB36E1_inst_i_461_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_462
       (.I0(MUL_VECTOR_DIN[7]),
        .I1(MUL_MATRIX_DIN[19]),
        .I2(MUL_VECTOR_DIN[6]),
        .I3(MUL_MATRIX_DIN[20]),
        .O(RAMB36E1_inst_i_462_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_463
       (.I0(MUL_VECTOR_DIN[6]),
        .I1(MUL_MATRIX_DIN[19]),
        .I2(MUL_VECTOR_DIN[5]),
        .I3(MUL_MATRIX_DIN[20]),
        .O(RAMB36E1_inst_i_463_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_464
       (.I0(MUL_VECTOR_DIN[10]),
        .I1(MUL_MATRIX_DIN[15]),
        .I2(MUL_VECTOR_DIN[9]),
        .I3(MUL_MATRIX_DIN[16]),
        .O(RAMB36E1_inst_i_464_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_465
       (.I0(MUL_VECTOR_DIN[22]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[21]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_465_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_466
       (.I0(MUL_VECTOR_DIN[20]),
        .I1(MUL_MATRIX_DIN[5]),
        .I2(MUL_VECTOR_DIN[19]),
        .I3(MUL_MATRIX_DIN[6]),
        .O(RAMB36E1_inst_i_466_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_467
       (.I0(MUL_VECTOR_DIN[14]),
        .I1(MUL_MATRIX_DIN[11]),
        .I2(MUL_VECTOR_DIN[13]),
        .I3(MUL_MATRIX_DIN[12]),
        .O(RAMB36E1_inst_i_467_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_468
       (.I0(MUL_VECTOR_DIN[12]),
        .I1(MUL_MATRIX_DIN[13]),
        .I2(MUL_VECTOR_DIN[11]),
        .I3(MUL_MATRIX_DIN[14]),
        .O(RAMB36E1_inst_i_468_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_469
       (.I0(MUL_MATRIX_DIN[23]),
        .I1(MUL_VECTOR_DIN[2]),
        .I2(MUL_MATRIX_DIN[24]),
        .I3(MUL_VECTOR_DIN[1]),
        .O(RAMB36E1_inst_i_469_n_0));
  MUXF7 RAMB36E1_inst_i_46__0
       (.I0(RAMB36E1_inst_34),
        .I1(RAMB36E1_inst_35),
        .O(B1_ADDR_INT[8]),
        .S(RAMB36E1_inst_i_97_n_0));
  MUXF7 RAMB36E1_inst_i_46__1
       (.I0(RAMB36E1_inst_i_95_n_0),
        .I1(RAMB36E1_inst_i_96__2_n_0),
        .O(B2_ADDR_INT[8]),
        .S(SEL_BRAM[0]));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_470
       (.I0(MUL_VECTOR_DIN[16]),
        .I1(MUL_MATRIX_DIN[9]),
        .I2(MUL_VECTOR_DIN[15]),
        .I3(MUL_MATRIX_DIN[10]),
        .O(RAMB36E1_inst_i_470_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_471
       (.I0(MUL_VECTOR_DIN[18]),
        .I1(MUL_MATRIX_DIN[7]),
        .I2(MUL_VECTOR_DIN[17]),
        .I3(MUL_MATRIX_DIN[8]),
        .O(RAMB36E1_inst_i_471_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_472
       (.I0(MUL_VECTOR_DIN[25]),
        .I1(MUL_MATRIX_DIN[0]),
        .I2(MUL_VECTOR_DIN[0]),
        .I3(MUL_MATRIX_DIN[25]),
        .O(RAMB36E1_inst_i_472_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_473
       (.I0(MUL_VECTOR_DIN[23]),
        .I1(MUL_MATRIX_DIN[2]),
        .I2(MUL_VECTOR_DIN[24]),
        .I3(MUL_MATRIX_DIN[1]),
        .O(RAMB36E1_inst_i_473_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_474
       (.I0(DOADO[25]),
        .I1(SEL_BRAM[2]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(DOUT[25]),
        .I4(DOUT_SAMP[25]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_474_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_475
       (.I0(DOADO[25]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(DOUT[25]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[25]),
        .O(RAMB36E1_inst_i_475_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_476
       (.I0(MUL_VECTOR_DIN[7]),
        .I1(MUL_MATRIX_DIN[17]),
        .I2(MUL_VECTOR_DIN[6]),
        .I3(MUL_MATRIX_DIN[18]),
        .O(RAMB36E1_inst_i_476_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_477
       (.I0(MUL_VECTOR_DIN[9]),
        .I1(MUL_MATRIX_DIN[15]),
        .I2(MUL_VECTOR_DIN[8]),
        .I3(MUL_MATRIX_DIN[16]),
        .O(RAMB36E1_inst_i_477_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_478
       (.I0(MUL_VECTOR_DIN[3]),
        .I1(MUL_MATRIX_DIN[21]),
        .I2(MUL_MATRIX_DIN[22]),
        .I3(MUL_VECTOR_DIN[2]),
        .O(RAMB36E1_inst_i_478_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_479
       (.I0(MUL_VECTOR_DIN[5]),
        .I1(MUL_MATRIX_DIN[19]),
        .I2(MUL_VECTOR_DIN[4]),
        .I3(MUL_MATRIX_DIN[20]),
        .O(RAMB36E1_inst_i_479_n_0));
  MUXF7 RAMB36E1_inst_i_48
       (.I0(RAMB36E1_inst_i_148_n_0),
        .I1(RAMB36E1_inst_i_149_n_0),
        .O(B0_ADDR_INT[7]),
        .S(SEL_BRAM[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_480
       (.I0(MUL_VECTOR_DIN[17]),
        .I1(MUL_MATRIX_DIN[7]),
        .I2(MUL_VECTOR_DIN[16]),
        .I3(MUL_MATRIX_DIN[8]),
        .O(RAMB36E1_inst_i_480_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_481
       (.I0(MUL_VECTOR_DIN[13]),
        .I1(MUL_MATRIX_DIN[11]),
        .I2(MUL_VECTOR_DIN[12]),
        .I3(MUL_MATRIX_DIN[12]),
        .O(RAMB36E1_inst_i_481_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_482
       (.I0(MUL_VECTOR_DIN[21]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[20]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_482_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_483
       (.I0(MUL_VECTOR_DIN[19]),
        .I1(MUL_MATRIX_DIN[5]),
        .I2(MUL_VECTOR_DIN[18]),
        .I3(MUL_MATRIX_DIN[6]),
        .O(RAMB36E1_inst_i_483_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_484
       (.I0(MUL_VECTOR_DIN[22]),
        .I1(MUL_MATRIX_DIN[2]),
        .I2(MUL_VECTOR_DIN[23]),
        .I3(MUL_MATRIX_DIN[1]),
        .O(RAMB36E1_inst_i_484_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_485
       (.I0(MUL_VECTOR_DIN[24]),
        .I1(MUL_MATRIX_DIN[0]),
        .I2(MUL_VECTOR_DIN[0]),
        .I3(MUL_MATRIX_DIN[24]),
        .O(RAMB36E1_inst_i_485_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_486
       (.I0(DOADO[24]),
        .I1(SEL_BRAM[2]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(DOUT[24]),
        .I4(DOUT_SAMP[24]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_486_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_487
       (.I0(DOADO[24]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(DOUT[24]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[24]),
        .O(RAMB36E1_inst_i_487_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_488
       (.I0(MUL_MATRIX_DIN[21]),
        .I1(MUL_VECTOR_DIN[2]),
        .I2(MUL_MATRIX_DIN[22]),
        .I3(MUL_VECTOR_DIN[1]),
        .O(RAMB36E1_inst_i_488_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_489
       (.I0(MUL_VECTOR_DIN[23]),
        .I1(MUL_MATRIX_DIN[0]),
        .I2(MUL_VECTOR_DIN[0]),
        .I3(MUL_MATRIX_DIN[23]),
        .O(RAMB36E1_inst_i_489_n_0));
  MUXF7 RAMB36E1_inst_i_48__0
       (.I0(RAMB36E1_inst_i_100_n_0),
        .I1(RAMB36E1_inst_36),
        .O(B1_ADDR_INT[7]),
        .S(RAMB36E1_inst_i_97_n_0));
  MUXF7 RAMB36E1_inst_i_48__1
       (.I0(RAMB36E1_inst_i_97__0_n_0),
        .I1(RAMB36E1_inst_i_98__1_n_0),
        .O(B2_ADDR_INT[7]),
        .S(SEL_BRAM[0]));
  MUXF7 RAMB36E1_inst_i_49
       (.I0(RAMB36E1_inst_i_150_n_0),
        .I1(RAMB36E1_inst_i_151_n_0),
        .O(B0_ADDR_INT[6]),
        .S(SEL_BRAM[0]));
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_490
       (.I0(MUL_VECTOR_DIN[14]),
        .I1(MUL_MATRIX_DIN[9]),
        .I2(MUL_VECTOR_DIN[13]),
        .I3(MUL_MATRIX_DIN[10]),
        .O(RAMB36E1_inst_i_490_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_491
       (.I0(MUL_VECTOR_DIN[8]),
        .I1(MUL_MATRIX_DIN[15]),
        .I2(MUL_VECTOR_DIN[7]),
        .I3(MUL_MATRIX_DIN[16]),
        .O(RAMB36E1_inst_i_491_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_492
       (.I0(MUL_VECTOR_DIN[12]),
        .I1(MUL_MATRIX_DIN[11]),
        .I2(MUL_VECTOR_DIN[11]),
        .I3(MUL_MATRIX_DIN[12]),
        .O(RAMB36E1_inst_i_492_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_493
       (.I0(MUL_VECTOR_DIN[20]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[19]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_493_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_494
       (.I0(MUL_VECTOR_DIN[20]),
        .I1(MUL_MATRIX_DIN[2]),
        .I2(MUL_VECTOR_DIN[21]),
        .I3(MUL_MATRIX_DIN[1]),
        .O(RAMB36E1_inst_i_494_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_495
       (.I0(MUL_VECTOR_DIN[19]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[18]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_495_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_496
       (.I0(MUL_VECTOR_DIN[15]),
        .I1(MUL_MATRIX_DIN[7]),
        .I2(MUL_VECTOR_DIN[14]),
        .I3(MUL_MATRIX_DIN[8]),
        .O(RAMB36E1_inst_i_496_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_497
       (.I0(MUL_VECTOR_DIN[11]),
        .I1(MUL_MATRIX_DIN[11]),
        .I2(MUL_VECTOR_DIN[10]),
        .I3(MUL_MATRIX_DIN[12]),
        .O(RAMB36E1_inst_i_497_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_498
       (.I0(MUL_VECTOR_DIN[3]),
        .I1(MUL_MATRIX_DIN[19]),
        .I2(MUL_MATRIX_DIN[20]),
        .I3(MUL_VECTOR_DIN[2]),
        .O(RAMB36E1_inst_i_498_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    RAMB36E1_inst_i_499
       (.I0(MUL_MATRIX_DIN[18]),
        .I1(MUL_VECTOR_DIN[4]),
        .I2(MUL_MATRIX_DIN[17]),
        .I3(MUL_VECTOR_DIN[5]),
        .I4(MUL_MATRIX_DIN[21]),
        .I5(MUL_VECTOR_DIN[1]),
        .O(RAMB36E1_inst_i_499_n_0));
  MUXF7 RAMB36E1_inst_i_49__0
       (.I0(RAMB36E1_inst_i_102_n_0),
        .I1(RAMB36E1_inst_37),
        .O(B1_ADDR_INT[6]),
        .S(RAMB36E1_inst_i_97_n_0));
  MUXF7 RAMB36E1_inst_i_49__1
       (.I0(RAMB36E1_inst_i_99__0_n_0),
        .I1(RAMB36E1_inst_i_100__1_n_0),
        .O(B2_ADDR_INT[6]),
        .S(SEL_BRAM[0]));
  MUXF7 RAMB36E1_inst_i_50
       (.I0(RAMB36E1_inst_i_152_n_0),
        .I1(RAMB36E1_inst_i_153_n_0),
        .O(B0_ADDR_INT[5]),
        .S(SEL_BRAM[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_500
       (.I0(MUL_VECTOR_DIN[18]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[17]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_500_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_501
       (.I0(MUL_VECTOR_DIN[10]),
        .I1(MUL_MATRIX_DIN[11]),
        .I2(MUL_VECTOR_DIN[9]),
        .I3(MUL_MATRIX_DIN[12]),
        .O(RAMB36E1_inst_i_501_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_502
       (.I0(MUL_VECTOR_DIN[19]),
        .I1(MUL_MATRIX_DIN[2]),
        .I2(MUL_VECTOR_DIN[20]),
        .I3(MUL_MATRIX_DIN[1]),
        .O(RAMB36E1_inst_i_502_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_503
       (.I0(MUL_VECTOR_DIN[14]),
        .I1(MUL_MATRIX_DIN[7]),
        .I2(MUL_VECTOR_DIN[13]),
        .I3(MUL_MATRIX_DIN[8]),
        .O(RAMB36E1_inst_i_503_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_504
       (.I0(MUL_VECTOR_DIN[4]),
        .I1(MUL_MATRIX_DIN[17]),
        .I2(MUL_VECTOR_DIN[3]),
        .I3(MUL_MATRIX_DIN[18]),
        .O(RAMB36E1_inst_i_504_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_505
       (.I0(MUL_VECTOR_DIN[6]),
        .I1(MUL_MATRIX_DIN[15]),
        .I2(MUL_VECTOR_DIN[5]),
        .I3(MUL_MATRIX_DIN[16]),
        .O(RAMB36E1_inst_i_505_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_506
       (.I0(MUL_VECTOR_DIN[3]),
        .I1(MUL_MATRIX_DIN[17]),
        .I2(MUL_MATRIX_DIN[18]),
        .I3(MUL_VECTOR_DIN[2]),
        .O(RAMB36E1_inst_i_506_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_507
       (.I0(MUL_VECTOR_DIN[9]),
        .I1(MUL_MATRIX_DIN[11]),
        .I2(MUL_VECTOR_DIN[8]),
        .I3(MUL_MATRIX_DIN[12]),
        .O(RAMB36E1_inst_i_507_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_508
       (.I0(MUL_VECTOR_DIN[17]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[16]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_508_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_509
       (.I0(DOADO[20]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(DOUT[20]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[20]),
        .O(RAMB36E1_inst_i_509_n_0));
  MUXF7 RAMB36E1_inst_i_50__0
       (.I0(RAMB36E1_inst_i_104_n_0),
        .I1(RAMB36E1_inst_38),
        .O(B1_ADDR_INT[5]),
        .S(RAMB36E1_inst_i_97_n_0));
  MUXF7 RAMB36E1_inst_i_50__1
       (.I0(RAMB36E1_inst_i_101__0_n_0),
        .I1(RAMB36E1_inst_i_102__0_n_0),
        .O(B2_ADDR_INT[5]),
        .S(SEL_BRAM[0]));
  MUXF7 RAMB36E1_inst_i_51
       (.I0(RAMB36E1_inst_i_154_n_0),
        .I1(RAMB36E1_inst_i_155_n_0),
        .O(B0_ADDR_INT[4]),
        .S(SEL_BRAM[0]));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_510
       (.I0(DOADO[20]),
        .I1(SEL_BRAM[2]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(DOUT[20]),
        .I4(DOUT_SAMP[20]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_510_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_511
       (.I0(MUL_VECTOR_DIN[11]),
        .I1(MUL_MATRIX_DIN[9]),
        .I2(MUL_VECTOR_DIN[10]),
        .I3(MUL_MATRIX_DIN[10]),
        .O(RAMB36E1_inst_i_511_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_512
       (.I0(MUL_VECTOR_DIN[18]),
        .I1(MUL_MATRIX_DIN[2]),
        .I2(MUL_VECTOR_DIN[19]),
        .I3(MUL_MATRIX_DIN[1]),
        .O(RAMB36E1_inst_i_512_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_513
       (.I0(MUL_VECTOR_DIN[8]),
        .I1(MUL_MATRIX_DIN[11]),
        .I2(MUL_VECTOR_DIN[7]),
        .I3(MUL_MATRIX_DIN[12]),
        .O(RAMB36E1_inst_i_513_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_514
       (.I0(MUL_VECTOR_DIN[12]),
        .I1(MUL_MATRIX_DIN[7]),
        .I2(MUL_VECTOR_DIN[11]),
        .I3(MUL_MATRIX_DIN[8]),
        .O(RAMB36E1_inst_i_514_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_515
       (.I0(MUL_VECTOR_DIN[16]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[15]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_515_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_516
       (.I0(MUL_VECTOR_DIN[17]),
        .I1(MUL_MATRIX_DIN[2]),
        .I2(MUL_VECTOR_DIN[18]),
        .I3(MUL_MATRIX_DIN[1]),
        .O(RAMB36E1_inst_i_516_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_517
       (.I0(MUL_VECTOR_DIN[4]),
        .I1(MUL_MATRIX_DIN[15]),
        .I2(MUL_VECTOR_DIN[3]),
        .I3(MUL_MATRIX_DIN[16]),
        .O(RAMB36E1_inst_i_517_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_518
       (.I0(MUL_VECTOR_DIN[7]),
        .I1(MUL_MATRIX_DIN[11]),
        .I2(MUL_VECTOR_DIN[6]),
        .I3(MUL_MATRIX_DIN[12]),
        .O(RAMB36E1_inst_i_518_n_0));
  LUT4 #(
    .INIT(16'h00E2)) 
    RAMB36E1_inst_i_519
       (.I0(RAMB36E1_inst_i_591_n_0),
        .I1(\FSM_onehot_STATE_reg[4]_0 ),
        .I2(RAMB36E1_inst_i_592_n_0),
        .I3(RAMB36E1_inst_33),
        .O(RAMB36E1_inst_i_519_n_0));
  MUXF7 RAMB36E1_inst_i_51__0
       (.I0(RAMB36E1_inst_i_106_n_0),
        .I1(RAMB36E1_inst_39),
        .O(B1_ADDR_INT[4]),
        .S(RAMB36E1_inst_i_97_n_0));
  MUXF7 RAMB36E1_inst_i_51__1
       (.I0(RAMB36E1_inst_i_103__0_n_0),
        .I1(RAMB36E1_inst_i_104__1_n_0),
        .O(B2_ADDR_INT[4]),
        .S(SEL_BRAM[0]));
  MUXF7 RAMB36E1_inst_i_52
       (.I0(RAMB36E1_inst_i_156_n_0),
        .I1(RAMB36E1_inst_i_157_n_0),
        .O(B0_ADDR_INT[3]),
        .S(SEL_BRAM[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_520
       (.I0(MUL_VECTOR_DIN[15]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[14]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_520_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_521
       (.I0(MUL_VECTOR_DIN[11]),
        .I1(MUL_MATRIX_DIN[7]),
        .I2(MUL_VECTOR_DIN[10]),
        .I3(MUL_MATRIX_DIN[8]),
        .O(RAMB36E1_inst_i_521_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_522
       (.I0(MUL_VECTOR_DIN[16]),
        .I1(MUL_MATRIX_DIN[2]),
        .I2(MUL_VECTOR_DIN[17]),
        .I3(MUL_MATRIX_DIN[1]),
        .O(RAMB36E1_inst_i_522_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_523
       (.I0(MUL_VECTOR_DIN[14]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[13]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_523_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_524
       (.I0(MUL_VECTOR_DIN[17]),
        .I1(MUL_MATRIX_DIN[0]),
        .I2(MUL_VECTOR_DIN[0]),
        .I3(MUL_MATRIX_DIN[17]),
        .O(RAMB36E1_inst_i_524_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_525
       (.I0(MUL_VECTOR_DIN[8]),
        .I1(MUL_MATRIX_DIN[9]),
        .I2(MUL_VECTOR_DIN[7]),
        .I3(MUL_MATRIX_DIN[10]),
        .O(RAMB36E1_inst_i_525_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_526
       (.I0(MUL_VECTOR_DIN[10]),
        .I1(MUL_MATRIX_DIN[7]),
        .I2(MUL_VECTOR_DIN[9]),
        .I3(MUL_MATRIX_DIN[8]),
        .O(RAMB36E1_inst_i_526_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_527
       (.I0(MUL_VECTOR_DIN[4]),
        .I1(MUL_MATRIX_DIN[13]),
        .I2(MUL_VECTOR_DIN[3]),
        .I3(MUL_MATRIX_DIN[14]),
        .O(RAMB36E1_inst_i_527_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_528
       (.I0(MUL_VECTOR_DIN[6]),
        .I1(MUL_MATRIX_DIN[11]),
        .I2(MUL_VECTOR_DIN[5]),
        .I3(MUL_MATRIX_DIN[12]),
        .O(RAMB36E1_inst_i_528_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_529
       (.I0(MUL_VECTOR_DIN[14]),
        .I1(MUL_MATRIX_DIN[2]),
        .I2(MUL_VECTOR_DIN[15]),
        .I3(MUL_MATRIX_DIN[1]),
        .O(RAMB36E1_inst_i_529_n_0));
  MUXF7 RAMB36E1_inst_i_52__0
       (.I0(RAMB36E1_inst_i_108_n_0),
        .I1(RAMB36E1_inst_40),
        .O(B1_ADDR_INT[3]),
        .S(RAMB36E1_inst_i_97_n_0));
  MUXF7 RAMB36E1_inst_i_52__1
       (.I0(RAMB36E1_inst_i_105__0_n_0),
        .I1(RAMB36E1_inst_i_106__2_n_0),
        .O(B2_ADDR_INT[3]),
        .S(SEL_BRAM[0]));
  MUXF7 RAMB36E1_inst_i_53
       (.I0(RAMB36E1_inst_i_158_n_0),
        .I1(RAMB36E1_inst_i_159_n_0),
        .O(B0_ADDR_INT[2]),
        .S(SEL_BRAM[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_530
       (.I0(MUL_VECTOR_DIN[9]),
        .I1(MUL_MATRIX_DIN[7]),
        .I2(MUL_VECTOR_DIN[8]),
        .I3(MUL_MATRIX_DIN[8]),
        .O(RAMB36E1_inst_i_530_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_531
       (.I0(MUL_VECTOR_DIN[13]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[12]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_531_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_532
       (.I0(MUL_VECTOR_DIN[5]),
        .I1(MUL_MATRIX_DIN[11]),
        .I2(MUL_VECTOR_DIN[4]),
        .I3(MUL_MATRIX_DIN[12]),
        .O(RAMB36E1_inst_i_532_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_533
       (.I0(MUL_VECTOR_DIN[4]),
        .I1(MUL_MATRIX_DIN[11]),
        .I2(MUL_VECTOR_DIN[3]),
        .I3(MUL_MATRIX_DIN[12]),
        .O(RAMB36E1_inst_i_533_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_534
       (.I0(MUL_VECTOR_DIN[15]),
        .I1(MUL_MATRIX_DIN[0]),
        .I2(MUL_VECTOR_DIN[0]),
        .I3(MUL_MATRIX_DIN[15]),
        .O(RAMB36E1_inst_i_534_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_535
       (.I0(MUL_VECTOR_DIN[12]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[11]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_535_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_536
       (.I0(MUL_VECTOR_DIN[8]),
        .I1(MUL_MATRIX_DIN[7]),
        .I2(MUL_VECTOR_DIN[7]),
        .I3(MUL_MATRIX_DIN[8]),
        .O(RAMB36E1_inst_i_536_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_537
       (.I0(DOADO[15]),
        .I1(SEL_BRAM[2]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(DOUT[15]),
        .I4(DOUT_SAMP[15]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_537_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_538
       (.I0(DOADO[15]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(DOUT[15]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[15]),
        .O(RAMB36E1_inst_i_538_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_539
       (.I0(MUL_VECTOR_DIN[14]),
        .I1(MUL_MATRIX_DIN[0]),
        .I2(MUL_VECTOR_DIN[0]),
        .I3(MUL_MATRIX_DIN[14]),
        .O(RAMB36E1_inst_i_539_n_0));
  MUXF7 RAMB36E1_inst_i_53__0
       (.I0(RAMB36E1_inst_i_110_n_0),
        .I1(RAMB36E1_inst_41),
        .O(B1_ADDR_INT[2]),
        .S(RAMB36E1_inst_i_97_n_0));
  MUXF7 RAMB36E1_inst_i_53__1
       (.I0(RAMB36E1_inst_i_107__0_n_0),
        .I1(RAMB36E1_inst_i_108__2_n_0),
        .O(B2_ADDR_INT[2]),
        .S(SEL_BRAM[0]));
  MUXF7 RAMB36E1_inst_i_54
       (.I0(RAMB36E1_inst_i_160_n_0),
        .I1(RAMB36E1_inst_i_161_n_0),
        .O(B0_ADDR_INT[1]),
        .S(SEL_BRAM[0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_540
       (.I0(MUL_VECTOR_DIN[11]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[10]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_540_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_541
       (.I0(MUL_VECTOR_DIN[7]),
        .I1(MUL_MATRIX_DIN[7]),
        .I2(MUL_VECTOR_DIN[6]),
        .I3(MUL_MATRIX_DIN[8]),
        .O(RAMB36E1_inst_i_541_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    RAMB36E1_inst_i_542
       (.I0(MUL_MATRIX_DIN[13]),
        .I1(MUL_VECTOR_DIN[1]),
        .I2(MUL_VECTOR_DIN[2]),
        .I3(MUL_MATRIX_DIN[12]),
        .I4(MUL_MATRIX_DIN[11]),
        .I5(MUL_VECTOR_DIN[3]),
        .O(RAMB36E1_inst_i_542_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_543
       (.I0(DOADO[14]),
        .I1(SEL_BRAM[2]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(DOUT[14]),
        .I4(DOUT_SAMP[14]),
        .I5(SEL_BRAM[3]),
        .O(RAMB36E1_inst_i_543_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_544
       (.I0(DOADO[14]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(DOUT[14]),
        .I3(SEL_BRAM[2]),
        .I4(SEL_BRAM[3]),
        .I5(DOUT_SAMP[14]),
        .O(RAMB36E1_inst_i_544_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_545
       (.I0(MUL_VECTOR_DIN[4]),
        .I1(MUL_MATRIX_DIN[9]),
        .I2(MUL_VECTOR_DIN[3]),
        .I3(MUL_MATRIX_DIN[10]),
        .O(RAMB36E1_inst_i_545_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_546
       (.I0(MUL_VECTOR_DIN[6]),
        .I1(MUL_MATRIX_DIN[7]),
        .I2(MUL_VECTOR_DIN[5]),
        .I3(MUL_MATRIX_DIN[8]),
        .O(RAMB36E1_inst_i_546_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_547
       (.I0(MUL_VECTOR_DIN[13]),
        .I1(MUL_MATRIX_DIN[0]),
        .I2(MUL_VECTOR_DIN[0]),
        .I3(MUL_MATRIX_DIN[13]),
        .O(RAMB36E1_inst_i_547_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_548
       (.I0(MUL_VECTOR_DIN[10]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[9]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_548_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_549
       (.I0(DOADO[13]),
        .I1(SEL_BRAM[2]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(DOUT[13]),
        .I4(DOUT_SAMP[13]),
        .I5(SEL_BRAM[3]),
        .O(RAMB36E1_inst_i_549_n_0));
  MUXF7 RAMB36E1_inst_i_54__0
       (.I0(RAMB36E1_inst_i_112_n_0),
        .I1(RAMB36E1_inst_42),
        .O(B1_ADDR_INT[1]),
        .S(RAMB36E1_inst_i_97_n_0));
  MUXF7 RAMB36E1_inst_i_54__1
       (.I0(RAMB36E1_inst_i_109__0_n_0),
        .I1(RAMB36E1_inst_i_110__2_n_0),
        .O(B2_ADDR_INT[1]),
        .S(SEL_BRAM[0]));
  MUXF7 RAMB36E1_inst_i_55
       (.I0(RAMB36E1_inst_i_162_n_0),
        .I1(RAMB36E1_inst_i_163_n_0),
        .O(B0_ADDR_INT[0]),
        .S(SEL_BRAM[0]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_550
       (.I0(DOADO[13]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(DOUT[13]),
        .I3(SEL_BRAM[2]),
        .I4(SEL_BRAM[3]),
        .I5(DOUT_SAMP[13]),
        .O(RAMB36E1_inst_i_550_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_551
       (.I0(MUL_VECTOR_DIN[12]),
        .I1(MUL_MATRIX_DIN[0]),
        .I2(MUL_VECTOR_DIN[0]),
        .I3(MUL_MATRIX_DIN[12]),
        .O(RAMB36E1_inst_i_551_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_552
       (.I0(MUL_VECTOR_DIN[9]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[8]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_552_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_553
       (.I0(MUL_VECTOR_DIN[5]),
        .I1(MUL_MATRIX_DIN[7]),
        .I2(MUL_VECTOR_DIN[4]),
        .I3(MUL_MATRIX_DIN[8]),
        .O(RAMB36E1_inst_i_553_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_554
       (.I0(MUL_VECTOR_DIN[3]),
        .I1(MUL_MATRIX_DIN[9]),
        .I2(MUL_MATRIX_DIN[10]),
        .I3(MUL_VECTOR_DIN[2]),
        .O(RAMB36E1_inst_i_554_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_555
       (.I0(DOADO[12]),
        .I1(SEL_BRAM[2]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(DOUT[12]),
        .I4(DOUT_SAMP[12]),
        .I5(SEL_BRAM[3]),
        .O(RAMB36E1_inst_i_555_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_556
       (.I0(DOADO[12]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(DOUT[12]),
        .I3(SEL_BRAM[2]),
        .I4(SEL_BRAM[3]),
        .I5(DOUT_SAMP[12]),
        .O(RAMB36E1_inst_i_556_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_557
       (.I0(MUL_VECTOR_DIN[11]),
        .I1(MUL_MATRIX_DIN[0]),
        .I2(MUL_VECTOR_DIN[0]),
        .I3(MUL_MATRIX_DIN[11]),
        .O(RAMB36E1_inst_i_557_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_558
       (.I0(MUL_MATRIX_DIN[9]),
        .I1(MUL_VECTOR_DIN[2]),
        .I2(MUL_MATRIX_DIN[10]),
        .I3(MUL_VECTOR_DIN[1]),
        .O(RAMB36E1_inst_i_558_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_559
       (.I0(MUL_VECTOR_DIN[9]),
        .I1(MUL_MATRIX_DIN[2]),
        .I2(MUL_VECTOR_DIN[10]),
        .I3(MUL_MATRIX_DIN[1]),
        .O(RAMB36E1_inst_i_559_n_0));
  MUXF7 RAMB36E1_inst_i_55__0
       (.I0(RAMB36E1_inst_i_114_n_0),
        .I1(RAMB36E1_inst_43),
        .O(B1_ADDR_INT[0]),
        .S(RAMB36E1_inst_i_97_n_0));
  MUXF7 RAMB36E1_inst_i_55__1
       (.I0(RAMB36E1_inst_i_111__0_n_0),
        .I1(RAMB36E1_inst_i_112__2_n_0),
        .O(B2_ADDR_INT[0]),
        .S(SEL_BRAM[0]));
  LUT4 #(
    .INIT(16'h0042)) 
    RAMB36E1_inst_i_56
       (.I0(SEL_BRAM[2]),
        .I1(\FSM_onehot_STATE_reg[7]_0 ),
        .I2(\FSM_onehot_STATE_reg[4]_0 ),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_56_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_560
       (.I0(MUL_VECTOR_DIN[10]),
        .I1(MUL_MATRIX_DIN[0]),
        .I2(MUL_VECTOR_DIN[0]),
        .I3(MUL_MATRIX_DIN[10]),
        .O(RAMB36E1_inst_i_560_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_561
       (.I0(MUL_VECTOR_DIN[5]),
        .I1(MUL_MATRIX_DIN[5]),
        .I2(MUL_VECTOR_DIN[4]),
        .I3(MUL_MATRIX_DIN[6]),
        .O(RAMB36E1_inst_i_561_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_562
       (.I0(MUL_VECTOR_DIN[7]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[6]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_562_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_563
       (.I0(DOADO[10]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOUT[10]),
        .I4(DOUT_SAMP[10]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_563_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_564
       (.I0(DOADO[10]),
        .I1(\FSM_onehot_STATE_reg[7]_0 ),
        .I2(DOUT[10]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[10]),
        .O(RAMB36E1_inst_i_564_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_565
       (.I0(MUL_VECTOR_DIN[9]),
        .I1(MUL_MATRIX_DIN[0]),
        .I2(MUL_VECTOR_DIN[0]),
        .I3(MUL_MATRIX_DIN[9]),
        .O(RAMB36E1_inst_i_565_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_566
       (.I0(MUL_VECTOR_DIN[6]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[5]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_566_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_567
       (.I0(DOADO[9]),
        .I1(SEL_BRAM[2]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(DOUT[9]),
        .I4(DOUT_SAMP[9]),
        .I5(SEL_BRAM[3]),
        .O(RAMB36E1_inst_i_567_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_568
       (.I0(DOADO[9]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(DOUT[9]),
        .I3(SEL_BRAM[2]),
        .I4(SEL_BRAM[3]),
        .I5(DOUT_SAMP[9]),
        .O(RAMB36E1_inst_i_568_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_569
       (.I0(MUL_MATRIX_DIN[5]),
        .I1(MUL_VECTOR_DIN[2]),
        .I2(MUL_MATRIX_DIN[6]),
        .I3(MUL_VECTOR_DIN[1]),
        .O(RAMB36E1_inst_i_569_n_0));
  LUT4 #(
    .INIT(16'h0440)) 
    RAMB36E1_inst_i_56__0
       (.I0(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(\FSM_onehot_STATE_reg[4]_0 ),
        .O(RAMB36E1_inst_i_56__0_n_0));
  LUT4 #(
    .INIT(16'h2004)) 
    RAMB36E1_inst_i_56__1
       (.I0(SEL_BRAM[2]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I2(\FSM_onehot_STATE_reg[4]_0 ),
        .I3(\FSM_onehot_STATE_reg[7]_0 ),
        .O(RAMB36E1_inst_i_56__1_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_57
       (.I0(SQU_DOUT_OUT[23]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(MUL_MATRIX_DIN[2]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[31]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_57_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_570
       (.I0(MUL_VECTOR_DIN[4]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_VECTOR_DIN[3]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_570_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_571
       (.I0(MUL_VECTOR_DIN[5]),
        .I1(MUL_MATRIX_DIN[2]),
        .I2(MUL_VECTOR_DIN[6]),
        .I3(MUL_MATRIX_DIN[1]),
        .O(RAMB36E1_inst_i_571_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_572
       (.I0(MUL_VECTOR_DIN[7]),
        .I1(MUL_MATRIX_DIN[0]),
        .I2(MUL_VECTOR_DIN[0]),
        .I3(MUL_MATRIX_DIN[7]),
        .O(RAMB36E1_inst_i_572_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    RAMB36E1_inst_i_573
       (.I0(\FSM_onehot_STATE_reg_n_0_[7] ),
        .I1(\FSM_onehot_STATE_reg_n_0_[6] ),
        .I2(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I3(\FSM_onehot_STATE_reg_n_0_[4] ),
        .O(RAMB36E1_inst_i_573_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_574
       (.I0(MUL_VECTOR_DIN[6]),
        .I1(MUL_MATRIX_DIN[0]),
        .I2(MUL_VECTOR_DIN[0]),
        .I3(MUL_MATRIX_DIN[6]),
        .O(RAMB36E1_inst_i_574_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_575
       (.I0(MUL_VECTOR_DIN[3]),
        .I1(MUL_MATRIX_DIN[3]),
        .I2(MUL_MATRIX_DIN[4]),
        .I3(MUL_VECTOR_DIN[2]),
        .O(RAMB36E1_inst_i_575_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    RAMB36E1_inst_i_576
       (.I0(MUL_MATRIX_DIN[1]),
        .I1(MUL_VECTOR_DIN[5]),
        .I2(MUL_MATRIX_DIN[2]),
        .I3(MUL_VECTOR_DIN[4]),
        .I4(MUL_MATRIX_DIN[5]),
        .I5(MUL_VECTOR_DIN[1]),
        .O(RAMB36E1_inst_i_576_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    RAMB36E1_inst_i_577
       (.I0(MUL_VECTOR_DIN[3]),
        .I1(MUL_MATRIX_DIN[2]),
        .I2(MUL_VECTOR_DIN[4]),
        .I3(MUL_MATRIX_DIN[1]),
        .O(RAMB36E1_inst_i_577_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_578
       (.I0(MUL_VECTOR_DIN[5]),
        .I1(MUL_MATRIX_DIN[0]),
        .I2(MUL_VECTOR_DIN[0]),
        .I3(MUL_MATRIX_DIN[5]),
        .O(RAMB36E1_inst_i_578_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_579
       (.I0(DOADO[5]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(DOUT[5]),
        .I3(SEL_BRAM[2]),
        .I4(SEL_BRAM[3]),
        .I5(DOUT_SAMP[5]),
        .O(RAMB36E1_inst_i_579_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_57__0
       (.I0(SQU_DOUT_OUT[23]),
        .I1(RAMB36E1_inst_i_113__0_n_0),
        .I2(MUL_MATRIX_DIN[2]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[31]),
        .I5(RAMB36E1_inst_i_59__0_n_0),
        .O(RAMB36E1_inst_i_57__0_n_0));
  LUT6 #(
    .INIT(64'h1441411441141441)) 
    RAMB36E1_inst_i_57__1
       (.I0(RAMB36E1_inst_13),
        .I1(RAMB36E1_inst_i_164_n_0),
        .I2(RAMB36E1_inst_i_165_n_0),
        .I3(RAMB36E1_inst_i_166_n_0),
        .I4(RAMB36E1_inst_i_167_n_0),
        .I5(RAMB36E1_inst_i_168_n_0),
        .O(MUL_RESULT_DOUT[31]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_58
       (.I0(SQU_DOUT_OUT[23]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(MUL_MATRIX_DIN[2]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[31]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_58_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_580
       (.I0(DOADO[5]),
        .I1(SEL_BRAM[2]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(DOUT[5]),
        .I4(DOUT_SAMP[5]),
        .I5(SEL_BRAM[3]),
        .O(RAMB36E1_inst_i_580_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_581
       (.I0(MUL_VECTOR_DIN[2]),
        .I1(MUL_MATRIX_DIN[2]),
        .I2(MUL_VECTOR_DIN[3]),
        .I3(MUL_MATRIX_DIN[1]),
        .O(RAMB36E1_inst_i_581_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_582
       (.I0(MUL_VECTOR_DIN[4]),
        .I1(MUL_MATRIX_DIN[0]),
        .I2(MUL_VECTOR_DIN[0]),
        .I3(MUL_MATRIX_DIN[4]),
        .O(RAMB36E1_inst_i_582_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    RAMB36E1_inst_i_583
       (.I0(MUL_VECTOR_DIN[3]),
        .I1(MUL_MATRIX_DIN[0]),
        .I2(MUL_VECTOR_DIN[0]),
        .I3(MUL_MATRIX_DIN[3]),
        .O(RAMB36E1_inst_i_583_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_584
       (.I0(DOADO[2]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(DOUT[2]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[2]),
        .O(RAMB36E1_inst_i_584_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_585
       (.I0(DOADO[2]),
        .I1(SEL_BRAM[2]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(DOUT[2]),
        .I4(DOUT_SAMP[2]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_585_n_0));
  MUXF7 RAMB36E1_inst_i_586
       (.I0(RAMB36E1_inst_i_593_n_0),
        .I1(RAMB36E1_inst_i_594_n_0),
        .O(MUL_VECTOR_DIN_BRAM[0]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_587
       (.I0(DOADO[1]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(DOUT[1]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[1]),
        .O(RAMB36E1_inst_i_587_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_588
       (.I0(DOADO[1]),
        .I1(SEL_BRAM[2]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(DOUT[1]),
        .I4(DOUT_SAMP[1]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_588_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_589
       (.I0(DOADO[0]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(DOUT[0]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[0]),
        .O(RAMB36E1_inst_i_589_n_0));
  LUT4 #(
    .INIT(16'h4004)) 
    RAMB36E1_inst_i_59
       (.I0(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(\FSM_onehot_STATE_reg[4]_0 ),
        .O(RAMB36E1_inst_i_59_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_590
       (.I0(DOADO[0]),
        .I1(SEL_BRAM[2]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(DOUT[0]),
        .I4(DOUT_SAMP[0]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_590_n_0));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    RAMB36E1_inst_i_591
       (.I0(DOADO[18]),
        .I1(\FSM_onehot_STATE_reg[7]_0 ),
        .I2(DOUT[18]),
        .I3(SEL_BRAM[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I5(DOUT_SAMP[18]),
        .O(RAMB36E1_inst_i_591_n_0));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    RAMB36E1_inst_i_592
       (.I0(DOADO[18]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOUT[18]),
        .I4(DOUT_SAMP[18]),
        .I5(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(RAMB36E1_inst_i_592_n_0));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    RAMB36E1_inst_i_593
       (.I0(DOUT_SAMP[0]),
        .I1(DOADO[0]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(RAMB36E1_inst_i_593_n_0));
  LUT5 #(
    .INIT(32'h0000F808)) 
    RAMB36E1_inst_i_594
       (.I0(DOADO[0]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[0]),
        .I4(SEL_BRAM[3]),
        .O(RAMB36E1_inst_i_594_n_0));
  LUT4 #(
    .INIT(16'h0440)) 
    RAMB36E1_inst_i_59__0
       (.I0(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I1(\FSM_onehot_STATE_reg[4]_0 ),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[7]_0 ),
        .O(RAMB36E1_inst_i_59__0_n_0));
  LUT6 #(
    .INIT(64'h0000000069969669)) 
    RAMB36E1_inst_i_59__1
       (.I0(RAMB36E1_inst_i_171_n_0),
        .I1(RAMB36E1_inst_i_172_n_0),
        .I2(RAMB36E1_inst_i_173_n_0),
        .I3(RAMB36E1_inst_i_174_n_0),
        .I4(RAMB36E1_inst_i_175_n_0),
        .I5(RAMB36E1_inst_13),
        .O(MUL_RESULT_DOUT[30]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_60__0
       (.I0(SQU_DOUT_OUT[22]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(MUL_MATRIX_DIN[0]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[29]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_60__0_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_60__1
       (.I0(SQU_DOUT_OUT[22]),
        .I1(RAMB36E1_inst_i_113__0_n_0),
        .I2(MUL_MATRIX_DIN[0]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[29]),
        .I5(RAMB36E1_inst_i_59__0_n_0),
        .O(RAMB36E1_inst_i_60__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    RAMB36E1_inst_i_61__1
       (.I0(MUL_MATRIX_DIN[1]),
        .I1(WRITE_LAST__0),
        .I2(MUL_MATRIX_DIN[30]),
        .O(MUL_MATRIX_DOUT));
  LUT4 #(
    .INIT(16'h0042)) 
    RAMB36E1_inst_i_62
       (.I0(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(\FSM_onehot_STATE_reg[4]_0 ),
        .O(RAMB36E1_inst_i_62_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_63
       (.I0(SQU_DOUT_OUT[21]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(RAMB36E1_inst_44[21]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[26]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_63_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_63__0
       (.I0(SQU_DOUT_OUT[21]),
        .I1(RAMB36E1_inst_i_113__0_n_0),
        .I2(RAMB36E1_inst_44[21]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[26]),
        .I5(RAMB36E1_inst_i_59__0_n_0),
        .O(RAMB36E1_inst_i_63__0_n_0));
  LUT6 #(
    .INIT(64'h0000000069969669)) 
    RAMB36E1_inst_i_63__1
       (.I0(RAMB36E1_inst_i_178_n_0),
        .I1(RAMB36E1_inst_i_179_n_0),
        .I2(RAMB36E1_inst_i_180_n_0),
        .I3(RAMB36E1_inst_i_181_n_0),
        .I4(RAMB36E1_inst_i_182_n_0),
        .I5(RAMB36E1_inst_13),
        .O(MUL_RESULT_DOUT[29]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_64
       (.I0(SQU_DOUT_OUT[22]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(MUL_MATRIX_DIN[0]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[29]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_64_n_0));
  LUT6 #(
    .INIT(64'h0000000069969669)) 
    RAMB36E1_inst_i_65__1
       (.I0(RAMB36E1_inst_i_185_n_0),
        .I1(RAMB36E1_inst_i_186_n_0),
        .I2(RAMB36E1_inst_i_187_n_0),
        .I3(RAMB36E1_inst_i_188_n_0),
        .I4(RAMB36E1_inst_i_189_n_0),
        .I5(RAMB36E1_inst_13),
        .O(MUL_RESULT_DOUT[28]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_66__0
       (.I0(SQU_DOUT_OUT[20]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(RAMB36E1_inst_44[20]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[23]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_66__0_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_66__1
       (.I0(SQU_DOUT_OUT[20]),
        .I1(RAMB36E1_inst_i_113__0_n_0),
        .I2(RAMB36E1_inst_44[20]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[23]),
        .I5(RAMB36E1_inst_i_59__0_n_0),
        .O(RAMB36E1_inst_i_66__1_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_67
       (.I0(SQU_DOUT_OUT[19]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(RAMB36E1_inst_44[19]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[22]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_67_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_67__0
       (.I0(SQU_DOUT_OUT[19]),
        .I1(RAMB36E1_inst_i_113__0_n_0),
        .I2(RAMB36E1_inst_44[19]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[22]),
        .I5(RAMB36E1_inst_i_59__0_n_0),
        .O(RAMB36E1_inst_i_67__0_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_68
       (.I0(SQU_DOUT_OUT[18]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(RAMB36E1_inst_44[18]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[21]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_68_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_68__0
       (.I0(SQU_DOUT_OUT[18]),
        .I1(RAMB36E1_inst_i_113__0_n_0),
        .I2(RAMB36E1_inst_44[18]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[21]),
        .I5(RAMB36E1_inst_i_59__0_n_0),
        .O(RAMB36E1_inst_i_68__0_n_0));
  LUT6 #(
    .INIT(64'h0000000069969669)) 
    RAMB36E1_inst_i_68__1
       (.I0(RAMB36E1_inst_i_190_n_0),
        .I1(RAMB36E1_inst_i_191_n_0),
        .I2(RAMB36E1_inst_i_192_n_0),
        .I3(RAMB36E1_inst_i_193_n_0),
        .I4(RAMB36E1_inst_i_194_n_0),
        .I5(RAMB36E1_inst_13),
        .O(MUL_RESULT_DOUT[27]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_69__0
       (.I0(SQU_DOUT_OUT[17]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(RAMB36E1_inst_44[17]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[20]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_69__0_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_69__1
       (.I0(SQU_DOUT_OUT[17]),
        .I1(RAMB36E1_inst_i_113__0_n_0),
        .I2(RAMB36E1_inst_44[17]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[20]),
        .I5(RAMB36E1_inst_i_59__0_n_0),
        .O(RAMB36E1_inst_i_69__1_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_70
       (.I0(SQU_DOUT_OUT[16]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(RAMB36E1_inst_44[16]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[19]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_70_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_70__0
       (.I0(SQU_DOUT_OUT[16]),
        .I1(RAMB36E1_inst_i_113__0_n_0),
        .I2(RAMB36E1_inst_44[16]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[19]),
        .I5(RAMB36E1_inst_i_59__0_n_0),
        .O(RAMB36E1_inst_i_70__0_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_72
       (.I0(SQU_DOUT_OUT[14]),
        .I1(RAMB36E1_inst_i_113__0_n_0),
        .I2(RAMB36E1_inst_44[14]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[17]),
        .I5(RAMB36E1_inst_i_59__0_n_0),
        .O(RAMB36E1_inst_i_72_n_0));
  LUT5 #(
    .INIT(32'h55559A95)) 
    RAMB36E1_inst_i_72__0
       (.I0(RAMB36E1_inst_i_59__1_0[26]),
        .I1(RAMB36E1_inst_i_196_n_0),
        .I2(\FSM_onehot_STATE_reg[4]_0 ),
        .I3(RAMB36E1_inst_i_197_n_0),
        .I4(RAMB36E1_inst_33),
        .O(RAMB36E1_inst_i_72__0_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_73
       (.I0(SQU_DOUT_OUT[14]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(RAMB36E1_inst_44[14]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[17]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_73_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_73__0
       (.I0(SQU_DOUT_OUT[13]),
        .I1(RAMB36E1_inst_i_113__0_n_0),
        .I2(RAMB36E1_inst_44[13]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[16]),
        .I5(RAMB36E1_inst_i_59__0_n_0),
        .O(RAMB36E1_inst_i_73__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    RAMB36E1_inst_i_73__1
       (.I0(RAMB36E1_inst_i_199_n_0),
        .I1(RAMB36E1_inst_i_200_n_0),
        .I2(RAMB36E1_inst_i_201_n_0),
        .I3(RAMB36E1_inst_i_202_n_0),
        .I4(RAMB36E1_inst_i_203_n_0),
        .I5(RAMB36E1_inst_i_204_n_0),
        .O(RAMB36E1_inst_i_73__1_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_74
       (.I0(SQU_DOUT_OUT[21]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(RAMB36E1_inst_44[21]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[26]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_74_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_74__0
       (.I0(SQU_DOUT_OUT[13]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(RAMB36E1_inst_44[13]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[16]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_74__0_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_75
       (.I0(SQU_DOUT_OUT[12]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(RAMB36E1_inst_44[12]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[15]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_75_n_0));
  LUT6 #(
    .INIT(64'h0000000069969669)) 
    RAMB36E1_inst_i_75__0
       (.I0(RAMB36E1_inst_i_206_n_0),
        .I1(RAMB36E1_inst_i_207_n_0),
        .I2(RAMB36E1_inst_i_208_n_0),
        .I3(RAMB36E1_inst_i_209_n_0),
        .I4(RAMB36E1_inst_i_210_n_0),
        .I5(RAMB36E1_inst_13),
        .O(MUL_RESULT_DOUT[25]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_76__0
       (.I0(SQU_DOUT_OUT[11]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(RAMB36E1_inst_44[11]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[14]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_76__0_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_76__1
       (.I0(SQU_DOUT_OUT[11]),
        .I1(RAMB36E1_inst_i_113__0_n_0),
        .I2(RAMB36E1_inst_44[11]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[14]),
        .I5(RAMB36E1_inst_i_59__0_n_0),
        .O(RAMB36E1_inst_i_76__1_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_77
       (.I0(SQU_DOUT_OUT[10]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(RAMB36E1_inst_44[10]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[13]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_77_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_77__0
       (.I0(SQU_DOUT_OUT[10]),
        .I1(RAMB36E1_inst_i_113__0_n_0),
        .I2(RAMB36E1_inst_44[10]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[13]),
        .I5(RAMB36E1_inst_i_59__0_n_0),
        .O(RAMB36E1_inst_i_77__0_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_78
       (.I0(SQU_DOUT_OUT[9]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(RAMB36E1_inst_44[9]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[12]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_78_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_78__0
       (.I0(SQU_DOUT_OUT[9]),
        .I1(RAMB36E1_inst_i_113__0_n_0),
        .I2(RAMB36E1_inst_44[9]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[12]),
        .I5(RAMB36E1_inst_i_59__0_n_0),
        .O(RAMB36E1_inst_i_78__0_n_0));
  LUT6 #(
    .INIT(64'h0000000069969669)) 
    RAMB36E1_inst_i_78__1
       (.I0(RAMB36E1_inst_i_211_n_0),
        .I1(RAMB36E1_inst_i_212_n_0),
        .I2(RAMB36E1_inst_i_213_n_0),
        .I3(RAMB36E1_inst_i_214_n_0),
        .I4(RAMB36E1_inst_i_215_n_0),
        .I5(RAMB36E1_inst_13),
        .O(MUL_RESULT_DOUT[24]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_79__0
       (.I0(SQU_DOUT_OUT[8]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(RAMB36E1_inst_44[8]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[11]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_79__0_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_79__1
       (.I0(SQU_DOUT_OUT[8]),
        .I1(RAMB36E1_inst_i_113__0_n_0),
        .I2(RAMB36E1_inst_44[8]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[11]),
        .I5(RAMB36E1_inst_i_59__0_n_0),
        .O(RAMB36E1_inst_i_79__1_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_80
       (.I0(SQU_DOUT_OUT[7]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(RAMB36E1_inst_44[7]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[10]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_80_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_80__0
       (.I0(SQU_DOUT_OUT[7]),
        .I1(RAMB36E1_inst_i_113__0_n_0),
        .I2(RAMB36E1_inst_44[7]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[10]),
        .I5(RAMB36E1_inst_i_59__0_n_0),
        .O(RAMB36E1_inst_i_80__0_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_81
       (.I0(SQU_DOUT_OUT[6]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(RAMB36E1_inst_44[6]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[9]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_81_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_81__0
       (.I0(SQU_DOUT_OUT[6]),
        .I1(RAMB36E1_inst_i_113__0_n_0),
        .I2(RAMB36E1_inst_44[6]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[9]),
        .I5(RAMB36E1_inst_i_59__0_n_0),
        .O(RAMB36E1_inst_i_81__0_n_0));
  LUT5 #(
    .INIT(32'h65666555)) 
    RAMB36E1_inst_i_81__2
       (.I0(RAMB36E1_inst_i_59__1_0[23]),
        .I1(RAMB36E1_inst_33),
        .I2(RAMB36E1_inst_i_216_n_0),
        .I3(\FSM_onehot_STATE_reg[4]_0 ),
        .I4(RAMB36E1_inst_i_217_n_0),
        .O(RAMB36E1_inst_i_81__2_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_82
       (.I0(SQU_DOUT_OUT[5]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(RAMB36E1_inst_44[5]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[8]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_82_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_82__0
       (.I0(SQU_DOUT_OUT[5]),
        .I1(RAMB36E1_inst_i_113__0_n_0),
        .I2(RAMB36E1_inst_44[5]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[8]),
        .I5(RAMB36E1_inst_i_59__0_n_0),
        .O(RAMB36E1_inst_i_82__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    RAMB36E1_inst_i_82__1
       (.I0(RAMB36E1_inst_i_218_n_0),
        .I1(RAMB36E1_inst_i_219_n_0),
        .I2(RAMB36E1_inst_i_220_n_0),
        .I3(RAMB36E1_inst_i_221_n_0),
        .I4(RAMB36E1_inst_i_222_n_0),
        .I5(RAMB36E1_inst_i_223_n_0),
        .O(RAMB36E1_inst_i_82__1_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_83
       (.I0(SQU_DOUT_OUT[20]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(RAMB36E1_inst_44[20]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[23]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_83_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_83__0
       (.I0(SQU_DOUT_OUT[4]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(RAMB36E1_inst_44[4]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[7]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_83__0_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_83__1
       (.I0(SQU_DOUT_OUT[4]),
        .I1(RAMB36E1_inst_i_113__0_n_0),
        .I2(RAMB36E1_inst_44[4]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[7]),
        .I5(RAMB36E1_inst_i_59__0_n_0),
        .O(RAMB36E1_inst_i_83__1_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_84
       (.I0(SQU_DOUT_OUT[3]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(RAMB36E1_inst_44[3]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[6]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_84_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_84__0
       (.I0(SQU_DOUT_OUT[3]),
        .I1(RAMB36E1_inst_i_113__0_n_0),
        .I2(RAMB36E1_inst_44[3]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[6]),
        .I5(RAMB36E1_inst_i_59__0_n_0),
        .O(RAMB36E1_inst_i_84__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    RAMB36E1_inst_i_84__1
       (.I0(RAMB36E1_inst_i_225_n_0),
        .I1(RAMB36E1_inst_i_226_n_0),
        .I2(RAMB36E1_inst_i_227_n_0),
        .I3(RAMB36E1_inst_i_228_n_0),
        .O(RAMB36E1_inst_i_84__1_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_85
       (.I0(SQU_DOUT_OUT[2]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(RAMB36E1_inst_44[2]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[5]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_85_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_85__0
       (.I0(SQU_DOUT_OUT[2]),
        .I1(RAMB36E1_inst_i_113__0_n_0),
        .I2(RAMB36E1_inst_44[2]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[5]),
        .I5(RAMB36E1_inst_i_59__0_n_0),
        .O(RAMB36E1_inst_i_85__0_n_0));
  LUT6 #(
    .INIT(64'hABFB54045404ABFB)) 
    RAMB36E1_inst_i_85__1
       (.I0(RAMB36E1_inst_33),
        .I1(RAMB36E1_inst_i_229_n_0),
        .I2(\FSM_onehot_STATE_reg[4]_0 ),
        .I3(RAMB36E1_inst_i_230_n_0),
        .I4(RAMB36E1_inst_i_59__1_0[22]),
        .I5(RAMB36E1_inst_i_231_n_0),
        .O(RAMB36E1_inst_i_85__1_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_86
       (.I0(SQU_DOUT_OUT[1]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(RAMB36E1_inst_44[1]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[4]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_86_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_86__0
       (.I0(SQU_DOUT_OUT[1]),
        .I1(RAMB36E1_inst_i_113__0_n_0),
        .I2(RAMB36E1_inst_44[1]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[4]),
        .I5(RAMB36E1_inst_i_59__0_n_0),
        .O(RAMB36E1_inst_i_86__0_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_87
       (.I0(SQU_DOUT_OUT[19]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(RAMB36E1_inst_44[19]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[22]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_87_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_87__0
       (.I0(SQU_DOUT_OUT[0]),
        .I1(RAMB36E1_inst_i_116_n_0),
        .I2(RAMB36E1_inst_44[0]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[3]),
        .I5(RAMB36E1_inst_i_59_n_0),
        .O(RAMB36E1_inst_i_87__0_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_87__1
       (.I0(SQU_DOUT_OUT[0]),
        .I1(RAMB36E1_inst_i_113__0_n_0),
        .I2(RAMB36E1_inst_44[0]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[3]),
        .I5(RAMB36E1_inst_i_59__0_n_0),
        .O(RAMB36E1_inst_i_87__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    RAMB36E1_inst_i_87__2
       (.I0(\REG[30].FF_0 ),
        .I1(\REG[30].FF_1 ),
        .O(MUL_VECTOR_DIN1));
  LUT5 #(
    .INIT(32'h55559A95)) 
    RAMB36E1_inst_i_88__2
       (.I0(RAMB36E1_inst_i_59__1_0[21]),
        .I1(RAMB36E1_inst_i_234_n_0),
        .I2(\FSM_onehot_STATE_reg[4]_0 ),
        .I3(RAMB36E1_inst_i_235_n_0),
        .I4(RAMB36E1_inst_33),
        .O(RAMB36E1_inst_i_88__2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    RAMB36E1_inst_i_89__2
       (.I0(RAMB36E1_inst_i_236_n_0),
        .I1(RAMB36E1_inst_i_237_n_0),
        .I2(RAMB36E1_inst_i_238_n_0),
        .I3(RAMB36E1_inst_i_239_n_0),
        .I4(RAMB36E1_inst_i_240_n_0),
        .O(RAMB36E1_inst_i_89__2_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_90
       (.I0(SQU_DOUT_OUT[18]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(RAMB36E1_inst_44[18]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[21]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_90_n_0));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    RAMB36E1_inst_i_91__0
       (.I0(RAMB36E1_inst_i_242_n_0),
        .I1(MUL_VECTOR_DIN[1]),
        .I2(MUL_MATRIX_DIN[19]),
        .I3(RAMB36E1_inst_i_243_n_0),
        .I4(RAMB36E1_inst_i_244_n_0),
        .O(RAMB36E1_inst_i_91__0_n_0));
  LUT5 #(
    .INIT(32'h0000C808)) 
    RAMB36E1_inst_i_91__1
       (.I0(MUL_RESULT_WREN),
        .I1(SEL_BRAM[2]),
        .I2(SEL_BRAM[1]),
        .I3(MUL_MATRIX_WREN),
        .I4(SEL_BRAM[3]),
        .O(RAMB36E1_inst_i_91__1_n_0));
  LUT6 #(
    .INIT(64'h0000000045404040)) 
    RAMB36E1_inst_i_91__2
       (.I0(SEL_BRAM[1]),
        .I1(MUL_RESULT_WREN),
        .I2(SEL_BRAM[3]),
        .I3(out),
        .I4(WEN_OUT),
        .I5(SEL_BRAM[2]),
        .O(RAMB36E1_inst_i_91__2_n_0));
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    RAMB36E1_inst_i_92__0
       (.I0(RAMB36E1_inst_33),
        .I1(MUL_RESULT_DIN[20]),
        .I2(RAMB36E1_inst_i_59__1_0[20]),
        .I3(RAMB36E1_inst_i_246_n_0),
        .I4(RAMB36E1_inst_i_247_n_0),
        .O(RAMB36E1_inst_i_92__0_n_0));
  LUT5 #(
    .INIT(32'h0000F808)) 
    RAMB36E1_inst_i_92__1
       (.I0(WEN_OUT),
        .I1(out),
        .I2(SEL_BRAM[2]),
        .I3(MUL_RESULT_WREN),
        .I4(SEL_BRAM[3]),
        .O(RAMB36E1_inst_i_92__1_n_0));
  LUT6 #(
    .INIT(64'h00000000FCE230E2)) 
    RAMB36E1_inst_i_92__2
       (.I0(RAMB36E1_inst_i_44__1_0),
        .I1(SEL_BRAM[2]),
        .I2(MUL_MATRIX_WREN),
        .I3(SEL_BRAM[1]),
        .I4(MUL_RESULT_WREN),
        .I5(SEL_BRAM[3]),
        .O(RAMB36E1_inst_i_92__2_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_93
       (.I0(SQU_DOUT_OUT[17]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(RAMB36E1_inst_44[17]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[20]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_93_n_0));
  LUT5 #(
    .INIT(32'h00008B88)) 
    RAMB36E1_inst_i_93__0
       (.I0(MUL_MATRIX_WREN),
        .I1(SEL_BRAM[2]),
        .I2(out),
        .I3(WEN_OUT),
        .I4(SEL_BRAM[3]),
        .O(RAMB36E1_inst_i_93__0_n_0));
  LUT6 #(
    .INIT(64'h0088008833B800B8)) 
    RAMB36E1_inst_i_93__1
       (.I0(MUL_VECTOR_RDEN),
        .I1(SEL_BRAM[2]),
        .I2(RAMB36E1_inst_i_45__1_0),
        .I3(SEL_BRAM[3]),
        .I4(MUL_RESULT_RDEN),
        .I5(SEL_BRAM[1]),
        .O(RAMB36E1_inst_i_93__1_n_0));
  LUT5 #(
    .INIT(32'h55559A95)) 
    RAMB36E1_inst_i_94__0
       (.I0(RAMB36E1_inst_i_59__1_0[19]),
        .I1(RAMB36E1_inst_i_249_n_0),
        .I2(\FSM_onehot_STATE_reg[4]_0 ),
        .I3(RAMB36E1_inst_i_250_n_0),
        .I4(RAMB36E1_inst_33),
        .O(RAMB36E1_inst_i_94__0_n_0));
  LUT5 #(
    .INIT(32'h0000F808)) 
    RAMB36E1_inst_i_94__1
       (.I0(MUL_RESULT_RDEN),
        .I1(SEL_BRAM[2]),
        .I2(SEL_BRAM[1]),
        .I3(MUL_VECTOR_RDEN),
        .I4(SEL_BRAM[3]),
        .O(RAMB36E1_inst_i_94__1_n_0));
  LUT6 #(
    .INIT(64'h00000000FCE230E2)) 
    RAMB36E1_inst_i_94__2
       (.I0(SQU_RDEN1),
        .I1(SEL_BRAM[2]),
        .I2(MUL_VECTOR_RDEN),
        .I3(SEL_BRAM[1]),
        .I4(MUL_RESULT_RDEN),
        .I5(SEL_BRAM[3]),
        .O(RAMB36E1_inst_i_94__2_n_0));
  LUT6 #(
    .INIT(64'h0088008833B800B8)) 
    RAMB36E1_inst_i_95
       (.I0(RAMB36E1_inst_i_46__1_1[8]),
        .I1(SEL_BRAM[2]),
        .I2(SQU_ADDR0[8]),
        .I3(SEL_BRAM[3]),
        .I4(RAMB36E1_inst_i_46__1_0[8]),
        .I5(SEL_BRAM[1]),
        .O(RAMB36E1_inst_i_95_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    RAMB36E1_inst_i_95__1
       (.I0(RAMB36E1_inst_i_251_n_0),
        .I1(RAMB36E1_inst_i_252_n_0),
        .I2(RAMB36E1_inst_i_253_n_0),
        .I3(RAMB36E1_inst_i_254_n_0),
        .I4(RAMB36E1_inst_i_255_n_0),
        .O(RAMB36E1_inst_i_95__1_n_0));
  LUT5 #(
    .INIT(32'h0000F404)) 
    RAMB36E1_inst_i_95__2
       (.I0(out),
        .I1(REN_IN),
        .I2(SEL_BRAM[2]),
        .I3(MUL_RESULT_RDEN),
        .I4(SEL_BRAM[3]),
        .O(RAMB36E1_inst_i_95__2_n_0));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_96
       (.I0(SQU_DOUT_OUT[16]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(RAMB36E1_inst_44[16]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[19]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_96_n_0));
  LUT5 #(
    .INIT(32'h4D484848)) 
    RAMB36E1_inst_i_96__0
       (.I0(SEL_BRAM[2]),
        .I1(MUL_VECTOR_RDEN),
        .I2(SEL_BRAM[3]),
        .I3(out),
        .I4(REN_IN),
        .O(RAMB36E1_inst_i_96__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FCE230E2)) 
    RAMB36E1_inst_i_96__2
       (.I0(SQU_ADDR1[8]),
        .I1(SEL_BRAM[2]),
        .I2(MUL_MATRIX_ADDR[8]),
        .I3(SEL_BRAM[1]),
        .I4(RAMB36E1_inst_i_46__1_0[8]),
        .I5(SEL_BRAM[3]),
        .O(RAMB36E1_inst_i_96__2_n_0));
  LUT4 #(
    .INIT(16'h5446)) 
    RAMB36E1_inst_i_97
       (.I0(SEL_BRAM[3]),
        .I1(SEL_BRAM[2]),
        .I2(SEL_BRAM[1]),
        .I3(SEL_BRAM[0]),
        .O(RAMB36E1_inst_i_97_n_0));
  LUT6 #(
    .INIT(64'h0088008833B800B8)) 
    RAMB36E1_inst_i_97__0
       (.I0(RAMB36E1_inst_i_46__1_1[7]),
        .I1(SEL_BRAM[2]),
        .I2(SQU_ADDR0[7]),
        .I3(SEL_BRAM[3]),
        .I4(RAMB36E1_inst_i_46__1_0[7]),
        .I5(SEL_BRAM[1]),
        .O(RAMB36E1_inst_i_97__0_n_0));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    RAMB36E1_inst_i_97__1
       (.I0(RAMB36E1_inst_20),
        .I1(RAMB36E1_inst_i_257_n_0),
        .I2(RAMB36E1_inst_i_258_n_0),
        .I3(RAMB36E1_inst_i_259_n_0),
        .I4(RAMB36E1_inst_i_260_n_0),
        .I5(RAMB36E1_inst_i_261_n_0),
        .O(MUL_RESULT_DOUT[18]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    RAMB36E1_inst_i_98__0
       (.I0(SQU_DOUT_OUT[15]),
        .I1(\FSM_onehot_STATE_reg[5]_rep_0 ),
        .I2(RAMB36E1_inst_44[15]),
        .I3(WRITE_LAST__0),
        .I4(MUL_MATRIX_DIN[18]),
        .I5(RAMB36E1_inst_i_62_n_0),
        .O(RAMB36E1_inst_i_98__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FCE230E2)) 
    RAMB36E1_inst_i_98__1
       (.I0(SQU_ADDR1[7]),
        .I1(SEL_BRAM[2]),
        .I2(MUL_MATRIX_ADDR[7]),
        .I3(SEL_BRAM[1]),
        .I4(RAMB36E1_inst_i_46__1_0[7]),
        .I5(SEL_BRAM[3]),
        .O(RAMB36E1_inst_i_98__1_n_0));
  LUT6 #(
    .INIT(64'h0088008833B800B8)) 
    RAMB36E1_inst_i_99__0
       (.I0(RAMB36E1_inst_i_46__1_1[6]),
        .I1(SEL_BRAM[2]),
        .I2(SQU_ADDR0[6]),
        .I3(SEL_BRAM[3]),
        .I4(RAMB36E1_inst_i_46__1_0[6]),
        .I5(SEL_BRAM[1]),
        .O(RAMB36E1_inst_i_99__0_n_0));
  LUT5 #(
    .INIT(32'h65666555)) 
    RAMB36E1_inst_i_99__1
       (.I0(RAMB36E1_inst_i_59__1_0[17]),
        .I1(RAMB36E1_inst_33),
        .I2(RAMB36E1_inst_i_263_n_0),
        .I3(\FSM_onehot_STATE_reg[4]_0 ),
        .I4(RAMB36E1_inst_i_264_n_0),
        .O(RAMB36E1_inst_i_99__1_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \REG[0].FF_i_1 
       (.I0(\REG[0].FF_i_2__0_n_0 ),
        .I1(\REG[0].FF_i_3_n_0 ),
        .I2(\REG[0].FF_i_4_n_0 ),
        .I3(\REG[0].FF_i_5__0_n_0 ),
        .I4(\REG[0].FF_i_6_n_0 ),
        .I5(\REG[0].FF_i_7_n_0 ),
        .O(\REG[1].FF [0]));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[0].FF_i_10 
       (.I0(MUL_VECTOR_DIN[10]),
        .I1(\REG[1].FF_1 ),
        .I2(MUL_VECTOR_DIN[11]),
        .I3(\REG[1].FF_5 ),
        .I4(Q[0]),
        .O(\REG[0].FF_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[0].FF_i_11 
       (.I0(MUL_MATRIX_DIN[19]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[22]),
        .O(\REG[1].FF_7 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[0].FF_i_12 
       (.I0(\REG[30].FF [13]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[13]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[13]),
        .O(MUL_VECTOR_DIN[13]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[0].FF_i_13 
       (.I0(MUL_MATRIX_DIN[20]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[23]),
        .O(\REG[1].FF_6 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[0].FF_i_14 
       (.I0(\REG[30].FF [12]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[12]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[12]),
        .O(MUL_VECTOR_DIN[12]));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[0].FF_i_15 
       (.I0(MUL_VECTOR_DIN[14]),
        .I1(\REG[1].FF_8 ),
        .I2(MUL_VECTOR_DIN[15]),
        .I3(\REG[1].FF_9 ),
        .I4(Q[0]),
        .O(\REG[0].FF_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[0].FF_i_16 
       (.I0(MUL_VECTOR_DIN[2]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[3]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[0].FF_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h4C4C77FF7F7F77FF)) 
    \REG[0].FF_i_17 
       (.I0(RAMB36E1_inst),
        .I1(Q[0]),
        .I2(MUL_MATRIX_DIN[1]),
        .I3(MUL_MATRIX_DIN[4]),
        .I4(Q[1]),
        .I5(RAMB36E1_inst_i_59__1_0[0]),
        .O(\REG[0].FF_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[0].FF_i_18 
       (.I0(\REG[30].FF [1]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[1]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[1]),
        .O(MUL_VECTOR_DIN[1]));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[0].FF_i_19 
       (.I0(Q[0]),
        .I1(\REG[10].FF_i_11_n_0 ),
        .I2(MUL_VECTOR_DIN[5]),
        .I3(\REG[26].FF_i_2_n_0 ),
        .I4(MUL_VECTOR_DIN[4]),
        .I5(\REG[0].FF_i_39_n_0 ),
        .O(\REG[0].FF_i_19_n_0 ));
  MUXF7 \REG[0].FF_i_1__1 
       (.I0(\REG[0].FF_i_3__1_n_0 ),
        .I1(\REG[0].FF_i_4__1_n_0 ),
        .O(MUL_MATRIX_DIN[3]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \REG[0].FF_i_2 
       (.I0(\FSM_onehot_STATE_reg_n_0_[4] ),
        .I1(\FSM_onehot_STATE_reg_n_0_[3] ),
        .I2(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I3(\FSM_onehot_STATE_reg_n_0_[2] ),
        .O(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[0].FF_i_20 
       (.I0(MUL_VECTOR_DIN[26]),
        .I1(\REG[0].FF_i_40_n_0 ),
        .I2(MUL_VECTOR_DIN[27]),
        .I3(\REG[0].FF_i_41_n_0 ),
        .I4(Q[0]),
        .O(\REG[0].FF_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[0].FF_i_21 
       (.I0(MUL_VECTOR_DIN[24]),
        .I1(\REG[1].FF_12 ),
        .I2(MUL_VECTOR_DIN[25]),
        .I3(\REG[3].FF_i_14_n_0 ),
        .I4(Q[0]),
        .O(\REG[0].FF_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[0].FF_i_22 
       (.I0(MUL_MATRIX_DIN[2]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[5]),
        .O(\REG[0].FF_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[0].FF_i_23 
       (.I0(MUL_VECTOR_DIN[28]),
        .I1(\REG[1].FF_i_18_n_0 ),
        .I2(MUL_VECTOR_DIN[29]),
        .I3(\REG[1].FF_i_17_n_0 ),
        .I4(Q[0]),
        .O(\REG[0].FF_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[0].FF_i_24 
       (.I0(MUL_MATRIX_DIN[15]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[18]),
        .O(\REG[1].FF_10 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[0].FF_i_25 
       (.I0(\REG[30].FF [17]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[17]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[17]),
        .O(MUL_VECTOR_DIN[17]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[0].FF_i_26 
       (.I0(\REG[30].FF [16]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[16]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[16]),
        .O(MUL_VECTOR_DIN[16]));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[0].FF_i_27 
       (.I0(MUL_VECTOR_DIN[18]),
        .I1(\REG[12].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[19]),
        .I3(\REG[12].FF_i_10_n_0 ),
        .I4(Q[0]),
        .O(\REG[0].FF_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[0].FF_i_28 
       (.I0(MUL_MATRIX_DIN[11]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[14]),
        .O(\REG[0].FF_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[0].FF_i_29 
       (.I0(\REG[30].FF [21]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[21]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[21]),
        .O(MUL_VECTOR_DIN[21]));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[0].FF_i_2__0 
       (.I0(Q[0]),
        .I1(\REG[1].FF_2 ),
        .I2(MUL_VECTOR_DIN[9]),
        .I3(\REG[1].FF_3 ),
        .I4(MUL_VECTOR_DIN[8]),
        .I5(\REG[0].FF_i_10_n_0 ),
        .O(\REG[0].FF_i_2__0_n_0 ));
  MUXF7 \REG[0].FF_i_2__1 
       (.I0(\REG[0].FF_i_3__0_n_0 ),
        .I1(\REG[0].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0] ),
        .S(out));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[0].FF_i_3 
       (.I0(Q[0]),
        .I1(\REG[1].FF_7 ),
        .I2(MUL_VECTOR_DIN[13]),
        .I3(\REG[1].FF_6 ),
        .I4(MUL_VECTOR_DIN[12]),
        .I5(\REG[0].FF_i_15_n_0 ),
        .O(\REG[0].FF_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[0].FF_i_30 
       (.I0(MUL_MATRIX_DIN[12]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[15]),
        .O(\REG[0].FF_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[0].FF_i_31 
       (.I0(\REG[30].FF [20]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[20]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[20]),
        .O(MUL_VECTOR_DIN[20]));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[0].FF_i_32 
       (.I0(MUL_VECTOR_DIN[22]),
        .I1(\REG[1].FF_11 ),
        .I2(MUL_VECTOR_DIN[23]),
        .I3(\REG[8].FF_i_11_n_0 ),
        .I4(Q[0]),
        .O(\REG[0].FF_i_32_n_0 ));
  MUXF7 \REG[0].FF_i_33 
       (.I0(\REG[0].FF_i_46_n_0 ),
        .I1(\REG[0].FF_i_47_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[9]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  MUXF7 \REG[0].FF_i_34 
       (.I0(\REG[0].FF_i_48_n_0 ),
        .I1(\REG[0].FF_i_49_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[8]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  MUXF7 \REG[0].FF_i_35 
       (.I0(\REG[0].FF_i_50_n_0 ),
        .I1(\REG[0].FF_i_51_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[13]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  MUXF7 \REG[0].FF_i_36 
       (.I0(\REG[0].FF_i_52_n_0 ),
        .I1(\REG[0].FF_i_53_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[12]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[0].FF_i_37 
       (.I0(MUL_MATRIX_DIN[17]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[20]),
        .O(\REG[1].FF_9 ));
  MUXF7 \REG[0].FF_i_38 
       (.I0(\REG[0].FF_i_54_n_0 ),
        .I1(\REG[0].FF_i_55_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[1]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[0].FF_i_39 
       (.I0(MUL_VECTOR_DIN[6]),
        .I1(\REG[8].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[7]),
        .I3(\REG[1].FF_4 ),
        .I4(Q[0]),
        .O(\REG[0].FF_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[0].FF_i_3__0 
       (.I0(DOUT_SAMP[0]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[0]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[0]),
        .I5(p_1_in),
        .O(\REG[0].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[0].FF_i_3__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[3]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[3]),
        .O(\REG[0].FF_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h6999999996666666)) 
    \REG[0].FF_i_4 
       (.I0(\REG[0].FF_i_16_n_0 ),
        .I1(\REG[0].FF_i_17_n_0 ),
        .I2(MUL_VECTOR_DIN[1]),
        .I3(\REG[23].FF_i_5_n_0 ),
        .I4(Q[1]),
        .I5(\REG[0].FF_i_19_n_0 ),
        .O(\REG[0].FF_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[0].FF_i_40 
       (.I0(MUL_MATRIX_DIN[6]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[9]),
        .O(\REG[0].FF_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[0].FF_i_41 
       (.I0(MUL_MATRIX_DIN[5]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[8]),
        .O(\REG[0].FF_i_41_n_0 ));
  MUXF7 \REG[0].FF_i_42 
       (.I0(\REG[0].FF_i_56_n_0 ),
        .I1(\REG[0].FF_i_57_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[17]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  MUXF7 \REG[0].FF_i_43 
       (.I0(\REG[0].FF_i_58_n_0 ),
        .I1(\REG[0].FF_i_59_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[16]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  MUXF7 \REG[0].FF_i_44 
       (.I0(\REG[0].FF_i_60_n_0 ),
        .I1(\REG[0].FF_i_61_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[21]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  MUXF7 \REG[0].FF_i_45 
       (.I0(\REG[0].FF_i_62_n_0 ),
        .I1(\REG[0].FF_i_63_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[20]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[0].FF_i_46 
       (.I0(DOUT_SAMP[9]),
        .I1(DOADO[9]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[0].FF_i_46_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[0].FF_i_47 
       (.I0(DOADO[9]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[9]),
        .I4(SEL_BRAM[3]),
        .O(\REG[0].FF_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[0].FF_i_48 
       (.I0(DOUT_SAMP[8]),
        .I1(DOADO[8]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[0].FF_i_48_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[0].FF_i_49 
       (.I0(DOADO[8]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[8]),
        .I4(SEL_BRAM[3]),
        .O(\REG[0].FF_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[0].FF_i_4__0 
       (.I0(DOADO[0]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[0]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[0]),
        .I5(p_1_in),
        .O(\REG[0].FF_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[0].FF_i_4__1 
       (.I0(DOUT_SAMP[3]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[3]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[0].FF_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \REG[0].FF_i_5 
       (.I0(\FSM_onehot_STATE_reg_n_0_[7] ),
        .I1(\FSM_onehot_STATE_reg_n_0_[6] ),
        .I2(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I3(\FSM_onehot_STATE_reg_n_0_[4] ),
        .O(\FSM_onehot_STATE_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[0].FF_i_50 
       (.I0(DOUT_SAMP[13]),
        .I1(DOADO[13]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[0].FF_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[0].FF_i_51 
       (.I0(DOADO[13]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[13]),
        .I4(SEL_BRAM[3]),
        .O(\REG[0].FF_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[0].FF_i_52 
       (.I0(DOUT_SAMP[12]),
        .I1(DOADO[12]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[0].FF_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[0].FF_i_53 
       (.I0(DOADO[12]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[12]),
        .I4(SEL_BRAM[3]),
        .O(\REG[0].FF_i_53_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[0].FF_i_54 
       (.I0(DOUT_SAMP[1]),
        .I1(DOADO[1]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[0].FF_i_54_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[0].FF_i_55 
       (.I0(DOADO[1]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[1]),
        .I4(SEL_BRAM[3]),
        .O(\REG[0].FF_i_55_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[0].FF_i_56 
       (.I0(DOUT_SAMP[17]),
        .I1(DOADO[17]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[0].FF_i_56_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[0].FF_i_57 
       (.I0(DOADO[17]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[17]),
        .I4(SEL_BRAM[3]),
        .O(\REG[0].FF_i_57_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[0].FF_i_58 
       (.I0(DOUT_SAMP[16]),
        .I1(DOADO[16]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[0].FF_i_58_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[0].FF_i_59 
       (.I0(DOADO[16]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[16]),
        .I4(SEL_BRAM[3]),
        .O(\REG[0].FF_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h6999999996666666)) 
    \REG[0].FF_i_5__0 
       (.I0(\REG[0].FF_i_20_n_0 ),
        .I1(\REG[0].FF_i_21_n_0 ),
        .I2(Q[0]),
        .I3(\REG[0].FF_i_22_n_0 ),
        .I4(MUL_VECTOR_DIN[30]),
        .I5(\REG[0].FF_i_23_n_0 ),
        .O(\REG[0].FF_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[0].FF_i_6 
       (.I0(Q[0]),
        .I1(\REG[1].FF_10 ),
        .I2(MUL_VECTOR_DIN[17]),
        .I3(\REG[1].FF_0 ),
        .I4(MUL_VECTOR_DIN[16]),
        .I5(\REG[0].FF_i_27_n_0 ),
        .O(\REG[0].FF_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[0].FF_i_60 
       (.I0(DOUT_SAMP[21]),
        .I1(DOADO[21]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[0].FF_i_60_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[0].FF_i_61 
       (.I0(DOADO[21]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[21]),
        .I4(SEL_BRAM[3]),
        .O(\REG[0].FF_i_61_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[0].FF_i_62 
       (.I0(DOUT_SAMP[20]),
        .I1(DOADO[20]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[0].FF_i_62_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[0].FF_i_63 
       (.I0(DOADO[20]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[20]),
        .I4(SEL_BRAM[3]),
        .O(\REG[0].FF_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[0].FF_i_7 
       (.I0(Q[0]),
        .I1(\REG[0].FF_i_28_n_0 ),
        .I2(MUL_VECTOR_DIN[21]),
        .I3(\REG[0].FF_i_30_n_0 ),
        .I4(MUL_VECTOR_DIN[20]),
        .I5(\REG[0].FF_i_32_n_0 ),
        .O(\REG[0].FF_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[0].FF_i_8 
       (.I0(\REG[30].FF [9]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[9]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[9]),
        .O(MUL_VECTOR_DIN[9]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[0].FF_i_9 
       (.I0(\REG[30].FF [8]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[8]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[8]),
        .O(MUL_VECTOR_DIN[8]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \REG[10].FF_i_1 
       (.I0(\REG[10].FF_i_2_n_0 ),
        .I1(\REG[10].FF_i_3_n_0 ),
        .I2(\REG[10].FF_i_4_n_0 ),
        .I3(\REG[10].FF_i_5_n_0 ),
        .I4(\REG[10].FF_i_6_n_0 ),
        .I5(\REG[10].FF_i_7_n_0 ),
        .O(\REG[1].FF [10]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \REG[10].FF_i_10 
       (.I0(Q[1]),
        .I1(\REG[23].FF_i_5_n_0 ),
        .I2(MUL_VECTOR_DIN[11]),
        .O(\REG[10].FF_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[10].FF_i_11 
       (.I0(MUL_MATRIX_DIN[27]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[30]),
        .O(\REG[10].FF_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[10].FF_i_12 
       (.I0(MUL_VECTOR_DIN[16]),
        .I1(\REG[8].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[17]),
        .I3(\REG[1].FF_4 ),
        .I4(Q[0]),
        .O(\REG[10].FF_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[10].FF_i_13 
       (.I0(MUL_VECTOR_DIN[28]),
        .I1(\REG[12].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[29]),
        .I3(\REG[12].FF_i_10_n_0 ),
        .I4(Q[0]),
        .O(\REG[10].FF_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h78880000)) 
    \REG[10].FF_i_14 
       (.I0(MUL_VECTOR_DIN[26]),
        .I1(\REG[1].FF_0 ),
        .I2(MUL_VECTOR_DIN[27]),
        .I3(\REG[1].FF_10 ),
        .I4(Q[0]),
        .O(\REG[10].FF_i_14_n_0 ));
  MUXF7 \REG[10].FF_i_1__1 
       (.I0(\REG[10].FF_i_2__1_n_0 ),
        .I1(\REG[10].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[13]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[10].FF_i_2 
       (.I0(Q[0]),
        .I1(\REG[1].FF_2 ),
        .I2(MUL_VECTOR_DIN[19]),
        .I3(\REG[1].FF_3 ),
        .I4(MUL_VECTOR_DIN[18]),
        .I5(\REG[10].FF_i_8_n_0 ),
        .O(\REG[10].FF_i_2_n_0 ));
  MUXF7 \REG[10].FF_i_2__0 
       (.I0(\REG[10].FF_i_3__0_n_0 ),
        .I1(\REG[10].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_9 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[10].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[13]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[13]),
        .O(\REG[10].FF_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[10].FF_i_3 
       (.I0(Q[0]),
        .I1(\REG[1].FF_7 ),
        .I2(MUL_VECTOR_DIN[23]),
        .I3(\REG[1].FF_6 ),
        .I4(MUL_VECTOR_DIN[22]),
        .I5(\REG[10].FF_i_9_n_0 ),
        .O(\REG[10].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[10].FF_i_3__0 
       (.I0(DOUT_SAMP[10]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[10]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[10]),
        .I5(p_1_in),
        .O(\REG[10].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[10].FF_i_3__1 
       (.I0(DOUT_SAMP[13]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[13]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[10].FF_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[10].FF_i_4 
       (.I0(MUL_VECTOR_DIN[12]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[13]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[10].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[10].FF_i_4__0 
       (.I0(DOADO[10]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[10]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[10]),
        .I5(p_1_in),
        .O(\REG[10].FF_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hB38080804C7F7F7F)) 
    \REG[10].FF_i_5 
       (.I0(RAMB36E1_inst),
        .I1(Q[0]),
        .I2(\REG[0].FF_i_28_n_0 ),
        .I3(Q[1]),
        .I4(RAMB36E1_inst_i_59__1_0[10]),
        .I5(\REG[10].FF_i_10_n_0 ),
        .O(\REG[10].FF_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[10].FF_i_6 
       (.I0(Q[0]),
        .I1(\REG[10].FF_i_11_n_0 ),
        .I2(MUL_VECTOR_DIN[15]),
        .I3(\REG[26].FF_i_2_n_0 ),
        .I4(MUL_VECTOR_DIN[14]),
        .I5(\REG[10].FF_i_12_n_0 ),
        .O(\REG[10].FF_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \REG[10].FF_i_7 
       (.I0(\REG[10].FF_i_13_n_0 ),
        .I1(\REG[10].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[30]),
        .I3(\REG[0].FF_i_30_n_0 ),
        .I4(Q[0]),
        .O(\REG[10].FF_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[10].FF_i_8 
       (.I0(MUL_VECTOR_DIN[20]),
        .I1(\REG[1].FF_1 ),
        .I2(MUL_VECTOR_DIN[21]),
        .I3(\REG[1].FF_5 ),
        .I4(Q[0]),
        .O(\REG[10].FF_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[10].FF_i_9 
       (.I0(MUL_VECTOR_DIN[24]),
        .I1(\REG[1].FF_8 ),
        .I2(MUL_VECTOR_DIN[25]),
        .I3(\REG[1].FF_9 ),
        .I4(Q[0]),
        .O(\REG[10].FF_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \REG[11].FF_i_1 
       (.I0(\REG[11].FF_i_2_n_0 ),
        .I1(\REG[11].FF_i_3_n_0 ),
        .I2(\REG[11].FF_i_4_n_0 ),
        .I3(\REG[11].FF_i_5_n_0 ),
        .I4(\REG[11].FF_i_6_n_0 ),
        .I5(\REG[11].FF_i_7_n_0 ),
        .O(\REG[1].FF [11]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \REG[11].FF_i_10 
       (.I0(Q[1]),
        .I1(\REG[23].FF_i_5_n_0 ),
        .I2(MUL_VECTOR_DIN[12]),
        .O(\REG[11].FF_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[11].FF_i_11 
       (.I0(MUL_VECTOR_DIN[17]),
        .I1(\REG[8].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[18]),
        .I3(\REG[1].FF_4 ),
        .I4(Q[0]),
        .O(\REG[11].FF_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[11].FF_i_12 
       (.I0(MUL_VECTOR_DIN[29]),
        .I1(\REG[12].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[30]),
        .I3(\REG[12].FF_i_10_n_0 ),
        .I4(Q[0]),
        .O(\REG[11].FF_i_12_n_0 ));
  MUXF7 \REG[11].FF_i_1__1 
       (.I0(\REG[11].FF_i_2__1_n_0 ),
        .I1(\REG[11].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[14]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[11].FF_i_2 
       (.I0(Q[0]),
        .I1(\REG[1].FF_2 ),
        .I2(MUL_VECTOR_DIN[20]),
        .I3(\REG[1].FF_3 ),
        .I4(MUL_VECTOR_DIN[19]),
        .I5(\REG[11].FF_i_8_n_0 ),
        .O(\REG[11].FF_i_2_n_0 ));
  MUXF7 \REG[11].FF_i_2__0 
       (.I0(\REG[11].FF_i_3__0_n_0 ),
        .I1(\REG[11].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_10 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[11].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[14]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[14]),
        .O(\REG[11].FF_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[11].FF_i_3 
       (.I0(Q[0]),
        .I1(\REG[1].FF_7 ),
        .I2(MUL_VECTOR_DIN[24]),
        .I3(\REG[1].FF_6 ),
        .I4(MUL_VECTOR_DIN[23]),
        .I5(\REG[11].FF_i_9_n_0 ),
        .O(\REG[11].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[11].FF_i_3__0 
       (.I0(DOUT_SAMP[11]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[11]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[11]),
        .I5(p_1_in),
        .O(\REG[11].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[11].FF_i_3__1 
       (.I0(DOUT_SAMP[14]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[14]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[11].FF_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[11].FF_i_4 
       (.I0(MUL_VECTOR_DIN[13]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[14]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[11].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[11].FF_i_4__0 
       (.I0(DOADO[11]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[11]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[11]),
        .I5(p_1_in),
        .O(\REG[11].FF_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hB38080804C7F7F7F)) 
    \REG[11].FF_i_5 
       (.I0(RAMB36E1_inst),
        .I1(Q[0]),
        .I2(\REG[0].FF_i_30_n_0 ),
        .I3(Q[1]),
        .I4(RAMB36E1_inst_i_59__1_0[11]),
        .I5(\REG[11].FF_i_10_n_0 ),
        .O(\REG[11].FF_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[11].FF_i_6 
       (.I0(Q[0]),
        .I1(\REG[10].FF_i_11_n_0 ),
        .I2(MUL_VECTOR_DIN[16]),
        .I3(\REG[26].FF_i_2_n_0 ),
        .I4(MUL_VECTOR_DIN[15]),
        .I5(\REG[11].FF_i_11_n_0 ),
        .O(\REG[11].FF_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[11].FF_i_7 
       (.I0(Q[0]),
        .I1(\REG[1].FF_10 ),
        .I2(MUL_VECTOR_DIN[28]),
        .I3(\REG[1].FF_0 ),
        .I4(MUL_VECTOR_DIN[27]),
        .I5(\REG[11].FF_i_12_n_0 ),
        .O(\REG[11].FF_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[11].FF_i_8 
       (.I0(MUL_VECTOR_DIN[21]),
        .I1(\REG[1].FF_1 ),
        .I2(MUL_VECTOR_DIN[22]),
        .I3(\REG[1].FF_5 ),
        .I4(Q[0]),
        .O(\REG[11].FF_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[11].FF_i_9 
       (.I0(MUL_VECTOR_DIN[25]),
        .I1(\REG[1].FF_8 ),
        .I2(MUL_VECTOR_DIN[26]),
        .I3(\REG[1].FF_9 ),
        .I4(Q[0]),
        .O(\REG[11].FF_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \REG[12].FF_i_1 
       (.I0(\REG[12].FF_i_2_n_0 ),
        .I1(\REG[12].FF_i_3_n_0 ),
        .I2(\REG[12].FF_i_4_n_0 ),
        .I3(\REG[12].FF_i_5_n_0 ),
        .I4(\REG[12].FF_i_6_n_0 ),
        .I5(\REG[12].FF_i_7_n_0 ),
        .O(\REG[1].FF [12]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[12].FF_i_10 
       (.I0(MUL_MATRIX_DIN[13]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[16]),
        .O(\REG[12].FF_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \REG[12].FF_i_11 
       (.I0(Q[1]),
        .I1(\REG[23].FF_i_5_n_0 ),
        .I2(MUL_VECTOR_DIN[13]),
        .O(\REG[12].FF_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[12].FF_i_12 
       (.I0(MUL_VECTOR_DIN[18]),
        .I1(\REG[8].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[19]),
        .I3(\REG[1].FF_4 ),
        .I4(Q[0]),
        .O(\REG[12].FF_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[12].FF_i_13 
       (.I0(MUL_VECTOR_DIN[28]),
        .I1(\REG[1].FF_0 ),
        .I2(MUL_VECTOR_DIN[29]),
        .I3(\REG[1].FF_10 ),
        .I4(Q[0]),
        .O(\REG[12].FF_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[12].FF_i_14 
       (.I0(MUL_MATRIX_DIN[14]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[17]),
        .O(\REG[12].FF_i_14_n_0 ));
  MUXF7 \REG[12].FF_i_1__1 
       (.I0(\REG[12].FF_i_2__1_n_0 ),
        .I1(\REG[12].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[15]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[12].FF_i_2 
       (.I0(Q[0]),
        .I1(\REG[1].FF_2 ),
        .I2(MUL_VECTOR_DIN[21]),
        .I3(\REG[1].FF_3 ),
        .I4(MUL_VECTOR_DIN[20]),
        .I5(\REG[12].FF_i_8_n_0 ),
        .O(\REG[12].FF_i_2_n_0 ));
  MUXF7 \REG[12].FF_i_2__0 
       (.I0(\REG[12].FF_i_3__0_n_0 ),
        .I1(\REG[12].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_11 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[12].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[15]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[15]),
        .O(\REG[12].FF_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[12].FF_i_3 
       (.I0(Q[0]),
        .I1(\REG[1].FF_7 ),
        .I2(MUL_VECTOR_DIN[25]),
        .I3(\REG[1].FF_6 ),
        .I4(MUL_VECTOR_DIN[24]),
        .I5(\REG[12].FF_i_9_n_0 ),
        .O(\REG[12].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[12].FF_i_3__0 
       (.I0(DOUT_SAMP[12]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[12]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[12]),
        .I5(p_1_in),
        .O(\REG[12].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[12].FF_i_3__1 
       (.I0(DOUT_SAMP[15]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[15]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[12].FF_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[12].FF_i_4 
       (.I0(MUL_VECTOR_DIN[14]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[15]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[12].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[12].FF_i_4__0 
       (.I0(DOADO[12]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[12]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[12]),
        .I5(p_1_in),
        .O(\REG[12].FF_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hB38080804C7F7F7F)) 
    \REG[12].FF_i_5 
       (.I0(RAMB36E1_inst),
        .I1(Q[0]),
        .I2(\REG[12].FF_i_10_n_0 ),
        .I3(Q[1]),
        .I4(RAMB36E1_inst_i_59__1_0[12]),
        .I5(\REG[12].FF_i_11_n_0 ),
        .O(\REG[12].FF_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[12].FF_i_6 
       (.I0(Q[0]),
        .I1(\REG[10].FF_i_11_n_0 ),
        .I2(MUL_VECTOR_DIN[17]),
        .I3(\REG[26].FF_i_2_n_0 ),
        .I4(MUL_VECTOR_DIN[16]),
        .I5(\REG[12].FF_i_12_n_0 ),
        .O(\REG[12].FF_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \REG[12].FF_i_7 
       (.I0(\REG[12].FF_i_13_n_0 ),
        .I1(MUL_VECTOR_DIN[30]),
        .I2(\REG[12].FF_i_14_n_0 ),
        .I3(Q[0]),
        .O(\REG[12].FF_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[12].FF_i_8 
       (.I0(MUL_VECTOR_DIN[22]),
        .I1(\REG[1].FF_1 ),
        .I2(MUL_VECTOR_DIN[23]),
        .I3(\REG[1].FF_5 ),
        .I4(Q[0]),
        .O(\REG[12].FF_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[12].FF_i_9 
       (.I0(MUL_VECTOR_DIN[26]),
        .I1(\REG[1].FF_8 ),
        .I2(MUL_VECTOR_DIN[27]),
        .I3(\REG[1].FF_9 ),
        .I4(Q[0]),
        .O(\REG[12].FF_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \REG[13].FF_i_1 
       (.I0(\REG[13].FF_i_2_n_0 ),
        .I1(\REG[13].FF_i_3_n_0 ),
        .I2(\REG[13].FF_i_4_n_0 ),
        .I3(\REG[13].FF_i_5_n_0 ),
        .I4(\REG[13].FF_i_6_n_0 ),
        .I5(\REG[13].FF_i_7_n_0 ),
        .O(\REG[1].FF [13]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \REG[13].FF_i_10 
       (.I0(Q[1]),
        .I1(\REG[23].FF_i_5_n_0 ),
        .I2(MUL_VECTOR_DIN[14]),
        .O(\REG[13].FF_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[13].FF_i_11 
       (.I0(MUL_VECTOR_DIN[19]),
        .I1(\REG[8].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[20]),
        .I3(\REG[1].FF_4 ),
        .I4(Q[0]),
        .O(\REG[13].FF_i_11_n_0 ));
  MUXF7 \REG[13].FF_i_1__1 
       (.I0(\REG[13].FF_i_2__1_n_0 ),
        .I1(\REG[13].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[16]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[13].FF_i_2 
       (.I0(Q[0]),
        .I1(\REG[1].FF_2 ),
        .I2(MUL_VECTOR_DIN[22]),
        .I3(\REG[1].FF_3 ),
        .I4(MUL_VECTOR_DIN[21]),
        .I5(\REG[13].FF_i_8_n_0 ),
        .O(\REG[13].FF_i_2_n_0 ));
  MUXF7 \REG[13].FF_i_2__0 
       (.I0(\REG[13].FF_i_3__0_n_0 ),
        .I1(\REG[13].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_12 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[13].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[16]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[16]),
        .O(\REG[13].FF_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[13].FF_i_3 
       (.I0(Q[0]),
        .I1(\REG[1].FF_7 ),
        .I2(MUL_VECTOR_DIN[26]),
        .I3(\REG[1].FF_6 ),
        .I4(MUL_VECTOR_DIN[25]),
        .I5(\REG[13].FF_i_9_n_0 ),
        .O(\REG[13].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[13].FF_i_3__0 
       (.I0(DOUT_SAMP[13]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[13]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[13]),
        .I5(p_1_in),
        .O(\REG[13].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[13].FF_i_3__1 
       (.I0(DOUT_SAMP[16]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[16]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[13].FF_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[13].FF_i_4 
       (.I0(MUL_VECTOR_DIN[15]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[16]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[13].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[13].FF_i_4__0 
       (.I0(DOADO[13]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[13]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[13]),
        .I5(p_1_in),
        .O(\REG[13].FF_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hB38080804C7F7F7F)) 
    \REG[13].FF_i_5 
       (.I0(RAMB36E1_inst),
        .I1(Q[0]),
        .I2(\REG[12].FF_i_14_n_0 ),
        .I3(Q[1]),
        .I4(RAMB36E1_inst_i_59__1_0[13]),
        .I5(\REG[13].FF_i_10_n_0 ),
        .O(\REG[13].FF_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[13].FF_i_6 
       (.I0(Q[0]),
        .I1(\REG[10].FF_i_11_n_0 ),
        .I2(MUL_VECTOR_DIN[18]),
        .I3(\REG[26].FF_i_2_n_0 ),
        .I4(MUL_VECTOR_DIN[17]),
        .I5(\REG[13].FF_i_11_n_0 ),
        .O(\REG[13].FF_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[13].FF_i_7 
       (.I0(MUL_VECTOR_DIN[29]),
        .I1(\REG[1].FF_0 ),
        .I2(MUL_VECTOR_DIN[30]),
        .I3(\REG[1].FF_10 ),
        .I4(Q[0]),
        .O(\REG[13].FF_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[13].FF_i_8 
       (.I0(MUL_VECTOR_DIN[23]),
        .I1(\REG[1].FF_1 ),
        .I2(MUL_VECTOR_DIN[24]),
        .I3(\REG[1].FF_5 ),
        .I4(Q[0]),
        .O(\REG[13].FF_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[13].FF_i_9 
       (.I0(MUL_VECTOR_DIN[27]),
        .I1(\REG[1].FF_8 ),
        .I2(MUL_VECTOR_DIN[28]),
        .I3(\REG[1].FF_9 ),
        .I4(Q[0]),
        .O(\REG[13].FF_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6996969696969696)) 
    \REG[14].FF_i_1 
       (.I0(\REG[14].FF_i_2_n_0 ),
        .I1(\REG[14].FF_i_3_n_0 ),
        .I2(\REG[14].FF_i_4_n_0 ),
        .I3(MUL_VECTOR_DIN[30]),
        .I4(\REG[1].FF_0 ),
        .I5(Q[0]),
        .O(\REG[1].FF [14]));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[14].FF_i_11 
       (.I0(Q[0]),
        .I1(\REG[10].FF_i_11_n_0 ),
        .I2(MUL_VECTOR_DIN[19]),
        .I3(\REG[26].FF_i_2_n_0 ),
        .I4(MUL_VECTOR_DIN[18]),
        .I5(\REG[14].FF_i_13_n_0 ),
        .O(\REG[14].FF_i_11_n_0 ));
  MUXF7 \REG[14].FF_i_12 
       (.I0(\REG[14].FF_i_14_n_0 ),
        .I1(\REG[14].FF_i_15_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[30]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[14].FF_i_13 
       (.I0(MUL_VECTOR_DIN[20]),
        .I1(\REG[8].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[21]),
        .I3(\REG[1].FF_4 ),
        .I4(Q[0]),
        .O(\REG[14].FF_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[14].FF_i_14 
       (.I0(DOUT_SAMP[30]),
        .I1(DOADO[30]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[14].FF_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[14].FF_i_15 
       (.I0(DOADO[30]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[30]),
        .I4(SEL_BRAM[3]),
        .O(\REG[14].FF_i_15_n_0 ));
  MUXF7 \REG[14].FF_i_1__1 
       (.I0(\REG[14].FF_i_2__1_n_0 ),
        .I1(\REG[14].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[17]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[14].FF_i_2 
       (.I0(Q[0]),
        .I1(\REG[1].FF_2 ),
        .I2(MUL_VECTOR_DIN[23]),
        .I3(\REG[1].FF_3 ),
        .I4(MUL_VECTOR_DIN[22]),
        .I5(\REG[14].FF_i_7_n_0 ),
        .O(\REG[14].FF_i_2_n_0 ));
  MUXF7 \REG[14].FF_i_2__0 
       (.I0(\REG[14].FF_i_3__0_n_0 ),
        .I1(\REG[14].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_13 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[14].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[17]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[17]),
        .O(\REG[14].FF_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[14].FF_i_3 
       (.I0(Q[0]),
        .I1(\REG[1].FF_7 ),
        .I2(MUL_VECTOR_DIN[27]),
        .I3(\REG[1].FF_6 ),
        .I4(MUL_VECTOR_DIN[26]),
        .I5(\REG[14].FF_i_8_n_0 ),
        .O(\REG[14].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[14].FF_i_3__0 
       (.I0(DOUT_SAMP[14]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[14]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[14]),
        .I5(p_1_in),
        .O(\REG[14].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[14].FF_i_3__1 
       (.I0(DOUT_SAMP[17]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[17]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[14].FF_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h6999999996666666)) 
    \REG[14].FF_i_4 
       (.I0(\REG[14].FF_i_9_n_0 ),
        .I1(\REG[14].FF ),
        .I2(MUL_VECTOR_DIN[15]),
        .I3(\REG[23].FF_i_5_n_0 ),
        .I4(Q[1]),
        .I5(\REG[14].FF_i_11_n_0 ),
        .O(\REG[14].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[14].FF_i_4__0 
       (.I0(DOADO[14]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[14]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[14]),
        .I5(p_1_in),
        .O(\REG[14].FF_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[14].FF_i_5 
       (.I0(\REG[30].FF [30]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[30]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[30]),
        .O(MUL_VECTOR_DIN[30]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[14].FF_i_6 
       (.I0(MUL_MATRIX_DIN[16]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[19]),
        .O(\REG[1].FF_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[14].FF_i_7 
       (.I0(MUL_VECTOR_DIN[24]),
        .I1(\REG[1].FF_1 ),
        .I2(MUL_VECTOR_DIN[25]),
        .I3(\REG[1].FF_5 ),
        .I4(Q[0]),
        .O(\REG[14].FF_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[14].FF_i_8 
       (.I0(MUL_VECTOR_DIN[28]),
        .I1(\REG[1].FF_8 ),
        .I2(MUL_VECTOR_DIN[29]),
        .I3(\REG[1].FF_9 ),
        .I4(Q[0]),
        .O(\REG[14].FF_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[14].FF_i_9 
       (.I0(MUL_VECTOR_DIN[16]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[17]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[14].FF_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h9F6F6F9F60909060)) 
    \REG[15].FF_i_1 
       (.I0(\REG[15].FF_i_2_n_0 ),
        .I1(\REG[15].FF_i_3_n_0 ),
        .I2(Q[0]),
        .I3(\REG[15].FF_i_4_n_0 ),
        .I4(\REG[15].FF_i_5_n_0 ),
        .I5(\REG[15].FF_i_6_n_0 ),
        .O(\REG[1].FF [15]));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[15].FF_i_10 
       (.I0(MUL_VECTOR_DIN[17]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[18]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[15].FF_i_10_n_0 ));
  MUXF7 \REG[15].FF_i_1__1 
       (.I0(\REG[15].FF_i_2__1_n_0 ),
        .I1(\REG[15].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[18]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h87777888)) 
    \REG[15].FF_i_2 
       (.I0(MUL_VECTOR_DIN[24]),
        .I1(\REG[1].FF_2 ),
        .I2(MUL_VECTOR_DIN[23]),
        .I3(\REG[1].FF_3 ),
        .I4(\REG[15].FF_i_7_n_0 ),
        .O(\REG[15].FF_i_2_n_0 ));
  MUXF7 \REG[15].FF_i_2__0 
       (.I0(\REG[15].FF_i_3__0_n_0 ),
        .I1(\REG[15].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_14 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[15].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[18]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[18]),
        .O(\REG[15].FF_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h87777888)) 
    \REG[15].FF_i_3 
       (.I0(MUL_VECTOR_DIN[28]),
        .I1(\REG[1].FF_7 ),
        .I2(MUL_VECTOR_DIN[27]),
        .I3(\REG[1].FF_6 ),
        .I4(\REG[15].FF_i_8_n_0 ),
        .O(\REG[15].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[15].FF_i_3__0 
       (.I0(DOUT_SAMP[15]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[15]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[15]),
        .I5(p_1_in),
        .O(\REG[15].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[15].FF_i_3__1 
       (.I0(DOUT_SAMP[18]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[18]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[15].FF_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \REG[15].FF_i_4 
       (.I0(\REG[26].FF_i_2_n_0 ),
        .I1(MUL_VECTOR_DIN[19]),
        .I2(\REG[10].FF_i_11_n_0 ),
        .I3(MUL_VECTOR_DIN[20]),
        .O(\REG[15].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[15].FF_i_4__0 
       (.I0(DOADO[15]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[15]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[15]),
        .I5(p_1_in),
        .O(\REG[15].FF_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \REG[15].FF_i_5 
       (.I0(\REG[8].FF_i_14_n_0 ),
        .I1(MUL_VECTOR_DIN[21]),
        .I2(\REG[1].FF_4 ),
        .I3(MUL_VECTOR_DIN[22]),
        .O(\REG[15].FF_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \REG[15].FF_i_6 
       (.I0(Q[1]),
        .I1(\REG[23].FF_i_5_n_0 ),
        .I2(MUL_VECTOR_DIN[16]),
        .I3(\REG[15].FF ),
        .I4(\REG[15].FF_i_10_n_0 ),
        .O(\REG[15].FF_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \REG[15].FF_i_7 
       (.I0(\REG[1].FF_1 ),
        .I1(MUL_VECTOR_DIN[25]),
        .I2(\REG[1].FF_5 ),
        .I3(MUL_VECTOR_DIN[26]),
        .O(\REG[15].FF_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \REG[15].FF_i_8 
       (.I0(\REG[1].FF_8 ),
        .I1(MUL_VECTOR_DIN[29]),
        .I2(\REG[1].FF_9 ),
        .I3(MUL_VECTOR_DIN[30]),
        .O(\REG[15].FF_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h69969669F0F0F0F0)) 
    \REG[16].FF_i_1 
       (.I0(\REG[16].FF_i_2_n_0 ),
        .I1(\REG[16].FF_i_3_n_0 ),
        .I2(\REG[16].FF_i_4_n_0 ),
        .I3(\REG[16].FF_i_5_n_0 ),
        .I4(\REG[16].FF_i_6_n_0 ),
        .I5(Q[0]),
        .O(\REG[1].FF [16]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \REG[16].FF_i_10 
       (.I0(\REG[1].FF_1 ),
        .I1(MUL_VECTOR_DIN[26]),
        .I2(\REG[1].FF_5 ),
        .I3(MUL_VECTOR_DIN[27]),
        .O(\REG[16].FF_i_10_n_0 ));
  MUXF7 \REG[16].FF_i_1__1 
       (.I0(\REG[16].FF_i_2__1_n_0 ),
        .I1(\REG[16].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[19]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \REG[16].FF_i_2 
       (.I0(\REG[26].FF_i_2_n_0 ),
        .I1(MUL_VECTOR_DIN[20]),
        .I2(\REG[10].FF_i_11_n_0 ),
        .I3(MUL_VECTOR_DIN[21]),
        .O(\REG[16].FF_i_2_n_0 ));
  MUXF7 \REG[16].FF_i_2__0 
       (.I0(\REG[16].FF_i_3__0_n_0 ),
        .I1(\REG[16].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_15 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[16].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[19]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[19]),
        .O(\REG[16].FF_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \REG[16].FF_i_3 
       (.I0(\REG[8].FF_i_14_n_0 ),
        .I1(MUL_VECTOR_DIN[22]),
        .I2(\REG[1].FF_4 ),
        .I3(MUL_VECTOR_DIN[23]),
        .O(\REG[16].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[16].FF_i_3__0 
       (.I0(DOUT_SAMP[16]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[16]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[16]),
        .I5(p_1_in),
        .O(\REG[16].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[16].FF_i_3__1 
       (.I0(DOUT_SAMP[19]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[19]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[16].FF_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \REG[16].FF_i_4 
       (.I0(Q[1]),
        .I1(\REG[23].FF_i_5_n_0 ),
        .I2(MUL_VECTOR_DIN[17]),
        .I3(\REG[16].FF ),
        .I4(\REG[16].FF_i_8_n_0 ),
        .O(\REG[16].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[16].FF_i_4__0 
       (.I0(DOADO[16]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[16]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[16]),
        .I5(p_1_in),
        .O(\REG[16].FF_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \REG[16].FF_i_5 
       (.I0(\REG[1].FF_7 ),
        .I1(MUL_VECTOR_DIN[29]),
        .I2(MUL_VECTOR_DIN[30]),
        .I3(\REG[1].FF_8 ),
        .I4(MUL_VECTOR_DIN[28]),
        .I5(\REG[1].FF_6 ),
        .O(\REG[16].FF_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h87777888)) 
    \REG[16].FF_i_6 
       (.I0(MUL_VECTOR_DIN[25]),
        .I1(\REG[1].FF_2 ),
        .I2(MUL_VECTOR_DIN[24]),
        .I3(\REG[1].FF_3 ),
        .I4(\REG[16].FF_i_10_n_0 ),
        .O(\REG[16].FF_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[16].FF_i_8 
       (.I0(MUL_VECTOR_DIN[18]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[19]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[16].FF_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[16].FF_i_9 
       (.I0(MUL_MATRIX_DIN[18]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[21]),
        .O(\REG[1].FF_8 ));
  LUT6 #(
    .INIT(64'h96F069F069F096F0)) 
    \REG[17].FF_i_1 
       (.I0(\REG[17].FF_i_2_n_0 ),
        .I1(\REG[17].FF_i_3_n_0 ),
        .I2(\REG[17].FF_i_4_n_0 ),
        .I3(Q[0]),
        .I4(\REG[17].FF_i_5_n_0 ),
        .I5(\REG[17].FF_i_6_n_0 ),
        .O(\REG[1].FF [17]));
  MUXF7 \REG[17].FF_i_1__1 
       (.I0(\REG[17].FF_i_2__1_n_0 ),
        .I1(\REG[17].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[20]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \REG[17].FF_i_2 
       (.I0(\REG[1].FF_1 ),
        .I1(MUL_VECTOR_DIN[27]),
        .I2(MUL_VECTOR_DIN[29]),
        .I3(\REG[1].FF_6 ),
        .I4(MUL_VECTOR_DIN[28]),
        .I5(\REG[1].FF_5 ),
        .O(\REG[17].FF_i_2_n_0 ));
  MUXF7 \REG[17].FF_i_2__0 
       (.I0(\REG[17].FF_i_3__0_n_0 ),
        .I1(\REG[17].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_16 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[17].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[20]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[20]),
        .O(\REG[17].FF_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \REG[17].FF_i_3 
       (.I0(MUL_VECTOR_DIN[26]),
        .I1(\REG[1].FF_2 ),
        .I2(MUL_VECTOR_DIN[25]),
        .I3(\REG[1].FF_3 ),
        .I4(\REG[1].FF_7 ),
        .I5(MUL_VECTOR_DIN[30]),
        .O(\REG[17].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[17].FF_i_3__0 
       (.I0(DOUT_SAMP[17]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[17]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[17]),
        .I5(p_1_in),
        .O(\REG[17].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[17].FF_i_3__1 
       (.I0(DOUT_SAMP[20]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[20]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[17].FF_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \REG[17].FF_i_4 
       (.I0(Q[1]),
        .I1(\REG[23].FF_i_5_n_0 ),
        .I2(MUL_VECTOR_DIN[18]),
        .I3(\REG[17].FF ),
        .I4(\REG[17].FF_i_9_n_0 ),
        .O(\REG[17].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[17].FF_i_4__0 
       (.I0(DOADO[17]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[17]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[17]),
        .I5(p_1_in),
        .O(\REG[17].FF_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \REG[17].FF_i_5 
       (.I0(\REG[26].FF_i_2_n_0 ),
        .I1(MUL_VECTOR_DIN[21]),
        .I2(\REG[10].FF_i_11_n_0 ),
        .I3(MUL_VECTOR_DIN[22]),
        .O(\REG[17].FF_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \REG[17].FF_i_6 
       (.I0(\REG[8].FF_i_14_n_0 ),
        .I1(MUL_VECTOR_DIN[23]),
        .I2(\REG[1].FF_4 ),
        .I3(MUL_VECTOR_DIN[24]),
        .O(\REG[17].FF_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[17].FF_i_7 
       (.I0(MUL_MATRIX_DIN[21]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[24]),
        .O(\REG[1].FF_5 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[17].FF_i_9 
       (.I0(MUL_VECTOR_DIN[19]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[20]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[17].FF_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h69F096F096F069F0)) 
    \REG[18].FF_i_1 
       (.I0(\REG[18].FF_i_2_n_0 ),
        .I1(\REG[18].FF_i_3_n_0 ),
        .I2(\REG[18].FF_i_4_n_0 ),
        .I3(Q[0]),
        .I4(\REG[18].FF_i_5_n_0 ),
        .I5(\REG[18].FF_i_6_n_0 ),
        .O(\REG[1].FF [18]));
  MUXF7 \REG[18].FF_i_1__1 
       (.I0(\REG[18].FF_i_2__1_n_0 ),
        .I1(\REG[18].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[21]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \REG[18].FF_i_2 
       (.I0(\REG[1].FF_3 ),
        .I1(MUL_VECTOR_DIN[26]),
        .I2(\REG[1].FF_2 ),
        .I3(MUL_VECTOR_DIN[27]),
        .O(\REG[18].FF_i_2_n_0 ));
  MUXF7 \REG[18].FF_i_2__0 
       (.I0(\REG[18].FF_i_3__0_n_0 ),
        .I1(\REG[18].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_17 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[18].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[21]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[21]),
        .O(\REG[18].FF_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \REG[18].FF_i_3 
       (.I0(\REG[1].FF_6 ),
        .I1(MUL_VECTOR_DIN[30]),
        .I2(MUL_VECTOR_DIN[29]),
        .I3(\REG[1].FF_5 ),
        .I4(MUL_VECTOR_DIN[28]),
        .I5(\REG[1].FF_1 ),
        .O(\REG[18].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[18].FF_i_3__0 
       (.I0(DOUT_SAMP[18]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[18]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[18]),
        .I5(p_1_in),
        .O(\REG[18].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[18].FF_i_3__1 
       (.I0(DOUT_SAMP[21]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[21]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[18].FF_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \REG[18].FF_i_4 
       (.I0(Q[1]),
        .I1(\REG[23].FF_i_5_n_0 ),
        .I2(MUL_VECTOR_DIN[19]),
        .I3(\REG[18].FF ),
        .I4(\REG[18].FF_i_8_n_0 ),
        .O(\REG[18].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[18].FF_i_4__0 
       (.I0(DOADO[18]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[18]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[18]),
        .I5(p_1_in),
        .O(\REG[18].FF_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \REG[18].FF_i_5 
       (.I0(\REG[26].FF_i_2_n_0 ),
        .I1(MUL_VECTOR_DIN[22]),
        .I2(\REG[10].FF_i_11_n_0 ),
        .I3(MUL_VECTOR_DIN[23]),
        .O(\REG[18].FF_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \REG[18].FF_i_6 
       (.I0(\REG[8].FF_i_14_n_0 ),
        .I1(MUL_VECTOR_DIN[24]),
        .I2(\REG[1].FF_4 ),
        .I3(MUL_VECTOR_DIN[25]),
        .O(\REG[18].FF_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[18].FF_i_8 
       (.I0(MUL_VECTOR_DIN[20]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[21]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[18].FF_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h609090609F6F6F9F)) 
    \REG[19].FF_i_1 
       (.I0(\REG[19].FF_i_2_n_0 ),
        .I1(\REG[19].FF_i_3_n_0 ),
        .I2(Q[0]),
        .I3(\REG[19].FF_i_4_n_0 ),
        .I4(\REG[19].FF_i_5_n_0 ),
        .I5(\REG[19].FF_i_6_n_0 ),
        .O(\REG[1].FF [19]));
  MUXF7 \REG[19].FF_i_1__1 
       (.I0(\REG[19].FF_i_2__1_n_0 ),
        .I1(\REG[19].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[22]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \REG[19].FF_i_2 
       (.I0(\REG[1].FF_1 ),
        .I1(MUL_VECTOR_DIN[29]),
        .I2(\REG[1].FF_5 ),
        .I3(MUL_VECTOR_DIN[30]),
        .O(\REG[19].FF_i_2_n_0 ));
  MUXF7 \REG[19].FF_i_2__0 
       (.I0(\REG[19].FF_i_3__0_n_0 ),
        .I1(\REG[19].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_18 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[19].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[22]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[22]),
        .O(\REG[19].FF_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \REG[19].FF_i_3 
       (.I0(\REG[1].FF_3 ),
        .I1(MUL_VECTOR_DIN[27]),
        .I2(\REG[1].FF_2 ),
        .I3(MUL_VECTOR_DIN[28]),
        .O(\REG[19].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[19].FF_i_3__0 
       (.I0(DOUT_SAMP[19]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[19]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[19]),
        .I5(p_1_in),
        .O(\REG[19].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[19].FF_i_3__1 
       (.I0(DOUT_SAMP[22]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[22]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[19].FF_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \REG[19].FF_i_4 
       (.I0(\REG[8].FF_i_14_n_0 ),
        .I1(MUL_VECTOR_DIN[25]),
        .I2(\REG[1].FF_4 ),
        .I3(MUL_VECTOR_DIN[26]),
        .O(\REG[19].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[19].FF_i_4__0 
       (.I0(DOADO[19]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[19]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[19]),
        .I5(p_1_in),
        .O(\REG[19].FF_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \REG[19].FF_i_5 
       (.I0(\REG[26].FF_i_2_n_0 ),
        .I1(MUL_VECTOR_DIN[23]),
        .I2(\REG[10].FF_i_11_n_0 ),
        .I3(MUL_VECTOR_DIN[24]),
        .O(\REG[19].FF_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \REG[19].FF_i_6 
       (.I0(Q[1]),
        .I1(\REG[23].FF_i_5_n_0 ),
        .I2(MUL_VECTOR_DIN[20]),
        .I3(\REG[19].FF ),
        .I4(\REG[19].FF_i_8_n_0 ),
        .O(\REG[19].FF_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[19].FF_i_8 
       (.I0(MUL_VECTOR_DIN[21]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[22]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[19].FF_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \REG[1].FF_i_1 
       (.I0(\REG[1].FF_i_2_n_0 ),
        .I1(\REG[1].FF_i_3_n_0 ),
        .I2(\REG[1].FF_i_4_n_0 ),
        .I3(\REG[1].FF_i_5_n_0 ),
        .I4(\REG[1].FF_i_6_n_0 ),
        .I5(\REG[1].FF_i_7_n_0 ),
        .O(\REG[1].FF [1]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[1].FF_i_10 
       (.I0(\REG[30].FF [14]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[14]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[14]),
        .O(MUL_VECTOR_DIN[14]));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[1].FF_i_11 
       (.I0(MUL_VECTOR_DIN[15]),
        .I1(\REG[1].FF_8 ),
        .I2(MUL_VECTOR_DIN[16]),
        .I3(\REG[1].FF_9 ),
        .I4(Q[0]),
        .O(\REG[1].FF_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[1].FF_i_12 
       (.I0(MUL_VECTOR_DIN[3]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[4]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[1].FF_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h47CF777747CFFFFF)) 
    \REG[1].FF_i_13 
       (.I0(RAMB36E1_inst),
        .I1(Q[0]),
        .I2(RAMB36E1_inst_i_59__1_0[1]),
        .I3(MUL_MATRIX_DIN[2]),
        .I4(Q[1]),
        .I5(MUL_MATRIX_DIN[5]),
        .O(\REG[1].FF_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[1].FF_i_14 
       (.I0(\REG[30].FF [2]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[2]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[2]),
        .O(MUL_VECTOR_DIN[2]));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[1].FF_i_15 
       (.I0(Q[0]),
        .I1(\REG[10].FF_i_11_n_0 ),
        .I2(MUL_VECTOR_DIN[6]),
        .I3(\REG[26].FF_i_2_n_0 ),
        .I4(MUL_VECTOR_DIN[5]),
        .I5(\REG[1].FF_i_26_n_0 ),
        .O(\REG[1].FF_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[1].FF_i_16 
       (.I0(Q[0]),
        .I1(\REG[3].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[26]),
        .I3(\REG[1].FF_12 ),
        .I4(MUL_VECTOR_DIN[25]),
        .I5(\REG[1].FF_i_27_n_0 ),
        .O(\REG[1].FF_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[1].FF_i_17 
       (.I0(MUL_MATRIX_DIN[3]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[6]),
        .O(\REG[1].FF_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[1].FF_i_18 
       (.I0(MUL_MATRIX_DIN[4]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[7]),
        .O(\REG[1].FF_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[1].FF_i_19 
       (.I0(\REG[30].FF [18]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[18]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[18]),
        .O(MUL_VECTOR_DIN[18]));
  MUXF7 \REG[1].FF_i_1__1 
       (.I0(\REG[1].FF_i_2__1_n_0 ),
        .I1(\REG[1].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[4]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[1].FF_i_2 
       (.I0(Q[0]),
        .I1(\REG[1].FF_2 ),
        .I2(MUL_VECTOR_DIN[10]),
        .I3(\REG[1].FF_3 ),
        .I4(MUL_VECTOR_DIN[9]),
        .I5(\REG[1].FF_i_9_n_0 ),
        .O(\REG[1].FF_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[1].FF_i_20 
       (.I0(MUL_VECTOR_DIN[19]),
        .I1(\REG[12].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[20]),
        .I3(\REG[12].FF_i_10_n_0 ),
        .I4(Q[0]),
        .O(\REG[1].FF_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[1].FF_i_21 
       (.I0(\REG[30].FF [22]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[22]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[22]),
        .O(MUL_VECTOR_DIN[22]));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[1].FF_i_22 
       (.I0(MUL_VECTOR_DIN[23]),
        .I1(\REG[1].FF_11 ),
        .I2(MUL_VECTOR_DIN[24]),
        .I3(\REG[8].FF_i_11_n_0 ),
        .I4(Q[0]),
        .O(\REG[1].FF_i_22_n_0 ));
  MUXF7 \REG[1].FF_i_23 
       (.I0(\REG[1].FF_i_30_n_0 ),
        .I1(\REG[1].FF_i_31_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[10]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  MUXF7 \REG[1].FF_i_24 
       (.I0(\REG[1].FF_i_32_n_0 ),
        .I1(\REG[1].FF_i_33_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[14]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  MUXF7 \REG[1].FF_i_25 
       (.I0(\REG[1].FF_i_34_n_0 ),
        .I1(\REG[1].FF_i_35_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[2]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[1].FF_i_26 
       (.I0(MUL_VECTOR_DIN[7]),
        .I1(\REG[8].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[8]),
        .I3(\REG[1].FF_4 ),
        .I4(Q[0]),
        .O(\REG[1].FF_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[1].FF_i_27 
       (.I0(MUL_VECTOR_DIN[27]),
        .I1(\REG[0].FF_i_40_n_0 ),
        .I2(MUL_VECTOR_DIN[28]),
        .I3(\REG[0].FF_i_41_n_0 ),
        .I4(Q[0]),
        .O(\REG[1].FF_i_27_n_0 ));
  MUXF7 \REG[1].FF_i_28 
       (.I0(\REG[1].FF_i_36_n_0 ),
        .I1(\REG[1].FF_i_37_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[18]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  MUXF7 \REG[1].FF_i_29 
       (.I0(\REG[1].FF_i_38_n_0 ),
        .I1(\REG[1].FF_i_39_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[22]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  MUXF7 \REG[1].FF_i_2__0 
       (.I0(\REG[1].FF_i_3__0_n_0 ),
        .I1(\REG[1].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_0 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[1].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[4]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[4]),
        .O(\REG[1].FF_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[1].FF_i_3 
       (.I0(Q[0]),
        .I1(\REG[1].FF_7 ),
        .I2(MUL_VECTOR_DIN[14]),
        .I3(\REG[1].FF_6 ),
        .I4(MUL_VECTOR_DIN[13]),
        .I5(\REG[1].FF_i_11_n_0 ),
        .O(\REG[1].FF_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[1].FF_i_30 
       (.I0(DOUT_SAMP[10]),
        .I1(DOADO[10]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[1].FF_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[1].FF_i_31 
       (.I0(DOADO[10]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[10]),
        .I4(SEL_BRAM[3]),
        .O(\REG[1].FF_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[1].FF_i_32 
       (.I0(DOUT_SAMP[14]),
        .I1(DOADO[14]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[1].FF_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[1].FF_i_33 
       (.I0(DOADO[14]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[14]),
        .I4(SEL_BRAM[3]),
        .O(\REG[1].FF_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[1].FF_i_34 
       (.I0(DOUT_SAMP[2]),
        .I1(DOADO[2]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[1].FF_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[1].FF_i_35 
       (.I0(DOADO[2]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[2]),
        .I4(SEL_BRAM[3]),
        .O(\REG[1].FF_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[1].FF_i_36 
       (.I0(DOUT_SAMP[18]),
        .I1(DOADO[18]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[1].FF_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[1].FF_i_37 
       (.I0(DOADO[18]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[18]),
        .I4(SEL_BRAM[3]),
        .O(\REG[1].FF_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[1].FF_i_38 
       (.I0(DOUT_SAMP[22]),
        .I1(DOADO[22]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[1].FF_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[1].FF_i_39 
       (.I0(DOADO[22]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[22]),
        .I4(SEL_BRAM[3]),
        .O(\REG[1].FF_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[1].FF_i_3__0 
       (.I0(DOUT_SAMP[1]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[1]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[1]),
        .I5(p_1_in),
        .O(\REG[1].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[1].FF_i_3__1 
       (.I0(DOUT_SAMP[4]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[4]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[1].FF_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h6999999996666666)) 
    \REG[1].FF_i_4 
       (.I0(\REG[1].FF_i_12_n_0 ),
        .I1(\REG[1].FF_i_13_n_0 ),
        .I2(MUL_VECTOR_DIN[2]),
        .I3(\REG[23].FF_i_5_n_0 ),
        .I4(Q[1]),
        .I5(\REG[1].FF_i_15_n_0 ),
        .O(\REG[1].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[1].FF_i_4__0 
       (.I0(DOADO[1]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[1]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[1]),
        .I5(p_1_in),
        .O(\REG[1].FF_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h5999955595559555)) 
    \REG[1].FF_i_5 
       (.I0(\REG[1].FF_i_16_n_0 ),
        .I1(Q[0]),
        .I2(\REG[1].FF_i_17_n_0 ),
        .I3(MUL_VECTOR_DIN[30]),
        .I4(\REG[1].FF_i_18_n_0 ),
        .I5(MUL_VECTOR_DIN[29]),
        .O(\REG[1].FF_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[1].FF_i_6 
       (.I0(Q[0]),
        .I1(\REG[1].FF_10 ),
        .I2(MUL_VECTOR_DIN[18]),
        .I3(\REG[1].FF_0 ),
        .I4(MUL_VECTOR_DIN[17]),
        .I5(\REG[1].FF_i_20_n_0 ),
        .O(\REG[1].FF_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[1].FF_i_7 
       (.I0(Q[0]),
        .I1(\REG[0].FF_i_28_n_0 ),
        .I2(MUL_VECTOR_DIN[22]),
        .I3(\REG[0].FF_i_30_n_0 ),
        .I4(MUL_VECTOR_DIN[21]),
        .I5(\REG[1].FF_i_22_n_0 ),
        .O(\REG[1].FF_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[1].FF_i_8 
       (.I0(\REG[30].FF [10]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[10]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[10]),
        .O(MUL_VECTOR_DIN[10]));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[1].FF_i_9 
       (.I0(MUL_VECTOR_DIN[11]),
        .I1(\REG[1].FF_1 ),
        .I2(MUL_VECTOR_DIN[12]),
        .I3(\REG[1].FF_5 ),
        .I4(Q[0]),
        .O(\REG[1].FF_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \REG[20].FF_i_1 
       (.I0(Q[0]),
        .I1(\REG[1].FF_1 ),
        .I2(MUL_VECTOR_DIN[30]),
        .I3(\REG[20].FF_i_3_n_0 ),
        .I4(\REG[20].FF_i_4_n_0 ),
        .O(\REG[1].FF [20]));
  MUXF7 \REG[20].FF_i_1__1 
       (.I0(\REG[20].FF_i_2__1_n_0 ),
        .I1(\REG[20].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[23]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[20].FF_i_2 
       (.I0(MUL_MATRIX_DIN[22]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[25]),
        .O(\REG[1].FF_1 ));
  MUXF7 \REG[20].FF_i_2__0 
       (.I0(\REG[20].FF_i_3__0_n_0 ),
        .I1(\REG[20].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_19 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[20].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[23]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[23]),
        .O(\REG[20].FF_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[20].FF_i_3 
       (.I0(MUL_VECTOR_DIN[28]),
        .I1(\REG[1].FF_3 ),
        .I2(MUL_VECTOR_DIN[29]),
        .I3(\REG[1].FF_2 ),
        .I4(Q[0]),
        .O(\REG[20].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[20].FF_i_3__0 
       (.I0(DOUT_SAMP[20]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[20]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[20]),
        .I5(p_1_in),
        .O(\REG[20].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[20].FF_i_3__1 
       (.I0(DOUT_SAMP[23]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[23]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[20].FF_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h6999999996666666)) 
    \REG[20].FF_i_4 
       (.I0(\REG[20].FF_i_5_n_0 ),
        .I1(\REG[20].FF ),
        .I2(MUL_VECTOR_DIN[21]),
        .I3(\REG[23].FF_i_5_n_0 ),
        .I4(Q[1]),
        .I5(\REG[20].FF_i_7_n_0 ),
        .O(\REG[20].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[20].FF_i_4__0 
       (.I0(DOADO[20]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[20]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[20]),
        .I5(p_1_in),
        .O(\REG[20].FF_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[20].FF_i_5 
       (.I0(MUL_VECTOR_DIN[22]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[23]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[20].FF_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h802A2A2A2A808080)) 
    \REG[20].FF_i_7 
       (.I0(Q[0]),
        .I1(MUL_VECTOR_DIN[25]),
        .I2(\REG[10].FF_i_11_n_0 ),
        .I3(MUL_VECTOR_DIN[24]),
        .I4(\REG[26].FF_i_2_n_0 ),
        .I5(\REG[20].FF_i_8_n_0 ),
        .O(\REG[20].FF_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \REG[20].FF_i_8 
       (.I0(\REG[8].FF_i_14_n_0 ),
        .I1(MUL_VECTOR_DIN[26]),
        .I2(\REG[1].FF_4 ),
        .I3(MUL_VECTOR_DIN[27]),
        .O(\REG[20].FF_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[21].FF_i_1 
       (.I0(Q[0]),
        .I1(\REG[1].FF_2 ),
        .I2(MUL_VECTOR_DIN[30]),
        .I3(\REG[1].FF_3 ),
        .I4(MUL_VECTOR_DIN[29]),
        .I5(\REG[21].FF_i_5_n_0 ),
        .O(\REG[1].FF [21]));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[21].FF_i_10 
       (.I0(DOUT_SAMP[29]),
        .I1(DOADO[29]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[21].FF_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[21].FF_i_11 
       (.I0(DOADO[29]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[29]),
        .I4(SEL_BRAM[3]),
        .O(\REG[21].FF_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h8777)) 
    \REG[21].FF_i_12 
       (.I0(\REG[8].FF_i_14_n_0 ),
        .I1(MUL_VECTOR_DIN[27]),
        .I2(\REG[1].FF_4 ),
        .I3(MUL_VECTOR_DIN[28]),
        .O(\REG[21].FF_i_12_n_0 ));
  MUXF7 \REG[21].FF_i_1__1 
       (.I0(\REG[21].FF_i_2__1_n_0 ),
        .I1(\REG[21].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[24]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[21].FF_i_2 
       (.I0(MUL_MATRIX_DIN[23]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[26]),
        .O(\REG[1].FF_2 ));
  MUXF7 \REG[21].FF_i_2__0 
       (.I0(\REG[21].FF_i_3__0_n_0 ),
        .I1(\REG[21].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_20 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[21].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[24]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[24]),
        .O(\REG[21].FF_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[21].FF_i_3 
       (.I0(MUL_MATRIX_DIN[24]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[27]),
        .O(\REG[1].FF_3 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[21].FF_i_3__0 
       (.I0(DOUT_SAMP[21]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[21]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[21]),
        .I5(p_1_in),
        .O(\REG[21].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[21].FF_i_3__1 
       (.I0(DOUT_SAMP[24]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[24]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[21].FF_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[21].FF_i_4 
       (.I0(\REG[30].FF [29]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[29]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[29]),
        .O(MUL_VECTOR_DIN[29]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[21].FF_i_4__0 
       (.I0(DOADO[21]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[21]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[21]),
        .I5(p_1_in),
        .O(\REG[21].FF_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h6999999996666666)) 
    \REG[21].FF_i_5 
       (.I0(\REG[21].FF_i_7_n_0 ),
        .I1(\REG[21].FF ),
        .I2(MUL_VECTOR_DIN[22]),
        .I3(\REG[23].FF_i_5_n_0 ),
        .I4(Q[1]),
        .I5(\REG[21].FF_i_9_n_0 ),
        .O(\REG[21].FF_i_5_n_0 ));
  MUXF7 \REG[21].FF_i_6 
       (.I0(\REG[21].FF_i_10_n_0 ),
        .I1(\REG[21].FF_i_11_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[29]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[21].FF_i_7 
       (.I0(MUL_VECTOR_DIN[23]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[24]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[21].FF_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h2888822282228222)) 
    \REG[21].FF_i_9 
       (.I0(Q[0]),
        .I1(\REG[21].FF_i_12_n_0 ),
        .I2(\REG[26].FF_i_2_n_0 ),
        .I3(MUL_VECTOR_DIN[25]),
        .I4(\REG[10].FF_i_11_n_0 ),
        .I5(MUL_VECTOR_DIN[26]),
        .O(\REG[21].FF_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h807070807F8F8F7F)) 
    \REG[22].FF_i_1 
       (.I0(\REG[1].FF_3 ),
        .I1(MUL_VECTOR_DIN[30]),
        .I2(Q[0]),
        .I3(\REG[22].FF_i_2_n_0 ),
        .I4(\REG[22].FF_i_3_n_0 ),
        .I5(\REG[22].FF_i_4_n_0 ),
        .O(\REG[1].FF [22]));
  MUXF7 \REG[22].FF_i_1__1 
       (.I0(\REG[22].FF_i_2__1_n_0 ),
        .I1(\REG[22].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[25]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \REG[22].FF_i_2 
       (.I0(\REG[8].FF_i_14_n_0 ),
        .I1(MUL_VECTOR_DIN[28]),
        .I2(\REG[1].FF_4 ),
        .I3(MUL_VECTOR_DIN[29]),
        .O(\REG[22].FF_i_2_n_0 ));
  MUXF7 \REG[22].FF_i_2__0 
       (.I0(\REG[22].FF_i_3__0_n_0 ),
        .I1(\REG[22].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_21 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[22].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[25]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[25]),
        .O(\REG[22].FF_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \REG[22].FF_i_3 
       (.I0(\REG[26].FF_i_2_n_0 ),
        .I1(MUL_VECTOR_DIN[26]),
        .I2(\REG[10].FF_i_11_n_0 ),
        .I3(MUL_VECTOR_DIN[27]),
        .O(\REG[22].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[22].FF_i_3__0 
       (.I0(DOUT_SAMP[22]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[22]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[22]),
        .I5(p_1_in),
        .O(\REG[22].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[22].FF_i_3__1 
       (.I0(DOUT_SAMP[25]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[25]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[22].FF_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \REG[22].FF_i_4 
       (.I0(Q[1]),
        .I1(\REG[23].FF_i_5_n_0 ),
        .I2(MUL_VECTOR_DIN[23]),
        .I3(\REG[22].FF ),
        .I4(\REG[22].FF_i_6_n_0 ),
        .O(\REG[22].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[22].FF_i_4__0 
       (.I0(DOADO[22]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[22]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[22]),
        .I5(p_1_in),
        .O(\REG[22].FF_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[22].FF_i_6 
       (.I0(MUL_VECTOR_DIN[24]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[25]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[22].FF_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6999999996666666)) 
    \REG[23].FF_i_1 
       (.I0(\REG[23].FF_i_2_n_0 ),
        .I1(\REG[23].FF ),
        .I2(MUL_VECTOR_DIN[24]),
        .I3(\REG[23].FF_i_5_n_0 ),
        .I4(Q[1]),
        .I5(\REG[23].FF_i_6_n_0 ),
        .O(\REG[1].FF [23]));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[23].FF_i_10 
       (.I0(DOUT_SAMP[24]),
        .I1(DOADO[24]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[23].FF_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[23].FF_i_11 
       (.I0(DOADO[24]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[24]),
        .I4(SEL_BRAM[3]),
        .O(\REG[23].FF_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[23].FF_i_12 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[2]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[2]),
        .O(\REG[23].FF_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[23].FF_i_13 
       (.I0(DOUT_SAMP[2]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[2]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[23].FF_i_13_n_0 ));
  MUXF7 \REG[23].FF_i_1__1 
       (.I0(\REG[23].FF_i_2__1_n_0 ),
        .I1(\REG[23].FF_i_3__0_n_0 ),
        .O(MUL_MATRIX_DIN[26]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[23].FF_i_2 
       (.I0(MUL_VECTOR_DIN[25]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[26]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[23].FF_i_2_n_0 ));
  MUXF7 \REG[23].FF_i_2__0 
       (.I0(\REG[23].FF_i_3_n_0 ),
        .I1(\REG[23].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_22 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[23].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[26]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[26]),
        .O(\REG[23].FF_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[23].FF_i_3 
       (.I0(DOUT_SAMP[23]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[23]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[23]),
        .I5(p_1_in),
        .O(\REG[23].FF_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[23].FF_i_3__0 
       (.I0(DOUT_SAMP[26]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[26]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[23].FF_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[23].FF_i_4 
       (.I0(\REG[30].FF [24]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[24]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[24]),
        .O(MUL_VECTOR_DIN[24]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[23].FF_i_4__0 
       (.I0(DOADO[23]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[23]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[23]),
        .I5(p_1_in),
        .O(\REG[23].FF_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[23].FF_i_5 
       (.I0(MUL_MATRIX_DIN[31]),
        .I1(Q[0]),
        .I2(MUL_MATRIX_DIN[2]),
        .O(\REG[23].FF_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8222288828882888)) 
    \REG[23].FF_i_6 
       (.I0(Q[0]),
        .I1(\REG[23].FF_i_9_n_0 ),
        .I2(MUL_VECTOR_DIN[28]),
        .I3(\REG[10].FF_i_11_n_0 ),
        .I4(MUL_VECTOR_DIN[27]),
        .I5(\REG[26].FF_i_2_n_0 ),
        .O(\REG[23].FF_i_6_n_0 ));
  MUXF7 \REG[23].FF_i_7 
       (.I0(\REG[23].FF_i_10_n_0 ),
        .I1(\REG[23].FF_i_11_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[24]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  MUXF7 \REG[23].FF_i_8 
       (.I0(\REG[23].FF_i_12_n_0 ),
        .I1(\REG[23].FF_i_13_n_0 ),
        .O(MUL_MATRIX_DIN[2]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \REG[23].FF_i_9 
       (.I0(\REG[8].FF_i_14_n_0 ),
        .I1(MUL_VECTOR_DIN[29]),
        .I2(\REG[1].FF_4 ),
        .I3(MUL_VECTOR_DIN[30]),
        .O(\REG[23].FF_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6999999996666666)) 
    \REG[24].FF_i_1 
       (.I0(\REG[24].FF_i_2_n_0 ),
        .I1(\REG[24].FF ),
        .I2(MUL_VECTOR_DIN[25]),
        .I3(\REG[23].FF_i_5_n_0 ),
        .I4(Q[1]),
        .I5(\REG[24].FF_i_5_n_0 ),
        .O(\REG[1].FF [24]));
  MUXF7 \REG[24].FF_i_1__1 
       (.I0(\REG[24].FF_i_2__1_n_0 ),
        .I1(\REG[24].FF_i_3__0_n_0 ),
        .O(MUL_MATRIX_DIN[27]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[24].FF_i_2 
       (.I0(MUL_VECTOR_DIN[26]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[27]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[24].FF_i_2_n_0 ));
  MUXF7 \REG[24].FF_i_2__0 
       (.I0(\REG[24].FF_i_3_n_0 ),
        .I1(\REG[24].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_23 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[24].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[27]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[27]),
        .O(\REG[24].FF_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[24].FF_i_3 
       (.I0(DOUT_SAMP[24]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[24]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[24]),
        .I5(p_1_in),
        .O(\REG[24].FF_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[24].FF_i_3__0 
       (.I0(DOUT_SAMP[27]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[27]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[24].FF_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[24].FF_i_4 
       (.I0(\REG[30].FF [25]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[25]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[25]),
        .O(MUL_VECTOR_DIN[25]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[24].FF_i_4__0 
       (.I0(DOADO[24]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[24]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[24]),
        .I5(p_1_in),
        .O(\REG[24].FF_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \REG[24].FF_i_5 
       (.I0(\REG[24].FF_i_7_n_0 ),
        .I1(MUL_VECTOR_DIN[30]),
        .I2(\REG[8].FF_i_14_n_0 ),
        .I3(Q[0]),
        .O(\REG[24].FF_i_5_n_0 ));
  MUXF7 \REG[24].FF_i_6 
       (.I0(\REG[24].FF_i_8_n_0 ),
        .I1(\REG[24].FF_i_9_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[25]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h78880000)) 
    \REG[24].FF_i_7 
       (.I0(MUL_VECTOR_DIN[28]),
        .I1(\REG[26].FF_i_2_n_0 ),
        .I2(MUL_VECTOR_DIN[29]),
        .I3(\REG[10].FF_i_11_n_0 ),
        .I4(Q[0]),
        .O(\REG[24].FF_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[24].FF_i_8 
       (.I0(DOUT_SAMP[25]),
        .I1(DOADO[25]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[24].FF_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[24].FF_i_9 
       (.I0(DOADO[25]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[25]),
        .I4(SEL_BRAM[3]),
        .O(\REG[24].FF_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6996969696969696)) 
    \REG[25].FF_i_1 
       (.I0(\REG[25].FF_i_2_n_0 ),
        .I1(\REG[25].FF_i_3_n_0 ),
        .I2(\REG[25].FF_i_4_n_0 ),
        .I3(MUL_VECTOR_DIN[26]),
        .I4(\REG[23].FF_i_5_n_0 ),
        .I5(Q[1]),
        .O(\REG[1].FF [25]));
  MUXF7 \REG[25].FF_i_1__1 
       (.I0(\REG[25].FF_i_2__1_n_0 ),
        .I1(\REG[25].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[28]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[25].FF_i_2 
       (.I0(MUL_VECTOR_DIN[29]),
        .I1(\REG[26].FF_i_2_n_0 ),
        .I2(MUL_VECTOR_DIN[30]),
        .I3(\REG[10].FF_i_11_n_0 ),
        .I4(Q[0]),
        .O(\REG[25].FF_i_2_n_0 ));
  MUXF7 \REG[25].FF_i_2__0 
       (.I0(\REG[25].FF_i_3__0_n_0 ),
        .I1(\REG[25].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_24 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[25].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[28]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[28]),
        .O(\REG[25].FF_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[25].FF_i_3 
       (.I0(MUL_VECTOR_DIN[27]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[28]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[25].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[25].FF_i_3__0 
       (.I0(DOUT_SAMP[25]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[25]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[25]),
        .I5(p_1_in),
        .O(\REG[25].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[25].FF_i_3__1 
       (.I0(DOUT_SAMP[28]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[28]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[25].FF_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hA0FFA000C000C000)) 
    \REG[25].FF_i_4 
       (.I0(MUL_MATRIX_DIN[26]),
        .I1(MUL_MATRIX_DIN[29]),
        .I2(RAMB36E1_inst),
        .I3(Q[0]),
        .I4(RAMB36E1_inst_i_59__1_0[25]),
        .I5(Q[1]),
        .O(\REG[25].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[25].FF_i_4__0 
       (.I0(DOADO[25]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[25]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[25]),
        .I5(p_1_in),
        .O(\REG[25].FF_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[25].FF_i_5 
       (.I0(\REG[30].FF [26]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[26]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[26]),
        .O(MUL_VECTOR_DIN[26]));
  MUXF7 \REG[25].FF_i_6 
       (.I0(\REG[25].FF_i_7_n_0 ),
        .I1(\REG[25].FF_i_8_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[26]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[25].FF_i_7 
       (.I0(DOUT_SAMP[26]),
        .I1(DOADO[26]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[25].FF_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[25].FF_i_8 
       (.I0(DOADO[26]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[26]),
        .I4(SEL_BRAM[3]),
        .O(\REG[25].FF_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h807F7F807F80807F)) 
    \REG[26].FF_i_1 
       (.I0(\REG[26].FF_i_2_n_0 ),
        .I1(MUL_VECTOR_DIN[30]),
        .I2(Q[0]),
        .I3(\REG[26].FF_i_3_n_0 ),
        .I4(\REG[26].FF_i_4_n_0 ),
        .I5(\REG[26].FF_i_5_n_0 ),
        .O(\REG[1].FF [26]));
  MUXF7 \REG[26].FF_i_1__1 
       (.I0(\REG[26].FF_i_2__1_n_0 ),
        .I1(\REG[26].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[29]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[26].FF_i_2 
       (.I0(MUL_MATRIX_DIN[28]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[31]),
        .O(\REG[26].FF_i_2_n_0 ));
  MUXF7 \REG[26].FF_i_2__0 
       (.I0(\REG[26].FF_i_3__0_n_0 ),
        .I1(\REG[26].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_25 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[26].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[29]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[29]),
        .O(\REG[26].FF_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[26].FF_i_3 
       (.I0(MUL_VECTOR_DIN[28]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[29]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[26].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[26].FF_i_3__0 
       (.I0(DOUT_SAMP[26]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[26]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[26]),
        .I5(p_1_in),
        .O(\REG[26].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[26].FF_i_3__1 
       (.I0(DOUT_SAMP[29]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[29]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[26].FF_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hA0FFA000C000C000)) 
    \REG[26].FF_i_4 
       (.I0(MUL_MATRIX_DIN[27]),
        .I1(MUL_MATRIX_DIN[30]),
        .I2(RAMB36E1_inst),
        .I3(Q[0]),
        .I4(RAMB36E1_inst_i_59__1_0[26]),
        .I5(Q[1]),
        .O(\REG[26].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[26].FF_i_4__0 
       (.I0(DOADO[26]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[26]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[26]),
        .I5(p_1_in),
        .O(\REG[26].FF_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \REG[26].FF_i_5 
       (.I0(Q[1]),
        .I1(\REG[23].FF_i_5_n_0 ),
        .I2(MUL_VECTOR_DIN[27]),
        .O(\REG[26].FF_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \REG[27].FF_i_1 
       (.I0(Q[1]),
        .I1(\REG[23].FF_i_5_n_0 ),
        .I2(MUL_VECTOR_DIN[28]),
        .I3(\REG[27].FF_i_3_n_0 ),
        .I4(\REG[27].FF_i_4_n_0 ),
        .O(\REG[1].FF [27]));
  MUXF7 \REG[27].FF_i_1__1 
       (.I0(\REG[27].FF_i_2__1_n_0 ),
        .I1(\REG[27].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[30]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[27].FF_i_2 
       (.I0(\REG[30].FF [28]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[28]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[28]),
        .O(MUL_VECTOR_DIN[28]));
  MUXF7 \REG[27].FF_i_2__0 
       (.I0(\REG[27].FF_i_3__0_n_0 ),
        .I1(\REG[27].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_26 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[27].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[30]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[30]),
        .O(\REG[27].FF_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h5F005FFF3FFF3FFF)) 
    \REG[27].FF_i_3 
       (.I0(MUL_MATRIX_DIN[28]),
        .I1(MUL_MATRIX_DIN[31]),
        .I2(RAMB36E1_inst),
        .I3(Q[0]),
        .I4(RAMB36E1_inst_i_59__1_0[27]),
        .I5(Q[1]),
        .O(\REG[27].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[27].FF_i_3__0 
       (.I0(DOUT_SAMP[27]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[27]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[27]),
        .I5(p_1_in),
        .O(\REG[27].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[27].FF_i_3__1 
       (.I0(DOUT_SAMP[30]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[30]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[27].FF_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[27].FF_i_4 
       (.I0(MUL_VECTOR_DIN[29]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[30]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[27].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[27].FF_i_4__0 
       (.I0(DOADO[27]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[27]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[27]),
        .I5(p_1_in),
        .O(\REG[27].FF_i_4__0_n_0 ));
  MUXF7 \REG[27].FF_i_5 
       (.I0(\REG[27].FF_i_6_n_0 ),
        .I1(\REG[27].FF_i_7_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[28]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[27].FF_i_6 
       (.I0(DOUT_SAMP[28]),
        .I1(DOADO[28]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[27].FF_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[27].FF_i_7 
       (.I0(DOADO[28]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[28]),
        .I4(SEL_BRAM[3]),
        .O(\REG[27].FF_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \REG[28].FF_i_1 
       (.I0(\REG[28].FF_i_2_n_0 ),
        .I1(MUL_VECTOR_DIN[30]),
        .I2(\REG[28].FF_i_3_n_0 ),
        .I3(Q[1]),
        .O(\REG[1].FF [28]));
  MUXF7 \REG[28].FF_i_1__1 
       (.I0(\REG[28].FF_i_2__1_n_0 ),
        .I1(\REG[28].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[31]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h78880000)) 
    \REG[28].FF_i_2 
       (.I0(RAMB36E1_inst),
        .I1(\REG[8].FF_i_10_n_0 ),
        .I2(MUL_VECTOR_DIN[29]),
        .I3(\REG[23].FF_i_5_n_0 ),
        .I4(Q[1]),
        .O(\REG[28].FF_i_2_n_0 ));
  MUXF7 \REG[28].FF_i_2__0 
       (.I0(\REG[28].FF_i_3__0_n_0 ),
        .I1(\REG[28].FF_i_4_n_0 ),
        .O(\COUNT_reg[0]_27 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[28].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[31]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[31]),
        .O(\REG[28].FF_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[28].FF_i_3 
       (.I0(MUL_MATRIX_DIN[30]),
        .I1(Q[0]),
        .I2(MUL_MATRIX_DIN[1]),
        .O(\REG[28].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[28].FF_i_3__0 
       (.I0(DOUT_SAMP[28]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[28]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[28]),
        .I5(p_1_in),
        .O(\REG[28].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[28].FF_i_3__1 
       (.I0(DOUT_SAMP[31]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[31]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[28].FF_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[28].FF_i_4 
       (.I0(DOADO[28]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[28]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[28]),
        .I5(p_1_in),
        .O(\REG[28].FF_i_4_n_0 ));
  MUXF7 \REG[28].FF_i_4__0 
       (.I0(\REG[28].FF_i_5_n_0 ),
        .I1(\REG[28].FF_i_6_n_0 ),
        .O(MUL_MATRIX_DIN[1]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[28].FF_i_5 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[1]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[1]),
        .O(\REG[28].FF_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[28].FF_i_6 
       (.I0(DOUT_SAMP[1]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[1]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[28].FF_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h78880000)) 
    \REG[29].FF_i_1 
       (.I0(RAMB36E1_inst),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[30]),
        .I3(\REG[23].FF_i_5_n_0 ),
        .I4(Q[1]),
        .O(\REG[1].FF [29]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[29].FF_i_2 
       (.I0(\REG[30].FF [31]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[31]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[31]),
        .O(RAMB36E1_inst));
  MUXF7 \REG[29].FF_i_2__0 
       (.I0(\REG[29].FF_i_3__0_n_0 ),
        .I1(\REG[29].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_28 ),
        .S(out));
  MUXF7 \REG[29].FF_i_3 
       (.I0(\REG[29].FF_i_4_n_0 ),
        .I1(\REG[29].FF_i_5_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[31]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[29].FF_i_3__0 
       (.I0(DOUT_SAMP[29]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[29]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[29]),
        .I5(p_1_in),
        .O(\REG[29].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[29].FF_i_4 
       (.I0(DOUT_SAMP[31]),
        .I1(DOADO[31]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[29].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[29].FF_i_4__0 
       (.I0(DOADO[29]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[29]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[29]),
        .I5(p_1_in),
        .O(\REG[29].FF_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[29].FF_i_5 
       (.I0(DOADO[31]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[31]),
        .I4(SEL_BRAM[3]),
        .O(\REG[29].FF_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \REG[2].FF_i_1 
       (.I0(\REG[2].FF_i_2_n_0 ),
        .I1(\REG[2].FF_i_3_n_0 ),
        .I2(\REG[2].FF_i_4_n_0 ),
        .I3(\REG[2].FF_i_5_n_0 ),
        .I4(\REG[2].FF_i_6_n_0 ),
        .I5(\REG[2].FF_i_7_n_0 ),
        .O(\REG[1].FF [2]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[2].FF_i_10 
       (.I0(\REG[30].FF [15]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[15]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[15]),
        .O(MUL_VECTOR_DIN[15]));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[2].FF_i_11 
       (.I0(MUL_VECTOR_DIN[16]),
        .I1(\REG[1].FF_8 ),
        .I2(MUL_VECTOR_DIN[17]),
        .I3(\REG[1].FF_9 ),
        .I4(Q[0]),
        .O(\REG[2].FF_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[2].FF_i_12 
       (.I0(MUL_VECTOR_DIN[4]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[5]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[2].FF_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h4C4C77FF7F7F77FF)) 
    \REG[2].FF_i_13 
       (.I0(RAMB36E1_inst),
        .I1(Q[0]),
        .I2(MUL_MATRIX_DIN[3]),
        .I3(MUL_MATRIX_DIN[6]),
        .I4(Q[1]),
        .I5(RAMB36E1_inst_i_59__1_0[2]),
        .O(\REG[2].FF_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[2].FF_i_14 
       (.I0(\REG[30].FF [3]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[3]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[3]),
        .O(MUL_VECTOR_DIN[3]));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[2].FF_i_15 
       (.I0(Q[0]),
        .I1(\REG[10].FF_i_11_n_0 ),
        .I2(MUL_VECTOR_DIN[7]),
        .I3(\REG[26].FF_i_2_n_0 ),
        .I4(MUL_VECTOR_DIN[6]),
        .I5(\REG[2].FF_i_24_n_0 ),
        .O(\REG[2].FF_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[2].FF_i_16 
       (.I0(Q[0]),
        .I1(\REG[3].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[27]),
        .I3(\REG[1].FF_12 ),
        .I4(MUL_VECTOR_DIN[26]),
        .I5(\REG[2].FF_i_25_n_0 ),
        .O(\REG[2].FF_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[2].FF_i_17 
       (.I0(\REG[30].FF [19]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[19]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[19]),
        .O(MUL_VECTOR_DIN[19]));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[2].FF_i_18 
       (.I0(MUL_VECTOR_DIN[20]),
        .I1(\REG[12].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[21]),
        .I3(\REG[12].FF_i_10_n_0 ),
        .I4(Q[0]),
        .O(\REG[2].FF_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[2].FF_i_19 
       (.I0(\REG[30].FF [23]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[23]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[23]),
        .O(MUL_VECTOR_DIN[23]));
  MUXF7 \REG[2].FF_i_1__1 
       (.I0(\REG[2].FF_i_2__0_n_0 ),
        .I1(\REG[2].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[5]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[2].FF_i_2 
       (.I0(Q[0]),
        .I1(\REG[1].FF_2 ),
        .I2(MUL_VECTOR_DIN[11]),
        .I3(\REG[1].FF_3 ),
        .I4(MUL_VECTOR_DIN[10]),
        .I5(\REG[2].FF_i_9_n_0 ),
        .O(\REG[2].FF_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[2].FF_i_20 
       (.I0(MUL_VECTOR_DIN[24]),
        .I1(\REG[1].FF_11 ),
        .I2(MUL_VECTOR_DIN[25]),
        .I3(\REG[8].FF_i_11_n_0 ),
        .I4(Q[0]),
        .O(\REG[2].FF_i_20_n_0 ));
  MUXF7 \REG[2].FF_i_21 
       (.I0(\REG[2].FF_i_28_n_0 ),
        .I1(\REG[2].FF_i_29_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[11]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  MUXF7 \REG[2].FF_i_22 
       (.I0(\REG[2].FF_i_30_n_0 ),
        .I1(\REG[2].FF_i_31_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[15]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  MUXF7 \REG[2].FF_i_23 
       (.I0(\REG[2].FF_i_32_n_0 ),
        .I1(\REG[2].FF_i_33_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[3]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[2].FF_i_24 
       (.I0(MUL_VECTOR_DIN[8]),
        .I1(\REG[8].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[9]),
        .I3(\REG[1].FF_4 ),
        .I4(Q[0]),
        .O(\REG[2].FF_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[2].FF_i_25 
       (.I0(MUL_VECTOR_DIN[28]),
        .I1(\REG[0].FF_i_40_n_0 ),
        .I2(MUL_VECTOR_DIN[29]),
        .I3(\REG[0].FF_i_41_n_0 ),
        .I4(Q[0]),
        .O(\REG[2].FF_i_25_n_0 ));
  MUXF7 \REG[2].FF_i_26 
       (.I0(\REG[2].FF_i_34_n_0 ),
        .I1(\REG[2].FF_i_35_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[19]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  MUXF7 \REG[2].FF_i_27 
       (.I0(\REG[2].FF_i_36_n_0 ),
        .I1(\REG[2].FF_i_37_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[23]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[2].FF_i_28 
       (.I0(DOUT_SAMP[11]),
        .I1(DOADO[11]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[2].FF_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[2].FF_i_29 
       (.I0(DOADO[11]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[11]),
        .I4(SEL_BRAM[3]),
        .O(\REG[2].FF_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[2].FF_i_2__0 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[5]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[5]),
        .O(\REG[2].FF_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[2].FF_i_3 
       (.I0(Q[0]),
        .I1(\REG[1].FF_7 ),
        .I2(MUL_VECTOR_DIN[15]),
        .I3(\REG[1].FF_6 ),
        .I4(MUL_VECTOR_DIN[14]),
        .I5(\REG[2].FF_i_11_n_0 ),
        .O(\REG[2].FF_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[2].FF_i_30 
       (.I0(DOUT_SAMP[15]),
        .I1(DOADO[15]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[2].FF_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[2].FF_i_31 
       (.I0(DOADO[15]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[15]),
        .I4(SEL_BRAM[3]),
        .O(\REG[2].FF_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[2].FF_i_32 
       (.I0(DOUT_SAMP[3]),
        .I1(DOADO[3]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[2].FF_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[2].FF_i_33 
       (.I0(DOADO[3]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[3]),
        .I4(SEL_BRAM[3]),
        .O(\REG[2].FF_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[2].FF_i_34 
       (.I0(DOUT_SAMP[19]),
        .I1(DOADO[19]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[2].FF_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[2].FF_i_35 
       (.I0(DOADO[19]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[19]),
        .I4(SEL_BRAM[3]),
        .O(\REG[2].FF_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[2].FF_i_36 
       (.I0(DOUT_SAMP[23]),
        .I1(DOADO[23]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[2].FF_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[2].FF_i_37 
       (.I0(DOADO[23]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[23]),
        .I4(SEL_BRAM[3]),
        .O(\REG[2].FF_i_37_n_0 ));
  MUXF7 \REG[2].FF_i_3__0 
       (.I0(\REG[2].FF_i_7__0_n_0 ),
        .I1(\REG[2].FF_i_8__0_n_0 ),
        .O(\COUNT_reg[0]_1 ),
        .S(out));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[2].FF_i_3__1 
       (.I0(DOUT_SAMP[5]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[5]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[2].FF_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h6999999996666666)) 
    \REG[2].FF_i_4 
       (.I0(\REG[2].FF_i_12_n_0 ),
        .I1(\REG[2].FF_i_13_n_0 ),
        .I2(MUL_VECTOR_DIN[3]),
        .I3(\REG[23].FF_i_5_n_0 ),
        .I4(Q[1]),
        .I5(\REG[2].FF_i_15_n_0 ),
        .O(\REG[2].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h666AAA6AAAAAAAAA)) 
    \REG[2].FF_i_5 
       (.I0(\REG[2].FF_i_16_n_0 ),
        .I1(MUL_VECTOR_DIN[30]),
        .I2(MUL_MATRIX_DIN[7]),
        .I3(Q[1]),
        .I4(MUL_MATRIX_DIN[4]),
        .I5(Q[0]),
        .O(\REG[2].FF_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[2].FF_i_6 
       (.I0(Q[0]),
        .I1(\REG[1].FF_10 ),
        .I2(MUL_VECTOR_DIN[19]),
        .I3(\REG[1].FF_0 ),
        .I4(MUL_VECTOR_DIN[18]),
        .I5(\REG[2].FF_i_18_n_0 ),
        .O(\REG[2].FF_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[2].FF_i_7 
       (.I0(Q[0]),
        .I1(\REG[0].FF_i_28_n_0 ),
        .I2(MUL_VECTOR_DIN[23]),
        .I3(\REG[0].FF_i_30_n_0 ),
        .I4(MUL_VECTOR_DIN[22]),
        .I5(\REG[2].FF_i_20_n_0 ),
        .O(\REG[2].FF_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[2].FF_i_7__0 
       (.I0(DOUT_SAMP[2]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[2]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[2]),
        .I5(p_1_in),
        .O(\REG[2].FF_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[2].FF_i_8 
       (.I0(\REG[30].FF [11]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[11]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[11]),
        .O(MUL_VECTOR_DIN[11]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[2].FF_i_8__0 
       (.I0(DOADO[2]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[2]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[2]),
        .I5(p_1_in),
        .O(\REG[2].FF_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[2].FF_i_9 
       (.I0(MUL_VECTOR_DIN[12]),
        .I1(\REG[1].FF_1 ),
        .I2(MUL_VECTOR_DIN[13]),
        .I3(\REG[1].FF_5 ),
        .I4(Q[0]),
        .O(\REG[2].FF_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \REG[30].FF_i_1 
       (.I0(\REG[23].FF_i_5_n_0 ),
        .I1(Q[1]),
        .I2(RAMB36E1_inst),
        .O(\REG[1].FF [30]));
  MUXF7 \REG[30].FF_i_2 
       (.I0(\REG[30].FF_i_3_n_0 ),
        .I1(\REG[30].FF_i_4_n_0 ),
        .O(\COUNT_reg[0]_29 ),
        .S(out));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[30].FF_i_3 
       (.I0(DOUT_SAMP[30]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[30]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[30]),
        .I5(p_1_in),
        .O(\REG[30].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[30].FF_i_4 
       (.I0(DOADO[30]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[30]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[30]),
        .I5(p_1_in),
        .O(\REG[30].FF_i_4_n_0 ));
  MUXF7 \REG[31].FF_i_2 
       (.I0(\REG[31].FF_i_3_n_0 ),
        .I1(\REG[31].FF_i_4_n_0 ),
        .O(\COUNT_reg[0]_30 ),
        .S(out));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[31].FF_i_3 
       (.I0(DOUT_SAMP[31]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[31]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[31]),
        .I5(p_1_in),
        .O(\REG[31].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[31].FF_i_4 
       (.I0(DOADO[31]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[31]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[31]),
        .I5(p_1_in),
        .O(\REG[31].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \REG[3].FF_i_1 
       (.I0(\REG[3].FF_i_2_n_0 ),
        .I1(\REG[3].FF_i_3_n_0 ),
        .I2(\REG[3].FF_i_4_n_0 ),
        .I3(\REG[3].FF_i_5_n_0 ),
        .I4(\REG[3].FF_i_6_n_0 ),
        .I5(\REG[3].FF_i_7_n_0 ),
        .O(\REG[1].FF [3]));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[3].FF_i_10 
       (.I0(MUL_VECTOR_DIN[5]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[6]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[3].FF_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h47CF777747CFFFFF)) 
    \REG[3].FF_i_11 
       (.I0(RAMB36E1_inst),
        .I1(Q[0]),
        .I2(RAMB36E1_inst_i_59__1_0[3]),
        .I3(MUL_MATRIX_DIN[4]),
        .I4(Q[1]),
        .I5(MUL_MATRIX_DIN[7]),
        .O(\REG[3].FF_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[3].FF_i_12 
       (.I0(\REG[30].FF [4]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[4]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[4]),
        .O(MUL_VECTOR_DIN[4]));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[3].FF_i_13 
       (.I0(Q[0]),
        .I1(\REG[10].FF_i_11_n_0 ),
        .I2(MUL_VECTOR_DIN[8]),
        .I3(\REG[26].FF_i_2_n_0 ),
        .I4(MUL_VECTOR_DIN[7]),
        .I5(\REG[3].FF_i_21_n_0 ),
        .O(\REG[3].FF_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[3].FF_i_14 
       (.I0(MUL_MATRIX_DIN[7]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[10]),
        .O(\REG[3].FF_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[3].FF_i_15 
       (.I0(MUL_MATRIX_DIN[8]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[11]),
        .O(\REG[1].FF_12 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[3].FF_i_16 
       (.I0(\REG[30].FF [27]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[27]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[27]),
        .O(MUL_VECTOR_DIN[27]));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[3].FF_i_17 
       (.I0(MUL_VECTOR_DIN[29]),
        .I1(\REG[0].FF_i_40_n_0 ),
        .I2(MUL_VECTOR_DIN[30]),
        .I3(\REG[0].FF_i_41_n_0 ),
        .I4(Q[0]),
        .O(\REG[3].FF_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[3].FF_i_18 
       (.I0(MUL_VECTOR_DIN[21]),
        .I1(\REG[12].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[22]),
        .I3(\REG[12].FF_i_10_n_0 ),
        .I4(Q[0]),
        .O(\REG[3].FF_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[3].FF_i_19 
       (.I0(MUL_VECTOR_DIN[25]),
        .I1(\REG[1].FF_11 ),
        .I2(MUL_VECTOR_DIN[26]),
        .I3(\REG[8].FF_i_11_n_0 ),
        .I4(Q[0]),
        .O(\REG[3].FF_i_19_n_0 ));
  MUXF7 \REG[3].FF_i_1__1 
       (.I0(\REG[3].FF_i_2__1_n_0 ),
        .I1(\REG[3].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[6]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[3].FF_i_2 
       (.I0(Q[0]),
        .I1(\REG[1].FF_2 ),
        .I2(MUL_VECTOR_DIN[12]),
        .I3(\REG[1].FF_3 ),
        .I4(MUL_VECTOR_DIN[11]),
        .I5(\REG[3].FF_i_8_n_0 ),
        .O(\REG[3].FF_i_2_n_0 ));
  MUXF7 \REG[3].FF_i_20 
       (.I0(\REG[3].FF_i_23_n_0 ),
        .I1(\REG[3].FF_i_24_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[4]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[3].FF_i_21 
       (.I0(MUL_VECTOR_DIN[9]),
        .I1(\REG[8].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[10]),
        .I3(\REG[1].FF_4 ),
        .I4(Q[0]),
        .O(\REG[3].FF_i_21_n_0 ));
  MUXF7 \REG[3].FF_i_22 
       (.I0(\REG[3].FF_i_25_n_0 ),
        .I1(\REG[3].FF_i_26_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[27]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[3].FF_i_23 
       (.I0(DOUT_SAMP[4]),
        .I1(DOADO[4]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[3].FF_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[3].FF_i_24 
       (.I0(DOADO[4]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[4]),
        .I4(SEL_BRAM[3]),
        .O(\REG[3].FF_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[3].FF_i_25 
       (.I0(DOUT_SAMP[27]),
        .I1(DOADO[27]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[3].FF_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[3].FF_i_26 
       (.I0(DOADO[27]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[27]),
        .I4(SEL_BRAM[3]),
        .O(\REG[3].FF_i_26_n_0 ));
  MUXF7 \REG[3].FF_i_2__0 
       (.I0(\REG[3].FF_i_3__0_n_0 ),
        .I1(\REG[3].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_2 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[3].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[6]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[6]),
        .O(\REG[3].FF_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[3].FF_i_3 
       (.I0(Q[0]),
        .I1(\REG[1].FF_7 ),
        .I2(MUL_VECTOR_DIN[16]),
        .I3(\REG[1].FF_6 ),
        .I4(MUL_VECTOR_DIN[15]),
        .I5(\REG[3].FF_i_9_n_0 ),
        .O(\REG[3].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[3].FF_i_3__0 
       (.I0(DOUT_SAMP[3]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[3]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[3]),
        .I5(p_1_in),
        .O(\REG[3].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[3].FF_i_3__1 
       (.I0(DOUT_SAMP[6]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[6]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[3].FF_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h6999999996666666)) 
    \REG[3].FF_i_4 
       (.I0(\REG[3].FF_i_10_n_0 ),
        .I1(\REG[3].FF_i_11_n_0 ),
        .I2(MUL_VECTOR_DIN[4]),
        .I3(\REG[23].FF_i_5_n_0 ),
        .I4(Q[1]),
        .I5(\REG[3].FF_i_13_n_0 ),
        .O(\REG[3].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[3].FF_i_4__0 
       (.I0(DOADO[3]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[3]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[3]),
        .I5(p_1_in),
        .O(\REG[3].FF_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[3].FF_i_5 
       (.I0(Q[0]),
        .I1(\REG[3].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[28]),
        .I3(\REG[1].FF_12 ),
        .I4(MUL_VECTOR_DIN[27]),
        .I5(\REG[3].FF_i_17_n_0 ),
        .O(\REG[3].FF_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[3].FF_i_6 
       (.I0(Q[0]),
        .I1(\REG[1].FF_10 ),
        .I2(MUL_VECTOR_DIN[20]),
        .I3(\REG[1].FF_0 ),
        .I4(MUL_VECTOR_DIN[19]),
        .I5(\REG[3].FF_i_18_n_0 ),
        .O(\REG[3].FF_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[3].FF_i_7 
       (.I0(Q[0]),
        .I1(\REG[0].FF_i_28_n_0 ),
        .I2(MUL_VECTOR_DIN[24]),
        .I3(\REG[0].FF_i_30_n_0 ),
        .I4(MUL_VECTOR_DIN[23]),
        .I5(\REG[3].FF_i_19_n_0 ),
        .O(\REG[3].FF_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[3].FF_i_8 
       (.I0(MUL_VECTOR_DIN[13]),
        .I1(\REG[1].FF_1 ),
        .I2(MUL_VECTOR_DIN[14]),
        .I3(\REG[1].FF_5 ),
        .I4(Q[0]),
        .O(\REG[3].FF_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[3].FF_i_9 
       (.I0(MUL_VECTOR_DIN[17]),
        .I1(\REG[1].FF_8 ),
        .I2(MUL_VECTOR_DIN[18]),
        .I3(\REG[1].FF_9 ),
        .I4(Q[0]),
        .O(\REG[3].FF_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \REG[4].FF_i_1 
       (.I0(\REG[4].FF_i_2_n_0 ),
        .I1(\REG[4].FF_i_3_n_0 ),
        .I2(\REG[4].FF_i_4_n_0 ),
        .I3(\REG[4].FF_i_5_n_0 ),
        .I4(\REG[4].FF_i_6_n_0 ),
        .I5(\REG[4].FF_i_7_n_0 ),
        .O(\REG[1].FF [4]));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[4].FF_i_10 
       (.I0(MUL_VECTOR_DIN[6]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[7]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[4].FF_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h47CF777747CFFFFF)) 
    \REG[4].FF_i_11 
       (.I0(RAMB36E1_inst),
        .I1(Q[0]),
        .I2(RAMB36E1_inst_i_59__1_0[4]),
        .I3(MUL_MATRIX_DIN[5]),
        .I4(Q[1]),
        .I5(MUL_MATRIX_DIN[8]),
        .O(\REG[4].FF_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[4].FF_i_12 
       (.I0(\REG[30].FF [5]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[5]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[5]),
        .O(MUL_VECTOR_DIN[5]));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[4].FF_i_13 
       (.I0(Q[0]),
        .I1(\REG[10].FF_i_11_n_0 ),
        .I2(MUL_VECTOR_DIN[9]),
        .I3(\REG[26].FF_i_2_n_0 ),
        .I4(MUL_VECTOR_DIN[8]),
        .I5(\REG[4].FF_i_18_n_0 ),
        .O(\REG[4].FF_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h8A800000)) 
    \REG[4].FF_i_14 
       (.I0(Q[0]),
        .I1(MUL_MATRIX_DIN[6]),
        .I2(Q[1]),
        .I3(MUL_MATRIX_DIN[9]),
        .I4(MUL_VECTOR_DIN[30]),
        .O(\REG[4].FF_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[4].FF_i_15 
       (.I0(MUL_VECTOR_DIN[22]),
        .I1(\REG[12].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[23]),
        .I3(\REG[12].FF_i_10_n_0 ),
        .I4(Q[0]),
        .O(\REG[4].FF_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[4].FF_i_16 
       (.I0(MUL_VECTOR_DIN[26]),
        .I1(\REG[1].FF_11 ),
        .I2(MUL_VECTOR_DIN[27]),
        .I3(\REG[8].FF_i_11_n_0 ),
        .I4(Q[0]),
        .O(\REG[4].FF_i_16_n_0 ));
  MUXF7 \REG[4].FF_i_17 
       (.I0(\REG[4].FF_i_19_n_0 ),
        .I1(\REG[4].FF_i_20_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[5]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[4].FF_i_18 
       (.I0(MUL_VECTOR_DIN[10]),
        .I1(\REG[8].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[11]),
        .I3(\REG[1].FF_4 ),
        .I4(Q[0]),
        .O(\REG[4].FF_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[4].FF_i_19 
       (.I0(DOUT_SAMP[5]),
        .I1(DOADO[5]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[4].FF_i_19_n_0 ));
  MUXF7 \REG[4].FF_i_1__1 
       (.I0(\REG[4].FF_i_2__1_n_0 ),
        .I1(\REG[4].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[7]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[4].FF_i_2 
       (.I0(Q[0]),
        .I1(\REG[1].FF_2 ),
        .I2(MUL_VECTOR_DIN[13]),
        .I3(\REG[1].FF_3 ),
        .I4(MUL_VECTOR_DIN[12]),
        .I5(\REG[4].FF_i_8_n_0 ),
        .O(\REG[4].FF_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[4].FF_i_20 
       (.I0(DOADO[5]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[5]),
        .I4(SEL_BRAM[3]),
        .O(\REG[4].FF_i_20_n_0 ));
  MUXF7 \REG[4].FF_i_2__0 
       (.I0(\REG[4].FF_i_3__0_n_0 ),
        .I1(\REG[4].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_3 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[4].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[7]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[7]),
        .O(\REG[4].FF_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[4].FF_i_3 
       (.I0(Q[0]),
        .I1(\REG[1].FF_7 ),
        .I2(MUL_VECTOR_DIN[17]),
        .I3(\REG[1].FF_6 ),
        .I4(MUL_VECTOR_DIN[16]),
        .I5(\REG[4].FF_i_9_n_0 ),
        .O(\REG[4].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[4].FF_i_3__0 
       (.I0(DOUT_SAMP[4]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[4]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[4]),
        .I5(p_1_in),
        .O(\REG[4].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[4].FF_i_3__1 
       (.I0(DOUT_SAMP[7]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[7]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[4].FF_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h6999999996666666)) 
    \REG[4].FF_i_4 
       (.I0(\REG[4].FF_i_10_n_0 ),
        .I1(\REG[4].FF_i_11_n_0 ),
        .I2(MUL_VECTOR_DIN[5]),
        .I3(\REG[23].FF_i_5_n_0 ),
        .I4(Q[1]),
        .I5(\REG[4].FF_i_13_n_0 ),
        .O(\REG[4].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[4].FF_i_4__0 
       (.I0(DOADO[4]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[4]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[4]),
        .I5(p_1_in),
        .O(\REG[4].FF_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[4].FF_i_5 
       (.I0(Q[0]),
        .I1(\REG[3].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[29]),
        .I3(\REG[1].FF_12 ),
        .I4(MUL_VECTOR_DIN[28]),
        .I5(\REG[4].FF_i_14_n_0 ),
        .O(\REG[4].FF_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[4].FF_i_6 
       (.I0(Q[0]),
        .I1(\REG[1].FF_10 ),
        .I2(MUL_VECTOR_DIN[21]),
        .I3(\REG[1].FF_0 ),
        .I4(MUL_VECTOR_DIN[20]),
        .I5(\REG[4].FF_i_15_n_0 ),
        .O(\REG[4].FF_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[4].FF_i_7 
       (.I0(Q[0]),
        .I1(\REG[0].FF_i_28_n_0 ),
        .I2(MUL_VECTOR_DIN[25]),
        .I3(\REG[0].FF_i_30_n_0 ),
        .I4(MUL_VECTOR_DIN[24]),
        .I5(\REG[4].FF_i_16_n_0 ),
        .O(\REG[4].FF_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[4].FF_i_8 
       (.I0(MUL_VECTOR_DIN[14]),
        .I1(\REG[1].FF_1 ),
        .I2(MUL_VECTOR_DIN[15]),
        .I3(\REG[1].FF_5 ),
        .I4(Q[0]),
        .O(\REG[4].FF_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[4].FF_i_9 
       (.I0(MUL_VECTOR_DIN[18]),
        .I1(\REG[1].FF_8 ),
        .I2(MUL_VECTOR_DIN[19]),
        .I3(\REG[1].FF_9 ),
        .I4(Q[0]),
        .O(\REG[4].FF_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \REG[5].FF_i_1 
       (.I0(\REG[5].FF_i_2_n_0 ),
        .I1(\REG[5].FF_i_3_n_0 ),
        .I2(\REG[5].FF_i_4_n_0 ),
        .I3(\REG[5].FF_i_5_n_0 ),
        .I4(\REG[5].FF_i_6_n_0 ),
        .I5(\REG[5].FF_i_7_n_0 ),
        .O(\REG[1].FF [5]));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[5].FF_i_10 
       (.I0(MUL_VECTOR_DIN[7]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[8]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[5].FF_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h4C4C77FF7F7F77FF)) 
    \REG[5].FF_i_11 
       (.I0(RAMB36E1_inst),
        .I1(Q[0]),
        .I2(MUL_MATRIX_DIN[6]),
        .I3(MUL_MATRIX_DIN[9]),
        .I4(Q[1]),
        .I5(RAMB36E1_inst_i_59__1_0[5]),
        .O(\REG[5].FF_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[5].FF_i_12 
       (.I0(\REG[30].FF [6]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[6]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[6]),
        .O(MUL_VECTOR_DIN[6]));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[5].FF_i_13 
       (.I0(Q[0]),
        .I1(\REG[10].FF_i_11_n_0 ),
        .I2(MUL_VECTOR_DIN[10]),
        .I3(\REG[26].FF_i_2_n_0 ),
        .I4(MUL_VECTOR_DIN[9]),
        .I5(\REG[5].FF_i_17_n_0 ),
        .O(\REG[5].FF_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[5].FF_i_14 
       (.I0(MUL_VECTOR_DIN[23]),
        .I1(\REG[12].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[24]),
        .I3(\REG[12].FF_i_10_n_0 ),
        .I4(Q[0]),
        .O(\REG[5].FF_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[5].FF_i_15 
       (.I0(MUL_VECTOR_DIN[27]),
        .I1(\REG[1].FF_11 ),
        .I2(MUL_VECTOR_DIN[28]),
        .I3(\REG[8].FF_i_11_n_0 ),
        .I4(Q[0]),
        .O(\REG[5].FF_i_15_n_0 ));
  MUXF7 \REG[5].FF_i_16 
       (.I0(\REG[5].FF_i_18_n_0 ),
        .I1(\REG[5].FF_i_19_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[6]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[5].FF_i_17 
       (.I0(MUL_VECTOR_DIN[11]),
        .I1(\REG[8].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[12]),
        .I3(\REG[1].FF_4 ),
        .I4(Q[0]),
        .O(\REG[5].FF_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[5].FF_i_18 
       (.I0(DOUT_SAMP[6]),
        .I1(DOADO[6]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[5].FF_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[5].FF_i_19 
       (.I0(DOADO[6]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[6]),
        .I4(SEL_BRAM[3]),
        .O(\REG[5].FF_i_19_n_0 ));
  MUXF7 \REG[5].FF_i_1__1 
       (.I0(\REG[5].FF_i_2__1_n_0 ),
        .I1(\REG[5].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[8]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[5].FF_i_2 
       (.I0(Q[0]),
        .I1(\REG[1].FF_2 ),
        .I2(MUL_VECTOR_DIN[14]),
        .I3(\REG[1].FF_3 ),
        .I4(MUL_VECTOR_DIN[13]),
        .I5(\REG[5].FF_i_8_n_0 ),
        .O(\REG[5].FF_i_2_n_0 ));
  MUXF7 \REG[5].FF_i_2__0 
       (.I0(\REG[5].FF_i_3__0_n_0 ),
        .I1(\REG[5].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_4 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[5].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[8]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[8]),
        .O(\REG[5].FF_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[5].FF_i_3 
       (.I0(Q[0]),
        .I1(\REG[1].FF_7 ),
        .I2(MUL_VECTOR_DIN[18]),
        .I3(\REG[1].FF_6 ),
        .I4(MUL_VECTOR_DIN[17]),
        .I5(\REG[5].FF_i_9_n_0 ),
        .O(\REG[5].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[5].FF_i_3__0 
       (.I0(DOUT_SAMP[5]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[5]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[5]),
        .I5(p_1_in),
        .O(\REG[5].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[5].FF_i_3__1 
       (.I0(DOUT_SAMP[8]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[8]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[5].FF_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h6999999996666666)) 
    \REG[5].FF_i_4 
       (.I0(\REG[5].FF_i_10_n_0 ),
        .I1(\REG[5].FF_i_11_n_0 ),
        .I2(MUL_VECTOR_DIN[6]),
        .I3(\REG[23].FF_i_5_n_0 ),
        .I4(Q[1]),
        .I5(\REG[5].FF_i_13_n_0 ),
        .O(\REG[5].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[5].FF_i_4__0 
       (.I0(DOADO[5]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[5]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[5]),
        .I5(p_1_in),
        .O(\REG[5].FF_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[5].FF_i_5 
       (.I0(MUL_VECTOR_DIN[29]),
        .I1(\REG[1].FF_12 ),
        .I2(MUL_VECTOR_DIN[30]),
        .I3(\REG[3].FF_i_14_n_0 ),
        .I4(Q[0]),
        .O(\REG[5].FF_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[5].FF_i_6 
       (.I0(Q[0]),
        .I1(\REG[1].FF_10 ),
        .I2(MUL_VECTOR_DIN[22]),
        .I3(\REG[1].FF_0 ),
        .I4(MUL_VECTOR_DIN[21]),
        .I5(\REG[5].FF_i_14_n_0 ),
        .O(\REG[5].FF_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[5].FF_i_7 
       (.I0(Q[0]),
        .I1(\REG[0].FF_i_28_n_0 ),
        .I2(MUL_VECTOR_DIN[26]),
        .I3(\REG[0].FF_i_30_n_0 ),
        .I4(MUL_VECTOR_DIN[25]),
        .I5(\REG[5].FF_i_15_n_0 ),
        .O(\REG[5].FF_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[5].FF_i_8 
       (.I0(MUL_VECTOR_DIN[15]),
        .I1(\REG[1].FF_1 ),
        .I2(MUL_VECTOR_DIN[16]),
        .I3(\REG[1].FF_5 ),
        .I4(Q[0]),
        .O(\REG[5].FF_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[5].FF_i_9 
       (.I0(MUL_VECTOR_DIN[19]),
        .I1(\REG[1].FF_8 ),
        .I2(MUL_VECTOR_DIN[20]),
        .I3(\REG[1].FF_9 ),
        .I4(Q[0]),
        .O(\REG[5].FF_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \REG[6].FF_i_1 
       (.I0(\REG[6].FF_i_2_n_0 ),
        .I1(\REG[6].FF_i_3_n_0 ),
        .I2(\REG[6].FF_i_4_n_0 ),
        .I3(\REG[6].FF_i_5_n_0 ),
        .O(\REG[1].FF [6]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \REG[6].FF_i_10 
       (.I0(\REG[30].FF [7]),
        .I1(\REG[30].FF_0 ),
        .I2(\REG[30].FF_1 ),
        .I3(DOBDO[7]),
        .I4(\REG[30].FF_2 ),
        .I5(MUL_VECTOR_DIN_BRAM[7]),
        .O(MUL_VECTOR_DIN[7]));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[6].FF_i_11 
       (.I0(Q[0]),
        .I1(\REG[10].FF_i_11_n_0 ),
        .I2(MUL_VECTOR_DIN[11]),
        .I3(\REG[26].FF_i_2_n_0 ),
        .I4(MUL_VECTOR_DIN[10]),
        .I5(\REG[6].FF_i_15_n_0 ),
        .O(\REG[6].FF_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[6].FF_i_12 
       (.I0(Q[0]),
        .I1(\REG[0].FF_i_28_n_0 ),
        .I2(MUL_VECTOR_DIN[27]),
        .I3(\REG[0].FF_i_30_n_0 ),
        .I4(MUL_VECTOR_DIN[26]),
        .I5(\REG[6].FF_i_16_n_0 ),
        .O(\REG[6].FF_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[6].FF_i_13 
       (.I0(Q[0]),
        .I1(\REG[1].FF_10 ),
        .I2(MUL_VECTOR_DIN[23]),
        .I3(\REG[1].FF_0 ),
        .I4(MUL_VECTOR_DIN[22]),
        .I5(\REG[6].FF_i_17_n_0 ),
        .O(\REG[6].FF_i_13_n_0 ));
  MUXF7 \REG[6].FF_i_14 
       (.I0(\REG[6].FF_i_18_n_0 ),
        .I1(\REG[6].FF_i_19_n_0 ),
        .O(MUL_VECTOR_DIN_BRAM[7]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[6].FF_i_15 
       (.I0(MUL_VECTOR_DIN[12]),
        .I1(\REG[8].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[13]),
        .I3(\REG[1].FF_4 ),
        .I4(Q[0]),
        .O(\REG[6].FF_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[6].FF_i_16 
       (.I0(MUL_VECTOR_DIN[28]),
        .I1(\REG[1].FF_11 ),
        .I2(MUL_VECTOR_DIN[29]),
        .I3(\REG[8].FF_i_11_n_0 ),
        .I4(Q[0]),
        .O(\REG[6].FF_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[6].FF_i_17 
       (.I0(MUL_VECTOR_DIN[24]),
        .I1(\REG[12].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[25]),
        .I3(\REG[12].FF_i_10_n_0 ),
        .I4(Q[0]),
        .O(\REG[6].FF_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h00AA0C00)) 
    \REG[6].FF_i_18 
       (.I0(DOUT_SAMP[7]),
        .I1(DOADO[7]),
        .I2(RAMB36E1_inst_i_573_n_0),
        .I3(SEL_BRAM[3]),
        .I4(SEL_BRAM[2]),
        .O(\REG[6].FF_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \REG[6].FF_i_19 
       (.I0(DOADO[7]),
        .I1(RAMB36E1_inst_i_573_n_0),
        .I2(SEL_BRAM[2]),
        .I3(DOUT[7]),
        .I4(SEL_BRAM[3]),
        .O(\REG[6].FF_i_19_n_0 ));
  MUXF7 \REG[6].FF_i_1__1 
       (.I0(\REG[6].FF_i_2__1_n_0 ),
        .I1(\REG[6].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[9]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[6].FF_i_2 
       (.I0(Q[0]),
        .I1(\REG[1].FF_2 ),
        .I2(MUL_VECTOR_DIN[15]),
        .I3(\REG[1].FF_3 ),
        .I4(MUL_VECTOR_DIN[14]),
        .I5(\REG[6].FF_i_6_n_0 ),
        .O(\REG[6].FF_i_2_n_0 ));
  MUXF7 \REG[6].FF_i_2__0 
       (.I0(\REG[6].FF_i_3__0_n_0 ),
        .I1(\REG[6].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_5 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[6].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[9]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[9]),
        .O(\REG[6].FF_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[6].FF_i_3 
       (.I0(Q[0]),
        .I1(\REG[1].FF_7 ),
        .I2(MUL_VECTOR_DIN[19]),
        .I3(\REG[1].FF_6 ),
        .I4(MUL_VECTOR_DIN[18]),
        .I5(\REG[6].FF_i_7_n_0 ),
        .O(\REG[6].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[6].FF_i_3__0 
       (.I0(DOUT_SAMP[6]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[6]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[6]),
        .I5(p_1_in),
        .O(\REG[6].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[6].FF_i_3__1 
       (.I0(DOUT_SAMP[9]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[9]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[6].FF_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h6999999996666666)) 
    \REG[6].FF_i_4 
       (.I0(\REG[6].FF_i_8_n_0 ),
        .I1(\REG[6].FF_i_9_n_0 ),
        .I2(MUL_VECTOR_DIN[7]),
        .I3(\REG[23].FF_i_5_n_0 ),
        .I4(Q[1]),
        .I5(\REG[6].FF_i_11_n_0 ),
        .O(\REG[6].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[6].FF_i_4__0 
       (.I0(DOADO[6]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[6]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[6]),
        .I5(p_1_in),
        .O(\REG[6].FF_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \REG[6].FF_i_5 
       (.I0(\REG[6].FF_i_12_n_0 ),
        .I1(\REG[6].FF_i_13_n_0 ),
        .I2(MUL_VECTOR_DIN[30]),
        .I3(\REG[1].FF_12 ),
        .I4(Q[0]),
        .O(\REG[6].FF_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[6].FF_i_6 
       (.I0(MUL_VECTOR_DIN[16]),
        .I1(\REG[1].FF_1 ),
        .I2(MUL_VECTOR_DIN[17]),
        .I3(\REG[1].FF_5 ),
        .I4(Q[0]),
        .O(\REG[6].FF_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[6].FF_i_7 
       (.I0(MUL_VECTOR_DIN[20]),
        .I1(\REG[1].FF_8 ),
        .I2(MUL_VECTOR_DIN[21]),
        .I3(\REG[1].FF_9 ),
        .I4(Q[0]),
        .O(\REG[6].FF_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[6].FF_i_8 
       (.I0(MUL_VECTOR_DIN[8]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[9]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[6].FF_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h47CF777747CFFFFF)) 
    \REG[6].FF_i_9 
       (.I0(RAMB36E1_inst),
        .I1(Q[0]),
        .I2(RAMB36E1_inst_i_59__1_0[6]),
        .I3(MUL_MATRIX_DIN[7]),
        .I4(Q[1]),
        .I5(MUL_MATRIX_DIN[10]),
        .O(\REG[6].FF_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \REG[7].FF_i_1 
       (.I0(\REG[7].FF_i_2_n_0 ),
        .I1(\REG[7].FF_i_3_n_0 ),
        .I2(\REG[7].FF_i_4_n_0 ),
        .I3(\REG[7].FF_i_5_n_0 ),
        .I4(\REG[7].FF_i_6_n_0 ),
        .O(\REG[1].FF [7]));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[7].FF_i_11 
       (.I0(Q[0]),
        .I1(\REG[10].FF_i_11_n_0 ),
        .I2(MUL_VECTOR_DIN[12]),
        .I3(\REG[26].FF_i_2_n_0 ),
        .I4(MUL_VECTOR_DIN[11]),
        .I5(\REG[7].FF_i_14_n_0 ),
        .O(\REG[7].FF_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[7].FF_i_12 
       (.I0(MUL_VECTOR_DIN[29]),
        .I1(\REG[1].FF_11 ),
        .I2(MUL_VECTOR_DIN[30]),
        .I3(\REG[8].FF_i_11_n_0 ),
        .I4(Q[0]),
        .O(\REG[7].FF_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[7].FF_i_13 
       (.I0(MUL_VECTOR_DIN[25]),
        .I1(\REG[12].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[26]),
        .I3(\REG[12].FF_i_10_n_0 ),
        .I4(Q[0]),
        .O(\REG[7].FF_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[7].FF_i_14 
       (.I0(MUL_VECTOR_DIN[13]),
        .I1(\REG[8].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[14]),
        .I3(\REG[1].FF_4 ),
        .I4(Q[0]),
        .O(\REG[7].FF_i_14_n_0 ));
  MUXF7 \REG[7].FF_i_1__1 
       (.I0(\REG[7].FF_i_2__1_n_0 ),
        .I1(\REG[7].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[10]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[7].FF_i_2 
       (.I0(Q[0]),
        .I1(\REG[1].FF_2 ),
        .I2(MUL_VECTOR_DIN[16]),
        .I3(\REG[1].FF_3 ),
        .I4(MUL_VECTOR_DIN[15]),
        .I5(\REG[7].FF_i_7_n_0 ),
        .O(\REG[7].FF_i_2_n_0 ));
  MUXF7 \REG[7].FF_i_2__0 
       (.I0(\REG[7].FF_i_3__0_n_0 ),
        .I1(\REG[7].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_6 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[7].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[10]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[10]),
        .O(\REG[7].FF_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[7].FF_i_3 
       (.I0(Q[0]),
        .I1(\REG[1].FF_7 ),
        .I2(MUL_VECTOR_DIN[20]),
        .I3(\REG[1].FF_6 ),
        .I4(MUL_VECTOR_DIN[19]),
        .I5(\REG[7].FF_i_8_n_0 ),
        .O(\REG[7].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[7].FF_i_3__0 
       (.I0(DOUT_SAMP[7]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[7]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[7]),
        .I5(p_1_in),
        .O(\REG[7].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[7].FF_i_3__1 
       (.I0(DOUT_SAMP[10]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[10]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[7].FF_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h6999999996666666)) 
    \REG[7].FF_i_4 
       (.I0(\REG[7].FF_i_9_n_0 ),
        .I1(\REG[7].FF ),
        .I2(MUL_VECTOR_DIN[8]),
        .I3(\REG[23].FF_i_5_n_0 ),
        .I4(Q[1]),
        .I5(\REG[7].FF_i_11_n_0 ),
        .O(\REG[7].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[7].FF_i_4__0 
       (.I0(DOADO[7]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[7]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[7]),
        .I5(p_1_in),
        .O(\REG[7].FF_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[7].FF_i_5 
       (.I0(Q[0]),
        .I1(\REG[0].FF_i_28_n_0 ),
        .I2(MUL_VECTOR_DIN[28]),
        .I3(\REG[0].FF_i_30_n_0 ),
        .I4(MUL_VECTOR_DIN[27]),
        .I5(\REG[7].FF_i_12_n_0 ),
        .O(\REG[7].FF_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[7].FF_i_6 
       (.I0(Q[0]),
        .I1(\REG[1].FF_10 ),
        .I2(MUL_VECTOR_DIN[24]),
        .I3(\REG[1].FF_0 ),
        .I4(MUL_VECTOR_DIN[23]),
        .I5(\REG[7].FF_i_13_n_0 ),
        .O(\REG[7].FF_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[7].FF_i_7 
       (.I0(MUL_VECTOR_DIN[17]),
        .I1(\REG[1].FF_1 ),
        .I2(MUL_VECTOR_DIN[18]),
        .I3(\REG[1].FF_5 ),
        .I4(Q[0]),
        .O(\REG[7].FF_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[7].FF_i_8 
       (.I0(MUL_VECTOR_DIN[21]),
        .I1(\REG[1].FF_8 ),
        .I2(MUL_VECTOR_DIN[22]),
        .I3(\REG[1].FF_9 ),
        .I4(Q[0]),
        .O(\REG[7].FF_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[7].FF_i_9 
       (.I0(MUL_VECTOR_DIN[9]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[10]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[7].FF_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \REG[8].FF_i_1 
       (.I0(\REG[8].FF_i_2_n_0 ),
        .I1(\REG[8].FF_i_3_n_0 ),
        .I2(\REG[8].FF_i_4_n_0 ),
        .I3(\REG[8].FF_i_5_n_0 ),
        .I4(\REG[8].FF_i_6_n_0 ),
        .I5(\REG[8].FF_i_7_n_0 ),
        .O(\REG[1].FF [8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[8].FF_i_10 
       (.I0(MUL_MATRIX_DIN[29]),
        .I1(Q[0]),
        .I2(MUL_MATRIX_DIN[0]),
        .O(\REG[8].FF_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[8].FF_i_11 
       (.I0(MUL_MATRIX_DIN[9]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[12]),
        .O(\REG[8].FF_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \REG[8].FF_i_12 
       (.I0(Q[1]),
        .I1(\REG[23].FF_i_5_n_0 ),
        .I2(MUL_VECTOR_DIN[9]),
        .O(\REG[8].FF_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8777)) 
    \REG[8].FF_i_13 
       (.I0(\REG[26].FF_i_2_n_0 ),
        .I1(MUL_VECTOR_DIN[12]),
        .I2(\REG[10].FF_i_11_n_0 ),
        .I3(MUL_VECTOR_DIN[13]),
        .O(\REG[8].FF_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[8].FF_i_14 
       (.I0(MUL_MATRIX_DIN[26]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[29]),
        .O(\REG[8].FF_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[8].FF_i_15 
       (.I0(MUL_MATRIX_DIN[25]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[28]),
        .O(\REG[1].FF_4 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[8].FF_i_16 
       (.I0(MUL_VECTOR_DIN[26]),
        .I1(\REG[12].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[27]),
        .I3(\REG[12].FF_i_10_n_0 ),
        .I4(Q[0]),
        .O(\REG[8].FF_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[8].FF_i_17 
       (.I0(MUL_VECTOR_DIN[24]),
        .I1(\REG[1].FF_0 ),
        .I2(MUL_VECTOR_DIN[25]),
        .I3(\REG[1].FF_10 ),
        .I4(Q[0]),
        .O(\REG[8].FF_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \REG[8].FF_i_18 
       (.I0(MUL_MATRIX_DIN[10]),
        .I1(Q[1]),
        .I2(MUL_MATRIX_DIN[13]),
        .O(\REG[1].FF_11 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[8].FF_i_19 
       (.I0(MUL_VECTOR_DIN[28]),
        .I1(\REG[0].FF_i_30_n_0 ),
        .I2(MUL_VECTOR_DIN[29]),
        .I3(\REG[0].FF_i_28_n_0 ),
        .I4(Q[0]),
        .O(\REG[8].FF_i_19_n_0 ));
  MUXF7 \REG[8].FF_i_1__1 
       (.I0(\REG[8].FF_i_2__1_n_0 ),
        .I1(\REG[8].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[11]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[8].FF_i_2 
       (.I0(Q[0]),
        .I1(\REG[1].FF_2 ),
        .I2(MUL_VECTOR_DIN[17]),
        .I3(\REG[1].FF_3 ),
        .I4(MUL_VECTOR_DIN[16]),
        .I5(\REG[8].FF_i_8_n_0 ),
        .O(\REG[8].FF_i_2_n_0 ));
  MUXF7 \REG[8].FF_i_2__0 
       (.I0(\REG[8].FF_i_3__0_n_0 ),
        .I1(\REG[8].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_7 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[8].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[11]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[11]),
        .O(\REG[8].FF_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[8].FF_i_3 
       (.I0(Q[0]),
        .I1(\REG[1].FF_7 ),
        .I2(MUL_VECTOR_DIN[21]),
        .I3(\REG[1].FF_6 ),
        .I4(MUL_VECTOR_DIN[20]),
        .I5(\REG[8].FF_i_9_n_0 ),
        .O(\REG[8].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[8].FF_i_3__0 
       (.I0(DOUT_SAMP[8]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[8]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[8]),
        .I5(p_1_in),
        .O(\REG[8].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[8].FF_i_3__1 
       (.I0(DOUT_SAMP[11]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[11]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[8].FF_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[8].FF_i_4 
       (.I0(MUL_VECTOR_DIN[10]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[11]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[8].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[8].FF_i_4__0 
       (.I0(DOADO[8]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[8]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[8]),
        .I5(p_1_in),
        .O(\REG[8].FF_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hB38080804C7F7F7F)) 
    \REG[8].FF_i_5 
       (.I0(RAMB36E1_inst),
        .I1(Q[0]),
        .I2(\REG[8].FF_i_11_n_0 ),
        .I3(Q[1]),
        .I4(RAMB36E1_inst_i_59__1_0[8]),
        .I5(\REG[8].FF_i_12_n_0 ),
        .O(\REG[8].FF_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2888822282228222)) 
    \REG[8].FF_i_6 
       (.I0(Q[0]),
        .I1(\REG[8].FF_i_13_n_0 ),
        .I2(\REG[8].FF_i_14_n_0 ),
        .I3(MUL_VECTOR_DIN[14]),
        .I4(\REG[1].FF_4 ),
        .I5(MUL_VECTOR_DIN[15]),
        .O(\REG[8].FF_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6999999996666666)) 
    \REG[8].FF_i_7 
       (.I0(\REG[8].FF_i_16_n_0 ),
        .I1(\REG[8].FF_i_17_n_0 ),
        .I2(Q[0]),
        .I3(\REG[1].FF_11 ),
        .I4(MUL_VECTOR_DIN[30]),
        .I5(\REG[8].FF_i_19_n_0 ),
        .O(\REG[8].FF_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[8].FF_i_8 
       (.I0(MUL_VECTOR_DIN[18]),
        .I1(\REG[1].FF_1 ),
        .I2(MUL_VECTOR_DIN[19]),
        .I3(\REG[1].FF_5 ),
        .I4(Q[0]),
        .O(\REG[8].FF_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[8].FF_i_9 
       (.I0(MUL_VECTOR_DIN[22]),
        .I1(\REG[1].FF_8 ),
        .I2(MUL_VECTOR_DIN[23]),
        .I3(\REG[1].FF_9 ),
        .I4(Q[0]),
        .O(\REG[8].FF_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \REG[9].FF_i_1 
       (.I0(\REG[9].FF_i_2_n_0 ),
        .I1(\REG[9].FF_i_3_n_0 ),
        .I2(\REG[9].FF_i_4_n_0 ),
        .I3(\REG[9].FF_i_5_n_0 ),
        .O(\REG[1].FF [9]));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[9].FF_i_10 
       (.I0(Q[0]),
        .I1(\REG[10].FF_i_11_n_0 ),
        .I2(MUL_VECTOR_DIN[14]),
        .I3(\REG[26].FF_i_2_n_0 ),
        .I4(MUL_VECTOR_DIN[13]),
        .I5(\REG[9].FF_i_12_n_0 ),
        .O(\REG[9].FF_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[9].FF_i_11 
       (.I0(Q[0]),
        .I1(\REG[1].FF_10 ),
        .I2(MUL_VECTOR_DIN[26]),
        .I3(\REG[1].FF_0 ),
        .I4(MUL_VECTOR_DIN[25]),
        .I5(\REG[9].FF_i_13_n_0 ),
        .O(\REG[9].FF_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[9].FF_i_12 
       (.I0(MUL_VECTOR_DIN[15]),
        .I1(\REG[8].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[16]),
        .I3(\REG[1].FF_4 ),
        .I4(Q[0]),
        .O(\REG[9].FF_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[9].FF_i_13 
       (.I0(MUL_VECTOR_DIN[27]),
        .I1(\REG[12].FF_i_14_n_0 ),
        .I2(MUL_VECTOR_DIN[28]),
        .I3(\REG[12].FF_i_10_n_0 ),
        .I4(Q[0]),
        .O(\REG[9].FF_i_13_n_0 ));
  MUXF7 \REG[9].FF_i_1__1 
       (.I0(\REG[9].FF_i_2__1_n_0 ),
        .I1(\REG[9].FF_i_3__1_n_0 ),
        .O(MUL_MATRIX_DIN[12]),
        .S(\FSM_onehot_STATE_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h2A808080D57F7F7F)) 
    \REG[9].FF_i_2 
       (.I0(Q[0]),
        .I1(\REG[1].FF_2 ),
        .I2(MUL_VECTOR_DIN[18]),
        .I3(\REG[1].FF_3 ),
        .I4(MUL_VECTOR_DIN[17]),
        .I5(\REG[9].FF_i_6_n_0 ),
        .O(\REG[9].FF_i_2_n_0 ));
  MUXF7 \REG[9].FF_i_2__0 
       (.I0(\REG[9].FF_i_3__0_n_0 ),
        .I1(\REG[9].FF_i_4__0_n_0 ),
        .O(\COUNT_reg[0]_8 ),
        .S(out));
  LUT5 #(
    .INIT(32'h05E00040)) 
    \REG[9].FF_i_2__1 
       (.I0(\FSM_onehot_STATE_reg[7]_0 ),
        .I1(DOADO[12]),
        .I2(SEL_BRAM[2]),
        .I3(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .I4(DOUT[12]),
        .O(\REG[9].FF_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hD57F7F7F2A808080)) 
    \REG[9].FF_i_3 
       (.I0(Q[0]),
        .I1(\REG[1].FF_7 ),
        .I2(MUL_VECTOR_DIN[22]),
        .I3(\REG[1].FF_6 ),
        .I4(MUL_VECTOR_DIN[21]),
        .I5(\REG[9].FF_i_7_n_0 ),
        .O(\REG[9].FF_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[9].FF_i_3__0 
       (.I0(DOUT_SAMP[9]),
        .I1(SEL_BRAM[1]),
        .I2(DOADO[9]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT[9]),
        .I5(p_1_in),
        .O(\REG[9].FF_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E828)) 
    \REG[9].FF_i_3__1 
       (.I0(DOUT_SAMP[12]),
        .I1(SEL_BRAM[2]),
        .I2(\FSM_onehot_STATE_reg[7]_0 ),
        .I3(DOADO[12]),
        .I4(\FSM_onehot_STATE_reg[5]_rep_n_0 ),
        .O(\REG[9].FF_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h6999999996666666)) 
    \REG[9].FF_i_4 
       (.I0(\REG[9].FF_i_8_n_0 ),
        .I1(\REG[9].FF ),
        .I2(MUL_VECTOR_DIN[10]),
        .I3(\REG[23].FF_i_5_n_0 ),
        .I4(Q[1]),
        .I5(\REG[9].FF_i_10_n_0 ),
        .O(\REG[9].FF_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \REG[9].FF_i_4__0 
       (.I0(DOADO[9]),
        .I1(SEL_BRAM[1]),
        .I2(DOUT[9]),
        .I3(SEL_BRAM[0]),
        .I4(DOUT_SAMP[9]),
        .I5(p_1_in),
        .O(\REG[9].FF_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h5999955595559555)) 
    \REG[9].FF_i_5 
       (.I0(\REG[9].FF_i_11_n_0 ),
        .I1(Q[0]),
        .I2(\REG[0].FF_i_28_n_0 ),
        .I3(MUL_VECTOR_DIN[30]),
        .I4(\REG[0].FF_i_30_n_0 ),
        .I5(MUL_VECTOR_DIN[29]),
        .O(\REG[9].FF_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[9].FF_i_6 
       (.I0(MUL_VECTOR_DIN[19]),
        .I1(\REG[1].FF_1 ),
        .I2(MUL_VECTOR_DIN[20]),
        .I3(\REG[1].FF_5 ),
        .I4(Q[0]),
        .O(\REG[9].FF_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[9].FF_i_7 
       (.I0(MUL_VECTOR_DIN[23]),
        .I1(\REG[1].FF_8 ),
        .I2(MUL_VECTOR_DIN[24]),
        .I3(\REG[1].FF_9 ),
        .I4(Q[0]),
        .O(\REG[9].FF_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h8777FFFF)) 
    \REG[9].FF_i_8 
       (.I0(MUL_VECTOR_DIN[11]),
        .I1(\REG[28].FF_i_3_n_0 ),
        .I2(MUL_VECTOR_DIN[12]),
        .I3(\REG[8].FF_i_10_n_0 ),
        .I4(Q[1]),
        .O(\REG[9].FF_i_8_n_0 ));
endmodule

(* ORIG_REF_NAME = "BIKE_MULTIPLIER" *) 
module design_1_BIKE_0_0_BIKE_MULTIPLIER
   (DONE,
    MUL_RESULT_RDEN,
    MUL_RESULT_WREN,
    MUL_VECTOR_RDEN,
    MUL_MATRIX_WREN,
    WRITE_LAST__0,
    \REG[0].FF ,
    Q,
    \REG[30].FF ,
    \REG[0].FF_0 ,
    \REG[0].FF_1 ,
    \REG[0].FF_2 ,
    \REG[0].FF_3 ,
    \REG[0].FF_4 ,
    \REG[0].FF_5 ,
    \REG[0].FF_6 ,
    \REG[0].FF_7 ,
    \REG[0].FF_8 ,
    \REG[0].FF_9 ,
    \REG[0].FF_10 ,
    \REG[0].FF_11 ,
    REN_BRAM1,
    ADDRBWRADDR,
    \COUNT_reg[8] ,
    \COUNT_reg[8]_0 ,
    \COUNT_reg[8]_1 ,
    MUL_MATRIX_ADDR,
    \COUNT_reg[7] ,
    \COUNT_reg[6] ,
    \COUNT_reg[5] ,
    \COUNT_reg[4] ,
    \COUNT_reg[3] ,
    \COUNT_reg[2] ,
    \COUNT_reg[1] ,
    \COUNT_reg[0] ,
    DONE_reg_0,
    D,
    MUL_RESULT_DOUT,
    \COUNT_reg[8]_2 ,
    \COUNT_reg[7]_0 ,
    MUL_MATRIX_DOUT,
    \REG[26].FF ,
    \COUNT_reg[1]_0 ,
    \REG[1].FF ,
    CLK,
    MUL_VECTOR_DIN,
    \REG[24].FF ,
    \REG[23].FF ,
    \REG[22].FF_i_4 ,
    \REG[21].FF_i_5 ,
    \REG[20].FF_i_4 ,
    \REG[19].FF_i_6 ,
    \REG[18].FF_i_4 ,
    \REG[17].FF_i_4 ,
    \REG[16].FF_i_4 ,
    \REG[15].FF_i_6 ,
    \REG[14].FF_i_4 ,
    \REG[9].FF_i_4 ,
    \REG[7].FF_i_4 ,
    SK1_SAMPLE_RDEN,
    RAMB36E1_inst,
    RAMB36E1_inst_0,
    SK1_RAND,
    RAMB36E1_inst_i_46__0,
    RAMB36E1_inst_i_46__0_0,
    \FSM_onehot_STATE_reg[3] ,
    \FSM_onehot_STATE_reg[3]_0 ,
    SQU_CHAIN_DONE,
    RAMB36E1_inst_1,
    MUL_RESULT_DIN,
    MUL_MATRIX_DIN,
    \REG[1].FF_0 ,
    \REG[30].FF_0 );
  output DONE;
  output MUL_RESULT_RDEN;
  output MUL_RESULT_WREN;
  output MUL_VECTOR_RDEN;
  output MUL_MATRIX_WREN;
  output WRITE_LAST__0;
  output \REG[0].FF ;
  output [1:0]Q;
  output [30:0]\REG[30].FF ;
  output \REG[0].FF_0 ;
  output \REG[0].FF_1 ;
  output \REG[0].FF_2 ;
  output \REG[0].FF_3 ;
  output \REG[0].FF_4 ;
  output \REG[0].FF_5 ;
  output \REG[0].FF_6 ;
  output \REG[0].FF_7 ;
  output \REG[0].FF_8 ;
  output \REG[0].FF_9 ;
  output \REG[0].FF_10 ;
  output \REG[0].FF_11 ;
  output REN_BRAM1;
  output [8:0]ADDRBWRADDR;
  output [8:0]\COUNT_reg[8] ;
  output \COUNT_reg[8]_0 ;
  output [8:0]\COUNT_reg[8]_1 ;
  output [8:0]MUL_MATRIX_ADDR;
  output \COUNT_reg[7] ;
  output \COUNT_reg[6] ;
  output \COUNT_reg[5] ;
  output \COUNT_reg[4] ;
  output \COUNT_reg[3] ;
  output \COUNT_reg[2] ;
  output \COUNT_reg[1] ;
  output \COUNT_reg[0] ;
  output DONE_reg_0;
  output [0:0]D;
  output [0:0]MUL_RESULT_DOUT;
  output \COUNT_reg[8]_2 ;
  output \COUNT_reg[7]_0 ;
  output [8:0]MUL_MATRIX_DOUT;
  output [21:0]\REG[26].FF ;
  output \COUNT_reg[1]_0 ;
  input \REG[1].FF ;
  input CLK;
  input [0:0]MUL_VECTOR_DIN;
  input \REG[24].FF ;
  input \REG[23].FF ;
  input \REG[22].FF_i_4 ;
  input \REG[21].FF_i_5 ;
  input \REG[20].FF_i_4 ;
  input \REG[19].FF_i_6 ;
  input \REG[18].FF_i_4 ;
  input \REG[17].FF_i_4 ;
  input \REG[16].FF_i_4 ;
  input \REG[15].FF_i_6 ;
  input \REG[14].FF_i_4 ;
  input \REG[9].FF_i_4 ;
  input \REG[7].FF_i_4 ;
  input SK1_SAMPLE_RDEN;
  input RAMB36E1_inst;
  input RAMB36E1_inst_0;
  input [8:0]SK1_RAND;
  input RAMB36E1_inst_i_46__0;
  input RAMB36E1_inst_i_46__0_0;
  input [3:0]\FSM_onehot_STATE_reg[3] ;
  input \FSM_onehot_STATE_reg[3]_0 ;
  input SQU_CHAIN_DONE;
  input RAMB36E1_inst_1;
  input [0:0]MUL_RESULT_DIN;
  input [31:0]MUL_MATRIX_DIN;
  input \REG[1].FF_0 ;
  input [30:0]\REG[30].FF_0 ;

  wire [8:0]ADDRBWRADDR;
  wire CLK;
  wire CNT_COL_EN;
  wire CNT_COL_EN_reg_n_0;
  wire CNT_COL_RST_i_1_n_0;
  wire CNT_COL_RST_reg_n_0;
  wire CNT_ROW_EN;
  wire CNT_ROW_EN_reg_n_0;
  wire CNT_ROW_RST;
  wire CNT_ROW_RST_reg_n_0;
  wire CNT_SHIFT_EN;
  wire CNT_SHIFT_EN_reg_n_0;
  wire \COUNT_reg[0] ;
  wire \COUNT_reg[1] ;
  wire \COUNT_reg[1]_0 ;
  wire \COUNT_reg[2] ;
  wire \COUNT_reg[3] ;
  wire \COUNT_reg[4] ;
  wire \COUNT_reg[5] ;
  wire \COUNT_reg[6] ;
  wire \COUNT_reg[7] ;
  wire \COUNT_reg[7]_0 ;
  wire [8:0]\COUNT_reg[8] ;
  wire \COUNT_reg[8]_0 ;
  wire [8:0]\COUNT_reg[8]_1 ;
  wire \COUNT_reg[8]_2 ;
  wire [0:0]D;
  wire DONE;
  wire DONE_i_1__0_n_0;
  wire DONE_reg_0;
  wire [3:0]\FSM_onehot_STATE_reg[3] ;
  wire \FSM_onehot_STATE_reg[3]_0 ;
  wire K_RDEN_i_1_n_0;
  wire K_WREN_i_1_n_0;
  wire [8:0]MUL_MATRIX_ADDR;
  wire [31:0]MUL_MATRIX_DIN;
  wire [8:0]MUL_MATRIX_DOUT;
  wire MUL_MATRIX_WREN;
  wire [0:0]MUL_RESULT_DIN;
  wire [0:0]MUL_RESULT_DOUT;
  wire MUL_RESULT_RDEN;
  wire MUL_RESULT_WREN;
  wire [0:0]MUL_VECTOR_DIN;
  wire MUL_VECTOR_RDEN;
  wire [1:0]Q;
  wire RAMB36E1_inst;
  wire RAMB36E1_inst_0;
  wire RAMB36E1_inst_1;
  wire RAMB36E1_inst_i_46__0;
  wire RAMB36E1_inst_i_46__0_0;
  wire \REG[0].FF ;
  wire \REG[0].FF_0 ;
  wire \REG[0].FF_1 ;
  wire \REG[0].FF_10 ;
  wire \REG[0].FF_11 ;
  wire \REG[0].FF_2 ;
  wire \REG[0].FF_3 ;
  wire \REG[0].FF_4 ;
  wire \REG[0].FF_5 ;
  wire \REG[0].FF_6 ;
  wire \REG[0].FF_7 ;
  wire \REG[0].FF_8 ;
  wire \REG[0].FF_9 ;
  wire \REG[14].FF_i_4 ;
  wire \REG[15].FF_i_6 ;
  wire \REG[16].FF_i_4 ;
  wire \REG[17].FF_i_4 ;
  wire \REG[18].FF_i_4 ;
  wire \REG[19].FF_i_6 ;
  wire \REG[1].FF ;
  wire \REG[1].FF_0 ;
  wire \REG[20].FF_i_4 ;
  wire \REG[21].FF_i_5 ;
  wire \REG[22].FF_i_4 ;
  wire \REG[23].FF ;
  wire \REG[24].FF ;
  wire [21:0]\REG[26].FF ;
  wire [30:0]\REG[30].FF ;
  wire [30:0]\REG[30].FF_0 ;
  wire \REG[7].FF_i_4 ;
  wire \REG[9].FF_i_4 ;
  wire REN_BRAM1;
  wire RESULT_RDEN_i_1_n_0;
  wire RESULT_WREN_i_1_n_0;
  wire ROL_COUNTER_n_19;
  wire \SEL_LOW[0]_i_1_n_0 ;
  wire \SEL_LOW[1]_i_1_n_0 ;
  wire \SEL_LOW_reg_n_0_[0] ;
  wire \SEL_LOW_reg_n_0_[1] ;
  wire [8:0]SK1_RAND;
  wire SK1_SAMPLE_RDEN;
  wire SQU_CHAIN_DONE;
  wire [2:0]STATE;
  wire [2:0]STATE__0;
  wire WRITE_LAST__0;
  wire WRITE_LAST_i_1_n_0;

  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h80)) 
    CNT_COL_EN_i_1
       (.I0(STATE[1]),
        .I1(STATE[0]),
        .I2(STATE[2]),
        .O(CNT_COL_EN));
  FDRE CNT_COL_EN_reg
       (.C(CLK),
        .CE(1'b1),
        .D(CNT_COL_EN),
        .Q(CNT_COL_EN_reg_n_0),
        .R(\REG[1].FF ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h41)) 
    CNT_COL_RST_i_1
       (.I0(STATE[0]),
        .I1(STATE[1]),
        .I2(STATE[2]),
        .O(CNT_COL_RST_i_1_n_0));
  FDSE CNT_COL_RST_reg
       (.C(CLK),
        .CE(1'b1),
        .D(CNT_COL_RST_i_1_n_0),
        .Q(CNT_COL_RST_reg_n_0),
        .S(\REG[1].FF ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h24)) 
    CNT_ROW_EN_i_1
       (.I0(STATE[1]),
        .I1(STATE[2]),
        .I2(STATE[0]),
        .O(CNT_ROW_EN));
  FDRE CNT_ROW_EN_reg
       (.C(CLK),
        .CE(1'b1),
        .D(CNT_ROW_EN),
        .Q(CNT_ROW_EN_reg_n_0),
        .R(\REG[1].FF ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    CNT_ROW_RST_i_1
       (.I0(STATE[2]),
        .I1(STATE[1]),
        .I2(STATE[0]),
        .O(CNT_ROW_RST));
  FDSE CNT_ROW_RST_reg
       (.C(CLK),
        .CE(1'b1),
        .D(CNT_ROW_RST),
        .Q(CNT_ROW_RST_reg_n_0),
        .S(\REG[1].FF ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hA4)) 
    CNT_SHIFT_EN_i_1
       (.I0(STATE[1]),
        .I1(STATE[2]),
        .I2(STATE[0]),
        .O(CNT_SHIFT_EN));
  FDRE CNT_SHIFT_EN_reg
       (.C(CLK),
        .CE(1'b1),
        .D(CNT_SHIFT_EN),
        .Q(CNT_SHIFT_EN_reg_n_0),
        .R(\REG[1].FF ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h40)) 
    DONE_i_1__0
       (.I0(STATE[0]),
        .I1(STATE[1]),
        .I2(STATE[2]),
        .O(DONE_i_1__0_n_0));
  FDRE DONE_reg
       (.C(CLK),
        .CE(1'b1),
        .D(DONE_i_1__0_n_0),
        .Q(DONE),
        .R(\REG[1].FF ));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \FSM_onehot_STATE[3]_i_3 
       (.I0(DONE),
        .I1(\FSM_onehot_STATE_reg[3] [3]),
        .I2(\FSM_onehot_STATE_reg[3]_0 ),
        .I3(SQU_CHAIN_DONE),
        .I4(\FSM_onehot_STATE_reg[3] [2]),
        .O(DONE_reg_0));
  LUT3 #(
    .INIT(8'hF8)) 
    \FSM_onehot_STATE[5]_i_1__0 
       (.I0(DONE),
        .I1(\FSM_onehot_STATE_reg[3] [0]),
        .I2(\FSM_onehot_STATE_reg[3] [1]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h58)) 
    \FSM_sequential_STATE[2]_i_1__0 
       (.I0(STATE[1]),
        .I1(STATE[0]),
        .I2(STATE[2]),
        .O(STATE__0[2]));
  (* FSM_ENCODED_STATES = "s_read_last:010,s_first_column:011,s_done:110,s_reset:000,s_read_second_last:001,s_column:100,s_switch_column:111,s_write_last:101" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_STATE_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(STATE__0[0]),
        .Q(STATE[0]),
        .R(\REG[1].FF ));
  (* FSM_ENCODED_STATES = "s_read_last:010,s_first_column:011,s_done:110,s_reset:000,s_read_second_last:001,s_column:100,s_switch_column:111,s_write_last:101" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_STATE_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(STATE__0[1]),
        .Q(STATE[1]),
        .R(\REG[1].FF ));
  (* FSM_ENCODED_STATES = "s_read_last:010,s_first_column:011,s_done:110,s_reset:000,s_read_second_last:001,s_column:100,s_switch_column:111,s_write_last:101" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_STATE_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(STATE__0[2]),
        .Q(STATE[2]),
        .R(\REG[1].FF ));
  design_1_BIKE_0_0_RegisterFDRE__parameterized3 INTERMEDIATE_REG_LO_0
       (.CLK(CLK),
        .\REG[0].FF_0 (\REG[1].FF ),
        .\REG[0].FF_1 (\REG[1].FF_0 ),
        .\REG[30].FF_0 (\REG[30].FF ),
        .\REG[30].FF_1 (\REG[30].FF_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB6)) 
    K_RDEN_i_1
       (.I0(STATE[0]),
        .I1(STATE[2]),
        .I2(STATE[1]),
        .O(K_RDEN_i_1_n_0));
  FDRE K_RDEN_reg
       (.C(CLK),
        .CE(1'b1),
        .D(K_RDEN_i_1_n_0),
        .Q(MUL_VECTOR_RDEN),
        .R(\REG[1].FF ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h82)) 
    K_WREN_i_1
       (.I0(STATE[2]),
        .I1(STATE[1]),
        .I2(STATE[0]),
        .O(K_WREN_i_1_n_0));
  FDRE K_WREN_reg
       (.C(CLK),
        .CE(1'b1),
        .D(K_WREN_i_1_n_0),
        .Q(MUL_MATRIX_WREN),
        .R(\REG[1].FF ));
  LUT4 #(
    .INIT(16'hB888)) 
    RAMB36E1_inst_i_2
       (.I0(SK1_SAMPLE_RDEN),
        .I1(RAMB36E1_inst),
        .I2(RAMB36E1_inst_0),
        .I3(MUL_VECTOR_RDEN),
        .O(REN_BRAM1));
  design_1_BIKE_0_0_RegisterFDRE__parameterized1 REG_KEY0_MSBs
       (.CLK(CLK),
        .MUL_MATRIX_DIN(MUL_MATRIX_DIN),
        .MUL_MATRIX_DOUT(MUL_MATRIX_DOUT),
        .RAMB36E1_inst(WRITE_LAST__0),
        .\REG[0].FF_0 (\REG[1].FF ),
        .\REG[0].FF_1 (\REG[1].FF_0 ),
        .\REG[26].FF_0 (\REG[26].FF ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    RESULT_RDEN_i_1
       (.I0(STATE[0]),
        .I1(STATE[2]),
        .I2(STATE[1]),
        .O(RESULT_RDEN_i_1_n_0));
  FDRE RESULT_RDEN_reg
       (.C(CLK),
        .CE(1'b1),
        .D(RESULT_RDEN_i_1_n_0),
        .Q(MUL_RESULT_RDEN),
        .R(\REG[1].FF ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    RESULT_WREN_i_1
       (.I0(STATE[0]),
        .I1(STATE[2]),
        .I2(STATE[1]),
        .O(RESULT_WREN_i_1_n_0));
  FDRE RESULT_WREN_reg
       (.C(CLK),
        .CE(1'b1),
        .D(RESULT_WREN_i_1_n_0),
        .Q(MUL_RESULT_WREN),
        .R(\REG[1].FF ));
  design_1_BIKE_0_0_BIKE_COUNTER_INC ROL_COUNTER
       (.ADDRBWRADDR(ADDRBWRADDR),
        .CLK(CLK),
        .\COUNT_reg[0]_0 (ROL_COUNTER_n_19),
        .\COUNT_reg[0]_1 (CNT_COL_RST_reg_n_0),
        .\COUNT_reg[7]_0 (\COUNT_reg[7]_0 ),
        .E(CNT_COL_EN_reg_n_0),
        .Q(\COUNT_reg[8] ),
        .RAMB36E1_inst(RAMB36E1_inst),
        .RAMB36E1_inst_0(RAMB36E1_inst_0),
        .SK1_RAND(SK1_RAND));
  design_1_BIKE_0_0_BIKE_COUNTER_INC_7 ROW_COUNTER
       (.CLK(CLK),
        .\COUNT_reg[0]_0 (CNT_ROW_RST_reg_n_0),
        .\COUNT_reg[1]_0 (\COUNT_reg[1]_0 ),
        .\COUNT_reg[8]_0 (\COUNT_reg[8]_2 ),
        .D(STATE__0[1:0]),
        .E(CNT_ROW_EN_reg_n_0),
        .\FSM_sequential_STATE_reg[0] (\REG[1].FF_0 ),
        .\FSM_sequential_STATE_reg[1] (ROL_COUNTER_n_19),
        .MUL_MATRIX_ADDR(MUL_MATRIX_ADDR),
        .MUL_RESULT_DIN(MUL_RESULT_DIN),
        .MUL_RESULT_DOUT(MUL_RESULT_DOUT),
        .Q(STATE),
        .RAMB36E1_inst(\REG[30].FF [5]),
        .RAMB36E1_inst_0(RAMB36E1_inst_1),
        .RAMB36E1_inst_1(\COUNT_reg[7]_0 ),
        .RAMB36E1_inst_i_110__2(WRITE_LAST__0),
        .RAMB36E1_inst_i_112__2(\SEL_LOW_reg_n_0_[0] ),
        .RAMB36E1_inst_i_112__2_0(\SEL_LOW_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFAF2)) 
    \SEL_LOW[0]_i_1 
       (.I0(STATE[2]),
        .I1(STATE[1]),
        .I2(STATE[0]),
        .I3(\SEL_LOW_reg_n_0_[0] ),
        .O(\SEL_LOW[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hEEE6)) 
    \SEL_LOW[1]_i_1 
       (.I0(STATE[2]),
        .I1(STATE[1]),
        .I2(STATE[0]),
        .I3(\SEL_LOW_reg_n_0_[1] ),
        .O(\SEL_LOW[1]_i_1_n_0 ));
  FDRE \SEL_LOW_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\SEL_LOW[0]_i_1_n_0 ),
        .Q(\SEL_LOW_reg_n_0_[0] ),
        .R(\REG[1].FF ));
  FDRE \SEL_LOW_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\SEL_LOW[1]_i_1_n_0 ),
        .Q(\SEL_LOW_reg_n_0_[1] ),
        .R(\REG[1].FF ));
  design_1_BIKE_0_0_RegisterFDRE__parameterized2 SEL_REG
       (.CLK(CLK),
        .D({\SEL_LOW_reg_n_0_[1] ,\SEL_LOW_reg_n_0_[0] }),
        .MUL_VECTOR_DIN(MUL_VECTOR_DIN),
        .Q(Q),
        .\REG[0].FF_0 (\REG[0].FF ),
        .\REG[0].FF_1 (\REG[0].FF_0 ),
        .\REG[0].FF_10 (\REG[0].FF_9 ),
        .\REG[0].FF_11 (\REG[0].FF_10 ),
        .\REG[0].FF_12 (\REG[0].FF_11 ),
        .\REG[0].FF_2 (\REG[0].FF_1 ),
        .\REG[0].FF_3 (\REG[0].FF_2 ),
        .\REG[0].FF_4 (\REG[0].FF_3 ),
        .\REG[0].FF_5 (\REG[0].FF_4 ),
        .\REG[0].FF_6 (\REG[0].FF_5 ),
        .\REG[0].FF_7 (\REG[0].FF_6 ),
        .\REG[0].FF_8 (\REG[0].FF_7 ),
        .\REG[0].FF_9 (\REG[0].FF_8 ),
        .\REG[14].FF_i_4 (\REG[14].FF_i_4 ),
        .\REG[15].FF_i_6 (\REG[15].FF_i_6 ),
        .\REG[16].FF_i_4 (\REG[16].FF_i_4 ),
        .\REG[17].FF_i_4 (\REG[17].FF_i_4 ),
        .\REG[18].FF_i_4 (\REG[18].FF_i_4 ),
        .\REG[19].FF_i_6 (\REG[19].FF_i_6 ),
        .\REG[1].FF_0 (\REG[1].FF ),
        .\REG[1].FF_1 (\REG[1].FF_0 ),
        .\REG[20].FF_i_4 (\REG[20].FF_i_4 ),
        .\REG[21].FF_i_5 (\REG[21].FF_i_5 ),
        .\REG[22].FF_i_4 (\REG[22].FF_i_4 ),
        .\REG[23].FF (\REG[23].FF ),
        .\REG[24].FF ({\REG[30].FF [24:14],\REG[30].FF [9],\REG[30].FF [7]}),
        .\REG[24].FF_0 (\REG[24].FF ),
        .\REG[7].FF_i_4 (\REG[7].FF_i_4 ),
        .\REG[9].FF_i_4 (\REG[9].FF_i_4 ));
  design_1_BIKE_0_0_BIKE_COUNTER_INC__parameterized0 SHIFT_COUNTER
       (.CLK(CLK),
        .\COUNT_reg[0]_0 (\COUNT_reg[0] ),
        .\COUNT_reg[0]_1 (CNT_COL_RST_reg_n_0),
        .\COUNT_reg[1]_0 (\COUNT_reg[1] ),
        .\COUNT_reg[2]_0 (\COUNT_reg[2] ),
        .\COUNT_reg[3]_0 (\COUNT_reg[3] ),
        .\COUNT_reg[4]_0 (\COUNT_reg[4] ),
        .\COUNT_reg[5]_0 (\COUNT_reg[5] ),
        .\COUNT_reg[6]_0 (\COUNT_reg[6] ),
        .\COUNT_reg[7]_0 (\COUNT_reg[7] ),
        .\COUNT_reg[8]_0 (\COUNT_reg[8]_0 ),
        .E(CNT_SHIFT_EN_reg_n_0),
        .MUL_MATRIX_ADDR(MUL_MATRIX_ADDR),
        .Q(\COUNT_reg[8]_1 ),
        .RAMB36E1_inst_i_46__0(RAMB36E1_inst_i_46__0),
        .RAMB36E1_inst_i_46__0_0(RAMB36E1_inst_i_46__0_0),
        .RAMB36E1_inst_i_46__0_1(\COUNT_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hA8A0)) 
    WRITE_LAST_i_1
       (.I0(STATE[2]),
        .I1(STATE[1]),
        .I2(STATE[0]),
        .I3(WRITE_LAST__0),
        .O(WRITE_LAST_i_1_n_0));
  FDRE WRITE_LAST_reg
       (.C(CLK),
        .CE(1'b1),
        .D(WRITE_LAST_i_1_n_0),
        .Q(WRITE_LAST__0),
        .R(\REG[1].FF ));
endmodule

(* ORIG_REF_NAME = "BIKE_SAMPLER" *) 
module design_1_BIKE_0_0_BIKE_SAMPLER
   (SK0_SAMPLE_DONE,
    SK0_SAMPLE_RDEN,
    Q,
    WEA,
    DIADI,
    CLK,
    \REG[0].FF ,
    \REG[4].FF ,
    \COUNT_reg[0] ,
    \COUNT_reg[0]_0 ,
    SK0_RAND,
    DOADO);
  output SK0_SAMPLE_DONE;
  output SK0_SAMPLE_RDEN;
  output [3:0]Q;
  output [0:0]WEA;
  output [31:0]DIADI;
  input CLK;
  input \REG[0].FF ;
  input \REG[4].FF ;
  input \COUNT_reg[0] ;
  input \COUNT_reg[0]_0 ;
  input [13:0]SK0_RAND;
  input [31:0]DOADO;

  wire [4:4]BIT_POSITION_D;
  wire CLK;
  wire CNT_RESET;
  wire CNT_RESET_0;
  wire CNT_VALID_reg_n_0;
  wire COUNTER_n_0;
  wire COUNTER_n_2;
  wire COUNTER_n_3;
  wire COUNTER_n_4;
  wire \COUNT_reg[0] ;
  wire \COUNT_reg[0]_0 ;
  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [3:0]Q;
  wire \REG[0].FF ;
  wire \REG[4].FF ;
  wire [13:0]SK0_RAND;
  wire SK0_SAMPLE_DONE;
  wire SK0_SAMPLE_RDEN;
  wire SK0_SAMPLE_WREN;
  wire [1:0]STATE;
  wire [1:0]STATE__0;
  wire [0:0]WEA;

  FDRE CNT_RESET_reg
       (.C(CLK),
        .CE(1'b1),
        .D(CNT_RESET_0),
        .Q(CNT_RESET),
        .R(1'b0));
  FDRE CNT_VALID_reg
       (.C(CLK),
        .CE(1'b1),
        .D(COUNTER_n_0),
        .Q(CNT_VALID_reg_n_0),
        .R(1'b0));
  design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP_1 COUNTER
       (.CLK(CLK),
        .CNT_RESET_0(CNT_RESET_0),
        .\COUNT_reg[0]_0 (\COUNT_reg[0] ),
        .\COUNT_reg[0]_1 (BIT_POSITION_D),
        .\COUNT_reg[0]_2 (\COUNT_reg[0]_0 ),
        .\COUNT_reg[0]_3 (CNT_VALID_reg_n_0),
        .D(STATE__0[0]),
        .\FSM_sequential_STATE_reg[0] (COUNTER_n_2),
        .\FSM_sequential_STATE_reg[1] (COUNTER_n_0),
        .\FSM_sequential_STATE_reg[1]_0 (COUNTER_n_3),
        .\FSM_sequential_STATE_reg[1]_1 (COUNTER_n_4),
        .Q(STATE),
        .RDEN_reg(\REG[0].FF ),
        .SK0_RAND(SK0_RAND),
        .SK0_SAMPLE_RDEN(SK0_SAMPLE_RDEN),
        .SK0_SAMPLE_WREN(SK0_SAMPLE_WREN),
        .SR(CNT_RESET));
  FDRE DONE_reg
       (.C(CLK),
        .CE(1'b1),
        .D(COUNTER_n_2),
        .Q(SK0_SAMPLE_DONE),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h26)) 
    \FSM_sequential_STATE[1]_i_1__1 
       (.I0(STATE[0]),
        .I1(STATE[1]),
        .I2(\REG[4].FF ),
        .O(STATE__0[1]));
  (* FSM_ENCODED_STATES = "s_sample_read:01,s_sample_write:11,s_done:10,s_reset:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_STATE_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(STATE__0[0]),
        .Q(STATE[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s_sample_read:01,s_sample_write:11,s_done:10,s_reset:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_STATE_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(STATE__0[1]),
        .Q(STATE[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    RAMB36E1_inst_i_85__2
       (.I0(SK0_SAMPLE_WREN),
        .I1(\REG[0].FF ),
        .O(WEA));
  FDRE RDEN_reg
       (.C(CLK),
        .CE(1'b1),
        .D(COUNTER_n_4),
        .Q(SK0_SAMPLE_RDEN),
        .R(1'b0));
  design_1_BIKE_0_0_RegisterFDRE_2 REG_POS
       (.CLK(CLK),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .Q({BIT_POSITION_D,Q}),
        .\REG[0].FF_0 (\REG[0].FF ),
        .\REG[4].FF_0 (\REG[4].FF ),
        .SK0_RAND(SK0_RAND[4:0]));
  FDRE WREN_reg
       (.C(CLK),
        .CE(1'b1),
        .D(COUNTER_n_3),
        .Q(SK0_SAMPLE_WREN),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "BIKE_SAMPLER" *) 
module design_1_BIKE_0_0_BIKE_SAMPLER_0
   (SK1_SAMPLE_DONE,
    SK1_SAMPLE_RDEN,
    Q,
    WEBWE,
    DIBDI,
    CLK,
    \REG[4].FF ,
    \COUNT_reg[0] ,
    \COUNT_reg[0]_0 ,
    SK1_RAND,
    \REG[0].FF ,
    DOBDO);
  output SK1_SAMPLE_DONE;
  output SK1_SAMPLE_RDEN;
  output [3:0]Q;
  output [0:0]WEBWE;
  output [31:0]DIBDI;
  input CLK;
  input \REG[4].FF ;
  input \COUNT_reg[0] ;
  input \COUNT_reg[0]_0 ;
  input [13:0]SK1_RAND;
  input \REG[0].FF ;
  input [31:0]DOBDO;

  wire [4:4]BIT_POSITION_D;
  wire CLK;
  wire CNT_RESET;
  wire CNT_RESET_reg_n_0;
  wire CNT_VALID;
  wire CNT_VALID_reg_n_0;
  wire COUNTER_n_1;
  wire COUNTER_n_2;
  wire COUNTER_n_3;
  wire \COUNT_reg[0] ;
  wire \COUNT_reg[0]_0 ;
  wire [31:0]DIBDI;
  wire [31:0]DOBDO;
  wire [3:0]Q;
  wire \REG[0].FF ;
  wire \REG[4].FF ;
  wire [13:0]SK1_RAND;
  wire SK1_SAMPLE_DONE;
  wire SK1_SAMPLE_RDEN;
  wire SK1_SAMPLE_WREN;
  wire [1:0]STATE;
  wire [1:0]STATE__0;
  wire [0:0]WEBWE;

  FDRE CNT_RESET_reg
       (.C(CLK),
        .CE(1'b1),
        .D(CNT_RESET),
        .Q(CNT_RESET_reg_n_0),
        .R(1'b0));
  FDRE CNT_VALID_reg
       (.C(CLK),
        .CE(1'b1),
        .D(CNT_VALID),
        .Q(CNT_VALID_reg_n_0),
        .R(1'b0));
  design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP COUNTER
       (.CLK(CLK),
        .CNT_RESET(CNT_RESET),
        .CNT_VALID(CNT_VALID),
        .\COUNT_reg[0]_0 (\COUNT_reg[0] ),
        .\COUNT_reg[0]_1 (BIT_POSITION_D),
        .\COUNT_reg[0]_2 (\COUNT_reg[0]_0 ),
        .\COUNT_reg[0]_3 (CNT_VALID_reg_n_0),
        .D(STATE__0[0]),
        .\FSM_sequential_STATE_reg[0] (COUNTER_n_2),
        .\FSM_sequential_STATE_reg[0]_0 (COUNTER_n_3),
        .\FSM_sequential_STATE_reg[1] (COUNTER_n_1),
        .Q(STATE),
        .RDEN_reg(\REG[4].FF ),
        .SK1_RAND(SK1_RAND),
        .SK1_SAMPLE_RDEN(SK1_SAMPLE_RDEN),
        .SK1_SAMPLE_WREN(SK1_SAMPLE_WREN),
        .SR(CNT_RESET_reg_n_0));
  FDRE DONE_reg
       (.C(CLK),
        .CE(1'b1),
        .D(COUNTER_n_1),
        .Q(SK1_SAMPLE_DONE),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h26)) 
    \FSM_sequential_STATE[1]_i_1__2 
       (.I0(STATE[0]),
        .I1(STATE[1]),
        .I2(\REG[0].FF ),
        .O(STATE__0[1]));
  (* FSM_ENCODED_STATES = "s_sample_read:01,s_sample_write:11,s_done:10,s_reset:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_STATE_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(STATE__0[0]),
        .Q(STATE[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s_sample_read:01,s_sample_write:11,s_done:10,s_reset:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_STATE_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(STATE__0[1]),
        .Q(STATE[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    RAMB36E1_inst_i_86__2
       (.I0(\REG[4].FF ),
        .I1(SK1_SAMPLE_WREN),
        .O(WEBWE));
  FDRE RDEN_reg
       (.C(CLK),
        .CE(1'b1),
        .D(COUNTER_n_3),
        .Q(SK1_SAMPLE_RDEN),
        .R(1'b0));
  design_1_BIKE_0_0_RegisterFDRE REG_POS
       (.CLK(CLK),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Q({BIT_POSITION_D,Q}),
        .\REG[0].FF_0 (\REG[0].FF ),
        .\REG[4].FF_0 (\REG[4].FF ),
        .SK1_RAND(SK1_RAND[4:0]));
  FDRE WREN_reg
       (.C(CLK),
        .CE(1'b1),
        .D(COUNTER_n_2),
        .Q(SK1_SAMPLE_WREN),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "BIKE_SAMPLER_UNIFORM" *) (* SAMPLE_LENGTH = "256" *) 
module design_1_BIKE_0_0_BIKE_SAMPLER_UNIFORM
   (CLK,
    RESET,
    ENABLE,
    DONE,
    NEW_RAND,
    RDEN,
    WREN,
    ADDR,
    DOUT);
  input CLK;
  input RESET;
  input ENABLE;
  output DONE;
  input [31:0]NEW_RAND;
  output RDEN;
  output WREN;
  output [2:0]ADDR;
  output [31:0]DOUT;

  wire [2:0]ADDR;
  wire CLK;
  wire CNT_ENABLE_i_1_n_0;
  wire CNT_ENABLE_reg_n_0;
  wire CNT_RESET;
  wire CNT_RESET_reg_n_0;
  wire DONE;
  wire DONE_i_1_n_0;
  wire ENABLE;
  wire [31:0]NEW_RAND;
  wire RDEN_i_1_n_0;
  wire RESET;
  wire [1:0]STATE;
  wire [1:0]STATE__0;
  wire WREN;

  assign DOUT[31:0] = NEW_RAND;
  assign RDEN = WREN;
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    CNT_ENABLE_i_1
       (.I0(STATE[0]),
        .I1(STATE[1]),
        .O(CNT_ENABLE_i_1_n_0));
  FDRE CNT_ENABLE_reg
       (.C(CLK),
        .CE(1'b1),
        .D(CNT_ENABLE_i_1_n_0),
        .Q(CNT_ENABLE_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h9)) 
    CNT_RESET_i_1
       (.I0(STATE[1]),
        .I1(STATE[0]),
        .O(CNT_RESET));
  FDRE CNT_RESET_reg
       (.C(CLK),
        .CE(1'b1),
        .D(CNT_RESET),
        .Q(CNT_RESET_reg_n_0),
        .R(1'b0));
  design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized4 COUNTER
       (.CLK(CLK),
        .\COUNT_reg[0]_0 (ADDR[0]),
        .\COUNT_reg[1]_0 (ADDR[1]),
        .\COUNT_reg[2]_0 (ADDR[2]),
        .\COUNT_reg[2]_1 (CNT_ENABLE_reg_n_0),
        .\COUNT_reg[2]_2 (CNT_RESET_reg_n_0),
        .D(STATE__0),
        .ENABLE(ENABLE),
        .Q(STATE),
        .RESET(RESET));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DONE_i_1
       (.I0(STATE[0]),
        .I1(STATE[1]),
        .O(DONE_i_1_n_0));
  FDRE DONE_reg
       (.C(CLK),
        .CE(1'b1),
        .D(DONE_i_1_n_0),
        .Q(DONE),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s_sample:01,s_sample_last:10,s_done:11,s_reset:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_STATE_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(STATE__0[0]),
        .Q(STATE[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s_sample:01,s_sample_last:10,s_done:11,s_reset:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_STATE_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(STATE__0[1]),
        .Q(STATE[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    RDEN_i_1
       (.I0(STATE[0]),
        .I1(STATE[1]),
        .O(RDEN_i_1_n_0));
  FDRE RDEN_reg
       (.C(CLK),
        .CE(1'b1),
        .D(RDEN_i_1_n_0),
        .Q(WREN),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "BIKE_SQUARING_K1_GENERIC" *) 
module design_1_BIKE_0_0_BIKE_SQUARING_K1_GENERIC
   (CNT_EN_OUT_reg_0,
    WEN_OUT,
    SEL_ADDR_EN_reg_0,
    REN_IN,
    D,
    DONE,
    ADDRARDADDR,
    SQU_ADDR_IN,
    REN_BRAM0,
    \COUNT_reg[8] ,
    ADDR_OUT,
    \SEL_ADDR_reg[1]_0 ,
    \SEL_ADDR_reg[1]_1 ,
    \SEL_ADDR_reg[1]_2 ,
    \REG[28].FF ,
    \REG[14].FF ,
    \REG[15].FF ,
    \REG[30].FF ,
    \REG[31].FF ,
    \SEL_ADDR_reg[1]_3 ,
    \SEL_ADDR_reg[1]_4 ,
    \SEL_ADDR_reg[1]_5 ,
    \REG[25].FF ,
    \REG[28].FF_0 ,
    \REG[14].FF_0 ,
    \REG[15].FF_0 ,
    \REG[30].FF_0 ,
    \REG[31].FF_0 ,
    \SEL_ADDR_reg[1]_6 ,
    \SEL_ADDR_reg[1]_7 ,
    \SEL_ADDR_reg[1]_8 ,
    \REG[9].FF ,
    \REG[25].FF_0 ,
    \REG[28].FF_1 ,
    \REG[14].FF_1 ,
    \REG[15].FF_1 ,
    \REG[30].FF_1 ,
    \REG[31].FF_1 ,
    SQU_ADDR0,
    SQU_ADDR1,
    SQU_ENABLE,
    SQU_RESET,
    \COUNT_reg[8]_0 ,
    \COUNT_reg[8]_1 ,
    \COUNT_reg[8]_2 ,
    SQU_DOUT_OUT,
    out,
    Q,
    \FSM_onehot_STATE_reg[3] ,
    \FSM_onehot_STATE_reg[3]_0 ,
    SK0_RAND,
    RAMB36E1_inst,
    RAMB36E1_inst_0,
    RAMB36E1_inst_1,
    SK0_SAMPLE_RDEN,
    MUL_VECTOR_DIN1,
    MUL_VECTOR_RDEN,
    RAMB36E1_inst_i_46__0,
    RAMB36E1_inst_i_46__0_0,
    RAMB36E1_inst_2,
    RAMB36E1_inst_3,
    p_1_in,
    RAMB36E1_inst_4,
    SQU_CHAIN_DONE,
    SQU_RESET_reg,
    \FSM_onehot_STATE_reg[1] ,
    \FSM_onehot_STATE_reg[2] ,
    RAMB36E1_inst_5,
    B0_ADDR_INT,
    B0_ADDR1,
    RAMB36E1_inst_6,
    B1_ADDR_INT,
    B1_ADDR1,
    B2_ADDR_INT,
    B2_ADDR1,
    RESET,
    \REG[31].FF_2 ,
    CLK,
    \FSM_sequential_STATE_reg[0]_0 );
  output CNT_EN_OUT_reg_0;
  output WEN_OUT;
  output SEL_ADDR_EN_reg_0;
  output REN_IN;
  output [4:0]D;
  output DONE;
  output [8:0]ADDRARDADDR;
  output [7:0]SQU_ADDR_IN;
  output REN_BRAM0;
  output \COUNT_reg[8] ;
  output [7:0]ADDR_OUT;
  output \SEL_ADDR_reg[1]_0 ;
  output \SEL_ADDR_reg[1]_1 ;
  output \SEL_ADDR_reg[1]_2 ;
  output \REG[28].FF ;
  output \REG[14].FF ;
  output \REG[15].FF ;
  output \REG[30].FF ;
  output \REG[31].FF ;
  output \SEL_ADDR_reg[1]_3 ;
  output \SEL_ADDR_reg[1]_4 ;
  output \SEL_ADDR_reg[1]_5 ;
  output \REG[25].FF ;
  output \REG[28].FF_0 ;
  output \REG[14].FF_0 ;
  output \REG[15].FF_0 ;
  output \REG[30].FF_0 ;
  output \REG[31].FF_0 ;
  output \SEL_ADDR_reg[1]_6 ;
  output \SEL_ADDR_reg[1]_7 ;
  output \SEL_ADDR_reg[1]_8 ;
  output \REG[9].FF ;
  output \REG[25].FF_0 ;
  output \REG[28].FF_1 ;
  output \REG[14].FF_1 ;
  output \REG[15].FF_1 ;
  output \REG[30].FF_1 ;
  output \REG[31].FF_1 ;
  output [8:0]SQU_ADDR0;
  output [8:0]SQU_ADDR1;
  output SQU_ENABLE;
  output SQU_RESET;
  output [0:0]\COUNT_reg[8]_0 ;
  output [0:0]\COUNT_reg[8]_1 ;
  output [0:0]\COUNT_reg[8]_2 ;
  output [23:0]SQU_DOUT_OUT;
  input [0:0]out;
  input [9:0]Q;
  input \FSM_onehot_STATE_reg[3] ;
  input \FSM_onehot_STATE_reg[3]_0 ;
  input [8:0]SK0_RAND;
  input RAMB36E1_inst;
  input [8:0]RAMB36E1_inst_0;
  input RAMB36E1_inst_1;
  input SK0_SAMPLE_RDEN;
  input MUL_VECTOR_DIN1;
  input MUL_VECTOR_RDEN;
  input RAMB36E1_inst_i_46__0;
  input RAMB36E1_inst_i_46__0_0;
  input RAMB36E1_inst_2;
  input RAMB36E1_inst_3;
  input p_1_in;
  input RAMB36E1_inst_4;
  input SQU_CHAIN_DONE;
  input SQU_RESET_reg;
  input \FSM_onehot_STATE_reg[1] ;
  input \FSM_onehot_STATE_reg[2] ;
  input [0:0]RAMB36E1_inst_5;
  input [0:0]B0_ADDR_INT;
  input B0_ADDR1;
  input RAMB36E1_inst_6;
  input [0:0]B1_ADDR_INT;
  input B1_ADDR1;
  input [0:0]B2_ADDR_INT;
  input B2_ADDR1;
  input RESET;
  input [31:0]\REG[31].FF_2 ;
  input CLK;
  input \FSM_sequential_STATE_reg[0]_0 ;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDR_OUT;
  wire B0_ADDR1;
  wire [0:0]B0_ADDR_INT;
  wire B1_ADDR1;
  wire [0:0]B1_ADDR_INT;
  wire B2_ADDR1;
  wire [0:0]B2_ADDR_INT;
  wire CLK;
  wire CNT_EN_INIT;
  wire CNT_EN_INIT_reg_n_0;
  wire CNT_EN_OUT;
  wire CNT_EN_OUT_reg_0;
  wire [8:0]CNT_OUT_0;
  wire [7:0]CNT_OUT_1;
  wire CNT_OUT_n_1;
  wire CNT_OUT_n_2;
  wire CNT_OUT_n_42;
  wire CNT_RST_INIT;
  wire CNT_RST_INIT_reg_n_0;
  wire CNT_RST_OUT;
  wire CNT_RST_OUT__0;
  wire \COUNT_reg[8] ;
  wire [0:0]\COUNT_reg[8]_0 ;
  wire [0:0]\COUNT_reg[8]_1 ;
  wire [0:0]\COUNT_reg[8]_2 ;
  wire [4:0]D;
  wire DONE;
  wire DONE_i_1_n_0;
  wire \FSM_onehot_STATE_reg[1] ;
  wire \FSM_onehot_STATE_reg[2] ;
  wire \FSM_onehot_STATE_reg[3] ;
  wire \FSM_onehot_STATE_reg[3]_0 ;
  wire \FSM_sequential_STATE_reg[0]_0 ;
  wire MUL_VECTOR_DIN1;
  wire MUL_VECTOR_RDEN;
  wire [9:0]Q;
  wire RAMB36E1_inst;
  wire [8:0]RAMB36E1_inst_0;
  wire RAMB36E1_inst_1;
  wire RAMB36E1_inst_2;
  wire RAMB36E1_inst_3;
  wire RAMB36E1_inst_4;
  wire [0:0]RAMB36E1_inst_5;
  wire RAMB36E1_inst_6;
  wire RAMB36E1_inst_i_46__0;
  wire RAMB36E1_inst_i_46__0_0;
  wire RAMB36E1_inst_i_88__1_n_0;
  wire [31:9]REG0_OUT;
  wire [31:9]REG1_OUT;
  wire \REG[14].FF ;
  wire \REG[14].FF_0 ;
  wire \REG[14].FF_1 ;
  wire \REG[15].FF ;
  wire \REG[15].FF_0 ;
  wire \REG[15].FF_1 ;
  wire \REG[25].FF ;
  wire \REG[25].FF_0 ;
  wire \REG[28].FF ;
  wire \REG[28].FF_0 ;
  wire \REG[28].FF_1 ;
  wire \REG[30].FF ;
  wire \REG[30].FF_0 ;
  wire \REG[30].FF_1 ;
  wire \REG[31].FF ;
  wire \REG[31].FF_0 ;
  wire \REG[31].FF_1 ;
  wire [31:0]\REG[31].FF_2 ;
  wire \REG[9].FF ;
  wire [1:0]REG_EN;
  wire \REG_EN[0]_i_1_n_0 ;
  wire \REG_EN[1]_i_1_n_0 ;
  wire REN_BRAM0;
  wire REN_IN;
  wire RESET;
  wire [1:0]SEL_ADDR;
  wire \SEL_ADDR[0]_i_1_n_0 ;
  wire \SEL_ADDR[1]_i_1_n_0 ;
  wire SEL_ADDR_EN;
  wire SEL_ADDR_EN_reg_0;
  wire \SEL_ADDR_reg[1]_0 ;
  wire \SEL_ADDR_reg[1]_1 ;
  wire \SEL_ADDR_reg[1]_2 ;
  wire \SEL_ADDR_reg[1]_3 ;
  wire \SEL_ADDR_reg[1]_4 ;
  wire \SEL_ADDR_reg[1]_5 ;
  wire \SEL_ADDR_reg[1]_6 ;
  wire \SEL_ADDR_reg[1]_7 ;
  wire \SEL_ADDR_reg[1]_8 ;
  wire SEL_REG_EN;
  wire SEL_REG_EN__0;
  wire [8:0]SK0_RAND;
  wire SK0_SAMPLE_RDEN;
  wire [8:0]SQU_ADDR0;
  wire [8:0]SQU_ADDR1;
  wire [7:0]SQU_ADDR_IN;
  wire [8:8]SQU_ADDR_OUT;
  wire SQU_CHAIN_DONE;
  wire [23:0]SQU_DOUT_OUT;
  wire SQU_ENABLE;
  wire SQU_RESET;
  wire SQU_RESET_i_3_n_0;
  wire SQU_RESET_reg;
  wire [2:0]STATE;
  wire [2:0]STATE__0;
  wire WEN_OUT;
  wire [0:0]out;
  wire p_1_in;

  design_1_BIKE_0_0_BIKE_COUNTER_INC_INIT CNT0
       (.ADDRARDADDR(ADDRARDADDR[8]),
        .B0_ADDR1(B0_ADDR1),
        .B0_ADDR_INT(B0_ADDR_INT),
        .B1_ADDR1(B1_ADDR1),
        .B1_ADDR_INT(B1_ADDR_INT),
        .B2_ADDR1(B2_ADDR1),
        .B2_ADDR_INT(B2_ADDR_INT),
        .CLK(CLK),
        .\COUNT_reg[0]_0 (CNT_RST_INIT_reg_n_0),
        .\COUNT_reg[8]_0 (\COUNT_reg[8] ),
        .\COUNT_reg[8]_1 (\COUNT_reg[8]_0 ),
        .\COUNT_reg[8]_2 (\COUNT_reg[8]_1 ),
        .\COUNT_reg[8]_3 (\COUNT_reg[8]_2 ),
        .Q(CNT_OUT_0),
        .RAMB36E1_inst(RAMB36E1_inst),
        .RAMB36E1_inst_0(RAMB36E1_inst_i_88__1_n_0),
        .RAMB36E1_inst_1(RAMB36E1_inst_0[8]),
        .RAMB36E1_inst_2(RAMB36E1_inst_1),
        .RAMB36E1_inst_3(RAMB36E1_inst_5),
        .RAMB36E1_inst_4(RAMB36E1_inst_6),
        .RAMB36E1_inst_i_46__0(RAMB36E1_inst_i_46__0),
        .RAMB36E1_inst_i_46__0_0(RAMB36E1_inst_i_46__0_0),
        .RAMB36E1_inst_i_96__2(SQU_ADDR_OUT),
        .SEL_ADDR(SEL_ADDR),
        .SK0_RAND(SK0_RAND[8]),
        .SQU_ADDR1(SQU_ADDR1[8]),
        .out(out));
  design_1_BIKE_0_0_BIKE_COUNTER_INC_INIT__parameterized0 CNT1
       (.ADDRARDADDR(ADDRARDADDR[7:0]),
        .CLK(CLK),
        .\COUNT_reg[0]_0 (CNT_RST_INIT_reg_n_0),
        .Q(CNT_OUT_1),
        .RAMB36E1_inst(RAMB36E1_inst),
        .RAMB36E1_inst_0(RAMB36E1_inst_0[7:0]),
        .RAMB36E1_inst_1(RAMB36E1_inst_1),
        .RAMB36E1_inst_2(CNT_OUT_0[7:0]),
        .RAMB36E1_inst_i_98__1(ADDR_OUT),
        .SEL_ADDR(SEL_ADDR),
        .SK0_RAND(SK0_RAND[7:0]),
        .SQU_ADDR1(SQU_ADDR1[7:0]),
        .SQU_ADDR_IN(SQU_ADDR_IN),
        .out(out));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h06)) 
    CNT_EN_INIT_i_1
       (.I0(STATE[0]),
        .I1(STATE[1]),
        .I2(STATE[2]),
        .O(CNT_EN_INIT));
  FDRE CNT_EN_INIT_reg
       (.C(CLK),
        .CE(1'b1),
        .D(CNT_EN_INIT),
        .Q(CNT_EN_INIT_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h40)) 
    CNT_EN_OUT_i_1
       (.I0(STATE[2]),
        .I1(STATE[1]),
        .I2(STATE[0]),
        .O(CNT_EN_OUT));
  FDRE CNT_EN_OUT_reg
       (.C(CLK),
        .CE(1'b1),
        .D(CNT_EN_OUT),
        .Q(WEN_OUT),
        .R(1'b0));
  design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized3 CNT_INIT
       (.CLK(CLK),
        .\COUNT_reg[0]_0 (CNT_EN_INIT_reg_n_0),
        .\COUNT_reg[0]_1 (CNT_RST_INIT_reg_n_0),
        .D(STATE__0[0]),
        .\FSM_sequential_STATE_reg[0] (\FSM_sequential_STATE_reg[0]_0 ),
        .\FSM_sequential_STATE_reg[0]_0 (CNT_OUT_n_42),
        .Q(STATE));
  design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized2_5 CNT_OUT
       (.CLK(CLK),
        .\COUNT_reg[7]_0 (CNT_OUT_n_42),
        .\COUNT_reg[8]_0 ({SQU_ADDR_OUT,ADDR_OUT}),
        .D(STATE__0[2:1]),
        .\FSM_sequential_STATE_reg[1] (STATE),
        .Q({REG1_OUT[31:30],REG1_OUT[28],REG1_OUT[25],REG1_OUT[15:14],REG1_OUT[12],REG1_OUT[9]}),
        .RAMB36E1_inst(RAMB36E1_inst_2),
        .RAMB36E1_inst_0({REG0_OUT[31:30],REG0_OUT[25],REG0_OUT[17:14],REG0_OUT[9]}),
        .RAMB36E1_inst_1(RAMB36E1_inst_3),
        .RAMB36E1_inst_2(RAMB36E1_inst_4),
        .RAMB36E1_inst_i_57__0(\REG[31].FF_2 [1:0]),
        .RAMB36E1_inst_i_95(CNT_OUT_0),
        .RAMB36E1_inst_i_97__0(CNT_OUT_1),
        .\REG[14].FF (\REG[14].FF ),
        .\REG[14].FF_0 (\REG[14].FF_0 ),
        .\REG[14].FF_1 (\REG[14].FF_1 ),
        .\REG[15].FF (\REG[15].FF ),
        .\REG[15].FF_0 (\REG[15].FF_0 ),
        .\REG[15].FF_1 (\REG[15].FF_1 ),
        .\REG[25].FF (\REG[25].FF ),
        .\REG[25].FF_0 (\REG[25].FF_0 ),
        .\REG[28].FF (\REG[28].FF ),
        .\REG[28].FF_0 (\REG[28].FF_0 ),
        .\REG[28].FF_1 (\REG[28].FF_1 ),
        .\REG[30].FF (\REG[30].FF ),
        .\REG[30].FF_0 (\REG[30].FF_0 ),
        .\REG[30].FF_1 (\REG[30].FF_1 ),
        .\REG[31].FF (\REG[31].FF ),
        .\REG[31].FF_0 (\REG[31].FF_0 ),
        .\REG[31].FF_1 (\REG[31].FF_1 ),
        .\REG[9].FF (\REG[9].FF ),
        .SEL_ADDR(SEL_ADDR),
        .\SEL_ADDR_reg[0] (CNT_OUT_n_2),
        .\SEL_ADDR_reg[1] (CNT_OUT_n_1),
        .SQU_ADDR0(SQU_ADDR0),
        .SQU_DOUT_OUT(SQU_DOUT_OUT[23:22]),
        .SR(CNT_RST_OUT__0),
        .WEN_OUT(WEN_OUT),
        .out(out),
        .p_1_in(p_1_in));
  LUT2 #(
    .INIT(4'h1)) 
    CNT_RST_INIT_i_1
       (.I0(STATE[0]),
        .I1(STATE[1]),
        .O(CNT_RST_INIT));
  FDRE CNT_RST_INIT_reg
       (.C(CLK),
        .CE(1'b1),
        .D(CNT_RST_INIT),
        .Q(CNT_RST_INIT_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h17)) 
    CNT_RST_OUT_i_1
       (.I0(STATE[1]),
        .I1(STATE[0]),
        .I2(STATE[2]),
        .O(CNT_RST_OUT));
  FDRE CNT_RST_OUT_reg
       (.C(CLK),
        .CE(1'b1),
        .D(CNT_RST_OUT),
        .Q(CNT_RST_OUT__0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h10)) 
    DONE_i_1
       (.I0(STATE[1]),
        .I1(STATE[0]),
        .I2(STATE[2]),
        .O(DONE_i_1_n_0));
  FDRE DONE_reg
       (.C(CLK),
        .CE(1'b1),
        .D(DONE_i_1_n_0),
        .Q(DONE),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_STATE[10]_i_1 
       (.I0(DONE),
        .I1(Q[8]),
        .I2(\FSM_onehot_STATE_reg[2] ),
        .I3(Q[9]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_STATE[1]_i_1__0 
       (.I0(\FSM_onehot_STATE_reg[1] ),
        .I1(Q[0]),
        .I2(DONE),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_STATE[2]_i_1__0 
       (.I0(DONE),
        .I1(Q[1]),
        .I2(\FSM_onehot_STATE_reg[2] ),
        .I3(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF50DC50)) 
    \FSM_onehot_STATE[3]_i_1__0 
       (.I0(DONE),
        .I1(Q[7]),
        .I2(Q[3]),
        .I3(\FSM_onehot_STATE_reg[3] ),
        .I4(Q[2]),
        .I5(\FSM_onehot_STATE_reg[3]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \FSM_onehot_STATE[7]_i_1__0 
       (.I0(Q[3]),
        .I1(DONE),
        .I2(SQU_CHAIN_DONE),
        .I3(Q[6]),
        .O(D[3]));
  (* FSM_ENCODED_STATES = "s_reset:000,s_init0:001,s_init1:010,s_write:011,s_done:100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_STATE_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(STATE__0[0]),
        .Q(STATE[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s_reset:000,s_init0:001,s_init1:010,s_write:011,s_done:100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_STATE_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(STATE__0[1]),
        .Q(STATE[1]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s_reset:000,s_init0:001,s_init1:010,s_write:011,s_done:100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_STATE_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(STATE__0[2]),
        .Q(STATE[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    RAMB36E1_inst_i_1__2
       (.I0(SK0_SAMPLE_RDEN),
        .I1(RAMB36E1_inst),
        .I2(REN_IN),
        .I3(RAMB36E1_inst_1),
        .I4(MUL_VECTOR_DIN1),
        .I5(MUL_VECTOR_RDEN),
        .O(REN_BRAM0));
  LUT2 #(
    .INIT(4'h2)) 
    RAMB36E1_inst_i_342
       (.I0(WEN_OUT),
        .I1(out),
        .O(CNT_EN_OUT_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    RAMB36E1_inst_i_344
       (.I0(REN_IN),
        .I1(out),
        .O(SEL_ADDR_EN_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    RAMB36E1_inst_i_88__1
       (.I0(SEL_ADDR[0]),
        .I1(SEL_ADDR[1]),
        .O(RAMB36E1_inst_i_88__1_n_0));
  design_1_BIKE_0_0_RegisterFDRE__parameterized0__10 REG0
       (.CLK(CLK),
        .Q({REG0_OUT[31:30],REG0_OUT[25],REG0_OUT[17:14],REG0_OUT[9]}),
        .RAMB36E1_inst(RAMB36E1_inst_2),
        .RAMB36E1_inst_0(RAMB36E1_inst_3),
        .RAMB36E1_inst_1(RAMB36E1_inst_4),
        .RAMB36E1_inst_i_66__1(CNT_OUT_n_2),
        .RAMB36E1_inst_i_66__1_0(CNT_OUT_n_1),
        .\REG[31].FF_0 (\REG[31].FF_2 [31:2]),
        .REG_EN(REG_EN[0]),
        .RESET(RESET),
        .SEL_ADDR(SEL_ADDR),
        .\SEL_ADDR_reg[1] (\SEL_ADDR_reg[1]_1 ),
        .\SEL_ADDR_reg[1]_0 (\SEL_ADDR_reg[1]_4 ),
        .\SEL_ADDR_reg[1]_1 (\SEL_ADDR_reg[1]_7 ),
        .SQU_DOUT_OUT({SQU_DOUT_OUT[20],SQU_DOUT_OUT[18],SQU_DOUT_OUT[16],SQU_DOUT_OUT[14],SQU_DOUT_OUT[12],SQU_DOUT_OUT[10],SQU_DOUT_OUT[8],SQU_DOUT_OUT[6],SQU_DOUT_OUT[4],SQU_DOUT_OUT[2],SQU_DOUT_OUT[0]}),
        .p_1_in(p_1_in));
  design_1_BIKE_0_0_RegisterFDRE__parameterized0_6 REG1
       (.CLK(CLK),
        .Q({REG1_OUT[31:30],REG1_OUT[28],REG1_OUT[25],REG1_OUT[15:14],REG1_OUT[12],REG1_OUT[9]}),
        .RAMB36E1_inst(RAMB36E1_inst_2),
        .RAMB36E1_inst_0(RAMB36E1_inst_3),
        .RAMB36E1_inst_1(RAMB36E1_inst_4),
        .RAMB36E1_inst_i_63__0(CNT_OUT_n_2),
        .RAMB36E1_inst_i_63__0_0(CNT_OUT_n_1),
        .\REG[31].FF_0 (\REG[31].FF_2 ),
        .REG_EN(REG_EN[1]),
        .RESET(RESET),
        .SEL_ADDR(SEL_ADDR),
        .\SEL_ADDR_reg[1] (\SEL_ADDR_reg[1]_0 ),
        .\SEL_ADDR_reg[1]_0 (\SEL_ADDR_reg[1]_2 ),
        .\SEL_ADDR_reg[1]_1 (\SEL_ADDR_reg[1]_3 ),
        .\SEL_ADDR_reg[1]_2 (\SEL_ADDR_reg[1]_5 ),
        .\SEL_ADDR_reg[1]_3 (\SEL_ADDR_reg[1]_6 ),
        .\SEL_ADDR_reg[1]_4 (\SEL_ADDR_reg[1]_8 ),
        .SQU_DOUT_OUT({SQU_DOUT_OUT[21],SQU_DOUT_OUT[19],SQU_DOUT_OUT[17],SQU_DOUT_OUT[15],SQU_DOUT_OUT[13],SQU_DOUT_OUT[11],SQU_DOUT_OUT[9],SQU_DOUT_OUT[7],SQU_DOUT_OUT[5],SQU_DOUT_OUT[3],SQU_DOUT_OUT[1]}),
        .p_1_in(p_1_in));
  LUT3 #(
    .INIT(8'hB8)) 
    \REG_EN[0]_i_1 
       (.I0(REG_EN[1]),
        .I1(SEL_REG_EN__0),
        .I2(REG_EN[0]),
        .O(\REG_EN[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \REG_EN[1]_i_1 
       (.I0(REG_EN[0]),
        .I1(SEL_REG_EN__0),
        .I2(REG_EN[1]),
        .O(\REG_EN[1]_i_1_n_0 ));
  FDSE \REG_EN_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\REG_EN[0]_i_1_n_0 ),
        .Q(REG_EN[0]),
        .S(RESET));
  FDRE \REG_EN_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\REG_EN[1]_i_1_n_0 ),
        .Q(REG_EN[1]),
        .R(RESET));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SEL_ADDR[0]_i_1 
       (.I0(SEL_ADDR[1]),
        .I1(REN_IN),
        .I2(SEL_ADDR[0]),
        .O(\SEL_ADDR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SEL_ADDR[1]_i_1 
       (.I0(SEL_ADDR[0]),
        .I1(REN_IN),
        .I2(SEL_ADDR[1]),
        .O(\SEL_ADDR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h32)) 
    SEL_ADDR_EN_i_1
       (.I0(STATE[0]),
        .I1(STATE[2]),
        .I2(STATE[1]),
        .O(SEL_ADDR_EN));
  FDRE SEL_ADDR_EN_reg
       (.C(CLK),
        .CE(1'b1),
        .D(SEL_ADDR_EN),
        .Q(REN_IN),
        .R(1'b0));
  FDSE \SEL_ADDR_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\SEL_ADDR[0]_i_1_n_0 ),
        .Q(SEL_ADDR[0]),
        .S(RESET));
  FDRE \SEL_ADDR_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\SEL_ADDR[1]_i_1_n_0 ),
        .Q(SEL_ADDR[1]),
        .R(RESET));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    SEL_REG_EN_i_1
       (.I0(STATE[1]),
        .I1(STATE[2]),
        .O(SEL_REG_EN));
  FDRE SEL_REG_EN_reg
       (.C(CLK),
        .CE(1'b1),
        .D(SEL_REG_EN),
        .Q(SEL_REG_EN__0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFFFE)) 
    SQU_ENABLE_i_1
       (.I0(Q[1]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[8]),
        .I4(DONE),
        .I5(SQU_CHAIN_DONE),
        .O(SQU_ENABLE));
  LUT4 #(
    .INIT(16'hFEEE)) 
    SQU_RESET_i_1
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(SQU_RESET_reg),
        .I3(SQU_RESET_i_3_n_0),
        .O(SQU_RESET));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    SQU_RESET_i_3
       (.I0(DONE),
        .I1(SQU_CHAIN_DONE),
        .I2(Q[9]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[7]),
        .O(SQU_RESET_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "RegisterFDRE" *) 
module design_1_BIKE_0_0_RegisterFDRE
   (Q,
    DIBDI,
    \REG[4].FF_0 ,
    DOBDO,
    \REG[0].FF_0 ,
    SK1_RAND,
    CLK);
  output [4:0]Q;
  output [31:0]DIBDI;
  input \REG[4].FF_0 ;
  input [31:0]DOBDO;
  input \REG[0].FF_0 ;
  input [4:0]SK1_RAND;
  input CLK;

  wire CLK;
  wire [31:0]DIBDI;
  wire [31:0]DOBDO;
  wire [4:0]Q;
  wire RAMB36E1_inst_i_113__2_n_0;
  wire RAMB36E1_inst_i_114__1_n_0;
  wire RAMB36E1_inst_i_115__1_n_0;
  wire RAMB36E1_inst_i_116__1_n_0;
  wire RAMB36E1_inst_i_117__1_n_0;
  wire RAMB36E1_inst_i_118__1_n_0;
  wire RAMB36E1_inst_i_119__1_n_0;
  wire RAMB36E1_inst_i_120__0_n_0;
  wire RAMB36E1_inst_i_121_n_0;
  wire RAMB36E1_inst_i_122__0_n_0;
  wire RAMB36E1_inst_i_123__0_n_0;
  wire RAMB36E1_inst_i_124__0_n_0;
  wire RAMB36E1_inst_i_125__0_n_0;
  wire RAMB36E1_inst_i_126__0_n_0;
  wire RAMB36E1_inst_i_127__0_n_0;
  wire RAMB36E1_inst_i_128__0_n_0;
  wire \REG[0].FF_0 ;
  wire \REG[4].FF_0 ;
  wire [4:0]SK1_RAND;

  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    RAMB36E1_inst_i_113__2
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(RAMB36E1_inst_i_113__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    RAMB36E1_inst_i_114__1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(RAMB36E1_inst_i_114__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    RAMB36E1_inst_i_115__1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(RAMB36E1_inst_i_115__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    RAMB36E1_inst_i_116__1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(RAMB36E1_inst_i_116__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    RAMB36E1_inst_i_117__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(RAMB36E1_inst_i_117__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    RAMB36E1_inst_i_118__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(RAMB36E1_inst_i_118__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    RAMB36E1_inst_i_119__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(RAMB36E1_inst_i_119__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    RAMB36E1_inst_i_120__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(RAMB36E1_inst_i_120__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    RAMB36E1_inst_i_121
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(RAMB36E1_inst_i_121_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    RAMB36E1_inst_i_122__0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(RAMB36E1_inst_i_122__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    RAMB36E1_inst_i_123__0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(RAMB36E1_inst_i_123__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    RAMB36E1_inst_i_124__0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(RAMB36E1_inst_i_124__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    RAMB36E1_inst_i_125__0
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(RAMB36E1_inst_i_125__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    RAMB36E1_inst_i_126__0
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(RAMB36E1_inst_i_126__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    RAMB36E1_inst_i_127__0
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(RAMB36E1_inst_i_127__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    RAMB36E1_inst_i_128__0
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(RAMB36E1_inst_i_128__0_n_0));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_53__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[31]),
        .I2(RAMB36E1_inst_i_113__2_n_0),
        .I3(Q[4]),
        .O(DIBDI[31]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_54__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[30]),
        .I2(RAMB36E1_inst_i_114__1_n_0),
        .I3(Q[4]),
        .O(DIBDI[30]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_55__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[29]),
        .I2(RAMB36E1_inst_i_115__1_n_0),
        .I3(Q[4]),
        .O(DIBDI[29]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_56__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[28]),
        .I2(RAMB36E1_inst_i_116__1_n_0),
        .I3(Q[4]),
        .O(DIBDI[28]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_57__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[27]),
        .I2(RAMB36E1_inst_i_117__1_n_0),
        .I3(Q[4]),
        .O(DIBDI[27]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_58__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[26]),
        .I2(RAMB36E1_inst_i_118__1_n_0),
        .I3(Q[4]),
        .O(DIBDI[26]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_59__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[25]),
        .I2(RAMB36E1_inst_i_119__1_n_0),
        .I3(Q[4]),
        .O(DIBDI[25]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_60__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[24]),
        .I2(RAMB36E1_inst_i_120__0_n_0),
        .I3(Q[4]),
        .O(DIBDI[24]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_61__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[23]),
        .I2(RAMB36E1_inst_i_121_n_0),
        .I3(Q[4]),
        .O(DIBDI[23]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_62__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[22]),
        .I2(RAMB36E1_inst_i_122__0_n_0),
        .I3(Q[4]),
        .O(DIBDI[22]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_63__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[21]),
        .I2(RAMB36E1_inst_i_123__0_n_0),
        .I3(Q[4]),
        .O(DIBDI[21]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_64__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[20]),
        .I2(RAMB36E1_inst_i_124__0_n_0),
        .I3(Q[4]),
        .O(DIBDI[20]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_65__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[19]),
        .I2(RAMB36E1_inst_i_125__0_n_0),
        .I3(Q[4]),
        .O(DIBDI[19]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_66__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[18]),
        .I2(RAMB36E1_inst_i_126__0_n_0),
        .I3(Q[4]),
        .O(DIBDI[18]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_67__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[17]),
        .I2(RAMB36E1_inst_i_127__0_n_0),
        .I3(Q[4]),
        .O(DIBDI[17]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_68__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[16]),
        .I2(RAMB36E1_inst_i_128__0_n_0),
        .I3(Q[4]),
        .O(DIBDI[16]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_69__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[15]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_113__2_n_0),
        .O(DIBDI[15]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_70__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[14]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_114__1_n_0),
        .O(DIBDI[14]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_71__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[13]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_115__1_n_0),
        .O(DIBDI[13]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_72__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[12]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_116__1_n_0),
        .O(DIBDI[12]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_73__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[11]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_117__1_n_0),
        .O(DIBDI[11]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_74__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[10]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_118__1_n_0),
        .O(DIBDI[10]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_75__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[9]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_119__1_n_0),
        .O(DIBDI[9]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_76__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[8]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_120__0_n_0),
        .O(DIBDI[8]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_77__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[7]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_121_n_0),
        .O(DIBDI[7]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_78__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[6]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_122__0_n_0),
        .O(DIBDI[6]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_79__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[5]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_123__0_n_0),
        .O(DIBDI[5]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_80__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[4]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_124__0_n_0),
        .O(DIBDI[4]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_81__1
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[3]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_125__0_n_0),
        .O(DIBDI[3]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_82__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[2]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_126__0_n_0),
        .O(DIBDI[2]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_83__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[1]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_127__0_n_0),
        .O(DIBDI[1]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_84__2
       (.I0(\REG[4].FF_0 ),
        .I1(DOBDO[0]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_128__0_n_0),
        .O(DIBDI[0]));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[0].FF 
       (.C(CLK),
        .CE(\REG[4].FF_0 ),
        .D(SK1_RAND[0]),
        .Q(Q[0]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[1].FF 
       (.C(CLK),
        .CE(\REG[4].FF_0 ),
        .D(SK1_RAND[1]),
        .Q(Q[1]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[2].FF 
       (.C(CLK),
        .CE(\REG[4].FF_0 ),
        .D(SK1_RAND[2]),
        .Q(Q[2]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[3].FF 
       (.C(CLK),
        .CE(\REG[4].FF_0 ),
        .D(SK1_RAND[3]),
        .Q(Q[3]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[4].FF 
       (.C(CLK),
        .CE(\REG[4].FF_0 ),
        .D(SK1_RAND[4]),
        .Q(Q[4]),
        .R(\REG[0].FF_0 ));
endmodule

(* ORIG_REF_NAME = "RegisterFDRE" *) 
module design_1_BIKE_0_0_RegisterFDRE_2
   (Q,
    DIADI,
    \REG[0].FF_0 ,
    DOADO,
    \REG[4].FF_0 ,
    SK0_RAND,
    CLK);
  output [4:0]Q;
  output [31:0]DIADI;
  input \REG[0].FF_0 ;
  input [31:0]DOADO;
  input \REG[4].FF_0 ;
  input [4:0]SK0_RAND;
  input CLK;

  wire CLK;
  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [4:0]Q;
  wire RAMB36E1_inst_i_100__2_n_0;
  wire RAMB36E1_inst_i_101__2_n_0;
  wire RAMB36E1_inst_i_102__2_n_0;
  wire RAMB36E1_inst_i_103__2_n_0;
  wire RAMB36E1_inst_i_104__2_n_0;
  wire RAMB36E1_inst_i_105__2_n_0;
  wire RAMB36E1_inst_i_106__1_n_0;
  wire RAMB36E1_inst_i_107__2_n_0;
  wire RAMB36E1_inst_i_108__1_n_0;
  wire RAMB36E1_inst_i_109__2_n_0;
  wire RAMB36E1_inst_i_110__1_n_0;
  wire RAMB36E1_inst_i_111__2_n_0;
  wire RAMB36E1_inst_i_112__1_n_0;
  wire RAMB36E1_inst_i_97__2_n_0;
  wire RAMB36E1_inst_i_98__2_n_0;
  wire RAMB36E1_inst_i_99__2_n_0;
  wire \REG[0].FF_0 ;
  wire \REG[4].FF_0 ;
  wire [4:0]SK0_RAND;

  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    RAMB36E1_inst_i_100__2
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(RAMB36E1_inst_i_100__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    RAMB36E1_inst_i_101__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(RAMB36E1_inst_i_101__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    RAMB36E1_inst_i_102__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(RAMB36E1_inst_i_102__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    RAMB36E1_inst_i_103__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(RAMB36E1_inst_i_103__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    RAMB36E1_inst_i_104__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(RAMB36E1_inst_i_104__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    RAMB36E1_inst_i_105__2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(RAMB36E1_inst_i_105__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    RAMB36E1_inst_i_106__1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(RAMB36E1_inst_i_106__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    RAMB36E1_inst_i_107__2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(RAMB36E1_inst_i_107__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    RAMB36E1_inst_i_108__1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(RAMB36E1_inst_i_108__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    RAMB36E1_inst_i_109__2
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(RAMB36E1_inst_i_109__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    RAMB36E1_inst_i_110__1
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(RAMB36E1_inst_i_110__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    RAMB36E1_inst_i_111__2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(RAMB36E1_inst_i_111__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    RAMB36E1_inst_i_112__1
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(RAMB36E1_inst_i_112__1_n_0));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_21
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[31]),
        .I2(RAMB36E1_inst_i_97__2_n_0),
        .I3(Q[4]),
        .O(DIADI[31]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_22
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[30]),
        .I2(RAMB36E1_inst_i_98__2_n_0),
        .I3(Q[4]),
        .O(DIADI[30]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_23
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[29]),
        .I2(RAMB36E1_inst_i_99__2_n_0),
        .I3(Q[4]),
        .O(DIADI[29]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_24
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[28]),
        .I2(RAMB36E1_inst_i_100__2_n_0),
        .I3(Q[4]),
        .O(DIADI[28]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_25
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[27]),
        .I2(RAMB36E1_inst_i_101__2_n_0),
        .I3(Q[4]),
        .O(DIADI[27]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_26
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[26]),
        .I2(RAMB36E1_inst_i_102__2_n_0),
        .I3(Q[4]),
        .O(DIADI[26]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_27
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[25]),
        .I2(RAMB36E1_inst_i_103__2_n_0),
        .I3(Q[4]),
        .O(DIADI[25]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_28
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[24]),
        .I2(RAMB36E1_inst_i_104__2_n_0),
        .I3(Q[4]),
        .O(DIADI[24]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_29
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[23]),
        .I2(RAMB36E1_inst_i_105__2_n_0),
        .I3(Q[4]),
        .O(DIADI[23]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_30
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[22]),
        .I2(RAMB36E1_inst_i_106__1_n_0),
        .I3(Q[4]),
        .O(DIADI[22]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_31
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[21]),
        .I2(RAMB36E1_inst_i_107__2_n_0),
        .I3(Q[4]),
        .O(DIADI[21]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_32
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[20]),
        .I2(RAMB36E1_inst_i_108__1_n_0),
        .I3(Q[4]),
        .O(DIADI[20]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_33
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[19]),
        .I2(RAMB36E1_inst_i_109__2_n_0),
        .I3(Q[4]),
        .O(DIADI[19]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_34
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[18]),
        .I2(RAMB36E1_inst_i_110__1_n_0),
        .I3(Q[4]),
        .O(DIADI[18]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_35
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[17]),
        .I2(RAMB36E1_inst_i_111__2_n_0),
        .I3(Q[4]),
        .O(DIADI[17]));
  LUT4 #(
    .INIT(16'h8A88)) 
    RAMB36E1_inst_i_36
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[16]),
        .I2(RAMB36E1_inst_i_112__1_n_0),
        .I3(Q[4]),
        .O(DIADI[16]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_37
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[15]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_97__2_n_0),
        .O(DIADI[15]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_38
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[14]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_98__2_n_0),
        .O(DIADI[14]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_39
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[13]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_99__2_n_0),
        .O(DIADI[13]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_40
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[12]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_100__2_n_0),
        .O(DIADI[12]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_41
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[11]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_101__2_n_0),
        .O(DIADI[11]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_42
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[10]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_102__2_n_0),
        .O(DIADI[10]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_43
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[9]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_103__2_n_0),
        .O(DIADI[9]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_44__2
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[8]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_104__2_n_0),
        .O(DIADI[8]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_45__2
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[7]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_105__2_n_0),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_46__2
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[6]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_106__1_n_0),
        .O(DIADI[6]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_47__2
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[5]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_107__2_n_0),
        .O(DIADI[5]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_48__2
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[4]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_108__1_n_0),
        .O(DIADI[4]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_49__2
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[3]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_109__2_n_0),
        .O(DIADI[3]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_50__2
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[2]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_110__1_n_0),
        .O(DIADI[2]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_51__2
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[1]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_111__2_n_0),
        .O(DIADI[1]));
  LUT4 #(
    .INIT(16'h888A)) 
    RAMB36E1_inst_i_52__2
       (.I0(\REG[0].FF_0 ),
        .I1(DOADO[0]),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_112__1_n_0),
        .O(DIADI[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    RAMB36E1_inst_i_97__2
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(RAMB36E1_inst_i_97__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    RAMB36E1_inst_i_98__2
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(RAMB36E1_inst_i_98__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    RAMB36E1_inst_i_99__2
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(RAMB36E1_inst_i_99__2_n_0));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[0].FF 
       (.C(CLK),
        .CE(\REG[0].FF_0 ),
        .D(SK0_RAND[0]),
        .Q(Q[0]),
        .R(\REG[4].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[1].FF 
       (.C(CLK),
        .CE(\REG[0].FF_0 ),
        .D(SK0_RAND[1]),
        .Q(Q[1]),
        .R(\REG[4].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[2].FF 
       (.C(CLK),
        .CE(\REG[0].FF_0 ),
        .D(SK0_RAND[2]),
        .Q(Q[2]),
        .R(\REG[4].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[3].FF 
       (.C(CLK),
        .CE(\REG[0].FF_0 ),
        .D(SK0_RAND[3]),
        .Q(Q[3]),
        .R(\REG[4].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[4].FF 
       (.C(CLK),
        .CE(\REG[0].FF_0 ),
        .D(SK0_RAND[4]),
        .Q(Q[4]),
        .R(\REG[4].FF_0 ));
endmodule

(* ORIG_REF_NAME = "RegisterFDRE" *) (* SIZE = "32" *) 
module design_1_BIKE_0_0_RegisterFDRE__parameterized0
   (D,
    Q,
    CLK,
    EN,
    RST);
  input [31:0]D;
  output [31:0]Q;
  input CLK;
  input EN;
  input RST;

  wire CLK;
  wire [31:0]D;
  wire EN;
  wire [31:0]Q;
  wire RST;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[0].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[0]),
        .Q(Q[0]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[10].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[10]),
        .Q(Q[10]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[11].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[11]),
        .Q(Q[11]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[12].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[12]),
        .Q(Q[12]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[13].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[13]),
        .Q(Q[13]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[14].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[14]),
        .Q(Q[14]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[15].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[15]),
        .Q(Q[15]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[16].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[16]),
        .Q(Q[16]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[17].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[17]),
        .Q(Q[17]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[18].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[18]),
        .Q(Q[18]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[19].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[19]),
        .Q(Q[19]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[1].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[1]),
        .Q(Q[1]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[20].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[20]),
        .Q(Q[20]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[21].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[21]),
        .Q(Q[21]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[22].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[22]),
        .Q(Q[22]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[23].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[23]),
        .Q(Q[23]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[24].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[24]),
        .Q(Q[24]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[25].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[25]),
        .Q(Q[25]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[26].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[26]),
        .Q(Q[26]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[27].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[27]),
        .Q(Q[27]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[28].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[28]),
        .Q(Q[28]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[29].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[29]),
        .Q(Q[29]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[2].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[2]),
        .Q(Q[2]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[30].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[30]),
        .Q(Q[30]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[31].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[31]),
        .Q(Q[31]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[3].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[3]),
        .Q(Q[3]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[4].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[4]),
        .Q(Q[4]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[5].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[5]),
        .Q(Q[5]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[6].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[6]),
        .Q(Q[6]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[7].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[7]),
        .Q(Q[7]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[8].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[8]),
        .Q(Q[8]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[9].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[9]),
        .Q(Q[9]),
        .R(RST));
endmodule

(* ORIG_REF_NAME = "RegisterFDRE" *) 
module design_1_BIKE_0_0_RegisterFDRE__parameterized0_6
   (\SEL_ADDR_reg[1] ,
    Q,
    \SEL_ADDR_reg[1]_0 ,
    \SEL_ADDR_reg[1]_1 ,
    \SEL_ADDR_reg[1]_2 ,
    \SEL_ADDR_reg[1]_3 ,
    \SEL_ADDR_reg[1]_4 ,
    SQU_DOUT_OUT,
    RAMB36E1_inst,
    SEL_ADDR,
    RAMB36E1_inst_0,
    p_1_in,
    RAMB36E1_inst_1,
    RAMB36E1_inst_i_63__0,
    RAMB36E1_inst_i_63__0_0,
    RESET,
    REG_EN,
    \REG[31].FF_0 ,
    CLK);
  output \SEL_ADDR_reg[1] ;
  output [7:0]Q;
  output \SEL_ADDR_reg[1]_0 ;
  output \SEL_ADDR_reg[1]_1 ;
  output \SEL_ADDR_reg[1]_2 ;
  output \SEL_ADDR_reg[1]_3 ;
  output \SEL_ADDR_reg[1]_4 ;
  output [10:0]SQU_DOUT_OUT;
  input RAMB36E1_inst;
  input [1:0]SEL_ADDR;
  input RAMB36E1_inst_0;
  input p_1_in;
  input RAMB36E1_inst_1;
  input RAMB36E1_inst_i_63__0;
  input RAMB36E1_inst_i_63__0_0;
  input RESET;
  input [0:0]REG_EN;
  input [31:0]\REG[31].FF_0 ;
  input CLK;

  wire CLK;
  wire [7:0]Q;
  wire RAMB36E1_inst;
  wire RAMB36E1_inst_0;
  wire RAMB36E1_inst_1;
  wire RAMB36E1_inst_i_63__0;
  wire RAMB36E1_inst_i_63__0_0;
  wire [29:0]REG1_OUT;
  wire [31:0]\REG[31].FF_0 ;
  wire [0:0]REG_EN;
  wire RESET;
  wire [1:0]SEL_ADDR;
  wire \SEL_ADDR_reg[1] ;
  wire \SEL_ADDR_reg[1]_0 ;
  wire \SEL_ADDR_reg[1]_1 ;
  wire \SEL_ADDR_reg[1]_2 ;
  wire \SEL_ADDR_reg[1]_3 ;
  wire \SEL_ADDR_reg[1]_4 ;
  wire [10:0]SQU_DOUT_OUT;
  wire p_1_in;

  LUT5 #(
    .INIT(32'h28082000)) 
    RAMB36E1_inst_i_134
       (.I0(RAMB36E1_inst),
        .I1(SEL_ADDR[1]),
        .I2(SEL_ADDR[0]),
        .I3(REG1_OUT[17]),
        .I4(REG1_OUT[1]),
        .O(\SEL_ADDR_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h28082000)) 
    RAMB36E1_inst_i_140
       (.I0(RAMB36E1_inst),
        .I1(SEL_ADDR[1]),
        .I2(SEL_ADDR[0]),
        .I3(REG1_OUT[16]),
        .I4(REG1_OUT[0]),
        .O(\SEL_ADDR_reg[1] ));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_205
       (.I0(REG1_OUT[13]),
        .I1(RAMB36E1_inst_i_63__0),
        .I2(REG1_OUT[29]),
        .I3(RAMB36E1_inst_i_63__0_0),
        .O(SQU_DOUT_OUT[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_233
       (.I0(REG1_OUT[11]),
        .I1(RAMB36E1_inst_i_63__0),
        .I2(REG1_OUT[27]),
        .I3(RAMB36E1_inst_i_63__0_0),
        .O(SQU_DOUT_OUT[9]));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_248
       (.I0(REG1_OUT[10]),
        .I1(RAMB36E1_inst_i_63__0),
        .I2(REG1_OUT[26]),
        .I3(RAMB36E1_inst_i_63__0_0),
        .O(SQU_DOUT_OUT[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_262
       (.I0(Q[0]),
        .I1(RAMB36E1_inst_i_63__0),
        .I2(Q[4]),
        .I3(RAMB36E1_inst_i_63__0_0),
        .O(SQU_DOUT_OUT[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_275
       (.I0(REG1_OUT[8]),
        .I1(RAMB36E1_inst_i_63__0),
        .I2(REG1_OUT[24]),
        .I3(RAMB36E1_inst_i_63__0_0),
        .O(SQU_DOUT_OUT[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_286
       (.I0(REG1_OUT[7]),
        .I1(RAMB36E1_inst_i_63__0),
        .I2(REG1_OUT[23]),
        .I3(RAMB36E1_inst_i_63__0_0),
        .O(SQU_DOUT_OUT[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_296
       (.I0(REG1_OUT[6]),
        .I1(RAMB36E1_inst_i_63__0),
        .I2(REG1_OUT[22]),
        .I3(RAMB36E1_inst_i_63__0_0),
        .O(SQU_DOUT_OUT[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_305
       (.I0(REG1_OUT[5]),
        .I1(RAMB36E1_inst_i_63__0),
        .I2(REG1_OUT[21]),
        .I3(RAMB36E1_inst_i_63__0_0),
        .O(SQU_DOUT_OUT[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_317
       (.I0(REG1_OUT[4]),
        .I1(RAMB36E1_inst_i_63__0),
        .I2(REG1_OUT[20]),
        .I3(RAMB36E1_inst_i_63__0_0),
        .O(SQU_DOUT_OUT[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_325
       (.I0(REG1_OUT[3]),
        .I1(RAMB36E1_inst_i_63__0),
        .I2(REG1_OUT[19]),
        .I3(RAMB36E1_inst_i_63__0_0),
        .O(SQU_DOUT_OUT[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_332
       (.I0(REG1_OUT[2]),
        .I1(RAMB36E1_inst_i_63__0),
        .I2(REG1_OUT[18]),
        .I3(RAMB36E1_inst_i_63__0_0),
        .O(SQU_DOUT_OUT[0]));
  LUT6 #(
    .INIT(64'h0110001001000000)) 
    RAMB36E1_inst_i_88
       (.I0(RAMB36E1_inst_0),
        .I1(p_1_in),
        .I2(SEL_ADDR[1]),
        .I3(SEL_ADDR[0]),
        .I4(REG1_OUT[17]),
        .I5(REG1_OUT[1]),
        .O(\SEL_ADDR_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h0110001001000000)) 
    RAMB36E1_inst_i_88__0
       (.I0(RAMB36E1_inst_1),
        .I1(p_1_in),
        .I2(SEL_ADDR[1]),
        .I3(SEL_ADDR[0]),
        .I4(REG1_OUT[17]),
        .I5(REG1_OUT[1]),
        .O(\SEL_ADDR_reg[1]_4 ));
  LUT6 #(
    .INIT(64'h0110001001000000)) 
    RAMB36E1_inst_i_90__0
       (.I0(RAMB36E1_inst_0),
        .I1(p_1_in),
        .I2(SEL_ADDR[1]),
        .I3(SEL_ADDR[0]),
        .I4(REG1_OUT[16]),
        .I5(REG1_OUT[0]),
        .O(\SEL_ADDR_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0110001001000000)) 
    RAMB36E1_inst_i_90__1
       (.I0(RAMB36E1_inst_1),
        .I1(p_1_in),
        .I2(SEL_ADDR[1]),
        .I3(SEL_ADDR[0]),
        .I4(REG1_OUT[16]),
        .I5(REG1_OUT[0]),
        .O(\SEL_ADDR_reg[1]_3 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[0].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [0]),
        .Q(REG1_OUT[0]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[10].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [10]),
        .Q(REG1_OUT[10]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[11].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [11]),
        .Q(REG1_OUT[11]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[12].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [12]),
        .Q(Q[1]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[13].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [13]),
        .Q(REG1_OUT[13]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[14].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [14]),
        .Q(Q[2]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[15].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [15]),
        .Q(Q[3]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[16].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [16]),
        .Q(REG1_OUT[16]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[17].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [17]),
        .Q(REG1_OUT[17]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[18].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [18]),
        .Q(REG1_OUT[18]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[19].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [19]),
        .Q(REG1_OUT[19]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[1].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [1]),
        .Q(REG1_OUT[1]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[20].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [20]),
        .Q(REG1_OUT[20]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[21].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [21]),
        .Q(REG1_OUT[21]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[22].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [22]),
        .Q(REG1_OUT[22]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[23].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [23]),
        .Q(REG1_OUT[23]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[24].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [24]),
        .Q(REG1_OUT[24]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[25].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [25]),
        .Q(Q[4]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[26].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [26]),
        .Q(REG1_OUT[26]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[27].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [27]),
        .Q(REG1_OUT[27]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[28].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [28]),
        .Q(Q[5]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[29].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [29]),
        .Q(REG1_OUT[29]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[2].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [2]),
        .Q(REG1_OUT[2]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[30].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [30]),
        .Q(Q[6]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[31].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [31]),
        .Q(Q[7]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[3].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [3]),
        .Q(REG1_OUT[3]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[4].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [4]),
        .Q(REG1_OUT[4]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[5].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [5]),
        .Q(REG1_OUT[5]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[6].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [6]),
        .Q(REG1_OUT[6]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[7].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [7]),
        .Q(REG1_OUT[7]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[8].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [8]),
        .Q(REG1_OUT[8]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[9].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [9]),
        .Q(Q[0]),
        .R(RESET));
endmodule

(* ORIG_REF_NAME = "RegisterFDRE" *) 
module design_1_BIKE_0_0_RegisterFDRE__parameterized0__10
   (\SEL_ADDR_reg[1] ,
    Q,
    \SEL_ADDR_reg[1]_0 ,
    \SEL_ADDR_reg[1]_1 ,
    SQU_DOUT_OUT,
    RAMB36E1_inst,
    SEL_ADDR,
    RAMB36E1_inst_0,
    p_1_in,
    RAMB36E1_inst_1,
    RAMB36E1_inst_i_66__1,
    RAMB36E1_inst_i_66__1_0,
    RESET,
    REG_EN,
    \REG[31].FF_0 ,
    CLK);
  output \SEL_ADDR_reg[1] ;
  output [7:0]Q;
  output \SEL_ADDR_reg[1]_0 ;
  output \SEL_ADDR_reg[1]_1 ;
  output [10:0]SQU_DOUT_OUT;
  input RAMB36E1_inst;
  input [1:0]SEL_ADDR;
  input RAMB36E1_inst_0;
  input p_1_in;
  input RAMB36E1_inst_1;
  input RAMB36E1_inst_i_66__1;
  input RAMB36E1_inst_i_66__1_0;
  input RESET;
  input [0:0]REG_EN;
  input [29:0]\REG[31].FF_0 ;
  input CLK;

  wire CLK;
  wire [7:0]Q;
  wire RAMB36E1_inst;
  wire RAMB36E1_inst_0;
  wire RAMB36E1_inst_1;
  wire RAMB36E1_inst_i_66__1;
  wire RAMB36E1_inst_i_66__1_0;
  wire [29:2]REG0_OUT;
  wire [29:0]\REG[31].FF_0 ;
  wire [0:0]REG_EN;
  wire RESET;
  wire [1:0]SEL_ADDR;
  wire \SEL_ADDR_reg[1] ;
  wire \SEL_ADDR_reg[1]_0 ;
  wire \SEL_ADDR_reg[1]_1 ;
  wire [10:0]SQU_DOUT_OUT;
  wire p_1_in;

  LUT5 #(
    .INIT(32'h28082000)) 
    RAMB36E1_inst_i_137
       (.I0(RAMB36E1_inst),
        .I1(SEL_ADDR[1]),
        .I2(SEL_ADDR[0]),
        .I3(REG0_OUT[2]),
        .I4(REG0_OUT[18]),
        .O(\SEL_ADDR_reg[1] ));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_224
       (.I0(REG0_OUT[29]),
        .I1(RAMB36E1_inst_i_66__1),
        .I2(REG0_OUT[13]),
        .I3(RAMB36E1_inst_i_66__1_0),
        .O(SQU_DOUT_OUT[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_241
       (.I0(REG0_OUT[28]),
        .I1(RAMB36E1_inst_i_66__1),
        .I2(REG0_OUT[12]),
        .I3(RAMB36E1_inst_i_66__1_0),
        .O(SQU_DOUT_OUT[9]));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_256
       (.I0(REG0_OUT[27]),
        .I1(RAMB36E1_inst_i_66__1),
        .I2(REG0_OUT[11]),
        .I3(RAMB36E1_inst_i_66__1_0),
        .O(SQU_DOUT_OUT[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_268
       (.I0(REG0_OUT[26]),
        .I1(RAMB36E1_inst_i_66__1),
        .I2(REG0_OUT[10]),
        .I3(RAMB36E1_inst_i_66__1_0),
        .O(SQU_DOUT_OUT[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_281
       (.I0(Q[5]),
        .I1(RAMB36E1_inst_i_66__1),
        .I2(Q[0]),
        .I3(RAMB36E1_inst_i_66__1_0),
        .O(SQU_DOUT_OUT[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_291
       (.I0(REG0_OUT[24]),
        .I1(RAMB36E1_inst_i_66__1),
        .I2(REG0_OUT[8]),
        .I3(RAMB36E1_inst_i_66__1_0),
        .O(SQU_DOUT_OUT[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_301
       (.I0(REG0_OUT[23]),
        .I1(RAMB36E1_inst_i_66__1),
        .I2(REG0_OUT[7]),
        .I3(RAMB36E1_inst_i_66__1_0),
        .O(SQU_DOUT_OUT[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_310
       (.I0(REG0_OUT[22]),
        .I1(RAMB36E1_inst_i_66__1),
        .I2(REG0_OUT[6]),
        .I3(RAMB36E1_inst_i_66__1_0),
        .O(SQU_DOUT_OUT[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_321
       (.I0(REG0_OUT[21]),
        .I1(RAMB36E1_inst_i_66__1),
        .I2(REG0_OUT[5]),
        .I3(RAMB36E1_inst_i_66__1_0),
        .O(SQU_DOUT_OUT[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_328
       (.I0(REG0_OUT[20]),
        .I1(RAMB36E1_inst_i_66__1),
        .I2(REG0_OUT[4]),
        .I3(RAMB36E1_inst_i_66__1_0),
        .O(SQU_DOUT_OUT[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    RAMB36E1_inst_i_336
       (.I0(REG0_OUT[19]),
        .I1(RAMB36E1_inst_i_66__1),
        .I2(REG0_OUT[3]),
        .I3(RAMB36E1_inst_i_66__1_0),
        .O(SQU_DOUT_OUT[0]));
  LUT6 #(
    .INIT(64'h0110001001000000)) 
    RAMB36E1_inst_i_89
       (.I0(RAMB36E1_inst_0),
        .I1(p_1_in),
        .I2(SEL_ADDR[1]),
        .I3(SEL_ADDR[0]),
        .I4(REG0_OUT[2]),
        .I5(REG0_OUT[18]),
        .O(\SEL_ADDR_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0110001001000000)) 
    RAMB36E1_inst_i_89__0
       (.I0(RAMB36E1_inst_1),
        .I1(p_1_in),
        .I2(SEL_ADDR[1]),
        .I3(SEL_ADDR[0]),
        .I4(REG0_OUT[2]),
        .I5(REG0_OUT[18]),
        .O(\SEL_ADDR_reg[1]_1 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[10].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [8]),
        .Q(REG0_OUT[10]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[11].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [9]),
        .Q(REG0_OUT[11]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[12].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [10]),
        .Q(REG0_OUT[12]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[13].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [11]),
        .Q(REG0_OUT[13]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[14].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [12]),
        .Q(Q[1]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[15].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [13]),
        .Q(Q[2]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[16].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [14]),
        .Q(Q[3]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[17].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [15]),
        .Q(Q[4]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[18].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [16]),
        .Q(REG0_OUT[18]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[19].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [17]),
        .Q(REG0_OUT[19]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[20].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [18]),
        .Q(REG0_OUT[20]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[21].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [19]),
        .Q(REG0_OUT[21]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[22].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [20]),
        .Q(REG0_OUT[22]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[23].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [21]),
        .Q(REG0_OUT[23]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[24].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [22]),
        .Q(REG0_OUT[24]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[25].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [23]),
        .Q(Q[5]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[26].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [24]),
        .Q(REG0_OUT[26]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[27].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [25]),
        .Q(REG0_OUT[27]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[28].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [26]),
        .Q(REG0_OUT[28]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[29].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [27]),
        .Q(REG0_OUT[29]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[2].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [0]),
        .Q(REG0_OUT[2]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[30].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [28]),
        .Q(Q[6]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[31].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [29]),
        .Q(Q[7]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[3].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [1]),
        .Q(REG0_OUT[3]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[4].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [2]),
        .Q(REG0_OUT[4]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[5].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [3]),
        .Q(REG0_OUT[5]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[6].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [4]),
        .Q(REG0_OUT[6]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[7].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [5]),
        .Q(REG0_OUT[7]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[8].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [6]),
        .Q(REG0_OUT[8]),
        .R(RESET));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[9].FF 
       (.C(CLK),
        .CE(REG_EN),
        .D(\REG[31].FF_0 [7]),
        .Q(Q[0]),
        .R(RESET));
endmodule

(* ORIG_REF_NAME = "RegisterFDRE" *) (* SIZE = "32" *) 
module design_1_BIKE_0_0_RegisterFDRE__parameterized0__3
   (D,
    Q,
    CLK,
    EN,
    RST);
  input [31:0]D;
  output [31:0]Q;
  input CLK;
  input EN;
  input RST;

  wire CLK;
  wire [31:0]D;
  wire EN;
  wire [31:0]Q;
  wire RST;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[0].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[0]),
        .Q(Q[0]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[10].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[10]),
        .Q(Q[10]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[11].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[11]),
        .Q(Q[11]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[12].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[12]),
        .Q(Q[12]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[13].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[13]),
        .Q(Q[13]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[14].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[14]),
        .Q(Q[14]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[15].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[15]),
        .Q(Q[15]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[16].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[16]),
        .Q(Q[16]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[17].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[17]),
        .Q(Q[17]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[18].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[18]),
        .Q(Q[18]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[19].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[19]),
        .Q(Q[19]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[1].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[1]),
        .Q(Q[1]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[20].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[20]),
        .Q(Q[20]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[21].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[21]),
        .Q(Q[21]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[22].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[22]),
        .Q(Q[22]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[23].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[23]),
        .Q(Q[23]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[24].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[24]),
        .Q(Q[24]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[25].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[25]),
        .Q(Q[25]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[26].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[26]),
        .Q(Q[26]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[27].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[27]),
        .Q(Q[27]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[28].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[28]),
        .Q(Q[28]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[29].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[29]),
        .Q(Q[29]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[2].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[2]),
        .Q(Q[2]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[30].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[30]),
        .Q(Q[30]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[31].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[31]),
        .Q(Q[31]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[3].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[3]),
        .Q(Q[3]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[4].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[4]),
        .Q(Q[4]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[5].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[5]),
        .Q(Q[5]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[6].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[6]),
        .Q(Q[6]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[7].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[7]),
        .Q(Q[7]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[8].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[8]),
        .Q(Q[8]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[9].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[9]),
        .Q(Q[9]),
        .R(RST));
endmodule

(* ORIG_REF_NAME = "RegisterFDRE" *) (* SIZE = "32" *) 
module design_1_BIKE_0_0_RegisterFDRE__parameterized0__4
   (D,
    Q,
    CLK,
    EN,
    RST);
  input [31:0]D;
  output [31:0]Q;
  input CLK;
  input EN;
  input RST;

  wire CLK;
  wire [31:0]D;
  wire EN;
  wire [31:0]Q;
  wire RST;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[0].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[0]),
        .Q(Q[0]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[10].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[10]),
        .Q(Q[10]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[11].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[11]),
        .Q(Q[11]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[12].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[12]),
        .Q(Q[12]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[13].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[13]),
        .Q(Q[13]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[14].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[14]),
        .Q(Q[14]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[15].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[15]),
        .Q(Q[15]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[16].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[16]),
        .Q(Q[16]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[17].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[17]),
        .Q(Q[17]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[18].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[18]),
        .Q(Q[18]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[19].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[19]),
        .Q(Q[19]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[1].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[1]),
        .Q(Q[1]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[20].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[20]),
        .Q(Q[20]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[21].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[21]),
        .Q(Q[21]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[22].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[22]),
        .Q(Q[22]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[23].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[23]),
        .Q(Q[23]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[24].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[24]),
        .Q(Q[24]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[25].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[25]),
        .Q(Q[25]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[26].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[26]),
        .Q(Q[26]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[27].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[27]),
        .Q(Q[27]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[28].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[28]),
        .Q(Q[28]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[29].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[29]),
        .Q(Q[29]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[2].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[2]),
        .Q(Q[2]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[30].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[30]),
        .Q(Q[30]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[31].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[31]),
        .Q(Q[31]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[3].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[3]),
        .Q(Q[3]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[4].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[4]),
        .Q(Q[4]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[5].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[5]),
        .Q(Q[5]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[6].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[6]),
        .Q(Q[6]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[7].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[7]),
        .Q(Q[7]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[8].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[8]),
        .Q(Q[8]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[9].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[9]),
        .Q(Q[9]),
        .R(RST));
endmodule

(* ORIG_REF_NAME = "RegisterFDRE" *) (* SIZE = "32" *) 
module design_1_BIKE_0_0_RegisterFDRE__parameterized0__5
   (D,
    Q,
    CLK,
    EN,
    RST);
  input [31:0]D;
  output [31:0]Q;
  input CLK;
  input EN;
  input RST;

  wire CLK;
  wire [31:0]D;
  wire EN;
  wire [31:0]Q;
  wire RST;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[0].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[0]),
        .Q(Q[0]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[10].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[10]),
        .Q(Q[10]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[11].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[11]),
        .Q(Q[11]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[12].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[12]),
        .Q(Q[12]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[13].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[13]),
        .Q(Q[13]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[14].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[14]),
        .Q(Q[14]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[15].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[15]),
        .Q(Q[15]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[16].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[16]),
        .Q(Q[16]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[17].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[17]),
        .Q(Q[17]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[18].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[18]),
        .Q(Q[18]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[19].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[19]),
        .Q(Q[19]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[1].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[1]),
        .Q(Q[1]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[20].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[20]),
        .Q(Q[20]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[21].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[21]),
        .Q(Q[21]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[22].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[22]),
        .Q(Q[22]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[23].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[23]),
        .Q(Q[23]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[24].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[24]),
        .Q(Q[24]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[25].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[25]),
        .Q(Q[25]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[26].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[26]),
        .Q(Q[26]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[27].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[27]),
        .Q(Q[27]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[28].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[28]),
        .Q(Q[28]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[29].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[29]),
        .Q(Q[29]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[2].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[2]),
        .Q(Q[2]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[30].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[30]),
        .Q(Q[30]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[31].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[31]),
        .Q(Q[31]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[3].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[3]),
        .Q(Q[3]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[4].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[4]),
        .Q(Q[4]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[5].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[5]),
        .Q(Q[5]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[6].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[6]),
        .Q(Q[6]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[7].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[7]),
        .Q(Q[7]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[8].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[8]),
        .Q(Q[8]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[9].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[9]),
        .Q(Q[9]),
        .R(RST));
endmodule

(* ORIG_REF_NAME = "RegisterFDRE" *) (* SIZE = "32" *) 
module design_1_BIKE_0_0_RegisterFDRE__parameterized0__6
   (D,
    Q,
    CLK,
    EN,
    RST);
  input [31:0]D;
  output [31:0]Q;
  input CLK;
  input EN;
  input RST;

  wire CLK;
  wire [31:0]D;
  wire EN;
  wire [31:0]Q;
  wire RST;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[0].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[0]),
        .Q(Q[0]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[10].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[10]),
        .Q(Q[10]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[11].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[11]),
        .Q(Q[11]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[12].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[12]),
        .Q(Q[12]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[13].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[13]),
        .Q(Q[13]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[14].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[14]),
        .Q(Q[14]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[15].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[15]),
        .Q(Q[15]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[16].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[16]),
        .Q(Q[16]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[17].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[17]),
        .Q(Q[17]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[18].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[18]),
        .Q(Q[18]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[19].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[19]),
        .Q(Q[19]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[1].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[1]),
        .Q(Q[1]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[20].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[20]),
        .Q(Q[20]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[21].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[21]),
        .Q(Q[21]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[22].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[22]),
        .Q(Q[22]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[23].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[23]),
        .Q(Q[23]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[24].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[24]),
        .Q(Q[24]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[25].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[25]),
        .Q(Q[25]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[26].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[26]),
        .Q(Q[26]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[27].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[27]),
        .Q(Q[27]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[28].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[28]),
        .Q(Q[28]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[29].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[29]),
        .Q(Q[29]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[2].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[2]),
        .Q(Q[2]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[30].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[30]),
        .Q(Q[30]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[31].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[31]),
        .Q(Q[31]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[3].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[3]),
        .Q(Q[3]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[4].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[4]),
        .Q(Q[4]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[5].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[5]),
        .Q(Q[5]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[6].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[6]),
        .Q(Q[6]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[7].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[7]),
        .Q(Q[7]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[8].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[8]),
        .Q(Q[8]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[9].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[9]),
        .Q(Q[9]),
        .R(RST));
endmodule

(* ORIG_REF_NAME = "RegisterFDRE" *) (* SIZE = "32" *) 
module design_1_BIKE_0_0_RegisterFDRE__parameterized0__7
   (D,
    Q,
    CLK,
    EN,
    RST);
  input [31:0]D;
  output [31:0]Q;
  input CLK;
  input EN;
  input RST;

  wire CLK;
  wire [31:0]D;
  wire EN;
  wire [31:0]Q;
  wire RST;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[0].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[0]),
        .Q(Q[0]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[10].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[10]),
        .Q(Q[10]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[11].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[11]),
        .Q(Q[11]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[12].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[12]),
        .Q(Q[12]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[13].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[13]),
        .Q(Q[13]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[14].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[14]),
        .Q(Q[14]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[15].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[15]),
        .Q(Q[15]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[16].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[16]),
        .Q(Q[16]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[17].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[17]),
        .Q(Q[17]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[18].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[18]),
        .Q(Q[18]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[19].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[19]),
        .Q(Q[19]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[1].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[1]),
        .Q(Q[1]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[20].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[20]),
        .Q(Q[20]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[21].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[21]),
        .Q(Q[21]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[22].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[22]),
        .Q(Q[22]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[23].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[23]),
        .Q(Q[23]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[24].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[24]),
        .Q(Q[24]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[25].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[25]),
        .Q(Q[25]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[26].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[26]),
        .Q(Q[26]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[27].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[27]),
        .Q(Q[27]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[28].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[28]),
        .Q(Q[28]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[29].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[29]),
        .Q(Q[29]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[2].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[2]),
        .Q(Q[2]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[30].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[30]),
        .Q(Q[30]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[31].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[31]),
        .Q(Q[31]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[3].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[3]),
        .Q(Q[3]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[4].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[4]),
        .Q(Q[4]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[5].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[5]),
        .Q(Q[5]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[6].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[6]),
        .Q(Q[6]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[7].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[7]),
        .Q(Q[7]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[8].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[8]),
        .Q(Q[8]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[9].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[9]),
        .Q(Q[9]),
        .R(RST));
endmodule

(* ORIG_REF_NAME = "RegisterFDRE" *) (* SIZE = "32" *) 
module design_1_BIKE_0_0_RegisterFDRE__parameterized0__8
   (D,
    Q,
    CLK,
    EN,
    RST);
  input [31:0]D;
  output [31:0]Q;
  input CLK;
  input EN;
  input RST;

  wire CLK;
  wire [31:0]D;
  wire EN;
  wire [31:0]Q;
  wire RST;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[0].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[0]),
        .Q(Q[0]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[10].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[10]),
        .Q(Q[10]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[11].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[11]),
        .Q(Q[11]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[12].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[12]),
        .Q(Q[12]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[13].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[13]),
        .Q(Q[13]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[14].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[14]),
        .Q(Q[14]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[15].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[15]),
        .Q(Q[15]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[16].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[16]),
        .Q(Q[16]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[17].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[17]),
        .Q(Q[17]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[18].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[18]),
        .Q(Q[18]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[19].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[19]),
        .Q(Q[19]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[1].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[1]),
        .Q(Q[1]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[20].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[20]),
        .Q(Q[20]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[21].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[21]),
        .Q(Q[21]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[22].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[22]),
        .Q(Q[22]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[23].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[23]),
        .Q(Q[23]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[24].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[24]),
        .Q(Q[24]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[25].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[25]),
        .Q(Q[25]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[26].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[26]),
        .Q(Q[26]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[27].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[27]),
        .Q(Q[27]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[28].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[28]),
        .Q(Q[28]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[29].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[29]),
        .Q(Q[29]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[2].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[2]),
        .Q(Q[2]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[30].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[30]),
        .Q(Q[30]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[31].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[31]),
        .Q(Q[31]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[3].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[3]),
        .Q(Q[3]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[4].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[4]),
        .Q(Q[4]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[5].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[5]),
        .Q(Q[5]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[6].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[6]),
        .Q(Q[6]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[7].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[7]),
        .Q(Q[7]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[8].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[8]),
        .Q(Q[8]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[9].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[9]),
        .Q(Q[9]),
        .R(RST));
endmodule

(* ORIG_REF_NAME = "RegisterFDRE" *) (* SIZE = "32" *) 
module design_1_BIKE_0_0_RegisterFDRE__parameterized0__9
   (D,
    Q,
    CLK,
    EN,
    RST);
  input [31:0]D;
  output [31:0]Q;
  input CLK;
  input EN;
  input RST;

  wire CLK;
  wire [31:0]D;
  wire EN;
  wire [31:0]Q;
  wire RST;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[0].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[0]),
        .Q(Q[0]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[10].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[10]),
        .Q(Q[10]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[11].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[11]),
        .Q(Q[11]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[12].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[12]),
        .Q(Q[12]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[13].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[13]),
        .Q(Q[13]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[14].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[14]),
        .Q(Q[14]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[15].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[15]),
        .Q(Q[15]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[16].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[16]),
        .Q(Q[16]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[17].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[17]),
        .Q(Q[17]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[18].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[18]),
        .Q(Q[18]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[19].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[19]),
        .Q(Q[19]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[1].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[1]),
        .Q(Q[1]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[20].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[20]),
        .Q(Q[20]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[21].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[21]),
        .Q(Q[21]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[22].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[22]),
        .Q(Q[22]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[23].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[23]),
        .Q(Q[23]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[24].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[24]),
        .Q(Q[24]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[25].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[25]),
        .Q(Q[25]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[26].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[26]),
        .Q(Q[26]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[27].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[27]),
        .Q(Q[27]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[28].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[28]),
        .Q(Q[28]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[29].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[29]),
        .Q(Q[29]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[2].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[2]),
        .Q(Q[2]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[30].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[30]),
        .Q(Q[30]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[31].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[31]),
        .Q(Q[31]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[3].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[3]),
        .Q(Q[3]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[4].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[4]),
        .Q(Q[4]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[5].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[5]),
        .Q(Q[5]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[6].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[6]),
        .Q(Q[6]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[7].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[7]),
        .Q(Q[7]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[8].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[8]),
        .Q(Q[8]),
        .R(RST));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[9].FF 
       (.C(CLK),
        .CE(EN),
        .D(D[9]),
        .Q(Q[9]),
        .R(RST));
endmodule

(* ORIG_REF_NAME = "RegisterFDRE" *) 
module design_1_BIKE_0_0_RegisterFDRE__parameterized1
   (MUL_MATRIX_DOUT,
    \REG[26].FF_0 ,
    RAMB36E1_inst,
    MUL_MATRIX_DIN,
    \REG[0].FF_0 ,
    \REG[0].FF_1 ,
    CLK);
  output [8:0]MUL_MATRIX_DOUT;
  output [21:0]\REG[26].FF_0 ;
  input RAMB36E1_inst;
  input [31:0]MUL_MATRIX_DIN;
  input \REG[0].FF_0 ;
  input \REG[0].FF_1 ;
  input CLK;

  wire CLK;
  wire [28:0]K_KEY0_MSBS_D;
  wire [31:0]MUL_MATRIX_DIN;
  wire [8:0]MUL_MATRIX_DOUT;
  wire RAMB36E1_inst;
  wire \REG[0].FF_0 ;
  wire \REG[0].FF_1 ;
  wire [21:0]\REG[26].FF_0 ;

  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RAMB36E1_inst_i_135
       (.I0(K_KEY0_MSBS_D[2]),
        .I1(RAMB36E1_inst),
        .I2(MUL_MATRIX_DIN[2]),
        .O(MUL_MATRIX_DOUT[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RAMB36E1_inst_i_138
       (.I0(K_KEY0_MSBS_D[1]),
        .I1(RAMB36E1_inst),
        .I2(MUL_MATRIX_DIN[1]),
        .O(MUL_MATRIX_DOUT[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAMB36E1_inst_i_141
       (.I0(K_KEY0_MSBS_D[0]),
        .I1(RAMB36E1_inst),
        .I2(MUL_MATRIX_DIN[0]),
        .O(MUL_MATRIX_DOUT[0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RAMB36E1_inst_i_67__1
       (.I0(K_KEY0_MSBS_D[28]),
        .I1(RAMB36E1_inst),
        .I2(MUL_MATRIX_DIN[28]),
        .O(MUL_MATRIX_DOUT[8]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RAMB36E1_inst_i_70__1
       (.I0(K_KEY0_MSBS_D[27]),
        .I1(RAMB36E1_inst),
        .I2(MUL_MATRIX_DIN[27]),
        .O(MUL_MATRIX_DOUT[7]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RAMB36E1_inst_i_72__1
       (.I0(\REG[26].FF_0 [15]),
        .I1(RAMB36E1_inst),
        .I2(MUL_MATRIX_DIN[18]),
        .O(MUL_MATRIX_DOUT[4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RAMB36E1_inst_i_75__1
       (.I0(\REG[26].FF_0 [12]),
        .I1(RAMB36E1_inst),
        .I2(MUL_MATRIX_DIN[15]),
        .O(MUL_MATRIX_DOUT[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RAMB36E1_inst_i_77__1
       (.I0(K_KEY0_MSBS_D[25]),
        .I1(RAMB36E1_inst),
        .I2(MUL_MATRIX_DIN[25]),
        .O(MUL_MATRIX_DOUT[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RAMB36E1_inst_i_80__1
       (.I0(K_KEY0_MSBS_D[24]),
        .I1(RAMB36E1_inst),
        .I2(MUL_MATRIX_DIN[24]),
        .O(MUL_MATRIX_DOUT[5]));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[0].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[3]),
        .Q(K_KEY0_MSBS_D[0]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[10].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[13]),
        .Q(\REG[26].FF_0 [7]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[11].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[14]),
        .Q(\REG[26].FF_0 [8]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[12].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[15]),
        .Q(\REG[26].FF_0 [9]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[13].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[16]),
        .Q(\REG[26].FF_0 [10]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[14].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[17]),
        .Q(\REG[26].FF_0 [11]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[15].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[18]),
        .Q(\REG[26].FF_0 [12]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[16].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[19]),
        .Q(\REG[26].FF_0 [13]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[17].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[20]),
        .Q(\REG[26].FF_0 [14]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[18].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[21]),
        .Q(\REG[26].FF_0 [15]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[19].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[22]),
        .Q(\REG[26].FF_0 [16]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[1].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[4]),
        .Q(K_KEY0_MSBS_D[1]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[20].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[23]),
        .Q(\REG[26].FF_0 [17]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[21].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[24]),
        .Q(\REG[26].FF_0 [18]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[22].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[25]),
        .Q(\REG[26].FF_0 [19]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[23].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[26]),
        .Q(\REG[26].FF_0 [20]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[24].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[27]),
        .Q(K_KEY0_MSBS_D[24]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[25].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[28]),
        .Q(K_KEY0_MSBS_D[25]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[26].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[29]),
        .Q(\REG[26].FF_0 [21]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[27].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[30]),
        .Q(K_KEY0_MSBS_D[27]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[28].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[31]),
        .Q(K_KEY0_MSBS_D[28]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[2].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[5]),
        .Q(K_KEY0_MSBS_D[2]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[3].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[6]),
        .Q(\REG[26].FF_0 [0]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[4].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[7]),
        .Q(\REG[26].FF_0 [1]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[5].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[8]),
        .Q(\REG[26].FF_0 [2]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[6].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[9]),
        .Q(\REG[26].FF_0 [3]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[7].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[10]),
        .Q(\REG[26].FF_0 [4]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[8].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[11]),
        .Q(\REG[26].FF_0 [5]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[9].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(MUL_MATRIX_DIN[12]),
        .Q(\REG[26].FF_0 [6]),
        .R(\REG[0].FF_0 ));
endmodule

(* ORIG_REF_NAME = "RegisterFDRE" *) 
module design_1_BIKE_0_0_RegisterFDRE__parameterized2
   (\REG[0].FF_0 ,
    Q,
    \REG[0].FF_1 ,
    \REG[0].FF_2 ,
    \REG[0].FF_3 ,
    \REG[0].FF_4 ,
    \REG[0].FF_5 ,
    \REG[0].FF_6 ,
    \REG[0].FF_7 ,
    \REG[0].FF_8 ,
    \REG[0].FF_9 ,
    \REG[0].FF_10 ,
    \REG[0].FF_11 ,
    \REG[0].FF_12 ,
    MUL_VECTOR_DIN,
    \REG[24].FF ,
    \REG[24].FF_0 ,
    \REG[23].FF ,
    \REG[22].FF_i_4 ,
    \REG[21].FF_i_5 ,
    \REG[20].FF_i_4 ,
    \REG[19].FF_i_6 ,
    \REG[18].FF_i_4 ,
    \REG[17].FF_i_4 ,
    \REG[16].FF_i_4 ,
    \REG[15].FF_i_6 ,
    \REG[14].FF_i_4 ,
    \REG[9].FF_i_4 ,
    \REG[7].FF_i_4 ,
    \REG[1].FF_0 ,
    \REG[1].FF_1 ,
    D,
    CLK);
  output \REG[0].FF_0 ;
  output [1:0]Q;
  output \REG[0].FF_1 ;
  output \REG[0].FF_2 ;
  output \REG[0].FF_3 ;
  output \REG[0].FF_4 ;
  output \REG[0].FF_5 ;
  output \REG[0].FF_6 ;
  output \REG[0].FF_7 ;
  output \REG[0].FF_8 ;
  output \REG[0].FF_9 ;
  output \REG[0].FF_10 ;
  output \REG[0].FF_11 ;
  output \REG[0].FF_12 ;
  input [0:0]MUL_VECTOR_DIN;
  input [12:0]\REG[24].FF ;
  input \REG[24].FF_0 ;
  input \REG[23].FF ;
  input \REG[22].FF_i_4 ;
  input \REG[21].FF_i_5 ;
  input \REG[20].FF_i_4 ;
  input \REG[19].FF_i_6 ;
  input \REG[18].FF_i_4 ;
  input \REG[17].FF_i_4 ;
  input \REG[16].FF_i_4 ;
  input \REG[15].FF_i_6 ;
  input \REG[14].FF_i_4 ;
  input \REG[9].FF_i_4 ;
  input \REG[7].FF_i_4 ;
  input \REG[1].FF_0 ;
  input \REG[1].FF_1 ;
  input [1:0]D;
  input CLK;

  wire CLK;
  wire [1:0]D;
  wire [0:0]MUL_VECTOR_DIN;
  wire [1:0]Q;
  wire \REG[0].FF_0 ;
  wire \REG[0].FF_1 ;
  wire \REG[0].FF_10 ;
  wire \REG[0].FF_11 ;
  wire \REG[0].FF_12 ;
  wire \REG[0].FF_2 ;
  wire \REG[0].FF_3 ;
  wire \REG[0].FF_4 ;
  wire \REG[0].FF_5 ;
  wire \REG[0].FF_6 ;
  wire \REG[0].FF_7 ;
  wire \REG[0].FF_8 ;
  wire \REG[0].FF_9 ;
  wire \REG[14].FF_i_4 ;
  wire \REG[15].FF_i_6 ;
  wire \REG[16].FF_i_4 ;
  wire \REG[17].FF_i_4 ;
  wire \REG[18].FF_i_4 ;
  wire \REG[19].FF_i_6 ;
  wire \REG[1].FF_0 ;
  wire \REG[1].FF_1 ;
  wire \REG[20].FF_i_4 ;
  wire \REG[21].FF_i_5 ;
  wire \REG[22].FF_i_4 ;
  wire \REG[23].FF ;
  wire [12:0]\REG[24].FF ;
  wire \REG[24].FF_0 ;
  wire \REG[7].FF_i_4 ;
  wire \REG[9].FF_i_4 ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[0].FF 
       (.C(CLK),
        .CE(\REG[1].FF_1 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(\REG[1].FF_0 ));
  LUT5 #(
    .INIT(32'hB8883000)) 
    \REG[14].FF_i_10 
       (.I0(MUL_VECTOR_DIN),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\REG[24].FF [2]),
        .I4(\REG[14].FF_i_4 ),
        .O(\REG[0].FF_10 ));
  LUT5 #(
    .INIT(32'h4777CFFF)) 
    \REG[15].FF_i_9 
       (.I0(MUL_VECTOR_DIN),
        .I1(Q[0]),
        .I2(\REG[24].FF [3]),
        .I3(Q[1]),
        .I4(\REG[15].FF_i_6 ),
        .O(\REG[0].FF_9 ));
  LUT5 #(
    .INIT(32'h4777CFFF)) 
    \REG[16].FF_i_7 
       (.I0(MUL_VECTOR_DIN),
        .I1(Q[0]),
        .I2(\REG[24].FF [4]),
        .I3(Q[1]),
        .I4(\REG[16].FF_i_4 ),
        .O(\REG[0].FF_8 ));
  LUT5 #(
    .INIT(32'h4777CFFF)) 
    \REG[17].FF_i_8 
       (.I0(MUL_VECTOR_DIN),
        .I1(Q[0]),
        .I2(\REG[24].FF [5]),
        .I3(Q[1]),
        .I4(\REG[17].FF_i_4 ),
        .O(\REG[0].FF_7 ));
  LUT5 #(
    .INIT(32'h4777CFFF)) 
    \REG[18].FF_i_7 
       (.I0(MUL_VECTOR_DIN),
        .I1(Q[0]),
        .I2(\REG[24].FF [6]),
        .I3(Q[1]),
        .I4(\REG[18].FF_i_4 ),
        .O(\REG[0].FF_6 ));
  LUT5 #(
    .INIT(32'hB8883000)) 
    \REG[19].FF_i_7 
       (.I0(MUL_VECTOR_DIN),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\REG[24].FF [7]),
        .I4(\REG[19].FF_i_6 ),
        .O(\REG[0].FF_5 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[1].FF 
       (.C(CLK),
        .CE(\REG[1].FF_1 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(\REG[1].FF_0 ));
  LUT5 #(
    .INIT(32'hB8883000)) 
    \REG[20].FF_i_6 
       (.I0(MUL_VECTOR_DIN),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\REG[24].FF [8]),
        .I4(\REG[20].FF_i_4 ),
        .O(\REG[0].FF_4 ));
  LUT5 #(
    .INIT(32'hB8883000)) 
    \REG[21].FF_i_8 
       (.I0(MUL_VECTOR_DIN),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\REG[24].FF [9]),
        .I4(\REG[21].FF_i_5 ),
        .O(\REG[0].FF_3 ));
  LUT5 #(
    .INIT(32'hB8883000)) 
    \REG[22].FF_i_5 
       (.I0(MUL_VECTOR_DIN),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\REG[24].FF [10]),
        .I4(\REG[22].FF_i_4 ),
        .O(\REG[0].FF_2 ));
  LUT5 #(
    .INIT(32'h4777CFFF)) 
    \REG[23].FF_i_3__1 
       (.I0(MUL_VECTOR_DIN),
        .I1(Q[0]),
        .I2(\REG[24].FF [11]),
        .I3(Q[1]),
        .I4(\REG[23].FF ),
        .O(\REG[0].FF_1 ));
  LUT5 #(
    .INIT(32'h4777CFFF)) 
    \REG[24].FF_i_3__1 
       (.I0(MUL_VECTOR_DIN),
        .I1(Q[0]),
        .I2(\REG[24].FF [12]),
        .I3(Q[1]),
        .I4(\REG[24].FF_0 ),
        .O(\REG[0].FF_0 ));
  LUT5 #(
    .INIT(32'h4777CFFF)) 
    \REG[7].FF_i_10 
       (.I0(MUL_VECTOR_DIN),
        .I1(Q[0]),
        .I2(\REG[24].FF [0]),
        .I3(Q[1]),
        .I4(\REG[7].FF_i_4 ),
        .O(\REG[0].FF_12 ));
  LUT5 #(
    .INIT(32'h4777CFFF)) 
    \REG[9].FF_i_9 
       (.I0(MUL_VECTOR_DIN),
        .I1(Q[0]),
        .I2(\REG[24].FF [1]),
        .I3(Q[1]),
        .I4(\REG[9].FF_i_4 ),
        .O(\REG[0].FF_11 ));
endmodule

(* ORIG_REF_NAME = "RegisterFDRE" *) 
module design_1_BIKE_0_0_RegisterFDRE__parameterized3
   (\REG[30].FF_0 ,
    \REG[0].FF_0 ,
    \REG[0].FF_1 ,
    \REG[30].FF_1 ,
    CLK);
  output [30:0]\REG[30].FF_0 ;
  input \REG[0].FF_0 ;
  input \REG[0].FF_1 ;
  input [30:0]\REG[30].FF_1 ;
  input CLK;

  wire CLK;
  wire \REG[0].FF_0 ;
  wire \REG[0].FF_1 ;
  wire [30:0]\REG[30].FF_0 ;
  wire [30:0]\REG[30].FF_1 ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[0].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [0]),
        .Q(\REG[30].FF_0 [0]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[10].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [10]),
        .Q(\REG[30].FF_0 [10]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[11].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [11]),
        .Q(\REG[30].FF_0 [11]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[12].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [12]),
        .Q(\REG[30].FF_0 [12]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[13].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [13]),
        .Q(\REG[30].FF_0 [13]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[14].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [14]),
        .Q(\REG[30].FF_0 [14]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[15].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [15]),
        .Q(\REG[30].FF_0 [15]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[16].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [16]),
        .Q(\REG[30].FF_0 [16]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[17].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [17]),
        .Q(\REG[30].FF_0 [17]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[18].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [18]),
        .Q(\REG[30].FF_0 [18]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[19].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [19]),
        .Q(\REG[30].FF_0 [19]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[1].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [1]),
        .Q(\REG[30].FF_0 [1]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[20].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [20]),
        .Q(\REG[30].FF_0 [20]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[21].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [21]),
        .Q(\REG[30].FF_0 [21]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[22].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [22]),
        .Q(\REG[30].FF_0 [22]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[23].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [23]),
        .Q(\REG[30].FF_0 [23]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[24].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [24]),
        .Q(\REG[30].FF_0 [24]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[25].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [25]),
        .Q(\REG[30].FF_0 [25]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[26].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [26]),
        .Q(\REG[30].FF_0 [26]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[27].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [27]),
        .Q(\REG[30].FF_0 [27]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[28].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [28]),
        .Q(\REG[30].FF_0 [28]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[29].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [29]),
        .Q(\REG[30].FF_0 [29]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[2].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [2]),
        .Q(\REG[30].FF_0 [2]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[30].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [30]),
        .Q(\REG[30].FF_0 [30]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[3].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [3]),
        .Q(\REG[30].FF_0 [3]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[4].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [4]),
        .Q(\REG[30].FF_0 [4]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[5].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [5]),
        .Q(\REG[30].FF_0 [5]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[6].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [6]),
        .Q(\REG[30].FF_0 [6]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[7].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [7]),
        .Q(\REG[30].FF_0 [7]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[8].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [8]),
        .Q(\REG[30].FF_0 [8]),
        .R(\REG[0].FF_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \REG[9].FF 
       (.C(CLK),
        .CE(\REG[0].FF_1 ),
        .D(\REG[30].FF_1 [9]),
        .Q(\REG[30].FF_0 [9]),
        .R(\REG[0].FF_0 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
