#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Oct  2 18:29:23 2025
# Process ID         : 34015
# Current directory  : /home/wang/RISC-V_FPGA_PROJECT/hardware/build
# Command line       : vivado
# Log file           : /home/wang/RISC-V_FPGA_PROJECT/hardware/build/vivado.log
# Journal file       : /home/wang/RISC-V_FPGA_PROJECT/hardware/build/vivado.jou
# Running On         : wang
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency      : 2995.201 MHz
# CPU Physical cores : 11
# CPU Logical cores  : 22
# Host memory        : 16561 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20856 MB
# Available Virtual  : 19775 MB
#-----------------------------------------------------------
start_gui
open_checkpoint /home/wang/fpga_labs_fa22-master/lab1/build/synth/z1top.dcp
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
close_design
open_checkpoint /home/wang/RISC-V_FPGA_PROJECT/hardware/build/synth/z1top.dcp
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
open_checkpoint /home/wang/RISC-V_FPGA_PROJECT/hardware/build/synth/z1top.dcp
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
open_checkpoint /home/wang/RISC-V_FPGA_PROJECT/hardware/build/impl/z1top_routed.dcp
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
