Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Mon Nov 25 22:29:59 2019
| Host         : eecs-digital-207 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file labkit_timing_summary_routed.rpt -pb labkit_timing_summary_routed.pb -rpx labkit_timing_summary_routed.rpx -warn_on_violation
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.461     -438.087                    507                 6000        0.037        0.000                      0                 6000        3.000        0.000                       0                  2241  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -1.461     -438.087                    507                 6000        0.037        0.000                      0                 6000        7.192        0.000                       0                  2237  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          507  Failing Endpoints,  Worst Slack       -1.461ns,  Total Violation     -438.087ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.461ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y3_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.008ns  (logic 6.393ns (39.937%)  route 9.615ns (60.063%))
  Logic Levels:           24  (CARRY4=14 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 13.884 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        1.805    -0.735    pg/clk_out1
    SLICE_X51Y43         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.316 f  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.866     0.551    pg/bpm_reg_n_0_[9]
    SLICE_X48Y45         LUT3 (Prop_lut3_I0_O)        0.299     0.850 r  pg/pixel_step_i_320/O
                         net (fo=4, routed)           0.726     1.575    pg/pixel_step_i_320_n_0
    SLICE_X47Y46         LUT4 (Prop_lut4_I3_O)        0.124     1.699 r  pg/pixel_step_i_324/O
                         net (fo=1, routed)           0.000     1.699    pg/pixel_step_i_324_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.097 r  pg/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     2.097    pg/pixel_step_reg_i_222_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.319 r  pg/pixel_step_reg_i_206/O[0]
                         net (fo=3, routed)           0.800     3.119    pg_n_673
    SLICE_X54Y47         LUT3 (Prop_lut3_I2_O)        0.299     3.418 r  pixel_step_i_220/O
                         net (fo=2, routed)           0.660     4.079    pixel_step_i_220_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I1_O)        0.124     4.203 r  pixel_step_i_147/O
                         net (fo=2, routed)           0.474     4.676    pixel_step_i_147_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.800 r  pixel_step_i_151/O
                         net (fo=1, routed)           0.000     4.800    pixel_step_i_151_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.333 r  pixel_step_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.333    pg/pixel_step_reg_i_82[0]
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.450 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.450    pg/pixel_step_reg_i_83_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.669 f  pg/pixel_step_reg_i_50/O[0]
                         net (fo=12, routed)          1.063     6.732    pg_n_723
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.295     7.027 r  pixel_step_i_272/O
                         net (fo=1, routed)           0.472     7.499    pixel_step_i_272_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.006 r  pixel_step_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_step_reg_i_193_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_step_reg_i_126/CO[3]
                         net (fo=1, routed)           0.001     8.121    pixel_step_reg_i_126_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.235 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     8.235    pixel_step_reg_i_76_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.474 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.738     9.212    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X51Y51         LUT3 (Prop_lut3_I2_O)        0.302     9.514 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.514    pg/notegen/pixel_step_i_72_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.915 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          1.272    11.187    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.124    11.311 f  pg/notegen/pixel_step_i_89/O
                         net (fo=1, routed)           0.431    11.741    pg/notegen/speed[1]
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.865 r  pg/notegen/pixel_step_i_40/O
                         net (fo=1, routed)           0.483    12.348    pg/notegen/pixel_step_i_40_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.898 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.899    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.016    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.133 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.133    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.312 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         1.278    14.590    pg/notegen/CO[0]
    SLICE_X37Y51         LUT6 (Prop_lut6_I4_O)        0.332    14.922 r  pg/notegen/y3[9]_i_1/O
                         net (fo=10, routed)          0.352    15.273    pg/notegen/y3[9]_i_1_n_0
    SLICE_X36Y52         FDSE                                         r  pg/notegen/y3_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        1.520    13.884    pg/notegen/clk_out1
    SLICE_X36Y52         FDSE                                         r  pg/notegen/y3_reg[2]/C
                         clock pessimism              0.487    14.372    
                         clock uncertainty           -0.130    14.242    
    SLICE_X36Y52         FDSE (Setup_fdse_C_S)       -0.429    13.813    pg/notegen/y3_reg[2]
  -------------------------------------------------------------------
                         required time                         13.813    
                         arrival time                         -15.273    
  -------------------------------------------------------------------
                         slack                                 -1.461    

Slack (VIOLATED) :        -1.461ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y3_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.008ns  (logic 6.393ns (39.937%)  route 9.615ns (60.063%))
  Logic Levels:           24  (CARRY4=14 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 13.884 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        1.805    -0.735    pg/clk_out1
    SLICE_X51Y43         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.316 f  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.866     0.551    pg/bpm_reg_n_0_[9]
    SLICE_X48Y45         LUT3 (Prop_lut3_I0_O)        0.299     0.850 r  pg/pixel_step_i_320/O
                         net (fo=4, routed)           0.726     1.575    pg/pixel_step_i_320_n_0
    SLICE_X47Y46         LUT4 (Prop_lut4_I3_O)        0.124     1.699 r  pg/pixel_step_i_324/O
                         net (fo=1, routed)           0.000     1.699    pg/pixel_step_i_324_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.097 r  pg/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     2.097    pg/pixel_step_reg_i_222_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.319 r  pg/pixel_step_reg_i_206/O[0]
                         net (fo=3, routed)           0.800     3.119    pg_n_673
    SLICE_X54Y47         LUT3 (Prop_lut3_I2_O)        0.299     3.418 r  pixel_step_i_220/O
                         net (fo=2, routed)           0.660     4.079    pixel_step_i_220_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I1_O)        0.124     4.203 r  pixel_step_i_147/O
                         net (fo=2, routed)           0.474     4.676    pixel_step_i_147_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.800 r  pixel_step_i_151/O
                         net (fo=1, routed)           0.000     4.800    pixel_step_i_151_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.333 r  pixel_step_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.333    pg/pixel_step_reg_i_82[0]
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.450 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.450    pg/pixel_step_reg_i_83_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.669 f  pg/pixel_step_reg_i_50/O[0]
                         net (fo=12, routed)          1.063     6.732    pg_n_723
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.295     7.027 r  pixel_step_i_272/O
                         net (fo=1, routed)           0.472     7.499    pixel_step_i_272_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.006 r  pixel_step_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_step_reg_i_193_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_step_reg_i_126/CO[3]
                         net (fo=1, routed)           0.001     8.121    pixel_step_reg_i_126_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.235 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     8.235    pixel_step_reg_i_76_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.474 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.738     9.212    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X51Y51         LUT3 (Prop_lut3_I2_O)        0.302     9.514 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.514    pg/notegen/pixel_step_i_72_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.915 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          1.272    11.187    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.124    11.311 f  pg/notegen/pixel_step_i_89/O
                         net (fo=1, routed)           0.431    11.741    pg/notegen/speed[1]
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.865 r  pg/notegen/pixel_step_i_40/O
                         net (fo=1, routed)           0.483    12.348    pg/notegen/pixel_step_i_40_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.898 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.899    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.016    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.133 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.133    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.312 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         1.278    14.590    pg/notegen/CO[0]
    SLICE_X37Y51         LUT6 (Prop_lut6_I4_O)        0.332    14.922 r  pg/notegen/y3[9]_i_1/O
                         net (fo=10, routed)          0.352    15.273    pg/notegen/y3[9]_i_1_n_0
    SLICE_X36Y52         FDSE                                         r  pg/notegen/y3_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        1.520    13.884    pg/notegen/clk_out1
    SLICE_X36Y52         FDSE                                         r  pg/notegen/y3_reg[3]/C
                         clock pessimism              0.487    14.372    
                         clock uncertainty           -0.130    14.242    
    SLICE_X36Y52         FDSE (Setup_fdse_C_S)       -0.429    13.813    pg/notegen/y3_reg[3]
  -------------------------------------------------------------------
                         required time                         13.813    
                         arrival time                         -15.273    
  -------------------------------------------------------------------
                         slack                                 -1.461    

Slack (VIOLATED) :        -1.461ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y3_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.008ns  (logic 6.393ns (39.937%)  route 9.615ns (60.063%))
  Logic Levels:           24  (CARRY4=14 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 13.884 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        1.805    -0.735    pg/clk_out1
    SLICE_X51Y43         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.316 f  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.866     0.551    pg/bpm_reg_n_0_[9]
    SLICE_X48Y45         LUT3 (Prop_lut3_I0_O)        0.299     0.850 r  pg/pixel_step_i_320/O
                         net (fo=4, routed)           0.726     1.575    pg/pixel_step_i_320_n_0
    SLICE_X47Y46         LUT4 (Prop_lut4_I3_O)        0.124     1.699 r  pg/pixel_step_i_324/O
                         net (fo=1, routed)           0.000     1.699    pg/pixel_step_i_324_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.097 r  pg/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     2.097    pg/pixel_step_reg_i_222_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.319 r  pg/pixel_step_reg_i_206/O[0]
                         net (fo=3, routed)           0.800     3.119    pg_n_673
    SLICE_X54Y47         LUT3 (Prop_lut3_I2_O)        0.299     3.418 r  pixel_step_i_220/O
                         net (fo=2, routed)           0.660     4.079    pixel_step_i_220_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I1_O)        0.124     4.203 r  pixel_step_i_147/O
                         net (fo=2, routed)           0.474     4.676    pixel_step_i_147_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.800 r  pixel_step_i_151/O
                         net (fo=1, routed)           0.000     4.800    pixel_step_i_151_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.333 r  pixel_step_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.333    pg/pixel_step_reg_i_82[0]
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.450 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.450    pg/pixel_step_reg_i_83_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.669 f  pg/pixel_step_reg_i_50/O[0]
                         net (fo=12, routed)          1.063     6.732    pg_n_723
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.295     7.027 r  pixel_step_i_272/O
                         net (fo=1, routed)           0.472     7.499    pixel_step_i_272_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.006 r  pixel_step_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_step_reg_i_193_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_step_reg_i_126/CO[3]
                         net (fo=1, routed)           0.001     8.121    pixel_step_reg_i_126_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.235 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     8.235    pixel_step_reg_i_76_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.474 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.738     9.212    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X51Y51         LUT3 (Prop_lut3_I2_O)        0.302     9.514 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.514    pg/notegen/pixel_step_i_72_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.915 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          1.272    11.187    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.124    11.311 f  pg/notegen/pixel_step_i_89/O
                         net (fo=1, routed)           0.431    11.741    pg/notegen/speed[1]
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.865 r  pg/notegen/pixel_step_i_40/O
                         net (fo=1, routed)           0.483    12.348    pg/notegen/pixel_step_i_40_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.898 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.899    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.016    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.133 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.133    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.312 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         1.278    14.590    pg/notegen/CO[0]
    SLICE_X37Y51         LUT6 (Prop_lut6_I4_O)        0.332    14.922 r  pg/notegen/y3[9]_i_1/O
                         net (fo=10, routed)          0.352    15.273    pg/notegen/y3[9]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  pg/notegen/y3_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        1.520    13.884    pg/notegen/clk_out1
    SLICE_X36Y52         FDRE                                         r  pg/notegen/y3_reg[6]/C
                         clock pessimism              0.487    14.372    
                         clock uncertainty           -0.130    14.242    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.429    13.813    pg/notegen/y3_reg[6]
  -------------------------------------------------------------------
                         required time                         13.813    
                         arrival time                         -15.273    
  -------------------------------------------------------------------
                         slack                                 -1.461    

Slack (VIOLATED) :        -1.461ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y3_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.008ns  (logic 6.393ns (39.937%)  route 9.615ns (60.063%))
  Logic Levels:           24  (CARRY4=14 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 13.884 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        1.805    -0.735    pg/clk_out1
    SLICE_X51Y43         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.316 f  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.866     0.551    pg/bpm_reg_n_0_[9]
    SLICE_X48Y45         LUT3 (Prop_lut3_I0_O)        0.299     0.850 r  pg/pixel_step_i_320/O
                         net (fo=4, routed)           0.726     1.575    pg/pixel_step_i_320_n_0
    SLICE_X47Y46         LUT4 (Prop_lut4_I3_O)        0.124     1.699 r  pg/pixel_step_i_324/O
                         net (fo=1, routed)           0.000     1.699    pg/pixel_step_i_324_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.097 r  pg/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     2.097    pg/pixel_step_reg_i_222_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.319 r  pg/pixel_step_reg_i_206/O[0]
                         net (fo=3, routed)           0.800     3.119    pg_n_673
    SLICE_X54Y47         LUT3 (Prop_lut3_I2_O)        0.299     3.418 r  pixel_step_i_220/O
                         net (fo=2, routed)           0.660     4.079    pixel_step_i_220_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I1_O)        0.124     4.203 r  pixel_step_i_147/O
                         net (fo=2, routed)           0.474     4.676    pixel_step_i_147_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.800 r  pixel_step_i_151/O
                         net (fo=1, routed)           0.000     4.800    pixel_step_i_151_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.333 r  pixel_step_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.333    pg/pixel_step_reg_i_82[0]
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.450 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.450    pg/pixel_step_reg_i_83_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.669 f  pg/pixel_step_reg_i_50/O[0]
                         net (fo=12, routed)          1.063     6.732    pg_n_723
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.295     7.027 r  pixel_step_i_272/O
                         net (fo=1, routed)           0.472     7.499    pixel_step_i_272_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.006 r  pixel_step_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_step_reg_i_193_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_step_reg_i_126/CO[3]
                         net (fo=1, routed)           0.001     8.121    pixel_step_reg_i_126_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.235 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     8.235    pixel_step_reg_i_76_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.474 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.738     9.212    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X51Y51         LUT3 (Prop_lut3_I2_O)        0.302     9.514 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.514    pg/notegen/pixel_step_i_72_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.915 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          1.272    11.187    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.124    11.311 f  pg/notegen/pixel_step_i_89/O
                         net (fo=1, routed)           0.431    11.741    pg/notegen/speed[1]
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.865 r  pg/notegen/pixel_step_i_40/O
                         net (fo=1, routed)           0.483    12.348    pg/notegen/pixel_step_i_40_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.898 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.899    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.016    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.133 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.133    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.312 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         1.278    14.590    pg/notegen/CO[0]
    SLICE_X37Y51         LUT6 (Prop_lut6_I4_O)        0.332    14.922 r  pg/notegen/y3[9]_i_1/O
                         net (fo=10, routed)          0.352    15.273    pg/notegen/y3[9]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  pg/notegen/y3_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        1.520    13.884    pg/notegen/clk_out1
    SLICE_X36Y52         FDRE                                         r  pg/notegen/y3_reg[7]/C
                         clock pessimism              0.487    14.372    
                         clock uncertainty           -0.130    14.242    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.429    13.813    pg/notegen/y3_reg[7]
  -------------------------------------------------------------------
                         required time                         13.813    
                         arrival time                         -15.273    
  -------------------------------------------------------------------
                         slack                                 -1.461    

Slack (VIOLATED) :        -1.461ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y3_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.008ns  (logic 6.393ns (39.937%)  route 9.615ns (60.063%))
  Logic Levels:           24  (CARRY4=14 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 13.884 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        1.805    -0.735    pg/clk_out1
    SLICE_X51Y43         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.316 f  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.866     0.551    pg/bpm_reg_n_0_[9]
    SLICE_X48Y45         LUT3 (Prop_lut3_I0_O)        0.299     0.850 r  pg/pixel_step_i_320/O
                         net (fo=4, routed)           0.726     1.575    pg/pixel_step_i_320_n_0
    SLICE_X47Y46         LUT4 (Prop_lut4_I3_O)        0.124     1.699 r  pg/pixel_step_i_324/O
                         net (fo=1, routed)           0.000     1.699    pg/pixel_step_i_324_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.097 r  pg/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     2.097    pg/pixel_step_reg_i_222_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.319 r  pg/pixel_step_reg_i_206/O[0]
                         net (fo=3, routed)           0.800     3.119    pg_n_673
    SLICE_X54Y47         LUT3 (Prop_lut3_I2_O)        0.299     3.418 r  pixel_step_i_220/O
                         net (fo=2, routed)           0.660     4.079    pixel_step_i_220_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I1_O)        0.124     4.203 r  pixel_step_i_147/O
                         net (fo=2, routed)           0.474     4.676    pixel_step_i_147_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.800 r  pixel_step_i_151/O
                         net (fo=1, routed)           0.000     4.800    pixel_step_i_151_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.333 r  pixel_step_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.333    pg/pixel_step_reg_i_82[0]
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.450 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.450    pg/pixel_step_reg_i_83_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.669 f  pg/pixel_step_reg_i_50/O[0]
                         net (fo=12, routed)          1.063     6.732    pg_n_723
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.295     7.027 r  pixel_step_i_272/O
                         net (fo=1, routed)           0.472     7.499    pixel_step_i_272_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.006 r  pixel_step_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_step_reg_i_193_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_step_reg_i_126/CO[3]
                         net (fo=1, routed)           0.001     8.121    pixel_step_reg_i_126_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.235 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     8.235    pixel_step_reg_i_76_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.474 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.738     9.212    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X51Y51         LUT3 (Prop_lut3_I2_O)        0.302     9.514 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.514    pg/notegen/pixel_step_i_72_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.915 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          1.272    11.187    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.124    11.311 f  pg/notegen/pixel_step_i_89/O
                         net (fo=1, routed)           0.431    11.741    pg/notegen/speed[1]
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.865 r  pg/notegen/pixel_step_i_40/O
                         net (fo=1, routed)           0.483    12.348    pg/notegen/pixel_step_i_40_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.898 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.899    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.016    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.133 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.133    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.312 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         1.278    14.590    pg/notegen/CO[0]
    SLICE_X37Y51         LUT6 (Prop_lut6_I4_O)        0.332    14.922 r  pg/notegen/y3[9]_i_1/O
                         net (fo=10, routed)          0.352    15.273    pg/notegen/y3[9]_i_1_n_0
    SLICE_X36Y52         FDSE                                         r  pg/notegen/y3_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        1.520    13.884    pg/notegen/clk_out1
    SLICE_X36Y52         FDSE                                         r  pg/notegen/y3_reg[9]/C
                         clock pessimism              0.487    14.372    
                         clock uncertainty           -0.130    14.242    
    SLICE_X36Y52         FDSE (Setup_fdse_C_S)       -0.429    13.813    pg/notegen/y3_reg[9]
  -------------------------------------------------------------------
                         required time                         13.813    
                         arrival time                         -15.273    
  -------------------------------------------------------------------
                         slack                                 -1.461    

Slack (VIOLATED) :        -1.456ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.003ns  (logic 6.393ns (39.948%)  route 9.610ns (60.052%))
  Logic Levels:           24  (CARRY4=14 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 13.884 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        1.805    -0.735    pg/clk_out1
    SLICE_X51Y43         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.316 f  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.866     0.551    pg/bpm_reg_n_0_[9]
    SLICE_X48Y45         LUT3 (Prop_lut3_I0_O)        0.299     0.850 r  pg/pixel_step_i_320/O
                         net (fo=4, routed)           0.726     1.575    pg/pixel_step_i_320_n_0
    SLICE_X47Y46         LUT4 (Prop_lut4_I3_O)        0.124     1.699 r  pg/pixel_step_i_324/O
                         net (fo=1, routed)           0.000     1.699    pg/pixel_step_i_324_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.097 r  pg/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     2.097    pg/pixel_step_reg_i_222_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.319 r  pg/pixel_step_reg_i_206/O[0]
                         net (fo=3, routed)           0.800     3.119    pg_n_673
    SLICE_X54Y47         LUT3 (Prop_lut3_I2_O)        0.299     3.418 r  pixel_step_i_220/O
                         net (fo=2, routed)           0.660     4.079    pixel_step_i_220_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I1_O)        0.124     4.203 r  pixel_step_i_147/O
                         net (fo=2, routed)           0.474     4.676    pixel_step_i_147_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.800 r  pixel_step_i_151/O
                         net (fo=1, routed)           0.000     4.800    pixel_step_i_151_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.333 r  pixel_step_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.333    pg/pixel_step_reg_i_82[0]
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.450 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.450    pg/pixel_step_reg_i_83_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.669 f  pg/pixel_step_reg_i_50/O[0]
                         net (fo=12, routed)          1.063     6.732    pg_n_723
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.295     7.027 r  pixel_step_i_272/O
                         net (fo=1, routed)           0.472     7.499    pixel_step_i_272_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.006 r  pixel_step_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_step_reg_i_193_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_step_reg_i_126/CO[3]
                         net (fo=1, routed)           0.001     8.121    pixel_step_reg_i_126_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.235 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     8.235    pixel_step_reg_i_76_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.474 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.738     9.212    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X51Y51         LUT3 (Prop_lut3_I2_O)        0.302     9.514 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.514    pg/notegen/pixel_step_i_72_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.915 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          1.272    11.187    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.124    11.311 f  pg/notegen/pixel_step_i_89/O
                         net (fo=1, routed)           0.431    11.741    pg/notegen/speed[1]
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.865 r  pg/notegen/pixel_step_i_40/O
                         net (fo=1, routed)           0.483    12.348    pg/notegen/pixel_step_i_40_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.898 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.899    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.016    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.133 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.133    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.312 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         1.278    14.590    pg/notegen/CO[0]
    SLICE_X37Y51         LUT6 (Prop_lut6_I4_O)        0.332    14.922 r  pg/notegen/y3[9]_i_1/O
                         net (fo=10, routed)          0.347    15.269    pg/notegen/y3[9]_i_1_n_0
    SLICE_X37Y52         FDRE                                         r  pg/notegen/y3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        1.520    13.884    pg/notegen/clk_out1
    SLICE_X37Y52         FDRE                                         r  pg/notegen/y3_reg[0]/C
                         clock pessimism              0.487    14.372    
                         clock uncertainty           -0.130    14.242    
    SLICE_X37Y52         FDRE (Setup_fdre_C_R)       -0.429    13.813    pg/notegen/y3_reg[0]
  -------------------------------------------------------------------
                         required time                         13.813    
                         arrival time                         -15.269    
  -------------------------------------------------------------------
                         slack                                 -1.456    

Slack (VIOLATED) :        -1.456ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.003ns  (logic 6.393ns (39.948%)  route 9.610ns (60.052%))
  Logic Levels:           24  (CARRY4=14 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 13.884 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        1.805    -0.735    pg/clk_out1
    SLICE_X51Y43         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.316 f  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.866     0.551    pg/bpm_reg_n_0_[9]
    SLICE_X48Y45         LUT3 (Prop_lut3_I0_O)        0.299     0.850 r  pg/pixel_step_i_320/O
                         net (fo=4, routed)           0.726     1.575    pg/pixel_step_i_320_n_0
    SLICE_X47Y46         LUT4 (Prop_lut4_I3_O)        0.124     1.699 r  pg/pixel_step_i_324/O
                         net (fo=1, routed)           0.000     1.699    pg/pixel_step_i_324_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.097 r  pg/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     2.097    pg/pixel_step_reg_i_222_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.319 r  pg/pixel_step_reg_i_206/O[0]
                         net (fo=3, routed)           0.800     3.119    pg_n_673
    SLICE_X54Y47         LUT3 (Prop_lut3_I2_O)        0.299     3.418 r  pixel_step_i_220/O
                         net (fo=2, routed)           0.660     4.079    pixel_step_i_220_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I1_O)        0.124     4.203 r  pixel_step_i_147/O
                         net (fo=2, routed)           0.474     4.676    pixel_step_i_147_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.800 r  pixel_step_i_151/O
                         net (fo=1, routed)           0.000     4.800    pixel_step_i_151_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.333 r  pixel_step_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.333    pg/pixel_step_reg_i_82[0]
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.450 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.450    pg/pixel_step_reg_i_83_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.669 f  pg/pixel_step_reg_i_50/O[0]
                         net (fo=12, routed)          1.063     6.732    pg_n_723
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.295     7.027 r  pixel_step_i_272/O
                         net (fo=1, routed)           0.472     7.499    pixel_step_i_272_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.006 r  pixel_step_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_step_reg_i_193_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_step_reg_i_126/CO[3]
                         net (fo=1, routed)           0.001     8.121    pixel_step_reg_i_126_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.235 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     8.235    pixel_step_reg_i_76_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.474 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.738     9.212    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X51Y51         LUT3 (Prop_lut3_I2_O)        0.302     9.514 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.514    pg/notegen/pixel_step_i_72_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.915 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          1.272    11.187    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.124    11.311 f  pg/notegen/pixel_step_i_89/O
                         net (fo=1, routed)           0.431    11.741    pg/notegen/speed[1]
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.865 r  pg/notegen/pixel_step_i_40/O
                         net (fo=1, routed)           0.483    12.348    pg/notegen/pixel_step_i_40_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.898 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.899    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.016    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.133 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.133    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.312 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         1.278    14.590    pg/notegen/CO[0]
    SLICE_X37Y51         LUT6 (Prop_lut6_I4_O)        0.332    14.922 r  pg/notegen/y3[9]_i_1/O
                         net (fo=10, routed)          0.347    15.269    pg/notegen/y3[9]_i_1_n_0
    SLICE_X37Y52         FDRE                                         r  pg/notegen/y3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        1.520    13.884    pg/notegen/clk_out1
    SLICE_X37Y52         FDRE                                         r  pg/notegen/y3_reg[1]/C
                         clock pessimism              0.487    14.372    
                         clock uncertainty           -0.130    14.242    
    SLICE_X37Y52         FDRE (Setup_fdre_C_R)       -0.429    13.813    pg/notegen/y3_reg[1]
  -------------------------------------------------------------------
                         required time                         13.813    
                         arrival time                         -15.269    
  -------------------------------------------------------------------
                         slack                                 -1.456    

Slack (VIOLATED) :        -1.456ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.003ns  (logic 6.393ns (39.948%)  route 9.610ns (60.052%))
  Logic Levels:           24  (CARRY4=14 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 13.884 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        1.805    -0.735    pg/clk_out1
    SLICE_X51Y43         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.316 f  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.866     0.551    pg/bpm_reg_n_0_[9]
    SLICE_X48Y45         LUT3 (Prop_lut3_I0_O)        0.299     0.850 r  pg/pixel_step_i_320/O
                         net (fo=4, routed)           0.726     1.575    pg/pixel_step_i_320_n_0
    SLICE_X47Y46         LUT4 (Prop_lut4_I3_O)        0.124     1.699 r  pg/pixel_step_i_324/O
                         net (fo=1, routed)           0.000     1.699    pg/pixel_step_i_324_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.097 r  pg/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     2.097    pg/pixel_step_reg_i_222_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.319 r  pg/pixel_step_reg_i_206/O[0]
                         net (fo=3, routed)           0.800     3.119    pg_n_673
    SLICE_X54Y47         LUT3 (Prop_lut3_I2_O)        0.299     3.418 r  pixel_step_i_220/O
                         net (fo=2, routed)           0.660     4.079    pixel_step_i_220_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I1_O)        0.124     4.203 r  pixel_step_i_147/O
                         net (fo=2, routed)           0.474     4.676    pixel_step_i_147_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.800 r  pixel_step_i_151/O
                         net (fo=1, routed)           0.000     4.800    pixel_step_i_151_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.333 r  pixel_step_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.333    pg/pixel_step_reg_i_82[0]
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.450 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.450    pg/pixel_step_reg_i_83_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.669 f  pg/pixel_step_reg_i_50/O[0]
                         net (fo=12, routed)          1.063     6.732    pg_n_723
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.295     7.027 r  pixel_step_i_272/O
                         net (fo=1, routed)           0.472     7.499    pixel_step_i_272_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.006 r  pixel_step_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_step_reg_i_193_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_step_reg_i_126/CO[3]
                         net (fo=1, routed)           0.001     8.121    pixel_step_reg_i_126_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.235 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     8.235    pixel_step_reg_i_76_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.474 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.738     9.212    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X51Y51         LUT3 (Prop_lut3_I2_O)        0.302     9.514 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.514    pg/notegen/pixel_step_i_72_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.915 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          1.272    11.187    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.124    11.311 f  pg/notegen/pixel_step_i_89/O
                         net (fo=1, routed)           0.431    11.741    pg/notegen/speed[1]
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.865 r  pg/notegen/pixel_step_i_40/O
                         net (fo=1, routed)           0.483    12.348    pg/notegen/pixel_step_i_40_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.898 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.899    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.016    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.133 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.133    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.312 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         1.278    14.590    pg/notegen/CO[0]
    SLICE_X37Y51         LUT6 (Prop_lut6_I4_O)        0.332    14.922 r  pg/notegen/y3[9]_i_1/O
                         net (fo=10, routed)          0.347    15.269    pg/notegen/y3[9]_i_1_n_0
    SLICE_X37Y52         FDRE                                         r  pg/notegen/y3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        1.520    13.884    pg/notegen/clk_out1
    SLICE_X37Y52         FDRE                                         r  pg/notegen/y3_reg[4]/C
                         clock pessimism              0.487    14.372    
                         clock uncertainty           -0.130    14.242    
    SLICE_X37Y52         FDRE (Setup_fdre_C_R)       -0.429    13.813    pg/notegen/y3_reg[4]
  -------------------------------------------------------------------
                         required time                         13.813    
                         arrival time                         -15.269    
  -------------------------------------------------------------------
                         slack                                 -1.456    

Slack (VIOLATED) :        -1.456ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y3_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.003ns  (logic 6.393ns (39.948%)  route 9.610ns (60.052%))
  Logic Levels:           24  (CARRY4=14 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 13.884 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        1.805    -0.735    pg/clk_out1
    SLICE_X51Y43         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.316 f  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.866     0.551    pg/bpm_reg_n_0_[9]
    SLICE_X48Y45         LUT3 (Prop_lut3_I0_O)        0.299     0.850 r  pg/pixel_step_i_320/O
                         net (fo=4, routed)           0.726     1.575    pg/pixel_step_i_320_n_0
    SLICE_X47Y46         LUT4 (Prop_lut4_I3_O)        0.124     1.699 r  pg/pixel_step_i_324/O
                         net (fo=1, routed)           0.000     1.699    pg/pixel_step_i_324_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.097 r  pg/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     2.097    pg/pixel_step_reg_i_222_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.319 r  pg/pixel_step_reg_i_206/O[0]
                         net (fo=3, routed)           0.800     3.119    pg_n_673
    SLICE_X54Y47         LUT3 (Prop_lut3_I2_O)        0.299     3.418 r  pixel_step_i_220/O
                         net (fo=2, routed)           0.660     4.079    pixel_step_i_220_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I1_O)        0.124     4.203 r  pixel_step_i_147/O
                         net (fo=2, routed)           0.474     4.676    pixel_step_i_147_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.800 r  pixel_step_i_151/O
                         net (fo=1, routed)           0.000     4.800    pixel_step_i_151_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.333 r  pixel_step_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.333    pg/pixel_step_reg_i_82[0]
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.450 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.450    pg/pixel_step_reg_i_83_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.669 f  pg/pixel_step_reg_i_50/O[0]
                         net (fo=12, routed)          1.063     6.732    pg_n_723
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.295     7.027 r  pixel_step_i_272/O
                         net (fo=1, routed)           0.472     7.499    pixel_step_i_272_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.006 r  pixel_step_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_step_reg_i_193_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_step_reg_i_126/CO[3]
                         net (fo=1, routed)           0.001     8.121    pixel_step_reg_i_126_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.235 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     8.235    pixel_step_reg_i_76_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.474 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.738     9.212    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X51Y51         LUT3 (Prop_lut3_I2_O)        0.302     9.514 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.514    pg/notegen/pixel_step_i_72_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.915 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          1.272    11.187    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.124    11.311 f  pg/notegen/pixel_step_i_89/O
                         net (fo=1, routed)           0.431    11.741    pg/notegen/speed[1]
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.865 r  pg/notegen/pixel_step_i_40/O
                         net (fo=1, routed)           0.483    12.348    pg/notegen/pixel_step_i_40_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.898 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.899    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.016    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.133 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.133    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.312 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         1.278    14.590    pg/notegen/CO[0]
    SLICE_X37Y51         LUT6 (Prop_lut6_I4_O)        0.332    14.922 r  pg/notegen/y3[9]_i_1/O
                         net (fo=10, routed)          0.347    15.269    pg/notegen/y3[9]_i_1_n_0
    SLICE_X37Y52         FDRE                                         r  pg/notegen/y3_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        1.520    13.884    pg/notegen/clk_out1
    SLICE_X37Y52         FDRE                                         r  pg/notegen/y3_reg[5]/C
                         clock pessimism              0.487    14.372    
                         clock uncertainty           -0.130    14.242    
    SLICE_X37Y52         FDRE (Setup_fdre_C_R)       -0.429    13.813    pg/notegen/y3_reg[5]
  -------------------------------------------------------------------
                         required time                         13.813    
                         arrival time                         -15.269    
  -------------------------------------------------------------------
                         slack                                 -1.456    

Slack (VIOLATED) :        -1.456ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y3_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.003ns  (logic 6.393ns (39.948%)  route 9.610ns (60.052%))
  Logic Levels:           24  (CARRY4=14 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 13.884 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        1.805    -0.735    pg/clk_out1
    SLICE_X51Y43         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.316 f  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.866     0.551    pg/bpm_reg_n_0_[9]
    SLICE_X48Y45         LUT3 (Prop_lut3_I0_O)        0.299     0.850 r  pg/pixel_step_i_320/O
                         net (fo=4, routed)           0.726     1.575    pg/pixel_step_i_320_n_0
    SLICE_X47Y46         LUT4 (Prop_lut4_I3_O)        0.124     1.699 r  pg/pixel_step_i_324/O
                         net (fo=1, routed)           0.000     1.699    pg/pixel_step_i_324_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.097 r  pg/pixel_step_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000     2.097    pg/pixel_step_reg_i_222_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.319 r  pg/pixel_step_reg_i_206/O[0]
                         net (fo=3, routed)           0.800     3.119    pg_n_673
    SLICE_X54Y47         LUT3 (Prop_lut3_I2_O)        0.299     3.418 r  pixel_step_i_220/O
                         net (fo=2, routed)           0.660     4.079    pixel_step_i_220_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I1_O)        0.124     4.203 r  pixel_step_i_147/O
                         net (fo=2, routed)           0.474     4.676    pixel_step_i_147_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.800 r  pixel_step_i_151/O
                         net (fo=1, routed)           0.000     4.800    pixel_step_i_151_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.333 r  pixel_step_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.333    pg/pixel_step_reg_i_82[0]
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.450 r  pg/pixel_step_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000     5.450    pg/pixel_step_reg_i_83_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.669 f  pg/pixel_step_reg_i_50/O[0]
                         net (fo=12, routed)          1.063     6.732    pg_n_723
    SLICE_X43Y48         LUT3 (Prop_lut3_I0_O)        0.295     7.027 r  pixel_step_i_272/O
                         net (fo=1, routed)           0.472     7.499    pixel_step_i_272_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.006 r  pixel_step_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_step_reg_i_193_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_step_reg_i_126/CO[3]
                         net (fo=1, routed)           0.001     8.121    pixel_step_reg_i_126_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.235 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     8.235    pixel_step_reg_i_76_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.474 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.738     9.212    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X51Y51         LUT3 (Prop_lut3_I2_O)        0.302     9.514 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.514    pg/notegen/pixel_step_i_72_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.915 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          1.272    11.187    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.124    11.311 f  pg/notegen/pixel_step_i_89/O
                         net (fo=1, routed)           0.431    11.741    pg/notegen/speed[1]
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.124    11.865 r  pg/notegen/pixel_step_i_40/O
                         net (fo=1, routed)           0.483    12.348    pg/notegen/pixel_step_i_40_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.898 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.899    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.016    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.133 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.133    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.312 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         1.278    14.590    pg/notegen/CO[0]
    SLICE_X37Y51         LUT6 (Prop_lut6_I4_O)        0.332    14.922 r  pg/notegen/y3[9]_i_1/O
                         net (fo=10, routed)          0.347    15.269    pg/notegen/y3[9]_i_1_n_0
    SLICE_X37Y52         FDSE                                         r  pg/notegen/y3_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        1.520    13.884    pg/notegen/clk_out1
    SLICE_X37Y52         FDSE                                         r  pg/notegen/y3_reg[8]/C
                         clock pessimism              0.487    14.372    
                         clock uncertainty           -0.130    14.242    
    SLICE_X37Y52         FDSE (Setup_fdse_C_S)       -0.429    13.813    pg/notegen/y3_reg[8]
  -------------------------------------------------------------------
                         required time                         13.813    
                         arrival time                         -15.269    
  -------------------------------------------------------------------
                         slack                                 -1.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone523hz/lut_1/amp_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d51_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.654%)  route 0.215ns (60.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        0.559    -0.605    pg/audio1/myrec/tone523hz/lut_1/clk_out1
    SLICE_X53Y83         FDRE                                         r  pg/audio1/myrec/tone523hz/lut_1/amp_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  pg/audio1/myrec/tone523hz/lut_1/amp_out_reg[5]/Q
                         net (fo=1, routed)           0.215    -0.250    pg/audio1/myrec/tone523hz_n_2
    SLICE_X50Y85         FDRE                                         r  pg/audio1/myrec/d51_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        0.830    -0.843    pg/audio1/myrec/clk_out1
    SLICE_X50Y85         FDRE                                         r  pg/audio1/myrec/d51_reg[5]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.053    -0.286    pg/audio1/myrec/d51_reg[5]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone523hz/phase_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tone523hz/lut_1/amp_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.052%)  route 0.209ns (49.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        0.560    -0.604    pg/audio1/myrec/tone523hz/clk_out1
    SLICE_X50Y83         FDRE                                         r  pg/audio1/myrec/tone523hz/phase_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  pg/audio1/myrec/tone523hz/phase_reg[26]/Q
                         net (fo=9, routed)           0.209    -0.232    pg/audio1/myrec/tone523hz/lut_1/phase_reg[0]
    SLICE_X53Y83         LUT6 (Prop_lut6_I0_O)        0.045    -0.187 r  pg/audio1/myrec/tone523hz/lut_1/g0_b5__14/O
                         net (fo=1, routed)           0.000    -0.187    pg/audio1/myrec/tone523hz/lut_1/g0_b5__14_n_0
    SLICE_X53Y83         FDRE                                         r  pg/audio1/myrec/tone523hz/lut_1/amp_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        0.827    -0.846    pg/audio1/myrec/tone523hz/lut_1/clk_out1
    SLICE_X53Y83         FDRE                                         r  pg/audio1/myrec/tone523hz/lut_1/amp_out_reg[5]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X53Y83         FDRE (Hold_fdre_C_D)         0.092    -0.250    pg/audio1/myrec/tone523hz/lut_1/amp_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone523hz/phase_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tone523hz/lut_1/amp_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.045%)  route 0.226ns (51.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        0.561    -0.603    pg/audio1/myrec/tone523hz/clk_out1
    SLICE_X50Y84         FDRE                                         r  pg/audio1/myrec/tone523hz/phase_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  pg/audio1/myrec/tone523hz/phase_reg[29]/Q
                         net (fo=9, routed)           0.226    -0.213    pg/audio1/myrec/tone523hz/lut_1/phase_reg[3]
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.045    -0.168 r  pg/audio1/myrec/tone523hz/lut_1/g0_b0__14/O
                         net (fo=1, routed)           0.000    -0.168    pg/audio1/myrec/tone523hz/lut_1/g0_b0__14_n_0
    SLICE_X53Y84         FDRE                                         r  pg/audio1/myrec/tone523hz/lut_1/amp_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        0.828    -0.845    pg/audio1/myrec/tone523hz/lut_1/clk_out1
    SLICE_X53Y84         FDRE                                         r  pg/audio1/myrec/tone523hz/lut_1/amp_out_reg[0]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X53Y84         FDRE (Hold_fdre_C_D)         0.091    -0.250    pg/audio1/myrec/tone523hz/lut_1/amp_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 pg/notegen/note_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/note_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.549%)  route 0.197ns (51.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        0.639    -0.525    pg/notegen/clk_out1
    SLICE_X31Y49         FDRE                                         r  pg/notegen/note_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pg/notegen/note_state_reg[0]/Q
                         net (fo=11, routed)          0.197    -0.187    pg/muse/note_num_reg[0]_0
    SLICE_X33Y50         LUT5 (Prop_lut5_I3_O)        0.045    -0.142 r  pg/muse/note_num[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    pg/notegen/D[1]
    SLICE_X33Y50         FDRE                                         r  pg/notegen/note_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        0.843    -0.830    pg/notegen/clk_out1
    SLICE_X33Y50         FDRE                                         r  pg/notegen/note_num_reg[1]/C
                         clock pessimism              0.504    -0.326    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.091    -0.235    pg/notegen/note_num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 pg/muse/music_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/note_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.190ns (46.990%)  route 0.214ns (53.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        0.639    -0.525    pg/muse/clk_out1
    SLICE_X33Y49         FDRE                                         r  pg/muse/music_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pg/muse/music_out_reg[23]/Q
                         net (fo=2, routed)           0.214    -0.169    pg/notegen/note_num_reg[3]_0[1]
    SLICE_X33Y50         LUT3 (Prop_lut3_I0_O)        0.049    -0.120 r  pg/notegen/note_num[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.120    pg/notegen/note_num[3]_i_2_n_0
    SLICE_X33Y50         FDRE                                         r  pg/notegen/note_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        0.843    -0.830    pg/notegen/clk_out1
    SLICE_X33Y50         FDRE                                         r  pg/notegen/note_num_reg[3]/C
                         clock pessimism              0.504    -0.326    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.107    -0.219    pg/notegen/note_num_reg[3]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 pg/notegen/y13_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y13_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.184ns (44.668%)  route 0.228ns (55.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        0.635    -0.529    pg/notegen/clk_out1
    SLICE_X39Y49         FDRE                                         r  pg/notegen/y13_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pg/notegen/y13_reg[1]/Q
                         net (fo=10, routed)          0.228    -0.160    pg/notegen/y13_reg[9]_0[1]
    SLICE_X40Y50         LUT5 (Prop_lut5_I3_O)        0.043    -0.117 r  pg/notegen/y13[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    pg/notegen/p_0_in__12[3]
    SLICE_X40Y50         FDSE                                         r  pg/notegen/y13_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        0.841    -0.832    pg/notegen/clk_out1
    SLICE_X40Y50         FDSE                                         r  pg/notegen/y13_reg[3]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X40Y50         FDSE (Hold_fdse_C_D)         0.107    -0.221    pg/notegen/y13_reg[3]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pg/notegen/note_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/curr_note_length_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.630%)  route 0.213ns (53.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        0.639    -0.525    pg/notegen/clk_out1
    SLICE_X31Y49         FDRE                                         r  pg/notegen/note_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pg/notegen/note_state_reg[0]/Q
                         net (fo=11, routed)          0.213    -0.171    pg/muse/note_num_reg[0]_0
    SLICE_X32Y50         LUT5 (Prop_lut5_I3_O)        0.045    -0.126 r  pg/muse/curr_note_length[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    pg/notegen/curr_note_length_reg[1]_0[0]
    SLICE_X32Y50         FDRE                                         r  pg/notegen/curr_note_length_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        0.843    -0.830    pg/notegen/clk_out1
    SLICE_X32Y50         FDRE                                         r  pg/notegen/curr_note_length_reg[1]/C
                         clock pessimism              0.504    -0.326    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.092    -0.234    pg/notegen/curr_note_length_reg[1]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 pg/notegen/note_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/note_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.177%)  route 0.177ns (43.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        0.639    -0.525    pg/notegen/clk_out1
    SLICE_X31Y49         FDRE                                         r  pg/notegen/note_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  pg/notegen/note_state_reg[1]/Q
                         net (fo=10, routed)          0.177    -0.220    pg/muse/note_num_reg[0]
    SLICE_X32Y50         LUT5 (Prop_lut5_I2_O)        0.099    -0.121 r  pg/muse/note_num[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    pg/notegen/D[0]
    SLICE_X32Y50         FDRE                                         r  pg/notegen/note_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        0.843    -0.830    pg/notegen/clk_out1
    SLICE_X32Y50         FDRE                                         r  pg/notegen/note_num_reg[0]/C
                         clock pessimism              0.504    -0.326    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.091    -0.235    pg/notegen/note_num_reg[0]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pg/notegen/y13_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y13_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.935%)  route 0.228ns (55.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        0.635    -0.529    pg/notegen/clk_out1
    SLICE_X39Y49         FDRE                                         r  pg/notegen/y13_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pg/notegen/y13_reg[1]/Q
                         net (fo=10, routed)          0.228    -0.160    pg/notegen/y13_reg[9]_0[1]
    SLICE_X40Y50         LUT4 (Prop_lut4_I1_O)        0.045    -0.115 r  pg/notegen/y13[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    pg/notegen/p_0_in__12[2]
    SLICE_X40Y50         FDSE                                         r  pg/notegen/y13_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        0.841    -0.832    pg/notegen/clk_out1
    SLICE_X40Y50         FDSE                                         r  pg/notegen/y13_reg[2]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X40Y50         FDSE (Hold_fdse_C_D)         0.092    -0.236    pg/notegen/y13_reg[2]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone523hz/phase_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tone523hz/lut_1/amp_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.209ns (42.825%)  route 0.279ns (57.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        0.561    -0.603    pg/audio1/myrec/tone523hz/clk_out1
    SLICE_X50Y84         FDRE                                         r  pg/audio1/myrec/tone523hz/phase_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  pg/audio1/myrec/tone523hz/phase_reg[29]/Q
                         net (fo=9, routed)           0.279    -0.160    pg/audio1/myrec/tone523hz/lut_1/phase_reg[3]
    SLICE_X53Y83         LUT6 (Prop_lut6_I3_O)        0.045    -0.115 r  pg/audio1/myrec/tone523hz/lut_1/g0_b4__14/O
                         net (fo=1, routed)           0.000    -0.115    pg/audio1/myrec/tone523hz/lut_1/g0_b4__14_n_0
    SLICE_X53Y83         FDRE                                         r  pg/audio1/myrec/tone523hz/lut_1/amp_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2235, routed)        0.827    -0.846    pg/audio1/myrec/tone523hz/lut_1/clk_out1
    SLICE_X53Y83         FDRE                                         r  pg/audio1/myrec/tone523hz/lut_1/amp_out_reg[4]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X53Y83         FDRE (Hold_fdre_C_D)         0.092    -0.250    pg/audio1/myrec/tone523hz/lut_1/amp_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y20     pg/hd/d1/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y20     pg/hd/d1/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y18     pg/hd/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y18     pg/hd/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y10     pg/hd/d10/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y10     pg/hd/d10/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y5      pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y5      pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y21     pg/hd/d100/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y21     pg/hd/d100/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y52     db1/clean_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y55     pg/notegen/nlen12_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y55     pg/notegen/nlen12_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y55     pg/notegen/nlen12_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y55     pg/notegen/nlen12_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y56     pg/notegen/nlen12_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y54     pg/notegen/nlen3_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y53     pg/notegen/nlen3_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y53     pg/notegen/nlen3_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y53     pg/notegen/nlen3_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y76     display/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y76     display/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y76     display/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y76     display/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y73     display/seg_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X44Y76     display/seg_out_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X50Y75     display/strobe_out_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y86     pg/audio1/myrec/d36_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y86     pg/audio1/myrec/d36_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y86     pg/audio1/myrec/d36_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



