## Verilog code of a 4-bit Arithmetic Logic Shift Unit with testbench

Here is verilog code of a 4-bit Arithmetic Logic Shift Unit with testbench module like the picture below:  
<br>
![Alt text](image.png)
<br>
with status table like:  
![Alt text](image-1.png)
