
BEAKMAN_WRP_WRP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007754  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006ac  08007958  08007958  00008958  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008004  08008004  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008004  08008004  00009004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800800c  0800800c  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800800c  0800800c  0000900c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008010  08008010  00009010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08008014  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000324  200001d4  080081e8  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004f8  080081e8  0000a4f8  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f7d7  00000000  00000000  0000a1fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024bb  00000000  00000000  000199d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d68  00000000  00000000  0001be90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a5f  00000000  00000000  0001cbf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000406c  00000000  00000000  0001d657  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012460  00000000  00000000  000216c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001008b6  00000000  00000000  00033b23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c5  00000000  00000000  001343d9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048e0  00000000  00000000  001344a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00138d80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d4 	.word	0x200001d4
 800021c:	00000000 	.word	0x00000000
 8000220:	0800793c 	.word	0x0800793c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001d8 	.word	0x200001d8
 800023c:	0800793c 	.word	0x0800793c

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295
 8000c2c:	f000 b988 	b.w	8000f40 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	9d08      	ldr	r5, [sp, #32]
 8000c4e:	468e      	mov	lr, r1
 8000c50:	4604      	mov	r4, r0
 8000c52:	4688      	mov	r8, r1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d14a      	bne.n	8000cee <__udivmoddi4+0xa6>
 8000c58:	428a      	cmp	r2, r1
 8000c5a:	4617      	mov	r7, r2
 8000c5c:	d962      	bls.n	8000d24 <__udivmoddi4+0xdc>
 8000c5e:	fab2 f682 	clz	r6, r2
 8000c62:	b14e      	cbz	r6, 8000c78 <__udivmoddi4+0x30>
 8000c64:	f1c6 0320 	rsb	r3, r6, #32
 8000c68:	fa01 f806 	lsl.w	r8, r1, r6
 8000c6c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c70:	40b7      	lsls	r7, r6
 8000c72:	ea43 0808 	orr.w	r8, r3, r8
 8000c76:	40b4      	lsls	r4, r6
 8000c78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c7c:	fa1f fc87 	uxth.w	ip, r7
 8000c80:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c84:	0c23      	lsrs	r3, r4, #16
 8000c86:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c8a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c8e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0x62>
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c9c:	f080 80ea 	bcs.w	8000e74 <__udivmoddi4+0x22c>
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	f240 80e7 	bls.w	8000e74 <__udivmoddi4+0x22c>
 8000ca6:	3902      	subs	r1, #2
 8000ca8:	443b      	add	r3, r7
 8000caa:	1a9a      	subs	r2, r3, r2
 8000cac:	b2a3      	uxth	r3, r4
 8000cae:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cb2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cba:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cbe:	459c      	cmp	ip, r3
 8000cc0:	d909      	bls.n	8000cd6 <__udivmoddi4+0x8e>
 8000cc2:	18fb      	adds	r3, r7, r3
 8000cc4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cc8:	f080 80d6 	bcs.w	8000e78 <__udivmoddi4+0x230>
 8000ccc:	459c      	cmp	ip, r3
 8000cce:	f240 80d3 	bls.w	8000e78 <__udivmoddi4+0x230>
 8000cd2:	443b      	add	r3, r7
 8000cd4:	3802      	subs	r0, #2
 8000cd6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cda:	eba3 030c 	sub.w	r3, r3, ip
 8000cde:	2100      	movs	r1, #0
 8000ce0:	b11d      	cbz	r5, 8000cea <__udivmoddi4+0xa2>
 8000ce2:	40f3      	lsrs	r3, r6
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d905      	bls.n	8000cfe <__udivmoddi4+0xb6>
 8000cf2:	b10d      	cbz	r5, 8000cf8 <__udivmoddi4+0xb0>
 8000cf4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	4608      	mov	r0, r1
 8000cfc:	e7f5      	b.n	8000cea <__udivmoddi4+0xa2>
 8000cfe:	fab3 f183 	clz	r1, r3
 8000d02:	2900      	cmp	r1, #0
 8000d04:	d146      	bne.n	8000d94 <__udivmoddi4+0x14c>
 8000d06:	4573      	cmp	r3, lr
 8000d08:	d302      	bcc.n	8000d10 <__udivmoddi4+0xc8>
 8000d0a:	4282      	cmp	r2, r0
 8000d0c:	f200 8105 	bhi.w	8000f1a <__udivmoddi4+0x2d2>
 8000d10:	1a84      	subs	r4, r0, r2
 8000d12:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d16:	2001      	movs	r0, #1
 8000d18:	4690      	mov	r8, r2
 8000d1a:	2d00      	cmp	r5, #0
 8000d1c:	d0e5      	beq.n	8000cea <__udivmoddi4+0xa2>
 8000d1e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d22:	e7e2      	b.n	8000cea <__udivmoddi4+0xa2>
 8000d24:	2a00      	cmp	r2, #0
 8000d26:	f000 8090 	beq.w	8000e4a <__udivmoddi4+0x202>
 8000d2a:	fab2 f682 	clz	r6, r2
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	f040 80a4 	bne.w	8000e7c <__udivmoddi4+0x234>
 8000d34:	1a8a      	subs	r2, r1, r2
 8000d36:	0c03      	lsrs	r3, r0, #16
 8000d38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3c:	b280      	uxth	r0, r0
 8000d3e:	b2bc      	uxth	r4, r7
 8000d40:	2101      	movs	r1, #1
 8000d42:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d46:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d4e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d52:	429a      	cmp	r2, r3
 8000d54:	d907      	bls.n	8000d66 <__udivmoddi4+0x11e>
 8000d56:	18fb      	adds	r3, r7, r3
 8000d58:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x11c>
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	f200 80e0 	bhi.w	8000f24 <__udivmoddi4+0x2dc>
 8000d64:	46c4      	mov	ip, r8
 8000d66:	1a9b      	subs	r3, r3, r2
 8000d68:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d6c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d70:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d74:	fb02 f404 	mul.w	r4, r2, r4
 8000d78:	429c      	cmp	r4, r3
 8000d7a:	d907      	bls.n	8000d8c <__udivmoddi4+0x144>
 8000d7c:	18fb      	adds	r3, r7, r3
 8000d7e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d82:	d202      	bcs.n	8000d8a <__udivmoddi4+0x142>
 8000d84:	429c      	cmp	r4, r3
 8000d86:	f200 80ca 	bhi.w	8000f1e <__udivmoddi4+0x2d6>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	1b1b      	subs	r3, r3, r4
 8000d8e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d92:	e7a5      	b.n	8000ce0 <__udivmoddi4+0x98>
 8000d94:	f1c1 0620 	rsb	r6, r1, #32
 8000d98:	408b      	lsls	r3, r1
 8000d9a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d9e:	431f      	orrs	r7, r3
 8000da0:	fa0e f401 	lsl.w	r4, lr, r1
 8000da4:	fa20 f306 	lsr.w	r3, r0, r6
 8000da8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000db0:	4323      	orrs	r3, r4
 8000db2:	fa00 f801 	lsl.w	r8, r0, r1
 8000db6:	fa1f fc87 	uxth.w	ip, r7
 8000dba:	fbbe f0f9 	udiv	r0, lr, r9
 8000dbe:	0c1c      	lsrs	r4, r3, #16
 8000dc0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dc4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dc8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dcc:	45a6      	cmp	lr, r4
 8000dce:	fa02 f201 	lsl.w	r2, r2, r1
 8000dd2:	d909      	bls.n	8000de8 <__udivmoddi4+0x1a0>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dda:	f080 809c 	bcs.w	8000f16 <__udivmoddi4+0x2ce>
 8000dde:	45a6      	cmp	lr, r4
 8000de0:	f240 8099 	bls.w	8000f16 <__udivmoddi4+0x2ce>
 8000de4:	3802      	subs	r0, #2
 8000de6:	443c      	add	r4, r7
 8000de8:	eba4 040e 	sub.w	r4, r4, lr
 8000dec:	fa1f fe83 	uxth.w	lr, r3
 8000df0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000df4:	fb09 4413 	mls	r4, r9, r3, r4
 8000df8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dfc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e00:	45a4      	cmp	ip, r4
 8000e02:	d908      	bls.n	8000e16 <__udivmoddi4+0x1ce>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e0a:	f080 8082 	bcs.w	8000f12 <__udivmoddi4+0x2ca>
 8000e0e:	45a4      	cmp	ip, r4
 8000e10:	d97f      	bls.n	8000f12 <__udivmoddi4+0x2ca>
 8000e12:	3b02      	subs	r3, #2
 8000e14:	443c      	add	r4, r7
 8000e16:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e1a:	eba4 040c 	sub.w	r4, r4, ip
 8000e1e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e22:	4564      	cmp	r4, ip
 8000e24:	4673      	mov	r3, lr
 8000e26:	46e1      	mov	r9, ip
 8000e28:	d362      	bcc.n	8000ef0 <__udivmoddi4+0x2a8>
 8000e2a:	d05f      	beq.n	8000eec <__udivmoddi4+0x2a4>
 8000e2c:	b15d      	cbz	r5, 8000e46 <__udivmoddi4+0x1fe>
 8000e2e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e32:	eb64 0409 	sbc.w	r4, r4, r9
 8000e36:	fa04 f606 	lsl.w	r6, r4, r6
 8000e3a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e3e:	431e      	orrs	r6, r3
 8000e40:	40cc      	lsrs	r4, r1
 8000e42:	e9c5 6400 	strd	r6, r4, [r5]
 8000e46:	2100      	movs	r1, #0
 8000e48:	e74f      	b.n	8000cea <__udivmoddi4+0xa2>
 8000e4a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e4e:	0c01      	lsrs	r1, r0, #16
 8000e50:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e54:	b280      	uxth	r0, r0
 8000e56:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e5a:	463b      	mov	r3, r7
 8000e5c:	4638      	mov	r0, r7
 8000e5e:	463c      	mov	r4, r7
 8000e60:	46b8      	mov	r8, r7
 8000e62:	46be      	mov	lr, r7
 8000e64:	2620      	movs	r6, #32
 8000e66:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e6a:	eba2 0208 	sub.w	r2, r2, r8
 8000e6e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e72:	e766      	b.n	8000d42 <__udivmoddi4+0xfa>
 8000e74:	4601      	mov	r1, r0
 8000e76:	e718      	b.n	8000caa <__udivmoddi4+0x62>
 8000e78:	4610      	mov	r0, r2
 8000e7a:	e72c      	b.n	8000cd6 <__udivmoddi4+0x8e>
 8000e7c:	f1c6 0220 	rsb	r2, r6, #32
 8000e80:	fa2e f302 	lsr.w	r3, lr, r2
 8000e84:	40b7      	lsls	r7, r6
 8000e86:	40b1      	lsls	r1, r6
 8000e88:	fa20 f202 	lsr.w	r2, r0, r2
 8000e8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e90:	430a      	orrs	r2, r1
 8000e92:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e96:	b2bc      	uxth	r4, r7
 8000e98:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e9c:	0c11      	lsrs	r1, r2, #16
 8000e9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea2:	fb08 f904 	mul.w	r9, r8, r4
 8000ea6:	40b0      	lsls	r0, r6
 8000ea8:	4589      	cmp	r9, r1
 8000eaa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eae:	b280      	uxth	r0, r0
 8000eb0:	d93e      	bls.n	8000f30 <__udivmoddi4+0x2e8>
 8000eb2:	1879      	adds	r1, r7, r1
 8000eb4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000eb8:	d201      	bcs.n	8000ebe <__udivmoddi4+0x276>
 8000eba:	4589      	cmp	r9, r1
 8000ebc:	d81f      	bhi.n	8000efe <__udivmoddi4+0x2b6>
 8000ebe:	eba1 0109 	sub.w	r1, r1, r9
 8000ec2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ec6:	fb09 f804 	mul.w	r8, r9, r4
 8000eca:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ece:	b292      	uxth	r2, r2
 8000ed0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ed4:	4542      	cmp	r2, r8
 8000ed6:	d229      	bcs.n	8000f2c <__udivmoddi4+0x2e4>
 8000ed8:	18ba      	adds	r2, r7, r2
 8000eda:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ede:	d2c4      	bcs.n	8000e6a <__udivmoddi4+0x222>
 8000ee0:	4542      	cmp	r2, r8
 8000ee2:	d2c2      	bcs.n	8000e6a <__udivmoddi4+0x222>
 8000ee4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ee8:	443a      	add	r2, r7
 8000eea:	e7be      	b.n	8000e6a <__udivmoddi4+0x222>
 8000eec:	45f0      	cmp	r8, lr
 8000eee:	d29d      	bcs.n	8000e2c <__udivmoddi4+0x1e4>
 8000ef0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ef4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ef8:	3801      	subs	r0, #1
 8000efa:	46e1      	mov	r9, ip
 8000efc:	e796      	b.n	8000e2c <__udivmoddi4+0x1e4>
 8000efe:	eba7 0909 	sub.w	r9, r7, r9
 8000f02:	4449      	add	r1, r9
 8000f04:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f08:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0c:	fb09 f804 	mul.w	r8, r9, r4
 8000f10:	e7db      	b.n	8000eca <__udivmoddi4+0x282>
 8000f12:	4673      	mov	r3, lr
 8000f14:	e77f      	b.n	8000e16 <__udivmoddi4+0x1ce>
 8000f16:	4650      	mov	r0, sl
 8000f18:	e766      	b.n	8000de8 <__udivmoddi4+0x1a0>
 8000f1a:	4608      	mov	r0, r1
 8000f1c:	e6fd      	b.n	8000d1a <__udivmoddi4+0xd2>
 8000f1e:	443b      	add	r3, r7
 8000f20:	3a02      	subs	r2, #2
 8000f22:	e733      	b.n	8000d8c <__udivmoddi4+0x144>
 8000f24:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f28:	443b      	add	r3, r7
 8000f2a:	e71c      	b.n	8000d66 <__udivmoddi4+0x11e>
 8000f2c:	4649      	mov	r1, r9
 8000f2e:	e79c      	b.n	8000e6a <__udivmoddi4+0x222>
 8000f30:	eba1 0109 	sub.w	r1, r1, r9
 8000f34:	46c4      	mov	ip, r8
 8000f36:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3a:	fb09 f804 	mul.w	r8, r9, r4
 8000f3e:	e7c4      	b.n	8000eca <__udivmoddi4+0x282>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <COM_Init>:
  * @brief  Initialize COM module.
  * @param  None.
  * @retval HAL Status.
  */
HAL_StatusTypeDef  COM_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
#if defined(__GNUC__)
  setvbuf(stdout, NULL, _IONBF, 0);
 8000f48:	4b15      	ldr	r3, [pc, #84]	@ (8000fa0 <COM_Init+0x5c>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	6898      	ldr	r0, [r3, #8]
 8000f4e:	2300      	movs	r3, #0
 8000f50:	2202      	movs	r2, #2
 8000f52:	2100      	movs	r1, #0
 8000f54:	f004 faee 	bl	8005534 <setvbuf>
  - One Stop Bit
  - No parity
  - Hardware flow control disabled (RTS and CTS signals)
  - Receive and transmit enabled
  */
  UartHandle.Instance = COM_UART;
 8000f58:	4b12      	ldr	r3, [pc, #72]	@ (8000fa4 <COM_Init+0x60>)
 8000f5a:	4a13      	ldr	r2, [pc, #76]	@ (8000fa8 <COM_Init+0x64>)
 8000f5c:	601a      	str	r2, [r3, #0]
  UartHandle.Init.BaudRate = 115200U;
 8000f5e:	4b11      	ldr	r3, [pc, #68]	@ (8000fa4 <COM_Init+0x60>)
 8000f60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f64:	605a      	str	r2, [r3, #4]
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8000f66:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa4 <COM_Init+0x60>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	609a      	str	r2, [r3, #8]
  UartHandle.Init.StopBits = UART_STOPBITS_1;
 8000f6c:	4b0d      	ldr	r3, [pc, #52]	@ (8000fa4 <COM_Init+0x60>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	60da      	str	r2, [r3, #12]
  UartHandle.Init.Parity = UART_PARITY_NONE;
 8000f72:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa4 <COM_Init+0x60>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	611a      	str	r2, [r3, #16]
  UartHandle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f78:	4b0a      	ldr	r3, [pc, #40]	@ (8000fa4 <COM_Init+0x60>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	619a      	str	r2, [r3, #24]
  UartHandle.Init.Mode = UART_MODE_RX | UART_MODE_TX;
 8000f7e:	4b09      	ldr	r3, [pc, #36]	@ (8000fa4 <COM_Init+0x60>)
 8000f80:	220c      	movs	r2, #12
 8000f82:	615a      	str	r2, [r3, #20]
  UartHandle.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8000f84:	4b07      	ldr	r3, [pc, #28]	@ (8000fa4 <COM_Init+0x60>)
 8000f86:	2210      	movs	r2, #16
 8000f88:	625a      	str	r2, [r3, #36]	@ 0x24
  UartHandle.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8000f8a:	4b06      	ldr	r3, [pc, #24]	@ (8000fa4 <COM_Init+0x60>)
 8000f8c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000f90:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_UART_Init(&UartHandle);
 8000f92:	4804      	ldr	r0, [pc, #16]	@ (8000fa4 <COM_Init+0x60>)
 8000f94:	f002 fb40 	bl	8003618 <HAL_UART_Init>
 8000f98:	4603      	mov	r3, r0
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	20000018 	.word	0x20000018
 8000fa4:	200001f0 	.word	0x200001f0
 8000fa8:	40004800 	.word	0x40004800

08000fac <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval ch
  */
PUTCHAR_PROTOTYPE
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&UartHandle, (uint8_t *)&ch, 1U, 0xFFFFU);
 8000fb4:	1d39      	adds	r1, r7, #4
 8000fb6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000fba:	2201      	movs	r2, #1
 8000fbc:	4803      	ldr	r0, [pc, #12]	@ (8000fcc <__io_putchar+0x20>)
 8000fbe:	f002 fb79 	bl	80036b4 <HAL_UART_Transmit>

  return ch;
 8000fc2:	687b      	ldr	r3, [r7, #4]
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3708      	adds	r7, #8
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	200001f0 	.word	0x200001f0

08000fd0 <main>:

/**
  * @brief  The application entry point.
  */
int main(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b09a      	sub	sp, #104	@ 0x68
 8000fd4:	af00      	add	r7, sp, #0
  uint32_t start, stop, elapsed;
  char uart_buf[80];
  int    uart_len;

  /* MCU init */
  HAL_Init();
 8000fd6:	f000 fc5e 	bl	8001896 <HAL_Init>
  SystemClock_Config();
 8000fda:	f000 f8a7 	bl	800112c <SystemClock_Config>

  /* Peripherals init */
  MX_GPIO_Init();
 8000fde:	f000 f98b 	bl	80012f8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000fe2:	f000 f959 	bl	8001298 <MX_USART3_UART_Init>
  MX_CRC_Init();
 8000fe6:	f000 f911 	bl	800120c <MX_CRC_Init>
  MX_TIM11_Init();
 8000fea:	f000 f931 	bl	8001250 <MX_TIM11_Init>

  /* 1) bring up COM & do firmwareintegrity check */
  COM_Init();
 8000fee:	f7ff ffa9 	bl	8000f44 <COM_Init>
  printf("\r\n=== COM Initialized ===\r\n");
 8000ff2:	4840      	ldr	r0, [pc, #256]	@ (80010f4 <main+0x124>)
 8000ff4:	f004 fa96 	bl	8005524 <puts>
  printf(">>> Verifying FW SHA-256...\r\n");
 8000ff8:	483f      	ldr	r0, [pc, #252]	@ (80010f8 <main+0x128>)
 8000ffa:	f004 fa93 	bl	8005524 <puts>
  FW_Hash_Verify();    // prints pass/fail and loops forever on failure
 8000ffe:	f003 f837 	bl	8004070 <FW_Hash_Verify>
  printf(">>> FW Hash OK  proceeding to XTEA+SHA benchmark\r\n");
 8001002:	483e      	ldr	r0, [pc, #248]	@ (80010fc <main+0x12c>)
 8001004:	f004 fa8e 	bl	8005524 <puts>

  /* 2) Oneoff XTEA test */
  memcpy(ct,   XTEA_PLAIN, sizeof(ct));
 8001008:	4b3d      	ldr	r3, [pc, #244]	@ (8001100 <main+0x130>)
 800100a:	4a3e      	ldr	r2, [pc, #248]	@ (8001104 <main+0x134>)
 800100c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001010:	e883 0003 	stmia.w	r3, {r0, r1}
  xtea_enc(ct, ct, (uint32_t*)XTEA_KEY);
 8001014:	4a3c      	ldr	r2, [pc, #240]	@ (8001108 <main+0x138>)
 8001016:	493a      	ldr	r1, [pc, #232]	@ (8001100 <main+0x130>)
 8001018:	4839      	ldr	r0, [pc, #228]	@ (8001100 <main+0x130>)
 800101a:	f000 fb65 	bl	80016e8 <xtea_enc>
  memcpy(dt, ct, sizeof(dt));
 800101e:	4b3b      	ldr	r3, [pc, #236]	@ (800110c <main+0x13c>)
 8001020:	4a37      	ldr	r2, [pc, #220]	@ (8001100 <main+0x130>)
 8001022:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001026:	e883 0003 	stmia.w	r3, {r0, r1}
  xtea_dec(dt, dt, (uint32_t*)XTEA_KEY);
 800102a:	4a37      	ldr	r2, [pc, #220]	@ (8001108 <main+0x138>)
 800102c:	4937      	ldr	r1, [pc, #220]	@ (800110c <main+0x13c>)
 800102e:	4837      	ldr	r0, [pc, #220]	@ (800110c <main+0x13c>)
 8001030:	f000 fbb0 	bl	8001794 <xtea_dec>
  printf("XTEA test CT: {%08lx %08lx}\r\n", (unsigned long)ct[1], (unsigned long)ct[0]);
 8001034:	4b32      	ldr	r3, [pc, #200]	@ (8001100 <main+0x130>)
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	4a31      	ldr	r2, [pc, #196]	@ (8001100 <main+0x130>)
 800103a:	6812      	ldr	r2, [r2, #0]
 800103c:	4619      	mov	r1, r3
 800103e:	4834      	ldr	r0, [pc, #208]	@ (8001110 <main+0x140>)
 8001040:	f004 fa08 	bl	8005454 <iprintf>
  printf("XTEA test PT: {%08lx %08lx}\r\n", (unsigned long)dt[1], (unsigned long)dt[0]);
 8001044:	4b31      	ldr	r3, [pc, #196]	@ (800110c <main+0x13c>)
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	4a30      	ldr	r2, [pc, #192]	@ (800110c <main+0x13c>)
 800104a:	6812      	ldr	r2, [r2, #0]
 800104c:	4619      	mov	r1, r3
 800104e:	4831      	ldr	r0, [pc, #196]	@ (8001114 <main+0x144>)
 8001050:	f004 fa00 	bl	8005454 <iprintf>

  HAL_Delay(500);
 8001054:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001058:	f000 fc76 	bl	8001948 <HAL_Delay>

  /* 3) Start timer for 100 runs of (XTEA then SHA-256) */
  HAL_TIM_Base_Start(&htim11);
 800105c:	482e      	ldr	r0, [pc, #184]	@ (8001118 <main+0x148>)
 800105e:	f002 f9cf 	bl	8003400 <HAL_TIM_Base_Start>

  while (1)
  {
    start = __HAL_TIM_GET_COUNTER(&htim11);
 8001062:	4b2d      	ldr	r3, [pc, #180]	@ (8001118 <main+0x148>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001068:	663b      	str	r3, [r7, #96]	@ 0x60

    for (int i = 0; i < 100; i++) {
 800106a:	2300      	movs	r3, #0
 800106c:	667b      	str	r3, [r7, #100]	@ 0x64
 800106e:	e018      	b.n	80010a2 <main+0xd2>
      // reset plaintext
      memcpy(ct, XTEA_PLAIN, sizeof(ct));
 8001070:	4b23      	ldr	r3, [pc, #140]	@ (8001100 <main+0x130>)
 8001072:	4a24      	ldr	r2, [pc, #144]	@ (8001104 <main+0x134>)
 8001074:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001078:	e883 0003 	stmia.w	r3, {r0, r1}
      // encrypt/decrypt
      xtea_enc(ct, ct, (uint32_t*)XTEA_KEY);
 800107c:	4a22      	ldr	r2, [pc, #136]	@ (8001108 <main+0x138>)
 800107e:	4920      	ldr	r1, [pc, #128]	@ (8001100 <main+0x130>)
 8001080:	481f      	ldr	r0, [pc, #124]	@ (8001100 <main+0x130>)
 8001082:	f000 fb31 	bl	80016e8 <xtea_enc>
      xtea_dec(ct, ct, (uint32_t*)XTEA_KEY);
 8001086:	4a20      	ldr	r2, [pc, #128]	@ (8001108 <main+0x138>)
 8001088:	491d      	ldr	r1, [pc, #116]	@ (8001100 <main+0x130>)
 800108a:	481d      	ldr	r0, [pc, #116]	@ (8001100 <main+0x130>)
 800108c:	f000 fb82 	bl	8001794 <xtea_dec>
      // SHA256 on the original message
      STM32_SHA256_HASH_DigestCompute(
 8001090:	4b22      	ldr	r3, [pc, #136]	@ (800111c <main+0x14c>)
 8001092:	4a23      	ldr	r2, [pc, #140]	@ (8001120 <main+0x150>)
 8001094:	2108      	movs	r1, #8
 8001096:	481b      	ldr	r0, [pc, #108]	@ (8001104 <main+0x134>)
 8001098:	f002 ffa8 	bl	8003fec <STM32_SHA256_HASH_DigestCompute>
    for (int i = 0; i < 100; i++) {
 800109c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800109e:	3301      	adds	r3, #1
 80010a0:	667b      	str	r3, [r7, #100]	@ 0x64
 80010a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80010a4:	2b63      	cmp	r3, #99	@ 0x63
 80010a6:	dde3      	ble.n	8001070 <main+0xa0>
        sha_digest,
        &sha_len
      );
    }

    stop = __HAL_TIM_GET_COUNTER(&htim11);
 80010a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001118 <main+0x148>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
    elapsed = (stop >= start)
            ? (stop - start)
            : (0xFFFF - start + stop + 1);
 80010b0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80010b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80010b4:	429a      	cmp	r2, r3
 80010b6:	d303      	bcc.n	80010c0 <main+0xf0>
 80010b8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80010ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	e004      	b.n	80010ca <main+0xfa>
 80010c0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80010c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80010c4:	1ad3      	subs	r3, r2, r3
 80010c6:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
    elapsed = (stop >= start)
 80010ca:	65bb      	str	r3, [r7, #88]	@ 0x58

    uart_len = snprintf(uart_buf,sizeof(uart_buf),
 80010cc:	1d38      	adds	r0, r7, #4
 80010ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80010d0:	4a14      	ldr	r2, [pc, #80]	@ (8001124 <main+0x154>)
 80010d2:	2150      	movs	r1, #80	@ 0x50
 80010d4:	f004 fae2 	bl	800569c <sniprintf>
 80010d8:	6578      	str	r0, [r7, #84]	@ 0x54
      "XTEA+SHA256 (100 runs): %4lu us\r\n",
      (unsigned long)elapsed
    );
    HAL_UART_Transmit(&huart3,(uint8_t*)uart_buf, uart_len, HAL_MAX_DELAY);
 80010da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80010dc:	b29a      	uxth	r2, r3
 80010de:	1d39      	adds	r1, r7, #4
 80010e0:	f04f 33ff 	mov.w	r3, #4294967295
 80010e4:	4810      	ldr	r0, [pc, #64]	@ (8001128 <main+0x158>)
 80010e6:	f002 fae5 	bl	80036b4 <HAL_UART_Transmit>

    HAL_Delay(1000);
 80010ea:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010ee:	f000 fc2b 	bl	8001948 <HAL_Delay>
    start = __HAL_TIM_GET_COUNTER(&htim11);
 80010f2:	e7b6      	b.n	8001062 <main+0x92>
 80010f4:	08007958 	.word	0x08007958
 80010f8:	08007974 	.word	0x08007974
 80010fc:	08007994 	.word	0x08007994
 8001100:	20000370 	.word	0x20000370
 8001104:	08007b70 	.word	0x08007b70
 8001108:	08007b60 	.word	0x08007b60
 800110c:	20000378 	.word	0x20000378
 8001110:	080079cc 	.word	0x080079cc
 8001114:	080079ec 	.word	0x080079ec
 8001118:	20000324 	.word	0x20000324
 800111c:	200003a0 	.word	0x200003a0
 8001120:	20000380 	.word	0x20000380
 8001124:	08007a0c 	.word	0x08007a0c
 8001128:	2000029c 	.word	0x2000029c

0800112c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b094      	sub	sp, #80	@ 0x50
 8001130:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001132:	f107 031c 	add.w	r3, r7, #28
 8001136:	2234      	movs	r2, #52	@ 0x34
 8001138:	2100      	movs	r1, #0
 800113a:	4618      	mov	r0, r3
 800113c:	f004 fbe6 	bl	800590c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001140:	f107 0308 	add.w	r3, r7, #8
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	609a      	str	r2, [r3, #8]
 800114c:	60da      	str	r2, [r3, #12]
 800114e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001150:	4b2c      	ldr	r3, [pc, #176]	@ (8001204 <SystemClock_Config+0xd8>)
 8001152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001154:	4a2b      	ldr	r2, [pc, #172]	@ (8001204 <SystemClock_Config+0xd8>)
 8001156:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800115a:	6413      	str	r3, [r2, #64]	@ 0x40
 800115c:	4b29      	ldr	r3, [pc, #164]	@ (8001204 <SystemClock_Config+0xd8>)
 800115e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001160:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001164:	607b      	str	r3, [r7, #4]
 8001166:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001168:	4b27      	ldr	r3, [pc, #156]	@ (8001208 <SystemClock_Config+0xdc>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001170:	4a25      	ldr	r2, [pc, #148]	@ (8001208 <SystemClock_Config+0xdc>)
 8001172:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001176:	6013      	str	r3, [r2, #0]
 8001178:	4b23      	ldr	r3, [pc, #140]	@ (8001208 <SystemClock_Config+0xdc>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001180:	603b      	str	r3, [r7, #0]
 8001182:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001184:	2302      	movs	r3, #2
 8001186:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001188:	2301      	movs	r3, #1
 800118a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800118c:	2310      	movs	r3, #16
 800118e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001190:	2302      	movs	r3, #2
 8001192:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001194:	2300      	movs	r3, #0
 8001196:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001198:	2308      	movs	r3, #8
 800119a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 800119c:	2360      	movs	r3, #96	@ 0x60
 800119e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011a0:	2302      	movs	r3, #2
 80011a2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80011a4:	2304      	movs	r3, #4
 80011a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80011a8:	2302      	movs	r3, #2
 80011aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ac:	f107 031c 	add.w	r3, r7, #28
 80011b0:	4618      	mov	r0, r3
 80011b2:	f000 ffcd 	bl	8002150 <HAL_RCC_OscConfig>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d001      	beq.n	80011c0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80011bc:	f000 f8dc 	bl	8001378 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80011c0:	f000 ff76 	bl	80020b0 <HAL_PWREx_EnableOverDrive>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80011ca:	f000 f8d5 	bl	8001378 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011ce:	230f      	movs	r3, #15
 80011d0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011d2:	2302      	movs	r3, #2
 80011d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011d6:	2300      	movs	r3, #0
 80011d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011e0:	2300      	movs	r3, #0
 80011e2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80011e4:	f107 0308 	add.w	r3, r7, #8
 80011e8:	2103      	movs	r1, #3
 80011ea:	4618      	mov	r0, r3
 80011ec:	f001 fa5e 	bl	80026ac <HAL_RCC_ClockConfig>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <SystemClock_Config+0xce>
  {
    Error_Handler();
 80011f6:	f000 f8bf 	bl	8001378 <Error_Handler>
  }
}
 80011fa:	bf00      	nop
 80011fc:	3750      	adds	r7, #80	@ 0x50
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	40023800 	.word	0x40023800
 8001208:	40007000 	.word	0x40007000

0800120c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001210:	4b0d      	ldr	r3, [pc, #52]	@ (8001248 <MX_CRC_Init+0x3c>)
 8001212:	4a0e      	ldr	r2, [pc, #56]	@ (800124c <MX_CRC_Init+0x40>)
 8001214:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8001216:	4b0c      	ldr	r3, [pc, #48]	@ (8001248 <MX_CRC_Init+0x3c>)
 8001218:	2200      	movs	r2, #0
 800121a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800121c:	4b0a      	ldr	r3, [pc, #40]	@ (8001248 <MX_CRC_Init+0x3c>)
 800121e:	2200      	movs	r2, #0
 8001220:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8001222:	4b09      	ldr	r3, [pc, #36]	@ (8001248 <MX_CRC_Init+0x3c>)
 8001224:	2200      	movs	r2, #0
 8001226:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001228:	4b07      	ldr	r3, [pc, #28]	@ (8001248 <MX_CRC_Init+0x3c>)
 800122a:	2200      	movs	r2, #0
 800122c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800122e:	4b06      	ldr	r3, [pc, #24]	@ (8001248 <MX_CRC_Init+0x3c>)
 8001230:	2201      	movs	r2, #1
 8001232:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001234:	4804      	ldr	r0, [pc, #16]	@ (8001248 <MX_CRC_Init+0x3c>)
 8001236:	f000 fc8f 	bl	8001b58 <HAL_CRC_Init>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8001240:	f000 f89a 	bl	8001378 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001244:	bf00      	nop
 8001246:	bd80      	pop	{r7, pc}
 8001248:	20000278 	.word	0x20000278
 800124c:	40023000 	.word	0x40023000

08001250 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001254:	4b0e      	ldr	r3, [pc, #56]	@ (8001290 <MX_TIM11_Init+0x40>)
 8001256:	4a0f      	ldr	r2, [pc, #60]	@ (8001294 <MX_TIM11_Init+0x44>)
 8001258:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 95;
 800125a:	4b0d      	ldr	r3, [pc, #52]	@ (8001290 <MX_TIM11_Init+0x40>)
 800125c:	225f      	movs	r2, #95	@ 0x5f
 800125e:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001260:	4b0b      	ldr	r3, [pc, #44]	@ (8001290 <MX_TIM11_Init+0x40>)
 8001262:	2200      	movs	r2, #0
 8001264:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8001266:	4b0a      	ldr	r3, [pc, #40]	@ (8001290 <MX_TIM11_Init+0x40>)
 8001268:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800126c:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800126e:	4b08      	ldr	r3, [pc, #32]	@ (8001290 <MX_TIM11_Init+0x40>)
 8001270:	2200      	movs	r2, #0
 8001272:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001274:	4b06      	ldr	r3, [pc, #24]	@ (8001290 <MX_TIM11_Init+0x40>)
 8001276:	2200      	movs	r2, #0
 8001278:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800127a:	4805      	ldr	r0, [pc, #20]	@ (8001290 <MX_TIM11_Init+0x40>)
 800127c:	f002 f868 	bl	8003350 <HAL_TIM_Base_Init>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001286:	f000 f877 	bl	8001378 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800128a:	bf00      	nop
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	20000324 	.word	0x20000324
 8001294:	40014800 	.word	0x40014800

08001298 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800129c:	4b14      	ldr	r3, [pc, #80]	@ (80012f0 <MX_USART3_UART_Init+0x58>)
 800129e:	4a15      	ldr	r2, [pc, #84]	@ (80012f4 <MX_USART3_UART_Init+0x5c>)
 80012a0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80012a2:	4b13      	ldr	r3, [pc, #76]	@ (80012f0 <MX_USART3_UART_Init+0x58>)
 80012a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012a8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80012aa:	4b11      	ldr	r3, [pc, #68]	@ (80012f0 <MX_USART3_UART_Init+0x58>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80012b0:	4b0f      	ldr	r3, [pc, #60]	@ (80012f0 <MX_USART3_UART_Init+0x58>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80012b6:	4b0e      	ldr	r3, [pc, #56]	@ (80012f0 <MX_USART3_UART_Init+0x58>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80012bc:	4b0c      	ldr	r3, [pc, #48]	@ (80012f0 <MX_USART3_UART_Init+0x58>)
 80012be:	220c      	movs	r2, #12
 80012c0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012c2:	4b0b      	ldr	r3, [pc, #44]	@ (80012f0 <MX_USART3_UART_Init+0x58>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80012c8:	4b09      	ldr	r3, [pc, #36]	@ (80012f0 <MX_USART3_UART_Init+0x58>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012ce:	4b08      	ldr	r3, [pc, #32]	@ (80012f0 <MX_USART3_UART_Init+0x58>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012d4:	4b06      	ldr	r3, [pc, #24]	@ (80012f0 <MX_USART3_UART_Init+0x58>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80012da:	4805      	ldr	r0, [pc, #20]	@ (80012f0 <MX_USART3_UART_Init+0x58>)
 80012dc:	f002 f99c 	bl	8003618 <HAL_UART_Init>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80012e6:	f000 f847 	bl	8001378 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80012ea:	bf00      	nop
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	2000029c 	.word	0x2000029c
 80012f4:	40004800 	.word	0x40004800

080012f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b088      	sub	sp, #32
 80012fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012fe:	f107 030c 	add.w	r3, r7, #12
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	605a      	str	r2, [r3, #4]
 8001308:	609a      	str	r2, [r3, #8]
 800130a:	60da      	str	r2, [r3, #12]
 800130c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800130e:	4b18      	ldr	r3, [pc, #96]	@ (8001370 <MX_GPIO_Init+0x78>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001312:	4a17      	ldr	r2, [pc, #92]	@ (8001370 <MX_GPIO_Init+0x78>)
 8001314:	f043 0302 	orr.w	r3, r3, #2
 8001318:	6313      	str	r3, [r2, #48]	@ 0x30
 800131a:	4b15      	ldr	r3, [pc, #84]	@ (8001370 <MX_GPIO_Init+0x78>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800131e:	f003 0302 	and.w	r3, r3, #2
 8001322:	60bb      	str	r3, [r7, #8]
 8001324:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001326:	4b12      	ldr	r3, [pc, #72]	@ (8001370 <MX_GPIO_Init+0x78>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132a:	4a11      	ldr	r2, [pc, #68]	@ (8001370 <MX_GPIO_Init+0x78>)
 800132c:	f043 0308 	orr.w	r3, r3, #8
 8001330:	6313      	str	r3, [r2, #48]	@ 0x30
 8001332:	4b0f      	ldr	r3, [pc, #60]	@ (8001370 <MX_GPIO_Init+0x78>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001336:	f003 0308 	and.w	r3, r3, #8
 800133a:	607b      	str	r3, [r7, #4]
 800133c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 800133e:	2200      	movs	r2, #0
 8001340:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001344:	480b      	ldr	r0, [pc, #44]	@ (8001374 <MX_GPIO_Init+0x7c>)
 8001346:	f000 fe9b 	bl	8002080 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED3_Pin */
  GPIO_InitStruct.Pin = LED3_Pin;
 800134a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800134e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001350:	2301      	movs	r3, #1
 8001352:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001354:	2300      	movs	r3, #0
 8001356:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001358:	2300      	movs	r3, #0
 800135a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 800135c:	f107 030c 	add.w	r3, r7, #12
 8001360:	4619      	mov	r1, r3
 8001362:	4804      	ldr	r0, [pc, #16]	@ (8001374 <MX_GPIO_Init+0x7c>)
 8001364:	f000 fce2 	bl	8001d2c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */

/* USER CODE END MX_GPIO_Init_2 */
}
 8001368:	bf00      	nop
 800136a:	3720      	adds	r7, #32
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	40023800 	.word	0x40023800
 8001374:	40020400 	.word	0x40020400

08001378 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800137c:	b672      	cpsid	i
}
 800137e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001380:	bf00      	nop
 8001382:	e7fd      	b.n	8001380 <Error_Handler+0x8>

08001384 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800138a:	4b0e      	ldr	r3, [pc, #56]	@ (80013c4 <HAL_MspInit+0x40>)
 800138c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800138e:	4a0d      	ldr	r2, [pc, #52]	@ (80013c4 <HAL_MspInit+0x40>)
 8001390:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001394:	6413      	str	r3, [r2, #64]	@ 0x40
 8001396:	4b0b      	ldr	r3, [pc, #44]	@ (80013c4 <HAL_MspInit+0x40>)
 8001398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800139a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800139e:	607b      	str	r3, [r7, #4]
 80013a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013a2:	4b08      	ldr	r3, [pc, #32]	@ (80013c4 <HAL_MspInit+0x40>)
 80013a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013a6:	4a07      	ldr	r2, [pc, #28]	@ (80013c4 <HAL_MspInit+0x40>)
 80013a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80013ae:	4b05      	ldr	r3, [pc, #20]	@ (80013c4 <HAL_MspInit+0x40>)
 80013b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013b6:	603b      	str	r3, [r7, #0]
 80013b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013ba:	bf00      	nop
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	bc80      	pop	{r7}
 80013c2:	4770      	bx	lr
 80013c4:	40023800 	.word	0x40023800

080013c8 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b085      	sub	sp, #20
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a09      	ldr	r2, [pc, #36]	@ (80013fc <HAL_CRC_MspInit+0x34>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d10b      	bne.n	80013f2 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80013da:	4b09      	ldr	r3, [pc, #36]	@ (8001400 <HAL_CRC_MspInit+0x38>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013de:	4a08      	ldr	r2, [pc, #32]	@ (8001400 <HAL_CRC_MspInit+0x38>)
 80013e0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80013e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013e6:	4b06      	ldr	r3, [pc, #24]	@ (8001400 <HAL_CRC_MspInit+0x38>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80013f2:	bf00      	nop
 80013f4:	3714      	adds	r7, #20
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bc80      	pop	{r7}
 80013fa:	4770      	bx	lr
 80013fc:	40023000 	.word	0x40023000
 8001400:	40023800 	.word	0x40023800

08001404 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001404:	b480      	push	{r7}
 8001406:	b085      	sub	sp, #20
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a09      	ldr	r2, [pc, #36]	@ (8001438 <HAL_TIM_Base_MspInit+0x34>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d10b      	bne.n	800142e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001416:	4b09      	ldr	r3, [pc, #36]	@ (800143c <HAL_TIM_Base_MspInit+0x38>)
 8001418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800141a:	4a08      	ldr	r2, [pc, #32]	@ (800143c <HAL_TIM_Base_MspInit+0x38>)
 800141c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001420:	6453      	str	r3, [r2, #68]	@ 0x44
 8001422:	4b06      	ldr	r3, [pc, #24]	@ (800143c <HAL_TIM_Base_MspInit+0x38>)
 8001424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001426:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800142e:	bf00      	nop
 8001430:	3714      	adds	r7, #20
 8001432:	46bd      	mov	sp, r7
 8001434:	bc80      	pop	{r7}
 8001436:	4770      	bx	lr
 8001438:	40014800 	.word	0x40014800
 800143c:	40023800 	.word	0x40023800

08001440 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b0ae      	sub	sp, #184	@ 0xb8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001448:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	60da      	str	r2, [r3, #12]
 8001456:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001458:	f107 0314 	add.w	r3, r7, #20
 800145c:	2290      	movs	r2, #144	@ 0x90
 800145e:	2100      	movs	r1, #0
 8001460:	4618      	mov	r0, r3
 8001462:	f004 fa53 	bl	800590c <memset>
  if(huart->Instance==USART3)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a22      	ldr	r2, [pc, #136]	@ (80014f4 <HAL_UART_MspInit+0xb4>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d13c      	bne.n	80014ea <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001470:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001474:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001476:	2300      	movs	r3, #0
 8001478:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800147a:	f107 0314 	add.w	r3, r7, #20
 800147e:	4618      	mov	r0, r3
 8001480:	f001 fb3e 	bl	8002b00 <HAL_RCCEx_PeriphCLKConfig>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800148a:	f7ff ff75 	bl	8001378 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800148e:	4b1a      	ldr	r3, [pc, #104]	@ (80014f8 <HAL_UART_MspInit+0xb8>)
 8001490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001492:	4a19      	ldr	r2, [pc, #100]	@ (80014f8 <HAL_UART_MspInit+0xb8>)
 8001494:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001498:	6413      	str	r3, [r2, #64]	@ 0x40
 800149a:	4b17      	ldr	r3, [pc, #92]	@ (80014f8 <HAL_UART_MspInit+0xb8>)
 800149c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80014a2:	613b      	str	r3, [r7, #16]
 80014a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014a6:	4b14      	ldr	r3, [pc, #80]	@ (80014f8 <HAL_UART_MspInit+0xb8>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014aa:	4a13      	ldr	r2, [pc, #76]	@ (80014f8 <HAL_UART_MspInit+0xb8>)
 80014ac:	f043 0308 	orr.w	r3, r3, #8
 80014b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b2:	4b11      	ldr	r3, [pc, #68]	@ (80014f8 <HAL_UART_MspInit+0xb8>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b6:	f003 0308 	and.w	r3, r3, #8
 80014ba:	60fb      	str	r3, [r7, #12]
 80014bc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80014be:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80014c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c6:	2302      	movs	r3, #2
 80014c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014cc:	2300      	movs	r3, #0
 80014ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d2:	2303      	movs	r3, #3
 80014d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80014d8:	2307      	movs	r3, #7
 80014da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014de:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80014e2:	4619      	mov	r1, r3
 80014e4:	4805      	ldr	r0, [pc, #20]	@ (80014fc <HAL_UART_MspInit+0xbc>)
 80014e6:	f000 fc21 	bl	8001d2c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80014ea:	bf00      	nop
 80014ec:	37b8      	adds	r7, #184	@ 0xb8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	40004800 	.word	0x40004800
 80014f8:	40023800 	.word	0x40023800
 80014fc:	40020c00 	.word	0x40020c00

08001500 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001504:	bf00      	nop
 8001506:	e7fd      	b.n	8001504 <NMI_Handler+0x4>

08001508 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800150c:	bf00      	nop
 800150e:	e7fd      	b.n	800150c <HardFault_Handler+0x4>

08001510 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001514:	bf00      	nop
 8001516:	e7fd      	b.n	8001514 <MemManage_Handler+0x4>

08001518 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800151c:	bf00      	nop
 800151e:	e7fd      	b.n	800151c <BusFault_Handler+0x4>

08001520 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001524:	bf00      	nop
 8001526:	e7fd      	b.n	8001524 <UsageFault_Handler+0x4>

08001528 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800152c:	bf00      	nop
 800152e:	46bd      	mov	sp, r7
 8001530:	bc80      	pop	{r7}
 8001532:	4770      	bx	lr

08001534 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001538:	bf00      	nop
 800153a:	46bd      	mov	sp, r7
 800153c:	bc80      	pop	{r7}
 800153e:	4770      	bx	lr

08001540 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	bc80      	pop	{r7}
 800154a:	4770      	bx	lr

0800154c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001550:	f000 f9de 	bl	8001910 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001554:	bf00      	nop
 8001556:	bd80      	pop	{r7, pc}

08001558 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  return 1;
 800155c:	2301      	movs	r3, #1
}
 800155e:	4618      	mov	r0, r3
 8001560:	46bd      	mov	sp, r7
 8001562:	bc80      	pop	{r7}
 8001564:	4770      	bx	lr

08001566 <_kill>:

int _kill(int pid, int sig)
{
 8001566:	b580      	push	{r7, lr}
 8001568:	b082      	sub	sp, #8
 800156a:	af00      	add	r7, sp, #0
 800156c:	6078      	str	r0, [r7, #4]
 800156e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001570:	f004 fa1e 	bl	80059b0 <__errno>
 8001574:	4603      	mov	r3, r0
 8001576:	2216      	movs	r2, #22
 8001578:	601a      	str	r2, [r3, #0]
  return -1;
 800157a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800157e:	4618      	mov	r0, r3
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}

08001586 <_exit>:

void _exit (int status)
{
 8001586:	b580      	push	{r7, lr}
 8001588:	b082      	sub	sp, #8
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800158e:	f04f 31ff 	mov.w	r1, #4294967295
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f7ff ffe7 	bl	8001566 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001598:	bf00      	nop
 800159a:	e7fd      	b.n	8001598 <_exit+0x12>

0800159c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b086      	sub	sp, #24
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	60b9      	str	r1, [r7, #8]
 80015a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015a8:	2300      	movs	r3, #0
 80015aa:	617b      	str	r3, [r7, #20]
 80015ac:	e00a      	b.n	80015c4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015ae:	f3af 8000 	nop.w
 80015b2:	4601      	mov	r1, r0
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	1c5a      	adds	r2, r3, #1
 80015b8:	60ba      	str	r2, [r7, #8]
 80015ba:	b2ca      	uxtb	r2, r1
 80015bc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	3301      	adds	r3, #1
 80015c2:	617b      	str	r3, [r7, #20]
 80015c4:	697a      	ldr	r2, [r7, #20]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	dbf0      	blt.n	80015ae <_read+0x12>
  }

  return len;
 80015cc:	687b      	ldr	r3, [r7, #4]
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3718      	adds	r7, #24
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}

080015d6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015d6:	b580      	push	{r7, lr}
 80015d8:	b086      	sub	sp, #24
 80015da:	af00      	add	r7, sp, #0
 80015dc:	60f8      	str	r0, [r7, #12]
 80015de:	60b9      	str	r1, [r7, #8]
 80015e0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015e2:	2300      	movs	r3, #0
 80015e4:	617b      	str	r3, [r7, #20]
 80015e6:	e009      	b.n	80015fc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	1c5a      	adds	r2, r3, #1
 80015ec:	60ba      	str	r2, [r7, #8]
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	4618      	mov	r0, r3
 80015f2:	f7ff fcdb 	bl	8000fac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	3301      	adds	r3, #1
 80015fa:	617b      	str	r3, [r7, #20]
 80015fc:	697a      	ldr	r2, [r7, #20]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	429a      	cmp	r2, r3
 8001602:	dbf1      	blt.n	80015e8 <_write+0x12>
  }
  return len;
 8001604:	687b      	ldr	r3, [r7, #4]
}
 8001606:	4618      	mov	r0, r3
 8001608:	3718      	adds	r7, #24
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}

0800160e <_close>:

int _close(int file)
{
 800160e:	b480      	push	{r7}
 8001610:	b083      	sub	sp, #12
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001616:	f04f 33ff 	mov.w	r3, #4294967295
}
 800161a:	4618      	mov	r0, r3
 800161c:	370c      	adds	r7, #12
 800161e:	46bd      	mov	sp, r7
 8001620:	bc80      	pop	{r7}
 8001622:	4770      	bx	lr

08001624 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001634:	605a      	str	r2, [r3, #4]
  return 0;
 8001636:	2300      	movs	r3, #0
}
 8001638:	4618      	mov	r0, r3
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	bc80      	pop	{r7}
 8001640:	4770      	bx	lr

08001642 <_isatty>:

int _isatty(int file)
{
 8001642:	b480      	push	{r7}
 8001644:	b083      	sub	sp, #12
 8001646:	af00      	add	r7, sp, #0
 8001648:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800164a:	2301      	movs	r3, #1
}
 800164c:	4618      	mov	r0, r3
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	bc80      	pop	{r7}
 8001654:	4770      	bx	lr

08001656 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001656:	b480      	push	{r7}
 8001658:	b085      	sub	sp, #20
 800165a:	af00      	add	r7, sp, #0
 800165c:	60f8      	str	r0, [r7, #12]
 800165e:	60b9      	str	r1, [r7, #8]
 8001660:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001662:	2300      	movs	r3, #0
}
 8001664:	4618      	mov	r0, r3
 8001666:	3714      	adds	r7, #20
 8001668:	46bd      	mov	sp, r7
 800166a:	bc80      	pop	{r7}
 800166c:	4770      	bx	lr
	...

08001670 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b086      	sub	sp, #24
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001678:	4a14      	ldr	r2, [pc, #80]	@ (80016cc <_sbrk+0x5c>)
 800167a:	4b15      	ldr	r3, [pc, #84]	@ (80016d0 <_sbrk+0x60>)
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001684:	4b13      	ldr	r3, [pc, #76]	@ (80016d4 <_sbrk+0x64>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d102      	bne.n	8001692 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800168c:	4b11      	ldr	r3, [pc, #68]	@ (80016d4 <_sbrk+0x64>)
 800168e:	4a12      	ldr	r2, [pc, #72]	@ (80016d8 <_sbrk+0x68>)
 8001690:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001692:	4b10      	ldr	r3, [pc, #64]	@ (80016d4 <_sbrk+0x64>)
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	4413      	add	r3, r2
 800169a:	693a      	ldr	r2, [r7, #16]
 800169c:	429a      	cmp	r2, r3
 800169e:	d207      	bcs.n	80016b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016a0:	f004 f986 	bl	80059b0 <__errno>
 80016a4:	4603      	mov	r3, r0
 80016a6:	220c      	movs	r2, #12
 80016a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016aa:	f04f 33ff 	mov.w	r3, #4294967295
 80016ae:	e009      	b.n	80016c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016b0:	4b08      	ldr	r3, [pc, #32]	@ (80016d4 <_sbrk+0x64>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016b6:	4b07      	ldr	r3, [pc, #28]	@ (80016d4 <_sbrk+0x64>)
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4413      	add	r3, r2
 80016be:	4a05      	ldr	r2, [pc, #20]	@ (80016d4 <_sbrk+0x64>)
 80016c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016c2:	68fb      	ldr	r3, [r7, #12]
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3718      	adds	r7, #24
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	20080000 	.word	0x20080000
 80016d0:	00000400 	.word	0x00000400
 80016d4:	200003a4 	.word	0x200003a4
 80016d8:	200004f8 	.word	0x200004f8

080016dc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016e0:	bf00      	nop
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bc80      	pop	{r7}
 80016e6:	4770      	bx	lr

080016e8 <xtea_enc>:
// xtea.c
#include "xtea.h"

void xtea_enc(uint32_t dest[2], const uint32_t v[2], const uint32_t k[4]) {
 80016e8:	b480      	push	{r7}
 80016ea:	b08b      	sub	sp, #44	@ 0x2c
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60f8      	str	r0, [r7, #12]
 80016f0:	60b9      	str	r1, [r7, #8]
 80016f2:	607a      	str	r2, [r7, #4]
  uint32_t v0=v[0], v1=v[1], sum=0, delta=0x9E3779B9;
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80016fa:	68bb      	ldr	r3, [r7, #8]
 80016fc:	3304      	adds	r3, #4
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	623b      	str	r3, [r7, #32]
 8001702:	2300      	movs	r3, #0
 8001704:	61fb      	str	r3, [r7, #28]
 8001706:	4b22      	ldr	r3, [pc, #136]	@ (8001790 <xtea_enc+0xa8>)
 8001708:	617b      	str	r3, [r7, #20]
  for(int i=0;i<32;i++){
 800170a:	2300      	movs	r3, #0
 800170c:	61bb      	str	r3, [r7, #24]
 800170e:	e02f      	b.n	8001770 <xtea_enc+0x88>
    v0 += ((v1<<4 ^ v1>>5) + v1) ^ (sum + k[sum & 3]);
 8001710:	6a3b      	ldr	r3, [r7, #32]
 8001712:	011a      	lsls	r2, r3, #4
 8001714:	6a3b      	ldr	r3, [r7, #32]
 8001716:	095b      	lsrs	r3, r3, #5
 8001718:	405a      	eors	r2, r3
 800171a:	6a3b      	ldr	r3, [r7, #32]
 800171c:	441a      	add	r2, r3
 800171e:	69fb      	ldr	r3, [r7, #28]
 8001720:	f003 0303 	and.w	r3, r3, #3
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	6879      	ldr	r1, [r7, #4]
 8001728:	440b      	add	r3, r1
 800172a:	6819      	ldr	r1, [r3, #0]
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	440b      	add	r3, r1
 8001730:	4053      	eors	r3, r2
 8001732:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001734:	4413      	add	r3, r2
 8001736:	627b      	str	r3, [r7, #36]	@ 0x24
    sum += delta;
 8001738:	69fa      	ldr	r2, [r7, #28]
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	4413      	add	r3, r2
 800173e:	61fb      	str	r3, [r7, #28]
    v1 += ((v0<<4 ^ v0>>5) + v0) ^ (sum + k[(sum>>11) & 3]);
 8001740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001742:	011a      	lsls	r2, r3, #4
 8001744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001746:	095b      	lsrs	r3, r3, #5
 8001748:	405a      	eors	r2, r3
 800174a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800174c:	441a      	add	r2, r3
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	0adb      	lsrs	r3, r3, #11
 8001752:	f003 0303 	and.w	r3, r3, #3
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	6879      	ldr	r1, [r7, #4]
 800175a:	440b      	add	r3, r1
 800175c:	6819      	ldr	r1, [r3, #0]
 800175e:	69fb      	ldr	r3, [r7, #28]
 8001760:	440b      	add	r3, r1
 8001762:	4053      	eors	r3, r2
 8001764:	6a3a      	ldr	r2, [r7, #32]
 8001766:	4413      	add	r3, r2
 8001768:	623b      	str	r3, [r7, #32]
  for(int i=0;i<32;i++){
 800176a:	69bb      	ldr	r3, [r7, #24]
 800176c:	3301      	adds	r3, #1
 800176e:	61bb      	str	r3, [r7, #24]
 8001770:	69bb      	ldr	r3, [r7, #24]
 8001772:	2b1f      	cmp	r3, #31
 8001774:	ddcc      	ble.n	8001710 <xtea_enc+0x28>
  }
  dest[0]=v0; dest[1]=v1;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800177a:	601a      	str	r2, [r3, #0]
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	3304      	adds	r3, #4
 8001780:	6a3a      	ldr	r2, [r7, #32]
 8001782:	601a      	str	r2, [r3, #0]
}
 8001784:	bf00      	nop
 8001786:	372c      	adds	r7, #44	@ 0x2c
 8001788:	46bd      	mov	sp, r7
 800178a:	bc80      	pop	{r7}
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	9e3779b9 	.word	0x9e3779b9

08001794 <xtea_dec>:

void xtea_dec(uint32_t dest[2], const uint32_t v[2], const uint32_t k[4]) {
 8001794:	b480      	push	{r7}
 8001796:	b08b      	sub	sp, #44	@ 0x2c
 8001798:	af00      	add	r7, sp, #0
 800179a:	60f8      	str	r0, [r7, #12]
 800179c:	60b9      	str	r1, [r7, #8]
 800179e:	607a      	str	r2, [r7, #4]
  uint32_t v0=v[0], v1=v[1], sum=0xC6EF3720, delta=0x9E3779B9;
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	3304      	adds	r3, #4
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	623b      	str	r3, [r7, #32]
 80017ae:	4b23      	ldr	r3, [pc, #140]	@ (800183c <xtea_dec+0xa8>)
 80017b0:	61fb      	str	r3, [r7, #28]
 80017b2:	4b23      	ldr	r3, [pc, #140]	@ (8001840 <xtea_dec+0xac>)
 80017b4:	617b      	str	r3, [r7, #20]
  for(int i=0;i<32;i++){
 80017b6:	2300      	movs	r3, #0
 80017b8:	61bb      	str	r3, [r7, #24]
 80017ba:	e02f      	b.n	800181c <xtea_dec+0x88>
    v1 -= ((v0<<4 ^ v0>>5) + v0) ^ (sum + k[(sum>>11) & 3]);
 80017bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017be:	011a      	lsls	r2, r3, #4
 80017c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c2:	095b      	lsrs	r3, r3, #5
 80017c4:	405a      	eors	r2, r3
 80017c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c8:	441a      	add	r2, r3
 80017ca:	69fb      	ldr	r3, [r7, #28]
 80017cc:	0adb      	lsrs	r3, r3, #11
 80017ce:	f003 0303 	and.w	r3, r3, #3
 80017d2:	009b      	lsls	r3, r3, #2
 80017d4:	6879      	ldr	r1, [r7, #4]
 80017d6:	440b      	add	r3, r1
 80017d8:	6819      	ldr	r1, [r3, #0]
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	440b      	add	r3, r1
 80017de:	4053      	eors	r3, r2
 80017e0:	6a3a      	ldr	r2, [r7, #32]
 80017e2:	1ad3      	subs	r3, r2, r3
 80017e4:	623b      	str	r3, [r7, #32]
    sum -= delta;
 80017e6:	69fa      	ldr	r2, [r7, #28]
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	1ad3      	subs	r3, r2, r3
 80017ec:	61fb      	str	r3, [r7, #28]
    v0 -= ((v1<<4 ^ v1>>5) + v1) ^ (sum + k[sum & 3]);
 80017ee:	6a3b      	ldr	r3, [r7, #32]
 80017f0:	011a      	lsls	r2, r3, #4
 80017f2:	6a3b      	ldr	r3, [r7, #32]
 80017f4:	095b      	lsrs	r3, r3, #5
 80017f6:	405a      	eors	r2, r3
 80017f8:	6a3b      	ldr	r3, [r7, #32]
 80017fa:	441a      	add	r2, r3
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	f003 0303 	and.w	r3, r3, #3
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	6879      	ldr	r1, [r7, #4]
 8001806:	440b      	add	r3, r1
 8001808:	6819      	ldr	r1, [r3, #0]
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	440b      	add	r3, r1
 800180e:	4053      	eors	r3, r2
 8001810:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001812:	1ad3      	subs	r3, r2, r3
 8001814:	627b      	str	r3, [r7, #36]	@ 0x24
  for(int i=0;i<32;i++){
 8001816:	69bb      	ldr	r3, [r7, #24]
 8001818:	3301      	adds	r3, #1
 800181a:	61bb      	str	r3, [r7, #24]
 800181c:	69bb      	ldr	r3, [r7, #24]
 800181e:	2b1f      	cmp	r3, #31
 8001820:	ddcc      	ble.n	80017bc <xtea_dec+0x28>
  }
  dest[0]=v0; dest[1]=v1;
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001826:	601a      	str	r2, [r3, #0]
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	3304      	adds	r3, #4
 800182c:	6a3a      	ldr	r2, [r7, #32]
 800182e:	601a      	str	r2, [r3, #0]
}
 8001830:	bf00      	nop
 8001832:	372c      	adds	r7, #44	@ 0x2c
 8001834:	46bd      	mov	sp, r7
 8001836:	bc80      	pop	{r7}
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	c6ef3720 	.word	0xc6ef3720
 8001840:	9e3779b9 	.word	0x9e3779b9

08001844 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001844:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800187c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001848:	480d      	ldr	r0, [pc, #52]	@ (8001880 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800184a:	490e      	ldr	r1, [pc, #56]	@ (8001884 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800184c:	4a0e      	ldr	r2, [pc, #56]	@ (8001888 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800184e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001850:	e002      	b.n	8001858 <LoopCopyDataInit>

08001852 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001852:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001854:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001856:	3304      	adds	r3, #4

08001858 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001858:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800185a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800185c:	d3f9      	bcc.n	8001852 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800185e:	4a0b      	ldr	r2, [pc, #44]	@ (800188c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001860:	4c0b      	ldr	r4, [pc, #44]	@ (8001890 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001862:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001864:	e001      	b.n	800186a <LoopFillZerobss>

08001866 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001866:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001868:	3204      	adds	r2, #4

0800186a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800186a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800186c:	d3fb      	bcc.n	8001866 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800186e:	f7ff ff35 	bl	80016dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001872:	f004 f8a3 	bl	80059bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001876:	f7ff fbab 	bl	8000fd0 <main>
  bx  lr    
 800187a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800187c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001880:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001884:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001888:	08008014 	.word	0x08008014
  ldr r2, =_sbss
 800188c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001890:	200004f8 	.word	0x200004f8

08001894 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001894:	e7fe      	b.n	8001894 <ADC_IRQHandler>

08001896 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001896:	b580      	push	{r7, lr}
 8001898:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800189a:	2003      	movs	r0, #3
 800189c:	f000 f928 	bl	8001af0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018a0:	2000      	movs	r0, #0
 80018a2:	f000 f805 	bl	80018b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018a6:	f7ff fd6d 	bl	8001384 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018aa:	2300      	movs	r3, #0
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018b8:	4b12      	ldr	r3, [pc, #72]	@ (8001904 <HAL_InitTick+0x54>)
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	4b12      	ldr	r3, [pc, #72]	@ (8001908 <HAL_InitTick+0x58>)
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	4619      	mov	r1, r3
 80018c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80018ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ce:	4618      	mov	r0, r3
 80018d0:	f000 f935 	bl	8001b3e <HAL_SYSTICK_Config>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e00e      	b.n	80018fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2b0f      	cmp	r3, #15
 80018e2:	d80a      	bhi.n	80018fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018e4:	2200      	movs	r2, #0
 80018e6:	6879      	ldr	r1, [r7, #4]
 80018e8:	f04f 30ff 	mov.w	r0, #4294967295
 80018ec:	f000 f90b 	bl	8001b06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018f0:	4a06      	ldr	r2, [pc, #24]	@ (800190c <HAL_InitTick+0x5c>)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018f6:	2300      	movs	r3, #0
 80018f8:	e000      	b.n	80018fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	3708      	adds	r7, #8
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	20000000 	.word	0x20000000
 8001908:	20000008 	.word	0x20000008
 800190c:	20000004 	.word	0x20000004

08001910 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001914:	4b05      	ldr	r3, [pc, #20]	@ (800192c <HAL_IncTick+0x1c>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	461a      	mov	r2, r3
 800191a:	4b05      	ldr	r3, [pc, #20]	@ (8001930 <HAL_IncTick+0x20>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4413      	add	r3, r2
 8001920:	4a03      	ldr	r2, [pc, #12]	@ (8001930 <HAL_IncTick+0x20>)
 8001922:	6013      	str	r3, [r2, #0]
}
 8001924:	bf00      	nop
 8001926:	46bd      	mov	sp, r7
 8001928:	bc80      	pop	{r7}
 800192a:	4770      	bx	lr
 800192c:	20000008 	.word	0x20000008
 8001930:	200003a8 	.word	0x200003a8

08001934 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  return uwTick;
 8001938:	4b02      	ldr	r3, [pc, #8]	@ (8001944 <HAL_GetTick+0x10>)
 800193a:	681b      	ldr	r3, [r3, #0]
}
 800193c:	4618      	mov	r0, r3
 800193e:	46bd      	mov	sp, r7
 8001940:	bc80      	pop	{r7}
 8001942:	4770      	bx	lr
 8001944:	200003a8 	.word	0x200003a8

08001948 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001950:	f7ff fff0 	bl	8001934 <HAL_GetTick>
 8001954:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001960:	d005      	beq.n	800196e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001962:	4b0a      	ldr	r3, [pc, #40]	@ (800198c <HAL_Delay+0x44>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	461a      	mov	r2, r3
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	4413      	add	r3, r2
 800196c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800196e:	bf00      	nop
 8001970:	f7ff ffe0 	bl	8001934 <HAL_GetTick>
 8001974:	4602      	mov	r2, r0
 8001976:	68bb      	ldr	r3, [r7, #8]
 8001978:	1ad3      	subs	r3, r2, r3
 800197a:	68fa      	ldr	r2, [r7, #12]
 800197c:	429a      	cmp	r2, r3
 800197e:	d8f7      	bhi.n	8001970 <HAL_Delay+0x28>
  {
  }
}
 8001980:	bf00      	nop
 8001982:	bf00      	nop
 8001984:	3710      	adds	r7, #16
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	20000008 	.word	0x20000008

08001990 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001990:	b480      	push	{r7}
 8001992:	b085      	sub	sp, #20
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	f003 0307 	and.w	r3, r3, #7
 800199e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019a0:	4b0b      	ldr	r3, [pc, #44]	@ (80019d0 <__NVIC_SetPriorityGrouping+0x40>)
 80019a2:	68db      	ldr	r3, [r3, #12]
 80019a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019a6:	68ba      	ldr	r2, [r7, #8]
 80019a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019ac:	4013      	ands	r3, r2
 80019ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80019b8:	4b06      	ldr	r3, [pc, #24]	@ (80019d4 <__NVIC_SetPriorityGrouping+0x44>)
 80019ba:	4313      	orrs	r3, r2
 80019bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019be:	4a04      	ldr	r2, [pc, #16]	@ (80019d0 <__NVIC_SetPriorityGrouping+0x40>)
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	60d3      	str	r3, [r2, #12]
}
 80019c4:	bf00      	nop
 80019c6:	3714      	adds	r7, #20
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bc80      	pop	{r7}
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	e000ed00 	.word	0xe000ed00
 80019d4:	05fa0000 	.word	0x05fa0000

080019d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019dc:	4b04      	ldr	r3, [pc, #16]	@ (80019f0 <__NVIC_GetPriorityGrouping+0x18>)
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	0a1b      	lsrs	r3, r3, #8
 80019e2:	f003 0307 	and.w	r3, r3, #7
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bc80      	pop	{r7}
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	e000ed00 	.word	0xe000ed00

080019f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	4603      	mov	r3, r0
 80019fc:	6039      	str	r1, [r7, #0]
 80019fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	db0a      	blt.n	8001a1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	b2da      	uxtb	r2, r3
 8001a0c:	490c      	ldr	r1, [pc, #48]	@ (8001a40 <__NVIC_SetPriority+0x4c>)
 8001a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a12:	0112      	lsls	r2, r2, #4
 8001a14:	b2d2      	uxtb	r2, r2
 8001a16:	440b      	add	r3, r1
 8001a18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a1c:	e00a      	b.n	8001a34 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	b2da      	uxtb	r2, r3
 8001a22:	4908      	ldr	r1, [pc, #32]	@ (8001a44 <__NVIC_SetPriority+0x50>)
 8001a24:	79fb      	ldrb	r3, [r7, #7]
 8001a26:	f003 030f 	and.w	r3, r3, #15
 8001a2a:	3b04      	subs	r3, #4
 8001a2c:	0112      	lsls	r2, r2, #4
 8001a2e:	b2d2      	uxtb	r2, r2
 8001a30:	440b      	add	r3, r1
 8001a32:	761a      	strb	r2, [r3, #24]
}
 8001a34:	bf00      	nop
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bc80      	pop	{r7}
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	e000e100 	.word	0xe000e100
 8001a44:	e000ed00 	.word	0xe000ed00

08001a48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b089      	sub	sp, #36	@ 0x24
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	f003 0307 	and.w	r3, r3, #7
 8001a5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a5c:	69fb      	ldr	r3, [r7, #28]
 8001a5e:	f1c3 0307 	rsb	r3, r3, #7
 8001a62:	2b04      	cmp	r3, #4
 8001a64:	bf28      	it	cs
 8001a66:	2304      	movcs	r3, #4
 8001a68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	3304      	adds	r3, #4
 8001a6e:	2b06      	cmp	r3, #6
 8001a70:	d902      	bls.n	8001a78 <NVIC_EncodePriority+0x30>
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	3b03      	subs	r3, #3
 8001a76:	e000      	b.n	8001a7a <NVIC_EncodePriority+0x32>
 8001a78:	2300      	movs	r3, #0
 8001a7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a7c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a80:	69bb      	ldr	r3, [r7, #24]
 8001a82:	fa02 f303 	lsl.w	r3, r2, r3
 8001a86:	43da      	mvns	r2, r3
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	401a      	ands	r2, r3
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a90:	f04f 31ff 	mov.w	r1, #4294967295
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	fa01 f303 	lsl.w	r3, r1, r3
 8001a9a:	43d9      	mvns	r1, r3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aa0:	4313      	orrs	r3, r2
         );
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3724      	adds	r7, #36	@ 0x24
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bc80      	pop	{r7}
 8001aaa:	4770      	bx	lr

08001aac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	3b01      	subs	r3, #1
 8001ab8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001abc:	d301      	bcc.n	8001ac2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e00f      	b.n	8001ae2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ac2:	4a0a      	ldr	r2, [pc, #40]	@ (8001aec <SysTick_Config+0x40>)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	3b01      	subs	r3, #1
 8001ac8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001aca:	210f      	movs	r1, #15
 8001acc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ad0:	f7ff ff90 	bl	80019f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ad4:	4b05      	ldr	r3, [pc, #20]	@ (8001aec <SysTick_Config+0x40>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ada:	4b04      	ldr	r3, [pc, #16]	@ (8001aec <SysTick_Config+0x40>)
 8001adc:	2207      	movs	r2, #7
 8001ade:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	e000e010 	.word	0xe000e010

08001af0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f7ff ff49 	bl	8001990 <__NVIC_SetPriorityGrouping>
}
 8001afe:	bf00      	nop
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b06:	b580      	push	{r7, lr}
 8001b08:	b086      	sub	sp, #24
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	60b9      	str	r1, [r7, #8]
 8001b10:	607a      	str	r2, [r7, #4]
 8001b12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001b14:	2300      	movs	r3, #0
 8001b16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b18:	f7ff ff5e 	bl	80019d8 <__NVIC_GetPriorityGrouping>
 8001b1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b1e:	687a      	ldr	r2, [r7, #4]
 8001b20:	68b9      	ldr	r1, [r7, #8]
 8001b22:	6978      	ldr	r0, [r7, #20]
 8001b24:	f7ff ff90 	bl	8001a48 <NVIC_EncodePriority>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b2e:	4611      	mov	r1, r2
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7ff ff5f 	bl	80019f4 <__NVIC_SetPriority>
}
 8001b36:	bf00      	nop
 8001b38:	3718      	adds	r7, #24
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b3e:	b580      	push	{r7, lr}
 8001b40:	b082      	sub	sp, #8
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f7ff ffb0 	bl	8001aac <SysTick_Config>
 8001b4c:	4603      	mov	r3, r0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
	...

08001b58 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d101      	bne.n	8001b6a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e054      	b.n	8001c14 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	7f5b      	ldrb	r3, [r3, #29]
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d105      	bne.n	8001b80 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2200      	movs	r2, #0
 8001b78:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001b7a:	6878      	ldr	r0, [r7, #4]
 8001b7c:	f7ff fc24 	bl	80013c8 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2202      	movs	r2, #2
 8001b84:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	791b      	ldrb	r3, [r3, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d10c      	bne.n	8001ba8 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a22      	ldr	r2, [pc, #136]	@ (8001c1c <HAL_CRC_Init+0xc4>)
 8001b94:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	689a      	ldr	r2, [r3, #8]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f022 0218 	bic.w	r2, r2, #24
 8001ba4:	609a      	str	r2, [r3, #8]
 8001ba6:	e00c      	b.n	8001bc2 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6899      	ldr	r1, [r3, #8]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f000 f834 	bl	8001c20 <HAL_CRCEx_Polynomial_Set>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e028      	b.n	8001c14 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	795b      	ldrb	r3, [r3, #5]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d105      	bne.n	8001bd6 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f04f 32ff 	mov.w	r2, #4294967295
 8001bd2:	611a      	str	r2, [r3, #16]
 8001bd4:	e004      	b.n	8001be0 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	6912      	ldr	r2, [r2, #16]
 8001bde:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	695a      	ldr	r2, [r3, #20]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	430a      	orrs	r2, r1
 8001bf4:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	699a      	ldr	r2, [r3, #24]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	430a      	orrs	r2, r1
 8001c0a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8001c12:	2300      	movs	r3, #0
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	3708      	adds	r7, #8
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	04c11db7 	.word	0x04c11db7

08001c20 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b087      	sub	sp, #28
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	60b9      	str	r1, [r7, #8]
 8001c2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8001c30:	231f      	movs	r3, #31
 8001c32:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8001c34:	bf00      	nop
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	1e5a      	subs	r2, r3, #1
 8001c3a:	613a      	str	r2, [r7, #16]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d009      	beq.n	8001c54 <HAL_CRCEx_Polynomial_Set+0x34>
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	f003 031f 	and.w	r3, r3, #31
 8001c46:	68ba      	ldr	r2, [r7, #8]
 8001c48:	fa22 f303 	lsr.w	r3, r2, r3
 8001c4c:	f003 0301 	and.w	r3, r3, #1
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d0f0      	beq.n	8001c36 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2b18      	cmp	r3, #24
 8001c58:	d846      	bhi.n	8001ce8 <HAL_CRCEx_Polynomial_Set+0xc8>
 8001c5a:	a201      	add	r2, pc, #4	@ (adr r2, 8001c60 <HAL_CRCEx_Polynomial_Set+0x40>)
 8001c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c60:	08001cef 	.word	0x08001cef
 8001c64:	08001ce9 	.word	0x08001ce9
 8001c68:	08001ce9 	.word	0x08001ce9
 8001c6c:	08001ce9 	.word	0x08001ce9
 8001c70:	08001ce9 	.word	0x08001ce9
 8001c74:	08001ce9 	.word	0x08001ce9
 8001c78:	08001ce9 	.word	0x08001ce9
 8001c7c:	08001ce9 	.word	0x08001ce9
 8001c80:	08001cdd 	.word	0x08001cdd
 8001c84:	08001ce9 	.word	0x08001ce9
 8001c88:	08001ce9 	.word	0x08001ce9
 8001c8c:	08001ce9 	.word	0x08001ce9
 8001c90:	08001ce9 	.word	0x08001ce9
 8001c94:	08001ce9 	.word	0x08001ce9
 8001c98:	08001ce9 	.word	0x08001ce9
 8001c9c:	08001ce9 	.word	0x08001ce9
 8001ca0:	08001cd1 	.word	0x08001cd1
 8001ca4:	08001ce9 	.word	0x08001ce9
 8001ca8:	08001ce9 	.word	0x08001ce9
 8001cac:	08001ce9 	.word	0x08001ce9
 8001cb0:	08001ce9 	.word	0x08001ce9
 8001cb4:	08001ce9 	.word	0x08001ce9
 8001cb8:	08001ce9 	.word	0x08001ce9
 8001cbc:	08001ce9 	.word	0x08001ce9
 8001cc0:	08001cc5 	.word	0x08001cc5
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	2b06      	cmp	r3, #6
 8001cc8:	d913      	bls.n	8001cf2 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001cce:	e010      	b.n	8001cf2 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	2b07      	cmp	r3, #7
 8001cd4:	d90f      	bls.n	8001cf6 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001cda:	e00c      	b.n	8001cf6 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	2b0f      	cmp	r3, #15
 8001ce0:	d90b      	bls.n	8001cfa <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001ce6:	e008      	b.n	8001cfa <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	75fb      	strb	r3, [r7, #23]
      break;
 8001cec:	e006      	b.n	8001cfc <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001cee:	bf00      	nop
 8001cf0:	e004      	b.n	8001cfc <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001cf2:	bf00      	nop
 8001cf4:	e002      	b.n	8001cfc <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001cf6:	bf00      	nop
 8001cf8:	e000      	b.n	8001cfc <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001cfa:	bf00      	nop
  }
  if (status == HAL_OK)
 8001cfc:	7dfb      	ldrb	r3, [r7, #23]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d10d      	bne.n	8001d1e <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	68ba      	ldr	r2, [r7, #8]
 8001d08:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	f023 0118 	bic.w	r1, r3, #24
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	687a      	ldr	r2, [r7, #4]
 8001d1a:	430a      	orrs	r2, r1
 8001d1c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8001d1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	371c      	adds	r7, #28
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bc80      	pop	{r7}
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop

08001d2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b089      	sub	sp, #36	@ 0x24
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001d36:	2300      	movs	r3, #0
 8001d38:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001d42:	2300      	movs	r3, #0
 8001d44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001d46:	2300      	movs	r3, #0
 8001d48:	61fb      	str	r3, [r7, #28]
 8001d4a:	e175      	b.n	8002038 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	fa02 f303 	lsl.w	r3, r2, r3
 8001d54:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	697a      	ldr	r2, [r7, #20]
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d60:	693a      	ldr	r2, [r7, #16]
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	f040 8164 	bne.w	8002032 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	f003 0303 	and.w	r3, r3, #3
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d005      	beq.n	8001d82 <HAL_GPIO_Init+0x56>
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f003 0303 	and.w	r3, r3, #3
 8001d7e:	2b02      	cmp	r3, #2
 8001d80:	d130      	bne.n	8001de4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	005b      	lsls	r3, r3, #1
 8001d8c:	2203      	movs	r2, #3
 8001d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d92:	43db      	mvns	r3, r3
 8001d94:	69ba      	ldr	r2, [r7, #24]
 8001d96:	4013      	ands	r3, r2
 8001d98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	68da      	ldr	r2, [r3, #12]
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	005b      	lsls	r3, r3, #1
 8001da2:	fa02 f303 	lsl.w	r3, r2, r3
 8001da6:	69ba      	ldr	r2, [r7, #24]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001db8:	2201      	movs	r2, #1
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc0:	43db      	mvns	r3, r3
 8001dc2:	69ba      	ldr	r2, [r7, #24]
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	091b      	lsrs	r3, r3, #4
 8001dce:	f003 0201 	and.w	r2, r3, #1
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	69ba      	ldr	r2, [r7, #24]
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	69ba      	ldr	r2, [r7, #24]
 8001de2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f003 0303 	and.w	r3, r3, #3
 8001dec:	2b03      	cmp	r3, #3
 8001dee:	d017      	beq.n	8001e20 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	005b      	lsls	r3, r3, #1
 8001dfa:	2203      	movs	r2, #3
 8001dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001e00:	43db      	mvns	r3, r3
 8001e02:	69ba      	ldr	r2, [r7, #24]
 8001e04:	4013      	ands	r3, r2
 8001e06:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	689a      	ldr	r2, [r3, #8]
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	005b      	lsls	r3, r3, #1
 8001e10:	fa02 f303 	lsl.w	r3, r2, r3
 8001e14:	69ba      	ldr	r2, [r7, #24]
 8001e16:	4313      	orrs	r3, r2
 8001e18:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	69ba      	ldr	r2, [r7, #24]
 8001e1e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f003 0303 	and.w	r3, r3, #3
 8001e28:	2b02      	cmp	r3, #2
 8001e2a:	d123      	bne.n	8001e74 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	08da      	lsrs	r2, r3, #3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	3208      	adds	r2, #8
 8001e34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	f003 0307 	and.w	r3, r3, #7
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	220f      	movs	r2, #15
 8001e44:	fa02 f303 	lsl.w	r3, r2, r3
 8001e48:	43db      	mvns	r3, r3
 8001e4a:	69ba      	ldr	r2, [r7, #24]
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	691a      	ldr	r2, [r3, #16]
 8001e54:	69fb      	ldr	r3, [r7, #28]
 8001e56:	f003 0307 	and.w	r3, r3, #7
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e60:	69ba      	ldr	r2, [r7, #24]
 8001e62:	4313      	orrs	r3, r2
 8001e64:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	08da      	lsrs	r2, r3, #3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	3208      	adds	r2, #8
 8001e6e:	69b9      	ldr	r1, [r7, #24]
 8001e70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	2203      	movs	r2, #3
 8001e80:	fa02 f303 	lsl.w	r3, r2, r3
 8001e84:	43db      	mvns	r3, r3
 8001e86:	69ba      	ldr	r2, [r7, #24]
 8001e88:	4013      	ands	r3, r2
 8001e8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f003 0203 	and.w	r2, r3, #3
 8001e94:	69fb      	ldr	r3, [r7, #28]
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	69ba      	ldr	r2, [r7, #24]
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	69ba      	ldr	r2, [r7, #24]
 8001ea6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	f000 80be 	beq.w	8002032 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eb6:	4b65      	ldr	r3, [pc, #404]	@ (800204c <HAL_GPIO_Init+0x320>)
 8001eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eba:	4a64      	ldr	r2, [pc, #400]	@ (800204c <HAL_GPIO_Init+0x320>)
 8001ebc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ec0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ec2:	4b62      	ldr	r3, [pc, #392]	@ (800204c <HAL_GPIO_Init+0x320>)
 8001ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eca:	60fb      	str	r3, [r7, #12]
 8001ecc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001ece:	4a60      	ldr	r2, [pc, #384]	@ (8002050 <HAL_GPIO_Init+0x324>)
 8001ed0:	69fb      	ldr	r3, [r7, #28]
 8001ed2:	089b      	lsrs	r3, r3, #2
 8001ed4:	3302      	adds	r3, #2
 8001ed6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eda:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	f003 0303 	and.w	r3, r3, #3
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	220f      	movs	r2, #15
 8001ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eea:	43db      	mvns	r3, r3
 8001eec:	69ba      	ldr	r2, [r7, #24]
 8001eee:	4013      	ands	r3, r2
 8001ef0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a57      	ldr	r2, [pc, #348]	@ (8002054 <HAL_GPIO_Init+0x328>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d037      	beq.n	8001f6a <HAL_GPIO_Init+0x23e>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a56      	ldr	r2, [pc, #344]	@ (8002058 <HAL_GPIO_Init+0x32c>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d031      	beq.n	8001f66 <HAL_GPIO_Init+0x23a>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a55      	ldr	r2, [pc, #340]	@ (800205c <HAL_GPIO_Init+0x330>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d02b      	beq.n	8001f62 <HAL_GPIO_Init+0x236>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a54      	ldr	r2, [pc, #336]	@ (8002060 <HAL_GPIO_Init+0x334>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d025      	beq.n	8001f5e <HAL_GPIO_Init+0x232>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a53      	ldr	r2, [pc, #332]	@ (8002064 <HAL_GPIO_Init+0x338>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d01f      	beq.n	8001f5a <HAL_GPIO_Init+0x22e>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a52      	ldr	r2, [pc, #328]	@ (8002068 <HAL_GPIO_Init+0x33c>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d019      	beq.n	8001f56 <HAL_GPIO_Init+0x22a>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a51      	ldr	r2, [pc, #324]	@ (800206c <HAL_GPIO_Init+0x340>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d013      	beq.n	8001f52 <HAL_GPIO_Init+0x226>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a50      	ldr	r2, [pc, #320]	@ (8002070 <HAL_GPIO_Init+0x344>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d00d      	beq.n	8001f4e <HAL_GPIO_Init+0x222>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4a4f      	ldr	r2, [pc, #316]	@ (8002074 <HAL_GPIO_Init+0x348>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d007      	beq.n	8001f4a <HAL_GPIO_Init+0x21e>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a4e      	ldr	r2, [pc, #312]	@ (8002078 <HAL_GPIO_Init+0x34c>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d101      	bne.n	8001f46 <HAL_GPIO_Init+0x21a>
 8001f42:	2309      	movs	r3, #9
 8001f44:	e012      	b.n	8001f6c <HAL_GPIO_Init+0x240>
 8001f46:	230a      	movs	r3, #10
 8001f48:	e010      	b.n	8001f6c <HAL_GPIO_Init+0x240>
 8001f4a:	2308      	movs	r3, #8
 8001f4c:	e00e      	b.n	8001f6c <HAL_GPIO_Init+0x240>
 8001f4e:	2307      	movs	r3, #7
 8001f50:	e00c      	b.n	8001f6c <HAL_GPIO_Init+0x240>
 8001f52:	2306      	movs	r3, #6
 8001f54:	e00a      	b.n	8001f6c <HAL_GPIO_Init+0x240>
 8001f56:	2305      	movs	r3, #5
 8001f58:	e008      	b.n	8001f6c <HAL_GPIO_Init+0x240>
 8001f5a:	2304      	movs	r3, #4
 8001f5c:	e006      	b.n	8001f6c <HAL_GPIO_Init+0x240>
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e004      	b.n	8001f6c <HAL_GPIO_Init+0x240>
 8001f62:	2302      	movs	r3, #2
 8001f64:	e002      	b.n	8001f6c <HAL_GPIO_Init+0x240>
 8001f66:	2301      	movs	r3, #1
 8001f68:	e000      	b.n	8001f6c <HAL_GPIO_Init+0x240>
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	69fa      	ldr	r2, [r7, #28]
 8001f6e:	f002 0203 	and.w	r2, r2, #3
 8001f72:	0092      	lsls	r2, r2, #2
 8001f74:	4093      	lsls	r3, r2
 8001f76:	69ba      	ldr	r2, [r7, #24]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001f7c:	4934      	ldr	r1, [pc, #208]	@ (8002050 <HAL_GPIO_Init+0x324>)
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	089b      	lsrs	r3, r3, #2
 8001f82:	3302      	adds	r3, #2
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f8a:	4b3c      	ldr	r3, [pc, #240]	@ (800207c <HAL_GPIO_Init+0x350>)
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	43db      	mvns	r3, r3
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	4013      	ands	r3, r2
 8001f98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d003      	beq.n	8001fae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001fa6:	69ba      	ldr	r2, [r7, #24]
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001fae:	4a33      	ldr	r2, [pc, #204]	@ (800207c <HAL_GPIO_Init+0x350>)
 8001fb0:	69bb      	ldr	r3, [r7, #24]
 8001fb2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001fb4:	4b31      	ldr	r3, [pc, #196]	@ (800207c <HAL_GPIO_Init+0x350>)
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	43db      	mvns	r3, r3
 8001fbe:	69ba      	ldr	r2, [r7, #24]
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d003      	beq.n	8001fd8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001fd0:	69ba      	ldr	r2, [r7, #24]
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fd8:	4a28      	ldr	r2, [pc, #160]	@ (800207c <HAL_GPIO_Init+0x350>)
 8001fda:	69bb      	ldr	r3, [r7, #24]
 8001fdc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fde:	4b27      	ldr	r3, [pc, #156]	@ (800207c <HAL_GPIO_Init+0x350>)
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	43db      	mvns	r3, r3
 8001fe8:	69ba      	ldr	r2, [r7, #24]
 8001fea:	4013      	ands	r3, r2
 8001fec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d003      	beq.n	8002002 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001ffa:	69ba      	ldr	r2, [r7, #24]
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002002:	4a1e      	ldr	r2, [pc, #120]	@ (800207c <HAL_GPIO_Init+0x350>)
 8002004:	69bb      	ldr	r3, [r7, #24]
 8002006:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002008:	4b1c      	ldr	r3, [pc, #112]	@ (800207c <HAL_GPIO_Init+0x350>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	43db      	mvns	r3, r3
 8002012:	69ba      	ldr	r2, [r7, #24]
 8002014:	4013      	ands	r3, r2
 8002016:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002020:	2b00      	cmp	r3, #0
 8002022:	d003      	beq.n	800202c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002024:	69ba      	ldr	r2, [r7, #24]
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	4313      	orrs	r3, r2
 800202a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800202c:	4a13      	ldr	r2, [pc, #76]	@ (800207c <HAL_GPIO_Init+0x350>)
 800202e:	69bb      	ldr	r3, [r7, #24]
 8002030:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	3301      	adds	r3, #1
 8002036:	61fb      	str	r3, [r7, #28]
 8002038:	69fb      	ldr	r3, [r7, #28]
 800203a:	2b0f      	cmp	r3, #15
 800203c:	f67f ae86 	bls.w	8001d4c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002040:	bf00      	nop
 8002042:	bf00      	nop
 8002044:	3724      	adds	r7, #36	@ 0x24
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr
 800204c:	40023800 	.word	0x40023800
 8002050:	40013800 	.word	0x40013800
 8002054:	40020000 	.word	0x40020000
 8002058:	40020400 	.word	0x40020400
 800205c:	40020800 	.word	0x40020800
 8002060:	40020c00 	.word	0x40020c00
 8002064:	40021000 	.word	0x40021000
 8002068:	40021400 	.word	0x40021400
 800206c:	40021800 	.word	0x40021800
 8002070:	40021c00 	.word	0x40021c00
 8002074:	40022000 	.word	0x40022000
 8002078:	40022400 	.word	0x40022400
 800207c:	40013c00 	.word	0x40013c00

08002080 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	460b      	mov	r3, r1
 800208a:	807b      	strh	r3, [r7, #2]
 800208c:	4613      	mov	r3, r2
 800208e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002090:	787b      	ldrb	r3, [r7, #1]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d003      	beq.n	800209e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002096:	887a      	ldrh	r2, [r7, #2]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800209c:	e003      	b.n	80020a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800209e:	887b      	ldrh	r3, [r7, #2]
 80020a0:	041a      	lsls	r2, r3, #16
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	619a      	str	r2, [r3, #24]
}
 80020a6:	bf00      	nop
 80020a8:	370c      	adds	r7, #12
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bc80      	pop	{r7}
 80020ae:	4770      	bx	lr

080020b0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80020b6:	2300      	movs	r3, #0
 80020b8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80020ba:	4b23      	ldr	r3, [pc, #140]	@ (8002148 <HAL_PWREx_EnableOverDrive+0x98>)
 80020bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020be:	4a22      	ldr	r2, [pc, #136]	@ (8002148 <HAL_PWREx_EnableOverDrive+0x98>)
 80020c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80020c6:	4b20      	ldr	r3, [pc, #128]	@ (8002148 <HAL_PWREx_EnableOverDrive+0x98>)
 80020c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020ce:	603b      	str	r3, [r7, #0]
 80020d0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80020d2:	4b1e      	ldr	r3, [pc, #120]	@ (800214c <HAL_PWREx_EnableOverDrive+0x9c>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a1d      	ldr	r2, [pc, #116]	@ (800214c <HAL_PWREx_EnableOverDrive+0x9c>)
 80020d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020dc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80020de:	f7ff fc29 	bl	8001934 <HAL_GetTick>
 80020e2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80020e4:	e009      	b.n	80020fa <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80020e6:	f7ff fc25 	bl	8001934 <HAL_GetTick>
 80020ea:	4602      	mov	r2, r0
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	1ad3      	subs	r3, r2, r3
 80020f0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80020f4:	d901      	bls.n	80020fa <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e022      	b.n	8002140 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80020fa:	4b14      	ldr	r3, [pc, #80]	@ (800214c <HAL_PWREx_EnableOverDrive+0x9c>)
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002102:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002106:	d1ee      	bne.n	80020e6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002108:	4b10      	ldr	r3, [pc, #64]	@ (800214c <HAL_PWREx_EnableOverDrive+0x9c>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a0f      	ldr	r2, [pc, #60]	@ (800214c <HAL_PWREx_EnableOverDrive+0x9c>)
 800210e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002112:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002114:	f7ff fc0e 	bl	8001934 <HAL_GetTick>
 8002118:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800211a:	e009      	b.n	8002130 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800211c:	f7ff fc0a 	bl	8001934 <HAL_GetTick>
 8002120:	4602      	mov	r2, r0
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800212a:	d901      	bls.n	8002130 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800212c:	2303      	movs	r3, #3
 800212e:	e007      	b.n	8002140 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002130:	4b06      	ldr	r3, [pc, #24]	@ (800214c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002138:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800213c:	d1ee      	bne.n	800211c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800213e:	2300      	movs	r3, #0
}
 8002140:	4618      	mov	r0, r3
 8002142:	3708      	adds	r7, #8
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	40023800 	.word	0x40023800
 800214c:	40007000 	.word	0x40007000

08002150 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b086      	sub	sp, #24
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002158:	2300      	movs	r3, #0
 800215a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d101      	bne.n	8002166 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e29b      	b.n	800269e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	2b00      	cmp	r3, #0
 8002170:	f000 8087 	beq.w	8002282 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002174:	4b96      	ldr	r3, [pc, #600]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	f003 030c 	and.w	r3, r3, #12
 800217c:	2b04      	cmp	r3, #4
 800217e:	d00c      	beq.n	800219a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002180:	4b93      	ldr	r3, [pc, #588]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	f003 030c 	and.w	r3, r3, #12
 8002188:	2b08      	cmp	r3, #8
 800218a:	d112      	bne.n	80021b2 <HAL_RCC_OscConfig+0x62>
 800218c:	4b90      	ldr	r3, [pc, #576]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002194:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002198:	d10b      	bne.n	80021b2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800219a:	4b8d      	ldr	r3, [pc, #564]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d06c      	beq.n	8002280 <HAL_RCC_OscConfig+0x130>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d168      	bne.n	8002280 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e275      	b.n	800269e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021ba:	d106      	bne.n	80021ca <HAL_RCC_OscConfig+0x7a>
 80021bc:	4b84      	ldr	r3, [pc, #528]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a83      	ldr	r2, [pc, #524]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 80021c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021c6:	6013      	str	r3, [r2, #0]
 80021c8:	e02e      	b.n	8002228 <HAL_RCC_OscConfig+0xd8>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d10c      	bne.n	80021ec <HAL_RCC_OscConfig+0x9c>
 80021d2:	4b7f      	ldr	r3, [pc, #508]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a7e      	ldr	r2, [pc, #504]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 80021d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021dc:	6013      	str	r3, [r2, #0]
 80021de:	4b7c      	ldr	r3, [pc, #496]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a7b      	ldr	r2, [pc, #492]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 80021e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021e8:	6013      	str	r3, [r2, #0]
 80021ea:	e01d      	b.n	8002228 <HAL_RCC_OscConfig+0xd8>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80021f4:	d10c      	bne.n	8002210 <HAL_RCC_OscConfig+0xc0>
 80021f6:	4b76      	ldr	r3, [pc, #472]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a75      	ldr	r2, [pc, #468]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 80021fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002200:	6013      	str	r3, [r2, #0]
 8002202:	4b73      	ldr	r3, [pc, #460]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a72      	ldr	r2, [pc, #456]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 8002208:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800220c:	6013      	str	r3, [r2, #0]
 800220e:	e00b      	b.n	8002228 <HAL_RCC_OscConfig+0xd8>
 8002210:	4b6f      	ldr	r3, [pc, #444]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a6e      	ldr	r2, [pc, #440]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 8002216:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800221a:	6013      	str	r3, [r2, #0]
 800221c:	4b6c      	ldr	r3, [pc, #432]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a6b      	ldr	r2, [pc, #428]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 8002222:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002226:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d013      	beq.n	8002258 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002230:	f7ff fb80 	bl	8001934 <HAL_GetTick>
 8002234:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002236:	e008      	b.n	800224a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002238:	f7ff fb7c 	bl	8001934 <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	2b64      	cmp	r3, #100	@ 0x64
 8002244:	d901      	bls.n	800224a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e229      	b.n	800269e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800224a:	4b61      	ldr	r3, [pc, #388]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002252:	2b00      	cmp	r3, #0
 8002254:	d0f0      	beq.n	8002238 <HAL_RCC_OscConfig+0xe8>
 8002256:	e014      	b.n	8002282 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002258:	f7ff fb6c 	bl	8001934 <HAL_GetTick>
 800225c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800225e:	e008      	b.n	8002272 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002260:	f7ff fb68 	bl	8001934 <HAL_GetTick>
 8002264:	4602      	mov	r2, r0
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	2b64      	cmp	r3, #100	@ 0x64
 800226c:	d901      	bls.n	8002272 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	e215      	b.n	800269e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002272:	4b57      	ldr	r3, [pc, #348]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800227a:	2b00      	cmp	r3, #0
 800227c:	d1f0      	bne.n	8002260 <HAL_RCC_OscConfig+0x110>
 800227e:	e000      	b.n	8002282 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002280:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 0302 	and.w	r3, r3, #2
 800228a:	2b00      	cmp	r3, #0
 800228c:	d069      	beq.n	8002362 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800228e:	4b50      	ldr	r3, [pc, #320]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	f003 030c 	and.w	r3, r3, #12
 8002296:	2b00      	cmp	r3, #0
 8002298:	d00b      	beq.n	80022b2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800229a:	4b4d      	ldr	r3, [pc, #308]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	f003 030c 	and.w	r3, r3, #12
 80022a2:	2b08      	cmp	r3, #8
 80022a4:	d11c      	bne.n	80022e0 <HAL_RCC_OscConfig+0x190>
 80022a6:	4b4a      	ldr	r3, [pc, #296]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d116      	bne.n	80022e0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022b2:	4b47      	ldr	r3, [pc, #284]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f003 0302 	and.w	r3, r3, #2
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d005      	beq.n	80022ca <HAL_RCC_OscConfig+0x17a>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	68db      	ldr	r3, [r3, #12]
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d001      	beq.n	80022ca <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e1e9      	b.n	800269e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ca:	4b41      	ldr	r3, [pc, #260]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	691b      	ldr	r3, [r3, #16]
 80022d6:	00db      	lsls	r3, r3, #3
 80022d8:	493d      	ldr	r1, [pc, #244]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 80022da:	4313      	orrs	r3, r2
 80022dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022de:	e040      	b.n	8002362 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d023      	beq.n	8002330 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022e8:	4b39      	ldr	r3, [pc, #228]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a38      	ldr	r2, [pc, #224]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 80022ee:	f043 0301 	orr.w	r3, r3, #1
 80022f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f4:	f7ff fb1e 	bl	8001934 <HAL_GetTick>
 80022f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022fa:	e008      	b.n	800230e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022fc:	f7ff fb1a 	bl	8001934 <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	2b02      	cmp	r3, #2
 8002308:	d901      	bls.n	800230e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e1c7      	b.n	800269e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800230e:	4b30      	ldr	r3, [pc, #192]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0302 	and.w	r3, r3, #2
 8002316:	2b00      	cmp	r3, #0
 8002318:	d0f0      	beq.n	80022fc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800231a:	4b2d      	ldr	r3, [pc, #180]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	691b      	ldr	r3, [r3, #16]
 8002326:	00db      	lsls	r3, r3, #3
 8002328:	4929      	ldr	r1, [pc, #164]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 800232a:	4313      	orrs	r3, r2
 800232c:	600b      	str	r3, [r1, #0]
 800232e:	e018      	b.n	8002362 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002330:	4b27      	ldr	r3, [pc, #156]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a26      	ldr	r2, [pc, #152]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 8002336:	f023 0301 	bic.w	r3, r3, #1
 800233a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800233c:	f7ff fafa 	bl	8001934 <HAL_GetTick>
 8002340:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002342:	e008      	b.n	8002356 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002344:	f7ff faf6 	bl	8001934 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	2b02      	cmp	r3, #2
 8002350:	d901      	bls.n	8002356 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	e1a3      	b.n	800269e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002356:	4b1e      	ldr	r3, [pc, #120]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 0302 	and.w	r3, r3, #2
 800235e:	2b00      	cmp	r3, #0
 8002360:	d1f0      	bne.n	8002344 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0308 	and.w	r3, r3, #8
 800236a:	2b00      	cmp	r3, #0
 800236c:	d038      	beq.n	80023e0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	695b      	ldr	r3, [r3, #20]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d019      	beq.n	80023aa <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002376:	4b16      	ldr	r3, [pc, #88]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 8002378:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800237a:	4a15      	ldr	r2, [pc, #84]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 800237c:	f043 0301 	orr.w	r3, r3, #1
 8002380:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002382:	f7ff fad7 	bl	8001934 <HAL_GetTick>
 8002386:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002388:	e008      	b.n	800239c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800238a:	f7ff fad3 	bl	8001934 <HAL_GetTick>
 800238e:	4602      	mov	r2, r0
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d901      	bls.n	800239c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002398:	2303      	movs	r3, #3
 800239a:	e180      	b.n	800269e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800239c:	4b0c      	ldr	r3, [pc, #48]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 800239e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023a0:	f003 0302 	and.w	r3, r3, #2
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d0f0      	beq.n	800238a <HAL_RCC_OscConfig+0x23a>
 80023a8:	e01a      	b.n	80023e0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023aa:	4b09      	ldr	r3, [pc, #36]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 80023ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023ae:	4a08      	ldr	r2, [pc, #32]	@ (80023d0 <HAL_RCC_OscConfig+0x280>)
 80023b0:	f023 0301 	bic.w	r3, r3, #1
 80023b4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023b6:	f7ff fabd 	bl	8001934 <HAL_GetTick>
 80023ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023bc:	e00a      	b.n	80023d4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023be:	f7ff fab9 	bl	8001934 <HAL_GetTick>
 80023c2:	4602      	mov	r2, r0
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	1ad3      	subs	r3, r2, r3
 80023c8:	2b02      	cmp	r3, #2
 80023ca:	d903      	bls.n	80023d4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80023cc:	2303      	movs	r3, #3
 80023ce:	e166      	b.n	800269e <HAL_RCC_OscConfig+0x54e>
 80023d0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023d4:	4b92      	ldr	r3, [pc, #584]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 80023d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023d8:	f003 0302 	and.w	r3, r3, #2
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d1ee      	bne.n	80023be <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 0304 	and.w	r3, r3, #4
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	f000 80a4 	beq.w	8002536 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023ee:	4b8c      	ldr	r3, [pc, #560]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 80023f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d10d      	bne.n	8002416 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80023fa:	4b89      	ldr	r3, [pc, #548]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 80023fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023fe:	4a88      	ldr	r2, [pc, #544]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 8002400:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002404:	6413      	str	r3, [r2, #64]	@ 0x40
 8002406:	4b86      	ldr	r3, [pc, #536]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 8002408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800240a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800240e:	60bb      	str	r3, [r7, #8]
 8002410:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002412:	2301      	movs	r3, #1
 8002414:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002416:	4b83      	ldr	r3, [pc, #524]	@ (8002624 <HAL_RCC_OscConfig+0x4d4>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800241e:	2b00      	cmp	r3, #0
 8002420:	d118      	bne.n	8002454 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002422:	4b80      	ldr	r3, [pc, #512]	@ (8002624 <HAL_RCC_OscConfig+0x4d4>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a7f      	ldr	r2, [pc, #508]	@ (8002624 <HAL_RCC_OscConfig+0x4d4>)
 8002428:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800242c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800242e:	f7ff fa81 	bl	8001934 <HAL_GetTick>
 8002432:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002434:	e008      	b.n	8002448 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002436:	f7ff fa7d 	bl	8001934 <HAL_GetTick>
 800243a:	4602      	mov	r2, r0
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	2b64      	cmp	r3, #100	@ 0x64
 8002442:	d901      	bls.n	8002448 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e12a      	b.n	800269e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002448:	4b76      	ldr	r3, [pc, #472]	@ (8002624 <HAL_RCC_OscConfig+0x4d4>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002450:	2b00      	cmp	r3, #0
 8002452:	d0f0      	beq.n	8002436 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	2b01      	cmp	r3, #1
 800245a:	d106      	bne.n	800246a <HAL_RCC_OscConfig+0x31a>
 800245c:	4b70      	ldr	r3, [pc, #448]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 800245e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002460:	4a6f      	ldr	r2, [pc, #444]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 8002462:	f043 0301 	orr.w	r3, r3, #1
 8002466:	6713      	str	r3, [r2, #112]	@ 0x70
 8002468:	e02d      	b.n	80024c6 <HAL_RCC_OscConfig+0x376>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d10c      	bne.n	800248c <HAL_RCC_OscConfig+0x33c>
 8002472:	4b6b      	ldr	r3, [pc, #428]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 8002474:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002476:	4a6a      	ldr	r2, [pc, #424]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 8002478:	f023 0301 	bic.w	r3, r3, #1
 800247c:	6713      	str	r3, [r2, #112]	@ 0x70
 800247e:	4b68      	ldr	r3, [pc, #416]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 8002480:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002482:	4a67      	ldr	r2, [pc, #412]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 8002484:	f023 0304 	bic.w	r3, r3, #4
 8002488:	6713      	str	r3, [r2, #112]	@ 0x70
 800248a:	e01c      	b.n	80024c6 <HAL_RCC_OscConfig+0x376>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	2b05      	cmp	r3, #5
 8002492:	d10c      	bne.n	80024ae <HAL_RCC_OscConfig+0x35e>
 8002494:	4b62      	ldr	r3, [pc, #392]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 8002496:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002498:	4a61      	ldr	r2, [pc, #388]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 800249a:	f043 0304 	orr.w	r3, r3, #4
 800249e:	6713      	str	r3, [r2, #112]	@ 0x70
 80024a0:	4b5f      	ldr	r3, [pc, #380]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 80024a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024a4:	4a5e      	ldr	r2, [pc, #376]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 80024a6:	f043 0301 	orr.w	r3, r3, #1
 80024aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80024ac:	e00b      	b.n	80024c6 <HAL_RCC_OscConfig+0x376>
 80024ae:	4b5c      	ldr	r3, [pc, #368]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 80024b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024b2:	4a5b      	ldr	r2, [pc, #364]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 80024b4:	f023 0301 	bic.w	r3, r3, #1
 80024b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80024ba:	4b59      	ldr	r3, [pc, #356]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 80024bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024be:	4a58      	ldr	r2, [pc, #352]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 80024c0:	f023 0304 	bic.w	r3, r3, #4
 80024c4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d015      	beq.n	80024fa <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024ce:	f7ff fa31 	bl	8001934 <HAL_GetTick>
 80024d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024d4:	e00a      	b.n	80024ec <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024d6:	f7ff fa2d 	bl	8001934 <HAL_GetTick>
 80024da:	4602      	mov	r2, r0
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	1ad3      	subs	r3, r2, r3
 80024e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d901      	bls.n	80024ec <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80024e8:	2303      	movs	r3, #3
 80024ea:	e0d8      	b.n	800269e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024ec:	4b4c      	ldr	r3, [pc, #304]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 80024ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024f0:	f003 0302 	and.w	r3, r3, #2
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d0ee      	beq.n	80024d6 <HAL_RCC_OscConfig+0x386>
 80024f8:	e014      	b.n	8002524 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024fa:	f7ff fa1b 	bl	8001934 <HAL_GetTick>
 80024fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002500:	e00a      	b.n	8002518 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002502:	f7ff fa17 	bl	8001934 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002510:	4293      	cmp	r3, r2
 8002512:	d901      	bls.n	8002518 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e0c2      	b.n	800269e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002518:	4b41      	ldr	r3, [pc, #260]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 800251a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800251c:	f003 0302 	and.w	r3, r3, #2
 8002520:	2b00      	cmp	r3, #0
 8002522:	d1ee      	bne.n	8002502 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002524:	7dfb      	ldrb	r3, [r7, #23]
 8002526:	2b01      	cmp	r3, #1
 8002528:	d105      	bne.n	8002536 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800252a:	4b3d      	ldr	r3, [pc, #244]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 800252c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800252e:	4a3c      	ldr	r2, [pc, #240]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 8002530:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002534:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	699b      	ldr	r3, [r3, #24]
 800253a:	2b00      	cmp	r3, #0
 800253c:	f000 80ae 	beq.w	800269c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002540:	4b37      	ldr	r3, [pc, #220]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f003 030c 	and.w	r3, r3, #12
 8002548:	2b08      	cmp	r3, #8
 800254a:	d06d      	beq.n	8002628 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	699b      	ldr	r3, [r3, #24]
 8002550:	2b02      	cmp	r3, #2
 8002552:	d14b      	bne.n	80025ec <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002554:	4b32      	ldr	r3, [pc, #200]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a31      	ldr	r2, [pc, #196]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 800255a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800255e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002560:	f7ff f9e8 	bl	8001934 <HAL_GetTick>
 8002564:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002566:	e008      	b.n	800257a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002568:	f7ff f9e4 	bl	8001934 <HAL_GetTick>
 800256c:	4602      	mov	r2, r0
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	2b02      	cmp	r3, #2
 8002574:	d901      	bls.n	800257a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e091      	b.n	800269e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800257a:	4b29      	ldr	r3, [pc, #164]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002582:	2b00      	cmp	r3, #0
 8002584:	d1f0      	bne.n	8002568 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	69da      	ldr	r2, [r3, #28]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6a1b      	ldr	r3, [r3, #32]
 800258e:	431a      	orrs	r2, r3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002594:	019b      	lsls	r3, r3, #6
 8002596:	431a      	orrs	r2, r3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800259c:	085b      	lsrs	r3, r3, #1
 800259e:	3b01      	subs	r3, #1
 80025a0:	041b      	lsls	r3, r3, #16
 80025a2:	431a      	orrs	r2, r3
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025a8:	061b      	lsls	r3, r3, #24
 80025aa:	431a      	orrs	r2, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b0:	071b      	lsls	r3, r3, #28
 80025b2:	491b      	ldr	r1, [pc, #108]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 80025b4:	4313      	orrs	r3, r2
 80025b6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025b8:	4b19      	ldr	r3, [pc, #100]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a18      	ldr	r2, [pc, #96]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 80025be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80025c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c4:	f7ff f9b6 	bl	8001934 <HAL_GetTick>
 80025c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025ca:	e008      	b.n	80025de <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025cc:	f7ff f9b2 	bl	8001934 <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	2b02      	cmp	r3, #2
 80025d8:	d901      	bls.n	80025de <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80025da:	2303      	movs	r3, #3
 80025dc:	e05f      	b.n	800269e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025de:	4b10      	ldr	r3, [pc, #64]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d0f0      	beq.n	80025cc <HAL_RCC_OscConfig+0x47c>
 80025ea:	e057      	b.n	800269c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a0b      	ldr	r2, [pc, #44]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 80025f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80025f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025f8:	f7ff f99c 	bl	8001934 <HAL_GetTick>
 80025fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025fe:	e008      	b.n	8002612 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002600:	f7ff f998 	bl	8001934 <HAL_GetTick>
 8002604:	4602      	mov	r2, r0
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	2b02      	cmp	r3, #2
 800260c:	d901      	bls.n	8002612 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800260e:	2303      	movs	r3, #3
 8002610:	e045      	b.n	800269e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002612:	4b03      	ldr	r3, [pc, #12]	@ (8002620 <HAL_RCC_OscConfig+0x4d0>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800261a:	2b00      	cmp	r3, #0
 800261c:	d1f0      	bne.n	8002600 <HAL_RCC_OscConfig+0x4b0>
 800261e:	e03d      	b.n	800269c <HAL_RCC_OscConfig+0x54c>
 8002620:	40023800 	.word	0x40023800
 8002624:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002628:	4b1f      	ldr	r3, [pc, #124]	@ (80026a8 <HAL_RCC_OscConfig+0x558>)
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	699b      	ldr	r3, [r3, #24]
 8002632:	2b01      	cmp	r3, #1
 8002634:	d030      	beq.n	8002698 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002640:	429a      	cmp	r2, r3
 8002642:	d129      	bne.n	8002698 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800264e:	429a      	cmp	r2, r3
 8002650:	d122      	bne.n	8002698 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002652:	68fa      	ldr	r2, [r7, #12]
 8002654:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002658:	4013      	ands	r3, r2
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800265e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002660:	4293      	cmp	r3, r2
 8002662:	d119      	bne.n	8002698 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800266e:	085b      	lsrs	r3, r3, #1
 8002670:	3b01      	subs	r3, #1
 8002672:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002674:	429a      	cmp	r2, r3
 8002676:	d10f      	bne.n	8002698 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002682:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002684:	429a      	cmp	r2, r3
 8002686:	d107      	bne.n	8002698 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002692:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002694:	429a      	cmp	r2, r3
 8002696:	d001      	beq.n	800269c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e000      	b.n	800269e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800269c:	2300      	movs	r3, #0
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3718      	adds	r7, #24
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	40023800 	.word	0x40023800

080026ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b084      	sub	sp, #16
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80026b6:	2300      	movs	r3, #0
 80026b8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d101      	bne.n	80026c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	e0d0      	b.n	8002866 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026c4:	4b6a      	ldr	r3, [pc, #424]	@ (8002870 <HAL_RCC_ClockConfig+0x1c4>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 030f 	and.w	r3, r3, #15
 80026cc:	683a      	ldr	r2, [r7, #0]
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d910      	bls.n	80026f4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026d2:	4b67      	ldr	r3, [pc, #412]	@ (8002870 <HAL_RCC_ClockConfig+0x1c4>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f023 020f 	bic.w	r2, r3, #15
 80026da:	4965      	ldr	r1, [pc, #404]	@ (8002870 <HAL_RCC_ClockConfig+0x1c4>)
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	4313      	orrs	r3, r2
 80026e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026e2:	4b63      	ldr	r3, [pc, #396]	@ (8002870 <HAL_RCC_ClockConfig+0x1c4>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 030f 	and.w	r3, r3, #15
 80026ea:	683a      	ldr	r2, [r7, #0]
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d001      	beq.n	80026f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	e0b8      	b.n	8002866 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 0302 	and.w	r3, r3, #2
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d020      	beq.n	8002742 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0304 	and.w	r3, r3, #4
 8002708:	2b00      	cmp	r3, #0
 800270a:	d005      	beq.n	8002718 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800270c:	4b59      	ldr	r3, [pc, #356]	@ (8002874 <HAL_RCC_ClockConfig+0x1c8>)
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	4a58      	ldr	r2, [pc, #352]	@ (8002874 <HAL_RCC_ClockConfig+0x1c8>)
 8002712:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002716:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 0308 	and.w	r3, r3, #8
 8002720:	2b00      	cmp	r3, #0
 8002722:	d005      	beq.n	8002730 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002724:	4b53      	ldr	r3, [pc, #332]	@ (8002874 <HAL_RCC_ClockConfig+0x1c8>)
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	4a52      	ldr	r2, [pc, #328]	@ (8002874 <HAL_RCC_ClockConfig+0x1c8>)
 800272a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800272e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002730:	4b50      	ldr	r3, [pc, #320]	@ (8002874 <HAL_RCC_ClockConfig+0x1c8>)
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	494d      	ldr	r1, [pc, #308]	@ (8002874 <HAL_RCC_ClockConfig+0x1c8>)
 800273e:	4313      	orrs	r3, r2
 8002740:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0301 	and.w	r3, r3, #1
 800274a:	2b00      	cmp	r3, #0
 800274c:	d040      	beq.n	80027d0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	2b01      	cmp	r3, #1
 8002754:	d107      	bne.n	8002766 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002756:	4b47      	ldr	r3, [pc, #284]	@ (8002874 <HAL_RCC_ClockConfig+0x1c8>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800275e:	2b00      	cmp	r3, #0
 8002760:	d115      	bne.n	800278e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e07f      	b.n	8002866 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	2b02      	cmp	r3, #2
 800276c:	d107      	bne.n	800277e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800276e:	4b41      	ldr	r3, [pc, #260]	@ (8002874 <HAL_RCC_ClockConfig+0x1c8>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d109      	bne.n	800278e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e073      	b.n	8002866 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800277e:	4b3d      	ldr	r3, [pc, #244]	@ (8002874 <HAL_RCC_ClockConfig+0x1c8>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0302 	and.w	r3, r3, #2
 8002786:	2b00      	cmp	r3, #0
 8002788:	d101      	bne.n	800278e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e06b      	b.n	8002866 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800278e:	4b39      	ldr	r3, [pc, #228]	@ (8002874 <HAL_RCC_ClockConfig+0x1c8>)
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	f023 0203 	bic.w	r2, r3, #3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	4936      	ldr	r1, [pc, #216]	@ (8002874 <HAL_RCC_ClockConfig+0x1c8>)
 800279c:	4313      	orrs	r3, r2
 800279e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027a0:	f7ff f8c8 	bl	8001934 <HAL_GetTick>
 80027a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027a6:	e00a      	b.n	80027be <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027a8:	f7ff f8c4 	bl	8001934 <HAL_GetTick>
 80027ac:	4602      	mov	r2, r0
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d901      	bls.n	80027be <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e053      	b.n	8002866 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027be:	4b2d      	ldr	r3, [pc, #180]	@ (8002874 <HAL_RCC_ClockConfig+0x1c8>)
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	f003 020c 	and.w	r2, r3, #12
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d1eb      	bne.n	80027a8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80027d0:	4b27      	ldr	r3, [pc, #156]	@ (8002870 <HAL_RCC_ClockConfig+0x1c4>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 030f 	and.w	r3, r3, #15
 80027d8:	683a      	ldr	r2, [r7, #0]
 80027da:	429a      	cmp	r2, r3
 80027dc:	d210      	bcs.n	8002800 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027de:	4b24      	ldr	r3, [pc, #144]	@ (8002870 <HAL_RCC_ClockConfig+0x1c4>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f023 020f 	bic.w	r2, r3, #15
 80027e6:	4922      	ldr	r1, [pc, #136]	@ (8002870 <HAL_RCC_ClockConfig+0x1c4>)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027ee:	4b20      	ldr	r3, [pc, #128]	@ (8002870 <HAL_RCC_ClockConfig+0x1c4>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 030f 	and.w	r3, r3, #15
 80027f6:	683a      	ldr	r2, [r7, #0]
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d001      	beq.n	8002800 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e032      	b.n	8002866 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0304 	and.w	r3, r3, #4
 8002808:	2b00      	cmp	r3, #0
 800280a:	d008      	beq.n	800281e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800280c:	4b19      	ldr	r3, [pc, #100]	@ (8002874 <HAL_RCC_ClockConfig+0x1c8>)
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	4916      	ldr	r1, [pc, #88]	@ (8002874 <HAL_RCC_ClockConfig+0x1c8>)
 800281a:	4313      	orrs	r3, r2
 800281c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0308 	and.w	r3, r3, #8
 8002826:	2b00      	cmp	r3, #0
 8002828:	d009      	beq.n	800283e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800282a:	4b12      	ldr	r3, [pc, #72]	@ (8002874 <HAL_RCC_ClockConfig+0x1c8>)
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	691b      	ldr	r3, [r3, #16]
 8002836:	00db      	lsls	r3, r3, #3
 8002838:	490e      	ldr	r1, [pc, #56]	@ (8002874 <HAL_RCC_ClockConfig+0x1c8>)
 800283a:	4313      	orrs	r3, r2
 800283c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800283e:	f000 f821 	bl	8002884 <HAL_RCC_GetSysClockFreq>
 8002842:	4602      	mov	r2, r0
 8002844:	4b0b      	ldr	r3, [pc, #44]	@ (8002874 <HAL_RCC_ClockConfig+0x1c8>)
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	091b      	lsrs	r3, r3, #4
 800284a:	f003 030f 	and.w	r3, r3, #15
 800284e:	490a      	ldr	r1, [pc, #40]	@ (8002878 <HAL_RCC_ClockConfig+0x1cc>)
 8002850:	5ccb      	ldrb	r3, [r1, r3]
 8002852:	fa22 f303 	lsr.w	r3, r2, r3
 8002856:	4a09      	ldr	r2, [pc, #36]	@ (800287c <HAL_RCC_ClockConfig+0x1d0>)
 8002858:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800285a:	4b09      	ldr	r3, [pc, #36]	@ (8002880 <HAL_RCC_ClockConfig+0x1d4>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4618      	mov	r0, r3
 8002860:	f7ff f826 	bl	80018b0 <HAL_InitTick>

  return HAL_OK;
 8002864:	2300      	movs	r3, #0
}
 8002866:	4618      	mov	r0, r3
 8002868:	3710      	adds	r7, #16
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	40023c00 	.word	0x40023c00
 8002874:	40023800 	.word	0x40023800
 8002878:	08007b78 	.word	0x08007b78
 800287c:	20000000 	.word	0x20000000
 8002880:	20000004 	.word	0x20000004

08002884 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002884:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002888:	b094      	sub	sp, #80	@ 0x50
 800288a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800288c:	2300      	movs	r3, #0
 800288e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002890:	2300      	movs	r3, #0
 8002892:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002894:	2300      	movs	r3, #0
 8002896:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8002898:	2300      	movs	r3, #0
 800289a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800289c:	4b7c      	ldr	r3, [pc, #496]	@ (8002a90 <HAL_RCC_GetSysClockFreq+0x20c>)
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	f003 030c 	and.w	r3, r3, #12
 80028a4:	2b08      	cmp	r3, #8
 80028a6:	d00d      	beq.n	80028c4 <HAL_RCC_GetSysClockFreq+0x40>
 80028a8:	2b08      	cmp	r3, #8
 80028aa:	f200 80e7 	bhi.w	8002a7c <HAL_RCC_GetSysClockFreq+0x1f8>
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d002      	beq.n	80028b8 <HAL_RCC_GetSysClockFreq+0x34>
 80028b2:	2b04      	cmp	r3, #4
 80028b4:	d003      	beq.n	80028be <HAL_RCC_GetSysClockFreq+0x3a>
 80028b6:	e0e1      	b.n	8002a7c <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80028b8:	4b76      	ldr	r3, [pc, #472]	@ (8002a94 <HAL_RCC_GetSysClockFreq+0x210>)
 80028ba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80028bc:	e0e1      	b.n	8002a82 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80028be:	4b76      	ldr	r3, [pc, #472]	@ (8002a98 <HAL_RCC_GetSysClockFreq+0x214>)
 80028c0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80028c2:	e0de      	b.n	8002a82 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80028c4:	4b72      	ldr	r3, [pc, #456]	@ (8002a90 <HAL_RCC_GetSysClockFreq+0x20c>)
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80028cc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80028ce:	4b70      	ldr	r3, [pc, #448]	@ (8002a90 <HAL_RCC_GetSysClockFreq+0x20c>)
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d065      	beq.n	80029a6 <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028da:	4b6d      	ldr	r3, [pc, #436]	@ (8002a90 <HAL_RCC_GetSysClockFreq+0x20c>)
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	099b      	lsrs	r3, r3, #6
 80028e0:	2200      	movs	r2, #0
 80028e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80028e4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80028e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80028ee:	2300      	movs	r3, #0
 80028f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80028f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80028f6:	4622      	mov	r2, r4
 80028f8:	462b      	mov	r3, r5
 80028fa:	f04f 0000 	mov.w	r0, #0
 80028fe:	f04f 0100 	mov.w	r1, #0
 8002902:	0159      	lsls	r1, r3, #5
 8002904:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002908:	0150      	lsls	r0, r2, #5
 800290a:	4602      	mov	r2, r0
 800290c:	460b      	mov	r3, r1
 800290e:	4621      	mov	r1, r4
 8002910:	1a51      	subs	r1, r2, r1
 8002912:	6139      	str	r1, [r7, #16]
 8002914:	4629      	mov	r1, r5
 8002916:	eb63 0301 	sbc.w	r3, r3, r1
 800291a:	617b      	str	r3, [r7, #20]
 800291c:	f04f 0200 	mov.w	r2, #0
 8002920:	f04f 0300 	mov.w	r3, #0
 8002924:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002928:	4659      	mov	r1, fp
 800292a:	018b      	lsls	r3, r1, #6
 800292c:	4651      	mov	r1, sl
 800292e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002932:	4651      	mov	r1, sl
 8002934:	018a      	lsls	r2, r1, #6
 8002936:	46d4      	mov	ip, sl
 8002938:	ebb2 080c 	subs.w	r8, r2, ip
 800293c:	4659      	mov	r1, fp
 800293e:	eb63 0901 	sbc.w	r9, r3, r1
 8002942:	f04f 0200 	mov.w	r2, #0
 8002946:	f04f 0300 	mov.w	r3, #0
 800294a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800294e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002952:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002956:	4690      	mov	r8, r2
 8002958:	4699      	mov	r9, r3
 800295a:	4623      	mov	r3, r4
 800295c:	eb18 0303 	adds.w	r3, r8, r3
 8002960:	60bb      	str	r3, [r7, #8]
 8002962:	462b      	mov	r3, r5
 8002964:	eb49 0303 	adc.w	r3, r9, r3
 8002968:	60fb      	str	r3, [r7, #12]
 800296a:	f04f 0200 	mov.w	r2, #0
 800296e:	f04f 0300 	mov.w	r3, #0
 8002972:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002976:	4629      	mov	r1, r5
 8002978:	024b      	lsls	r3, r1, #9
 800297a:	4620      	mov	r0, r4
 800297c:	4629      	mov	r1, r5
 800297e:	4604      	mov	r4, r0
 8002980:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8002984:	4601      	mov	r1, r0
 8002986:	024a      	lsls	r2, r1, #9
 8002988:	4610      	mov	r0, r2
 800298a:	4619      	mov	r1, r3
 800298c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800298e:	2200      	movs	r2, #0
 8002990:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002992:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002994:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002998:	f7fe f93e 	bl	8000c18 <__aeabi_uldivmod>
 800299c:	4602      	mov	r2, r0
 800299e:	460b      	mov	r3, r1
 80029a0:	4613      	mov	r3, r2
 80029a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029a4:	e05c      	b.n	8002a60 <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029a6:	4b3a      	ldr	r3, [pc, #232]	@ (8002a90 <HAL_RCC_GetSysClockFreq+0x20c>)
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	099b      	lsrs	r3, r3, #6
 80029ac:	2200      	movs	r2, #0
 80029ae:	4618      	mov	r0, r3
 80029b0:	4611      	mov	r1, r2
 80029b2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80029b6:	623b      	str	r3, [r7, #32]
 80029b8:	2300      	movs	r3, #0
 80029ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80029bc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80029c0:	4642      	mov	r2, r8
 80029c2:	464b      	mov	r3, r9
 80029c4:	f04f 0000 	mov.w	r0, #0
 80029c8:	f04f 0100 	mov.w	r1, #0
 80029cc:	0159      	lsls	r1, r3, #5
 80029ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029d2:	0150      	lsls	r0, r2, #5
 80029d4:	4602      	mov	r2, r0
 80029d6:	460b      	mov	r3, r1
 80029d8:	46c4      	mov	ip, r8
 80029da:	ebb2 0a0c 	subs.w	sl, r2, ip
 80029de:	4640      	mov	r0, r8
 80029e0:	4649      	mov	r1, r9
 80029e2:	468c      	mov	ip, r1
 80029e4:	eb63 0b0c 	sbc.w	fp, r3, ip
 80029e8:	f04f 0200 	mov.w	r2, #0
 80029ec:	f04f 0300 	mov.w	r3, #0
 80029f0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80029f4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80029f8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80029fc:	ebb2 040a 	subs.w	r4, r2, sl
 8002a00:	eb63 050b 	sbc.w	r5, r3, fp
 8002a04:	f04f 0200 	mov.w	r2, #0
 8002a08:	f04f 0300 	mov.w	r3, #0
 8002a0c:	00eb      	lsls	r3, r5, #3
 8002a0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a12:	00e2      	lsls	r2, r4, #3
 8002a14:	4614      	mov	r4, r2
 8002a16:	461d      	mov	r5, r3
 8002a18:	4603      	mov	r3, r0
 8002a1a:	18e3      	adds	r3, r4, r3
 8002a1c:	603b      	str	r3, [r7, #0]
 8002a1e:	460b      	mov	r3, r1
 8002a20:	eb45 0303 	adc.w	r3, r5, r3
 8002a24:	607b      	str	r3, [r7, #4]
 8002a26:	f04f 0200 	mov.w	r2, #0
 8002a2a:	f04f 0300 	mov.w	r3, #0
 8002a2e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a32:	4629      	mov	r1, r5
 8002a34:	028b      	lsls	r3, r1, #10
 8002a36:	4620      	mov	r0, r4
 8002a38:	4629      	mov	r1, r5
 8002a3a:	4604      	mov	r4, r0
 8002a3c:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8002a40:	4601      	mov	r1, r0
 8002a42:	028a      	lsls	r2, r1, #10
 8002a44:	4610      	mov	r0, r2
 8002a46:	4619      	mov	r1, r3
 8002a48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	61bb      	str	r3, [r7, #24]
 8002a4e:	61fa      	str	r2, [r7, #28]
 8002a50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a54:	f7fe f8e0 	bl	8000c18 <__aeabi_uldivmod>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	460b      	mov	r3, r1
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002a60:	4b0b      	ldr	r3, [pc, #44]	@ (8002a90 <HAL_RCC_GetSysClockFreq+0x20c>)
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	0c1b      	lsrs	r3, r3, #16
 8002a66:	f003 0303 	and.w	r3, r3, #3
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	005b      	lsls	r3, r3, #1
 8002a6e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002a70:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002a72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a74:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a78:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a7a:	e002      	b.n	8002a82 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a7c:	4b05      	ldr	r3, [pc, #20]	@ (8002a94 <HAL_RCC_GetSysClockFreq+0x210>)
 8002a7e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3750      	adds	r7, #80	@ 0x50
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a8e:	bf00      	nop
 8002a90:	40023800 	.word	0x40023800
 8002a94:	00f42400 	.word	0x00f42400
 8002a98:	007a1200 	.word	0x007a1200

08002a9c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002aa0:	4b02      	ldr	r3, [pc, #8]	@ (8002aac <HAL_RCC_GetHCLKFreq+0x10>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bc80      	pop	{r7}
 8002aaa:	4770      	bx	lr
 8002aac:	20000000 	.word	0x20000000

08002ab0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ab4:	f7ff fff2 	bl	8002a9c <HAL_RCC_GetHCLKFreq>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	4b05      	ldr	r3, [pc, #20]	@ (8002ad0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	0a9b      	lsrs	r3, r3, #10
 8002ac0:	f003 0307 	and.w	r3, r3, #7
 8002ac4:	4903      	ldr	r1, [pc, #12]	@ (8002ad4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ac6:	5ccb      	ldrb	r3, [r1, r3]
 8002ac8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	40023800 	.word	0x40023800
 8002ad4:	08007b88 	.word	0x08007b88

08002ad8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002adc:	f7ff ffde 	bl	8002a9c <HAL_RCC_GetHCLKFreq>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	4b05      	ldr	r3, [pc, #20]	@ (8002af8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	0b5b      	lsrs	r3, r3, #13
 8002ae8:	f003 0307 	and.w	r3, r3, #7
 8002aec:	4903      	ldr	r1, [pc, #12]	@ (8002afc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002aee:	5ccb      	ldrb	r3, [r1, r3]
 8002af0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	40023800 	.word	0x40023800
 8002afc:	08007b88 	.word	0x08007b88

08002b00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b088      	sub	sp, #32
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002b10:	2300      	movs	r3, #0
 8002b12:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002b14:	2300      	movs	r3, #0
 8002b16:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0301 	and.w	r3, r3, #1
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d012      	beq.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002b28:	4b69      	ldr	r3, [pc, #420]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	4a68      	ldr	r2, [pc, #416]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b2e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002b32:	6093      	str	r3, [r2, #8]
 8002b34:	4b66      	ldr	r3, [pc, #408]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b36:	689a      	ldr	r2, [r3, #8]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b3c:	4964      	ldr	r1, [pc, #400]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d101      	bne.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d017      	beq.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b5a:	4b5d      	ldr	r3, [pc, #372]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b60:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b68:	4959      	ldr	r1, [pc, #356]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b74:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002b78:	d101      	bne.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d101      	bne.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002b86:	2301      	movs	r3, #1
 8002b88:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d017      	beq.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002b96:	4b4e      	ldr	r3, [pc, #312]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b9c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba4:	494a      	ldr	r1, [pc, #296]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002bb4:	d101      	bne.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d101      	bne.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0320 	and.w	r3, r3, #32
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	f000 808b 	beq.w	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002be4:	4b3a      	ldr	r3, [pc, #232]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be8:	4a39      	ldr	r2, [pc, #228]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bee:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bf0:	4b37      	ldr	r3, [pc, #220]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bf8:	60bb      	str	r3, [r7, #8]
 8002bfa:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002bfc:	4b35      	ldr	r3, [pc, #212]	@ (8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a34      	ldr	r2, [pc, #208]	@ (8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c06:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c08:	f7fe fe94 	bl	8001934 <HAL_GetTick>
 8002c0c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002c0e:	e008      	b.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c10:	f7fe fe90 	bl	8001934 <HAL_GetTick>
 8002c14:	4602      	mov	r2, r0
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	2b64      	cmp	r3, #100	@ 0x64
 8002c1c:	d901      	bls.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002c1e:	2303      	movs	r3, #3
 8002c20:	e38f      	b.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002c22:	4b2c      	ldr	r3, [pc, #176]	@ (8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d0f0      	beq.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002c2e:	4b28      	ldr	r3, [pc, #160]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c36:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d035      	beq.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c46:	693a      	ldr	r2, [r7, #16]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d02e      	beq.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c4c:	4b20      	ldr	r3, [pc, #128]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c54:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c56:	4b1e      	ldr	r3, [pc, #120]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c5a:	4a1d      	ldr	r2, [pc, #116]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c60:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c62:	4b1b      	ldr	r3, [pc, #108]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c66:	4a1a      	ldr	r2, [pc, #104]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c6c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002c6e:	4a18      	ldr	r2, [pc, #96]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002c74:	4b16      	ldr	r3, [pc, #88]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c78:	f003 0301 	and.w	r3, r3, #1
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d114      	bne.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c80:	f7fe fe58 	bl	8001934 <HAL_GetTick>
 8002c84:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c86:	e00a      	b.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c88:	f7fe fe54 	bl	8001934 <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d901      	bls.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e351      	b.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c9e:	4b0c      	ldr	r3, [pc, #48]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ca0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ca2:	f003 0302 	and.w	r3, r3, #2
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d0ee      	beq.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002cb6:	d111      	bne.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002cb8:	4b05      	ldr	r3, [pc, #20]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002cc4:	4b04      	ldr	r3, [pc, #16]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002cc6:	400b      	ands	r3, r1
 8002cc8:	4901      	ldr	r1, [pc, #4]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	608b      	str	r3, [r1, #8]
 8002cce:	e00b      	b.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002cd0:	40023800 	.word	0x40023800
 8002cd4:	40007000 	.word	0x40007000
 8002cd8:	0ffffcff 	.word	0x0ffffcff
 8002cdc:	4bac      	ldr	r3, [pc, #688]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	4aab      	ldr	r2, [pc, #684]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ce2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002ce6:	6093      	str	r3, [r2, #8]
 8002ce8:	4ba9      	ldr	r3, [pc, #676]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cea:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cf4:	49a6      	ldr	r1, [pc, #664]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0310 	and.w	r3, r3, #16
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d010      	beq.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002d06:	4ba2      	ldr	r3, [pc, #648]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d0c:	4aa0      	ldr	r2, [pc, #640]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d0e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d12:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002d16:	4b9e      	ldr	r3, [pc, #632]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d18:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d20:	499b      	ldr	r1, [pc, #620]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d22:	4313      	orrs	r3, r2
 8002d24:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d00a      	beq.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d34:	4b96      	ldr	r3, [pc, #600]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d3a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d42:	4993      	ldr	r1, [pc, #588]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d44:	4313      	orrs	r3, r2
 8002d46:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d00a      	beq.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d56:	4b8e      	ldr	r3, [pc, #568]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d5c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d64:	498a      	ldr	r1, [pc, #552]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d66:	4313      	orrs	r3, r2
 8002d68:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d00a      	beq.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d78:	4b85      	ldr	r3, [pc, #532]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d7e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d86:	4982      	ldr	r1, [pc, #520]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d00a      	beq.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002d9a:	4b7d      	ldr	r3, [pc, #500]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002da0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002da8:	4979      	ldr	r1, [pc, #484]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002daa:	4313      	orrs	r3, r2
 8002dac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00a      	beq.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002dbc:	4b74      	ldr	r3, [pc, #464]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dc2:	f023 0203 	bic.w	r2, r3, #3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dca:	4971      	ldr	r1, [pc, #452]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d00a      	beq.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002dde:	4b6c      	ldr	r3, [pc, #432]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002de4:	f023 020c 	bic.w	r2, r3, #12
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dec:	4968      	ldr	r1, [pc, #416]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dee:	4313      	orrs	r3, r2
 8002df0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d00a      	beq.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e00:	4b63      	ldr	r3, [pc, #396]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e06:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e0e:	4960      	ldr	r1, [pc, #384]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e10:	4313      	orrs	r3, r2
 8002e12:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d00a      	beq.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e22:	4b5b      	ldr	r3, [pc, #364]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e28:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e30:	4957      	ldr	r1, [pc, #348]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e32:	4313      	orrs	r3, r2
 8002e34:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d00a      	beq.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002e44:	4b52      	ldr	r3, [pc, #328]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e4a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e52:	494f      	ldr	r1, [pc, #316]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e54:	4313      	orrs	r3, r2
 8002e56:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d00a      	beq.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002e66:	4b4a      	ldr	r3, [pc, #296]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e6c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e74:	4946      	ldr	r1, [pc, #280]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e76:	4313      	orrs	r3, r2
 8002e78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d00a      	beq.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002e88:	4b41      	ldr	r3, [pc, #260]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e8e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e96:	493e      	ldr	r1, [pc, #248]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d00a      	beq.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002eaa:	4b39      	ldr	r3, [pc, #228]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002eac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eb0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002eb8:	4935      	ldr	r1, [pc, #212]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d00a      	beq.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002ecc:	4b30      	ldr	r3, [pc, #192]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ece:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ed2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002eda:	492d      	ldr	r1, [pc, #180]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002edc:	4313      	orrs	r3, r2
 8002ede:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d011      	beq.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002eee:	4b28      	ldr	r3, [pc, #160]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ef0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ef4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002efc:	4924      	ldr	r1, [pc, #144]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002efe:	4313      	orrs	r3, r2
 8002f00:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f08:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002f0c:	d101      	bne.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0308 	and.w	r3, r3, #8
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d001      	beq.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d00a      	beq.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f2e:	4b18      	ldr	r3, [pc, #96]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f34:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f3c:	4914      	ldr	r1, [pc, #80]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d00b      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002f50:	4b0f      	ldr	r3, [pc, #60]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f56:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f60:	490b      	ldr	r1, [pc, #44]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d00f      	beq.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002f74:	4b06      	ldr	r3, [pc, #24]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f7a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f84:	4902      	ldr	r1, [pc, #8]	@ (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f86:	4313      	orrs	r3, r2
 8002f88:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002f8c:	e002      	b.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8002f8e:	bf00      	nop
 8002f90:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d00b      	beq.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002fa0:	4b8a      	ldr	r3, [pc, #552]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fa2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002fa6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fb0:	4986      	ldr	r1, [pc, #536]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d00b      	beq.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002fc4:	4b81      	ldr	r3, [pc, #516]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fc6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002fca:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002fd4:	497d      	ldr	r1, [pc, #500]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002fdc:	69fb      	ldr	r3, [r7, #28]
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d006      	beq.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	f000 80d6 	beq.w	800319c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002ff0:	4b76      	ldr	r3, [pc, #472]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a75      	ldr	r2, [pc, #468]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ff6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002ffa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ffc:	f7fe fc9a 	bl	8001934 <HAL_GetTick>
 8003000:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003002:	e008      	b.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003004:	f7fe fc96 	bl	8001934 <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	2b64      	cmp	r3, #100	@ 0x64
 8003010:	d901      	bls.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e195      	b.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003016:	4b6d      	ldr	r3, [pc, #436]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d1f0      	bne.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0301 	and.w	r3, r3, #1
 800302a:	2b00      	cmp	r3, #0
 800302c:	d021      	beq.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003032:	2b00      	cmp	r3, #0
 8003034:	d11d      	bne.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003036:	4b65      	ldr	r3, [pc, #404]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003038:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800303c:	0c1b      	lsrs	r3, r3, #16
 800303e:	f003 0303 	and.w	r3, r3, #3
 8003042:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003044:	4b61      	ldr	r3, [pc, #388]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003046:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800304a:	0e1b      	lsrs	r3, r3, #24
 800304c:	f003 030f 	and.w	r3, r3, #15
 8003050:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	019a      	lsls	r2, r3, #6
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	041b      	lsls	r3, r3, #16
 800305c:	431a      	orrs	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	061b      	lsls	r3, r3, #24
 8003062:	431a      	orrs	r2, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	071b      	lsls	r3, r3, #28
 800306a:	4958      	ldr	r1, [pc, #352]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800306c:	4313      	orrs	r3, r2
 800306e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d004      	beq.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003082:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003086:	d00a      	beq.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003090:	2b00      	cmp	r3, #0
 8003092:	d02e      	beq.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003098:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800309c:	d129      	bne.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800309e:	4b4b      	ldr	r3, [pc, #300]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030a4:	0c1b      	lsrs	r3, r3, #16
 80030a6:	f003 0303 	and.w	r3, r3, #3
 80030aa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80030ac:	4b47      	ldr	r3, [pc, #284]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030b2:	0f1b      	lsrs	r3, r3, #28
 80030b4:	f003 0307 	and.w	r3, r3, #7
 80030b8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	019a      	lsls	r2, r3, #6
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	041b      	lsls	r3, r3, #16
 80030c4:	431a      	orrs	r2, r3
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	68db      	ldr	r3, [r3, #12]
 80030ca:	061b      	lsls	r3, r3, #24
 80030cc:	431a      	orrs	r2, r3
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	071b      	lsls	r3, r3, #28
 80030d2:	493e      	ldr	r1, [pc, #248]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030d4:	4313      	orrs	r3, r2
 80030d6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80030da:	4b3c      	ldr	r3, [pc, #240]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80030e0:	f023 021f 	bic.w	r2, r3, #31
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e8:	3b01      	subs	r3, #1
 80030ea:	4938      	ldr	r1, [pc, #224]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030ec:	4313      	orrs	r3, r2
 80030ee:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d01d      	beq.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80030fe:	4b33      	ldr	r3, [pc, #204]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003100:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003104:	0e1b      	lsrs	r3, r3, #24
 8003106:	f003 030f 	and.w	r3, r3, #15
 800310a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800310c:	4b2f      	ldr	r3, [pc, #188]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800310e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003112:	0f1b      	lsrs	r3, r3, #28
 8003114:	f003 0307 	and.w	r3, r3, #7
 8003118:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	019a      	lsls	r2, r3, #6
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	691b      	ldr	r3, [r3, #16]
 8003124:	041b      	lsls	r3, r3, #16
 8003126:	431a      	orrs	r2, r3
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	061b      	lsls	r3, r3, #24
 800312c:	431a      	orrs	r2, r3
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	071b      	lsls	r3, r3, #28
 8003132:	4926      	ldr	r1, [pc, #152]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003134:	4313      	orrs	r3, r2
 8003136:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d011      	beq.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	019a      	lsls	r2, r3, #6
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	041b      	lsls	r3, r3, #16
 8003152:	431a      	orrs	r2, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	061b      	lsls	r3, r3, #24
 800315a:	431a      	orrs	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	071b      	lsls	r3, r3, #28
 8003162:	491a      	ldr	r1, [pc, #104]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003164:	4313      	orrs	r3, r2
 8003166:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800316a:	4b18      	ldr	r3, [pc, #96]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a17      	ldr	r2, [pc, #92]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003170:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003174:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003176:	f7fe fbdd 	bl	8001934 <HAL_GetTick>
 800317a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800317c:	e008      	b.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800317e:	f7fe fbd9 	bl	8001934 <HAL_GetTick>
 8003182:	4602      	mov	r2, r0
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	2b64      	cmp	r3, #100	@ 0x64
 800318a:	d901      	bls.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800318c:	2303      	movs	r3, #3
 800318e:	e0d8      	b.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003190:	4b0e      	ldr	r3, [pc, #56]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d0f0      	beq.n	800317e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800319c:	69bb      	ldr	r3, [r7, #24]
 800319e:	2b01      	cmp	r3, #1
 80031a0:	f040 80ce 	bne.w	8003340 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80031a4:	4b09      	ldr	r3, [pc, #36]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a08      	ldr	r2, [pc, #32]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031b0:	f7fe fbc0 	bl	8001934 <HAL_GetTick>
 80031b4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80031b6:	e00b      	b.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80031b8:	f7fe fbbc 	bl	8001934 <HAL_GetTick>
 80031bc:	4602      	mov	r2, r0
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	2b64      	cmp	r3, #100	@ 0x64
 80031c4:	d904      	bls.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80031c6:	2303      	movs	r3, #3
 80031c8:	e0bb      	b.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80031ca:	bf00      	nop
 80031cc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80031d0:	4b5e      	ldr	r3, [pc, #376]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80031d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80031dc:	d0ec      	beq.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d003      	beq.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d009      	beq.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d02e      	beq.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003202:	2b00      	cmp	r3, #0
 8003204:	d12a      	bne.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003206:	4b51      	ldr	r3, [pc, #324]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003208:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800320c:	0c1b      	lsrs	r3, r3, #16
 800320e:	f003 0303 	and.w	r3, r3, #3
 8003212:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003214:	4b4d      	ldr	r3, [pc, #308]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800321a:	0f1b      	lsrs	r3, r3, #28
 800321c:	f003 0307 	and.w	r3, r3, #7
 8003220:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	695b      	ldr	r3, [r3, #20]
 8003226:	019a      	lsls	r2, r3, #6
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	041b      	lsls	r3, r3, #16
 800322c:	431a      	orrs	r2, r3
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	699b      	ldr	r3, [r3, #24]
 8003232:	061b      	lsls	r3, r3, #24
 8003234:	431a      	orrs	r2, r3
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	071b      	lsls	r3, r3, #28
 800323a:	4944      	ldr	r1, [pc, #272]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800323c:	4313      	orrs	r3, r2
 800323e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003242:	4b42      	ldr	r3, [pc, #264]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003244:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003248:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003250:	3b01      	subs	r3, #1
 8003252:	021b      	lsls	r3, r3, #8
 8003254:	493d      	ldr	r1, [pc, #244]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003256:	4313      	orrs	r3, r2
 8003258:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003264:	2b00      	cmp	r3, #0
 8003266:	d022      	beq.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800326c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003270:	d11d      	bne.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003272:	4b36      	ldr	r3, [pc, #216]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003274:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003278:	0e1b      	lsrs	r3, r3, #24
 800327a:	f003 030f 	and.w	r3, r3, #15
 800327e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003280:	4b32      	ldr	r3, [pc, #200]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003286:	0f1b      	lsrs	r3, r3, #28
 8003288:	f003 0307 	and.w	r3, r3, #7
 800328c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	695b      	ldr	r3, [r3, #20]
 8003292:	019a      	lsls	r2, r3, #6
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6a1b      	ldr	r3, [r3, #32]
 8003298:	041b      	lsls	r3, r3, #16
 800329a:	431a      	orrs	r2, r3
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	061b      	lsls	r3, r3, #24
 80032a0:	431a      	orrs	r2, r3
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	071b      	lsls	r3, r3, #28
 80032a6:	4929      	ldr	r1, [pc, #164]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0308 	and.w	r3, r3, #8
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d028      	beq.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80032ba:	4b24      	ldr	r3, [pc, #144]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032c0:	0e1b      	lsrs	r3, r3, #24
 80032c2:	f003 030f 	and.w	r3, r3, #15
 80032c6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80032c8:	4b20      	ldr	r3, [pc, #128]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ce:	0c1b      	lsrs	r3, r3, #16
 80032d0:	f003 0303 	and.w	r3, r3, #3
 80032d4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	695b      	ldr	r3, [r3, #20]
 80032da:	019a      	lsls	r2, r3, #6
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	041b      	lsls	r3, r3, #16
 80032e0:	431a      	orrs	r2, r3
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	061b      	lsls	r3, r3, #24
 80032e6:	431a      	orrs	r2, r3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	69db      	ldr	r3, [r3, #28]
 80032ec:	071b      	lsls	r3, r3, #28
 80032ee:	4917      	ldr	r1, [pc, #92]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032f0:	4313      	orrs	r3, r2
 80032f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80032f6:	4b15      	ldr	r3, [pc, #84]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80032fc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003304:	4911      	ldr	r1, [pc, #68]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003306:	4313      	orrs	r3, r2
 8003308:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800330c:	4b0f      	ldr	r3, [pc, #60]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a0e      	ldr	r2, [pc, #56]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003312:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003316:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003318:	f7fe fb0c 	bl	8001934 <HAL_GetTick>
 800331c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800331e:	e008      	b.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003320:	f7fe fb08 	bl	8001934 <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	2b64      	cmp	r3, #100	@ 0x64
 800332c:	d901      	bls.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e007      	b.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003332:	4b06      	ldr	r3, [pc, #24]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800333a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800333e:	d1ef      	bne.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003340:	2300      	movs	r3, #0
}
 8003342:	4618      	mov	r0, r3
 8003344:	3720      	adds	r7, #32
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	40023800 	.word	0x40023800

08003350 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e049      	b.n	80033f6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003368:	b2db      	uxtb	r3, r3
 800336a:	2b00      	cmp	r3, #0
 800336c:	d106      	bne.n	800337c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f7fe f844 	bl	8001404 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2202      	movs	r2, #2
 8003380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	3304      	adds	r3, #4
 800338c:	4619      	mov	r1, r3
 800338e:	4610      	mov	r0, r2
 8003390:	f000 f8a4 	bl	80034dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2201      	movs	r2, #1
 80033d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2201      	movs	r2, #1
 80033e8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80033f4:	2300      	movs	r3, #0
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	3708      	adds	r7, #8
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}
	...

08003400 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003400:	b480      	push	{r7}
 8003402:	b085      	sub	sp, #20
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800340e:	b2db      	uxtb	r3, r3
 8003410:	2b01      	cmp	r3, #1
 8003412:	d001      	beq.n	8003418 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e04c      	b.n	80034b2 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2202      	movs	r2, #2
 800341c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a25      	ldr	r2, [pc, #148]	@ (80034bc <HAL_TIM_Base_Start+0xbc>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d022      	beq.n	8003470 <HAL_TIM_Base_Start+0x70>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003432:	d01d      	beq.n	8003470 <HAL_TIM_Base_Start+0x70>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a21      	ldr	r2, [pc, #132]	@ (80034c0 <HAL_TIM_Base_Start+0xc0>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d018      	beq.n	8003470 <HAL_TIM_Base_Start+0x70>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a20      	ldr	r2, [pc, #128]	@ (80034c4 <HAL_TIM_Base_Start+0xc4>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d013      	beq.n	8003470 <HAL_TIM_Base_Start+0x70>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a1e      	ldr	r2, [pc, #120]	@ (80034c8 <HAL_TIM_Base_Start+0xc8>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d00e      	beq.n	8003470 <HAL_TIM_Base_Start+0x70>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a1d      	ldr	r2, [pc, #116]	@ (80034cc <HAL_TIM_Base_Start+0xcc>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d009      	beq.n	8003470 <HAL_TIM_Base_Start+0x70>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a1b      	ldr	r2, [pc, #108]	@ (80034d0 <HAL_TIM_Base_Start+0xd0>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d004      	beq.n	8003470 <HAL_TIM_Base_Start+0x70>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a1a      	ldr	r2, [pc, #104]	@ (80034d4 <HAL_TIM_Base_Start+0xd4>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d115      	bne.n	800349c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	689a      	ldr	r2, [r3, #8]
 8003476:	4b18      	ldr	r3, [pc, #96]	@ (80034d8 <HAL_TIM_Base_Start+0xd8>)
 8003478:	4013      	ands	r3, r2
 800347a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2b06      	cmp	r3, #6
 8003480:	d015      	beq.n	80034ae <HAL_TIM_Base_Start+0xae>
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003488:	d011      	beq.n	80034ae <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f042 0201 	orr.w	r2, r2, #1
 8003498:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800349a:	e008      	b.n	80034ae <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f042 0201 	orr.w	r2, r2, #1
 80034aa:	601a      	str	r2, [r3, #0]
 80034ac:	e000      	b.n	80034b0 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034ae:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80034b0:	2300      	movs	r3, #0
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3714      	adds	r7, #20
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bc80      	pop	{r7}
 80034ba:	4770      	bx	lr
 80034bc:	40010000 	.word	0x40010000
 80034c0:	40000400 	.word	0x40000400
 80034c4:	40000800 	.word	0x40000800
 80034c8:	40000c00 	.word	0x40000c00
 80034cc:	40010400 	.word	0x40010400
 80034d0:	40014000 	.word	0x40014000
 80034d4:	40001800 	.word	0x40001800
 80034d8:	00010007 	.word	0x00010007

080034dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80034dc:	b480      	push	{r7}
 80034de:	b085      	sub	sp, #20
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
 80034e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4a3f      	ldr	r2, [pc, #252]	@ (80035ec <TIM_Base_SetConfig+0x110>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d013      	beq.n	800351c <TIM_Base_SetConfig+0x40>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034fa:	d00f      	beq.n	800351c <TIM_Base_SetConfig+0x40>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4a3c      	ldr	r2, [pc, #240]	@ (80035f0 <TIM_Base_SetConfig+0x114>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d00b      	beq.n	800351c <TIM_Base_SetConfig+0x40>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	4a3b      	ldr	r2, [pc, #236]	@ (80035f4 <TIM_Base_SetConfig+0x118>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d007      	beq.n	800351c <TIM_Base_SetConfig+0x40>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	4a3a      	ldr	r2, [pc, #232]	@ (80035f8 <TIM_Base_SetConfig+0x11c>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d003      	beq.n	800351c <TIM_Base_SetConfig+0x40>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	4a39      	ldr	r2, [pc, #228]	@ (80035fc <TIM_Base_SetConfig+0x120>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d108      	bne.n	800352e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003522:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	68fa      	ldr	r2, [r7, #12]
 800352a:	4313      	orrs	r3, r2
 800352c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4a2e      	ldr	r2, [pc, #184]	@ (80035ec <TIM_Base_SetConfig+0x110>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d02b      	beq.n	800358e <TIM_Base_SetConfig+0xb2>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800353c:	d027      	beq.n	800358e <TIM_Base_SetConfig+0xb2>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a2b      	ldr	r2, [pc, #172]	@ (80035f0 <TIM_Base_SetConfig+0x114>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d023      	beq.n	800358e <TIM_Base_SetConfig+0xb2>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4a2a      	ldr	r2, [pc, #168]	@ (80035f4 <TIM_Base_SetConfig+0x118>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d01f      	beq.n	800358e <TIM_Base_SetConfig+0xb2>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4a29      	ldr	r2, [pc, #164]	@ (80035f8 <TIM_Base_SetConfig+0x11c>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d01b      	beq.n	800358e <TIM_Base_SetConfig+0xb2>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4a28      	ldr	r2, [pc, #160]	@ (80035fc <TIM_Base_SetConfig+0x120>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d017      	beq.n	800358e <TIM_Base_SetConfig+0xb2>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	4a27      	ldr	r2, [pc, #156]	@ (8003600 <TIM_Base_SetConfig+0x124>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d013      	beq.n	800358e <TIM_Base_SetConfig+0xb2>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	4a26      	ldr	r2, [pc, #152]	@ (8003604 <TIM_Base_SetConfig+0x128>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d00f      	beq.n	800358e <TIM_Base_SetConfig+0xb2>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	4a25      	ldr	r2, [pc, #148]	@ (8003608 <TIM_Base_SetConfig+0x12c>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d00b      	beq.n	800358e <TIM_Base_SetConfig+0xb2>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	4a24      	ldr	r2, [pc, #144]	@ (800360c <TIM_Base_SetConfig+0x130>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d007      	beq.n	800358e <TIM_Base_SetConfig+0xb2>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4a23      	ldr	r2, [pc, #140]	@ (8003610 <TIM_Base_SetConfig+0x134>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d003      	beq.n	800358e <TIM_Base_SetConfig+0xb2>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	4a22      	ldr	r2, [pc, #136]	@ (8003614 <TIM_Base_SetConfig+0x138>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d108      	bne.n	80035a0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003594:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	4313      	orrs	r3, r2
 800359e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	695b      	ldr	r3, [r3, #20]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	68fa      	ldr	r2, [r7, #12]
 80035b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	689a      	ldr	r2, [r3, #8]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	4a09      	ldr	r2, [pc, #36]	@ (80035ec <TIM_Base_SetConfig+0x110>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d003      	beq.n	80035d4 <TIM_Base_SetConfig+0xf8>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	4a0b      	ldr	r2, [pc, #44]	@ (80035fc <TIM_Base_SetConfig+0x120>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d103      	bne.n	80035dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	691a      	ldr	r2, [r3, #16]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2201      	movs	r2, #1
 80035e0:	615a      	str	r2, [r3, #20]
}
 80035e2:	bf00      	nop
 80035e4:	3714      	adds	r7, #20
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bc80      	pop	{r7}
 80035ea:	4770      	bx	lr
 80035ec:	40010000 	.word	0x40010000
 80035f0:	40000400 	.word	0x40000400
 80035f4:	40000800 	.word	0x40000800
 80035f8:	40000c00 	.word	0x40000c00
 80035fc:	40010400 	.word	0x40010400
 8003600:	40014000 	.word	0x40014000
 8003604:	40014400 	.word	0x40014400
 8003608:	40014800 	.word	0x40014800
 800360c:	40001800 	.word	0x40001800
 8003610:	40001c00 	.word	0x40001c00
 8003614:	40002000 	.word	0x40002000

08003618 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d101      	bne.n	800362a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e040      	b.n	80036ac <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800362e:	2b00      	cmp	r3, #0
 8003630:	d106      	bne.n	8003640 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f7fd ff00 	bl	8001440 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2224      	movs	r2, #36	@ 0x24
 8003644:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f022 0201 	bic.w	r2, r2, #1
 8003654:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f000 f8b0 	bl	80037bc <UART_SetConfig>
 800365c:	4603      	mov	r3, r0
 800365e:	2b01      	cmp	r3, #1
 8003660:	d101      	bne.n	8003666 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e022      	b.n	80036ac <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800366a:	2b00      	cmp	r3, #0
 800366c:	d002      	beq.n	8003674 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f000 fb08 	bl	8003c84 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	685a      	ldr	r2, [r3, #4]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003682:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	689a      	ldr	r2, [r3, #8]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003692:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f042 0201 	orr.w	r2, r2, #1
 80036a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f000 fb8e 	bl	8003dc6 <UART_CheckIdleState>
 80036aa:	4603      	mov	r3, r0
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3708      	adds	r7, #8
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}

080036b4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b08a      	sub	sp, #40	@ 0x28
 80036b8:	af02      	add	r7, sp, #8
 80036ba:	60f8      	str	r0, [r7, #12]
 80036bc:	60b9      	str	r1, [r7, #8]
 80036be:	603b      	str	r3, [r7, #0]
 80036c0:	4613      	mov	r3, r2
 80036c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80036c8:	2b20      	cmp	r3, #32
 80036ca:	d171      	bne.n	80037b0 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d002      	beq.n	80036d8 <HAL_UART_Transmit+0x24>
 80036d2:	88fb      	ldrh	r3, [r7, #6]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d101      	bne.n	80036dc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e06a      	b.n	80037b2 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2200      	movs	r2, #0
 80036e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2221      	movs	r2, #33	@ 0x21
 80036e8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80036ea:	f7fe f923 	bl	8001934 <HAL_GetTick>
 80036ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	88fa      	ldrh	r2, [r7, #6]
 80036f4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	88fa      	ldrh	r2, [r7, #6]
 80036fc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003708:	d108      	bne.n	800371c <HAL_UART_Transmit+0x68>
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	691b      	ldr	r3, [r3, #16]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d104      	bne.n	800371c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003712:	2300      	movs	r3, #0
 8003714:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	61bb      	str	r3, [r7, #24]
 800371a:	e003      	b.n	8003724 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003720:	2300      	movs	r3, #0
 8003722:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003724:	e02c      	b.n	8003780 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	9300      	str	r3, [sp, #0]
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	2200      	movs	r2, #0
 800372e:	2180      	movs	r1, #128	@ 0x80
 8003730:	68f8      	ldr	r0, [r7, #12]
 8003732:	f000 fb95 	bl	8003e60 <UART_WaitOnFlagUntilTimeout>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d001      	beq.n	8003740 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 800373c:	2303      	movs	r3, #3
 800373e:	e038      	b.n	80037b2 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d10b      	bne.n	800375e <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	881b      	ldrh	r3, [r3, #0]
 800374a:	461a      	mov	r2, r3
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003754:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	3302      	adds	r3, #2
 800375a:	61bb      	str	r3, [r7, #24]
 800375c:	e007      	b.n	800376e <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	781a      	ldrb	r2, [r3, #0]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	3301      	adds	r3, #1
 800376c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003774:	b29b      	uxth	r3, r3
 8003776:	3b01      	subs	r3, #1
 8003778:	b29a      	uxth	r2, r3
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003786:	b29b      	uxth	r3, r3
 8003788:	2b00      	cmp	r3, #0
 800378a:	d1cc      	bne.n	8003726 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	9300      	str	r3, [sp, #0]
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	2200      	movs	r2, #0
 8003794:	2140      	movs	r1, #64	@ 0x40
 8003796:	68f8      	ldr	r0, [r7, #12]
 8003798:	f000 fb62 	bl	8003e60 <UART_WaitOnFlagUntilTimeout>
 800379c:	4603      	mov	r3, r0
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d001      	beq.n	80037a6 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	e005      	b.n	80037b2 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2220      	movs	r2, #32
 80037aa:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80037ac:	2300      	movs	r3, #0
 80037ae:	e000      	b.n	80037b2 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80037b0:	2302      	movs	r3, #2
  }
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3720      	adds	r7, #32
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
	...

080037bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b088      	sub	sp, #32
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80037c4:	2300      	movs	r3, #0
 80037c6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	689a      	ldr	r2, [r3, #8]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	691b      	ldr	r3, [r3, #16]
 80037d0:	431a      	orrs	r2, r3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	695b      	ldr	r3, [r3, #20]
 80037d6:	431a      	orrs	r2, r3
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	69db      	ldr	r3, [r3, #28]
 80037dc:	4313      	orrs	r3, r2
 80037de:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	4ba6      	ldr	r3, [pc, #664]	@ (8003a80 <UART_SetConfig+0x2c4>)
 80037e8:	4013      	ands	r3, r2
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	6812      	ldr	r2, [r2, #0]
 80037ee:	6979      	ldr	r1, [r7, #20]
 80037f0:	430b      	orrs	r3, r1
 80037f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	68da      	ldr	r2, [r3, #12]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	430a      	orrs	r2, r1
 8003808:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	699b      	ldr	r3, [r3, #24]
 800380e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6a1b      	ldr	r3, [r3, #32]
 8003814:	697a      	ldr	r2, [r7, #20]
 8003816:	4313      	orrs	r3, r2
 8003818:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	697a      	ldr	r2, [r7, #20]
 800382a:	430a      	orrs	r2, r1
 800382c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a94      	ldr	r2, [pc, #592]	@ (8003a84 <UART_SetConfig+0x2c8>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d120      	bne.n	800387a <UART_SetConfig+0xbe>
 8003838:	4b93      	ldr	r3, [pc, #588]	@ (8003a88 <UART_SetConfig+0x2cc>)
 800383a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800383e:	f003 0303 	and.w	r3, r3, #3
 8003842:	2b03      	cmp	r3, #3
 8003844:	d816      	bhi.n	8003874 <UART_SetConfig+0xb8>
 8003846:	a201      	add	r2, pc, #4	@ (adr r2, 800384c <UART_SetConfig+0x90>)
 8003848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800384c:	0800385d 	.word	0x0800385d
 8003850:	08003869 	.word	0x08003869
 8003854:	08003863 	.word	0x08003863
 8003858:	0800386f 	.word	0x0800386f
 800385c:	2301      	movs	r3, #1
 800385e:	77fb      	strb	r3, [r7, #31]
 8003860:	e150      	b.n	8003b04 <UART_SetConfig+0x348>
 8003862:	2302      	movs	r3, #2
 8003864:	77fb      	strb	r3, [r7, #31]
 8003866:	e14d      	b.n	8003b04 <UART_SetConfig+0x348>
 8003868:	2304      	movs	r3, #4
 800386a:	77fb      	strb	r3, [r7, #31]
 800386c:	e14a      	b.n	8003b04 <UART_SetConfig+0x348>
 800386e:	2308      	movs	r3, #8
 8003870:	77fb      	strb	r3, [r7, #31]
 8003872:	e147      	b.n	8003b04 <UART_SetConfig+0x348>
 8003874:	2310      	movs	r3, #16
 8003876:	77fb      	strb	r3, [r7, #31]
 8003878:	e144      	b.n	8003b04 <UART_SetConfig+0x348>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a83      	ldr	r2, [pc, #524]	@ (8003a8c <UART_SetConfig+0x2d0>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d132      	bne.n	80038ea <UART_SetConfig+0x12e>
 8003884:	4b80      	ldr	r3, [pc, #512]	@ (8003a88 <UART_SetConfig+0x2cc>)
 8003886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800388a:	f003 030c 	and.w	r3, r3, #12
 800388e:	2b0c      	cmp	r3, #12
 8003890:	d828      	bhi.n	80038e4 <UART_SetConfig+0x128>
 8003892:	a201      	add	r2, pc, #4	@ (adr r2, 8003898 <UART_SetConfig+0xdc>)
 8003894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003898:	080038cd 	.word	0x080038cd
 800389c:	080038e5 	.word	0x080038e5
 80038a0:	080038e5 	.word	0x080038e5
 80038a4:	080038e5 	.word	0x080038e5
 80038a8:	080038d9 	.word	0x080038d9
 80038ac:	080038e5 	.word	0x080038e5
 80038b0:	080038e5 	.word	0x080038e5
 80038b4:	080038e5 	.word	0x080038e5
 80038b8:	080038d3 	.word	0x080038d3
 80038bc:	080038e5 	.word	0x080038e5
 80038c0:	080038e5 	.word	0x080038e5
 80038c4:	080038e5 	.word	0x080038e5
 80038c8:	080038df 	.word	0x080038df
 80038cc:	2300      	movs	r3, #0
 80038ce:	77fb      	strb	r3, [r7, #31]
 80038d0:	e118      	b.n	8003b04 <UART_SetConfig+0x348>
 80038d2:	2302      	movs	r3, #2
 80038d4:	77fb      	strb	r3, [r7, #31]
 80038d6:	e115      	b.n	8003b04 <UART_SetConfig+0x348>
 80038d8:	2304      	movs	r3, #4
 80038da:	77fb      	strb	r3, [r7, #31]
 80038dc:	e112      	b.n	8003b04 <UART_SetConfig+0x348>
 80038de:	2308      	movs	r3, #8
 80038e0:	77fb      	strb	r3, [r7, #31]
 80038e2:	e10f      	b.n	8003b04 <UART_SetConfig+0x348>
 80038e4:	2310      	movs	r3, #16
 80038e6:	77fb      	strb	r3, [r7, #31]
 80038e8:	e10c      	b.n	8003b04 <UART_SetConfig+0x348>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a68      	ldr	r2, [pc, #416]	@ (8003a90 <UART_SetConfig+0x2d4>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d120      	bne.n	8003936 <UART_SetConfig+0x17a>
 80038f4:	4b64      	ldr	r3, [pc, #400]	@ (8003a88 <UART_SetConfig+0x2cc>)
 80038f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038fa:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80038fe:	2b30      	cmp	r3, #48	@ 0x30
 8003900:	d013      	beq.n	800392a <UART_SetConfig+0x16e>
 8003902:	2b30      	cmp	r3, #48	@ 0x30
 8003904:	d814      	bhi.n	8003930 <UART_SetConfig+0x174>
 8003906:	2b20      	cmp	r3, #32
 8003908:	d009      	beq.n	800391e <UART_SetConfig+0x162>
 800390a:	2b20      	cmp	r3, #32
 800390c:	d810      	bhi.n	8003930 <UART_SetConfig+0x174>
 800390e:	2b00      	cmp	r3, #0
 8003910:	d002      	beq.n	8003918 <UART_SetConfig+0x15c>
 8003912:	2b10      	cmp	r3, #16
 8003914:	d006      	beq.n	8003924 <UART_SetConfig+0x168>
 8003916:	e00b      	b.n	8003930 <UART_SetConfig+0x174>
 8003918:	2300      	movs	r3, #0
 800391a:	77fb      	strb	r3, [r7, #31]
 800391c:	e0f2      	b.n	8003b04 <UART_SetConfig+0x348>
 800391e:	2302      	movs	r3, #2
 8003920:	77fb      	strb	r3, [r7, #31]
 8003922:	e0ef      	b.n	8003b04 <UART_SetConfig+0x348>
 8003924:	2304      	movs	r3, #4
 8003926:	77fb      	strb	r3, [r7, #31]
 8003928:	e0ec      	b.n	8003b04 <UART_SetConfig+0x348>
 800392a:	2308      	movs	r3, #8
 800392c:	77fb      	strb	r3, [r7, #31]
 800392e:	e0e9      	b.n	8003b04 <UART_SetConfig+0x348>
 8003930:	2310      	movs	r3, #16
 8003932:	77fb      	strb	r3, [r7, #31]
 8003934:	e0e6      	b.n	8003b04 <UART_SetConfig+0x348>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a56      	ldr	r2, [pc, #344]	@ (8003a94 <UART_SetConfig+0x2d8>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d120      	bne.n	8003982 <UART_SetConfig+0x1c6>
 8003940:	4b51      	ldr	r3, [pc, #324]	@ (8003a88 <UART_SetConfig+0x2cc>)
 8003942:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003946:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800394a:	2bc0      	cmp	r3, #192	@ 0xc0
 800394c:	d013      	beq.n	8003976 <UART_SetConfig+0x1ba>
 800394e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003950:	d814      	bhi.n	800397c <UART_SetConfig+0x1c0>
 8003952:	2b80      	cmp	r3, #128	@ 0x80
 8003954:	d009      	beq.n	800396a <UART_SetConfig+0x1ae>
 8003956:	2b80      	cmp	r3, #128	@ 0x80
 8003958:	d810      	bhi.n	800397c <UART_SetConfig+0x1c0>
 800395a:	2b00      	cmp	r3, #0
 800395c:	d002      	beq.n	8003964 <UART_SetConfig+0x1a8>
 800395e:	2b40      	cmp	r3, #64	@ 0x40
 8003960:	d006      	beq.n	8003970 <UART_SetConfig+0x1b4>
 8003962:	e00b      	b.n	800397c <UART_SetConfig+0x1c0>
 8003964:	2300      	movs	r3, #0
 8003966:	77fb      	strb	r3, [r7, #31]
 8003968:	e0cc      	b.n	8003b04 <UART_SetConfig+0x348>
 800396a:	2302      	movs	r3, #2
 800396c:	77fb      	strb	r3, [r7, #31]
 800396e:	e0c9      	b.n	8003b04 <UART_SetConfig+0x348>
 8003970:	2304      	movs	r3, #4
 8003972:	77fb      	strb	r3, [r7, #31]
 8003974:	e0c6      	b.n	8003b04 <UART_SetConfig+0x348>
 8003976:	2308      	movs	r3, #8
 8003978:	77fb      	strb	r3, [r7, #31]
 800397a:	e0c3      	b.n	8003b04 <UART_SetConfig+0x348>
 800397c:	2310      	movs	r3, #16
 800397e:	77fb      	strb	r3, [r7, #31]
 8003980:	e0c0      	b.n	8003b04 <UART_SetConfig+0x348>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a44      	ldr	r2, [pc, #272]	@ (8003a98 <UART_SetConfig+0x2dc>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d125      	bne.n	80039d8 <UART_SetConfig+0x21c>
 800398c:	4b3e      	ldr	r3, [pc, #248]	@ (8003a88 <UART_SetConfig+0x2cc>)
 800398e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003992:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003996:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800399a:	d017      	beq.n	80039cc <UART_SetConfig+0x210>
 800399c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80039a0:	d817      	bhi.n	80039d2 <UART_SetConfig+0x216>
 80039a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039a6:	d00b      	beq.n	80039c0 <UART_SetConfig+0x204>
 80039a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039ac:	d811      	bhi.n	80039d2 <UART_SetConfig+0x216>
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d003      	beq.n	80039ba <UART_SetConfig+0x1fe>
 80039b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039b6:	d006      	beq.n	80039c6 <UART_SetConfig+0x20a>
 80039b8:	e00b      	b.n	80039d2 <UART_SetConfig+0x216>
 80039ba:	2300      	movs	r3, #0
 80039bc:	77fb      	strb	r3, [r7, #31]
 80039be:	e0a1      	b.n	8003b04 <UART_SetConfig+0x348>
 80039c0:	2302      	movs	r3, #2
 80039c2:	77fb      	strb	r3, [r7, #31]
 80039c4:	e09e      	b.n	8003b04 <UART_SetConfig+0x348>
 80039c6:	2304      	movs	r3, #4
 80039c8:	77fb      	strb	r3, [r7, #31]
 80039ca:	e09b      	b.n	8003b04 <UART_SetConfig+0x348>
 80039cc:	2308      	movs	r3, #8
 80039ce:	77fb      	strb	r3, [r7, #31]
 80039d0:	e098      	b.n	8003b04 <UART_SetConfig+0x348>
 80039d2:	2310      	movs	r3, #16
 80039d4:	77fb      	strb	r3, [r7, #31]
 80039d6:	e095      	b.n	8003b04 <UART_SetConfig+0x348>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a2f      	ldr	r2, [pc, #188]	@ (8003a9c <UART_SetConfig+0x2e0>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d125      	bne.n	8003a2e <UART_SetConfig+0x272>
 80039e2:	4b29      	ldr	r3, [pc, #164]	@ (8003a88 <UART_SetConfig+0x2cc>)
 80039e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039e8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80039ec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80039f0:	d017      	beq.n	8003a22 <UART_SetConfig+0x266>
 80039f2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80039f6:	d817      	bhi.n	8003a28 <UART_SetConfig+0x26c>
 80039f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80039fc:	d00b      	beq.n	8003a16 <UART_SetConfig+0x25a>
 80039fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a02:	d811      	bhi.n	8003a28 <UART_SetConfig+0x26c>
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d003      	beq.n	8003a10 <UART_SetConfig+0x254>
 8003a08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a0c:	d006      	beq.n	8003a1c <UART_SetConfig+0x260>
 8003a0e:	e00b      	b.n	8003a28 <UART_SetConfig+0x26c>
 8003a10:	2301      	movs	r3, #1
 8003a12:	77fb      	strb	r3, [r7, #31]
 8003a14:	e076      	b.n	8003b04 <UART_SetConfig+0x348>
 8003a16:	2302      	movs	r3, #2
 8003a18:	77fb      	strb	r3, [r7, #31]
 8003a1a:	e073      	b.n	8003b04 <UART_SetConfig+0x348>
 8003a1c:	2304      	movs	r3, #4
 8003a1e:	77fb      	strb	r3, [r7, #31]
 8003a20:	e070      	b.n	8003b04 <UART_SetConfig+0x348>
 8003a22:	2308      	movs	r3, #8
 8003a24:	77fb      	strb	r3, [r7, #31]
 8003a26:	e06d      	b.n	8003b04 <UART_SetConfig+0x348>
 8003a28:	2310      	movs	r3, #16
 8003a2a:	77fb      	strb	r3, [r7, #31]
 8003a2c:	e06a      	b.n	8003b04 <UART_SetConfig+0x348>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a1b      	ldr	r2, [pc, #108]	@ (8003aa0 <UART_SetConfig+0x2e4>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d138      	bne.n	8003aaa <UART_SetConfig+0x2ee>
 8003a38:	4b13      	ldr	r3, [pc, #76]	@ (8003a88 <UART_SetConfig+0x2cc>)
 8003a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a3e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003a42:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003a46:	d017      	beq.n	8003a78 <UART_SetConfig+0x2bc>
 8003a48:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003a4c:	d82a      	bhi.n	8003aa4 <UART_SetConfig+0x2e8>
 8003a4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a52:	d00b      	beq.n	8003a6c <UART_SetConfig+0x2b0>
 8003a54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a58:	d824      	bhi.n	8003aa4 <UART_SetConfig+0x2e8>
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d003      	beq.n	8003a66 <UART_SetConfig+0x2aa>
 8003a5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a62:	d006      	beq.n	8003a72 <UART_SetConfig+0x2b6>
 8003a64:	e01e      	b.n	8003aa4 <UART_SetConfig+0x2e8>
 8003a66:	2300      	movs	r3, #0
 8003a68:	77fb      	strb	r3, [r7, #31]
 8003a6a:	e04b      	b.n	8003b04 <UART_SetConfig+0x348>
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	77fb      	strb	r3, [r7, #31]
 8003a70:	e048      	b.n	8003b04 <UART_SetConfig+0x348>
 8003a72:	2304      	movs	r3, #4
 8003a74:	77fb      	strb	r3, [r7, #31]
 8003a76:	e045      	b.n	8003b04 <UART_SetConfig+0x348>
 8003a78:	2308      	movs	r3, #8
 8003a7a:	77fb      	strb	r3, [r7, #31]
 8003a7c:	e042      	b.n	8003b04 <UART_SetConfig+0x348>
 8003a7e:	bf00      	nop
 8003a80:	efff69f3 	.word	0xefff69f3
 8003a84:	40011000 	.word	0x40011000
 8003a88:	40023800 	.word	0x40023800
 8003a8c:	40004400 	.word	0x40004400
 8003a90:	40004800 	.word	0x40004800
 8003a94:	40004c00 	.word	0x40004c00
 8003a98:	40005000 	.word	0x40005000
 8003a9c:	40011400 	.word	0x40011400
 8003aa0:	40007800 	.word	0x40007800
 8003aa4:	2310      	movs	r3, #16
 8003aa6:	77fb      	strb	r3, [r7, #31]
 8003aa8:	e02c      	b.n	8003b04 <UART_SetConfig+0x348>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a72      	ldr	r2, [pc, #456]	@ (8003c78 <UART_SetConfig+0x4bc>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d125      	bne.n	8003b00 <UART_SetConfig+0x344>
 8003ab4:	4b71      	ldr	r3, [pc, #452]	@ (8003c7c <UART_SetConfig+0x4c0>)
 8003ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aba:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003abe:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003ac2:	d017      	beq.n	8003af4 <UART_SetConfig+0x338>
 8003ac4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003ac8:	d817      	bhi.n	8003afa <UART_SetConfig+0x33e>
 8003aca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ace:	d00b      	beq.n	8003ae8 <UART_SetConfig+0x32c>
 8003ad0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ad4:	d811      	bhi.n	8003afa <UART_SetConfig+0x33e>
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d003      	beq.n	8003ae2 <UART_SetConfig+0x326>
 8003ada:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003ade:	d006      	beq.n	8003aee <UART_SetConfig+0x332>
 8003ae0:	e00b      	b.n	8003afa <UART_SetConfig+0x33e>
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	77fb      	strb	r3, [r7, #31]
 8003ae6:	e00d      	b.n	8003b04 <UART_SetConfig+0x348>
 8003ae8:	2302      	movs	r3, #2
 8003aea:	77fb      	strb	r3, [r7, #31]
 8003aec:	e00a      	b.n	8003b04 <UART_SetConfig+0x348>
 8003aee:	2304      	movs	r3, #4
 8003af0:	77fb      	strb	r3, [r7, #31]
 8003af2:	e007      	b.n	8003b04 <UART_SetConfig+0x348>
 8003af4:	2308      	movs	r3, #8
 8003af6:	77fb      	strb	r3, [r7, #31]
 8003af8:	e004      	b.n	8003b04 <UART_SetConfig+0x348>
 8003afa:	2310      	movs	r3, #16
 8003afc:	77fb      	strb	r3, [r7, #31]
 8003afe:	e001      	b.n	8003b04 <UART_SetConfig+0x348>
 8003b00:	2310      	movs	r3, #16
 8003b02:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	69db      	ldr	r3, [r3, #28]
 8003b08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b0c:	d15b      	bne.n	8003bc6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003b0e:	7ffb      	ldrb	r3, [r7, #31]
 8003b10:	2b08      	cmp	r3, #8
 8003b12:	d828      	bhi.n	8003b66 <UART_SetConfig+0x3aa>
 8003b14:	a201      	add	r2, pc, #4	@ (adr r2, 8003b1c <UART_SetConfig+0x360>)
 8003b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b1a:	bf00      	nop
 8003b1c:	08003b41 	.word	0x08003b41
 8003b20:	08003b49 	.word	0x08003b49
 8003b24:	08003b51 	.word	0x08003b51
 8003b28:	08003b67 	.word	0x08003b67
 8003b2c:	08003b57 	.word	0x08003b57
 8003b30:	08003b67 	.word	0x08003b67
 8003b34:	08003b67 	.word	0x08003b67
 8003b38:	08003b67 	.word	0x08003b67
 8003b3c:	08003b5f 	.word	0x08003b5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b40:	f7fe ffb6 	bl	8002ab0 <HAL_RCC_GetPCLK1Freq>
 8003b44:	61b8      	str	r0, [r7, #24]
        break;
 8003b46:	e013      	b.n	8003b70 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b48:	f7fe ffc6 	bl	8002ad8 <HAL_RCC_GetPCLK2Freq>
 8003b4c:	61b8      	str	r0, [r7, #24]
        break;
 8003b4e:	e00f      	b.n	8003b70 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b50:	4b4b      	ldr	r3, [pc, #300]	@ (8003c80 <UART_SetConfig+0x4c4>)
 8003b52:	61bb      	str	r3, [r7, #24]
        break;
 8003b54:	e00c      	b.n	8003b70 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b56:	f7fe fe95 	bl	8002884 <HAL_RCC_GetSysClockFreq>
 8003b5a:	61b8      	str	r0, [r7, #24]
        break;
 8003b5c:	e008      	b.n	8003b70 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b62:	61bb      	str	r3, [r7, #24]
        break;
 8003b64:	e004      	b.n	8003b70 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003b66:	2300      	movs	r3, #0
 8003b68:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	77bb      	strb	r3, [r7, #30]
        break;
 8003b6e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d074      	beq.n	8003c60 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	005a      	lsls	r2, r3, #1
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	085b      	lsrs	r3, r3, #1
 8003b80:	441a      	add	r2, r3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b8a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	2b0f      	cmp	r3, #15
 8003b90:	d916      	bls.n	8003bc0 <UART_SetConfig+0x404>
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b98:	d212      	bcs.n	8003bc0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	b29b      	uxth	r3, r3
 8003b9e:	f023 030f 	bic.w	r3, r3, #15
 8003ba2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	085b      	lsrs	r3, r3, #1
 8003ba8:	b29b      	uxth	r3, r3
 8003baa:	f003 0307 	and.w	r3, r3, #7
 8003bae:	b29a      	uxth	r2, r3
 8003bb0:	89fb      	ldrh	r3, [r7, #14]
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	89fa      	ldrh	r2, [r7, #14]
 8003bbc:	60da      	str	r2, [r3, #12]
 8003bbe:	e04f      	b.n	8003c60 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	77bb      	strb	r3, [r7, #30]
 8003bc4:	e04c      	b.n	8003c60 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003bc6:	7ffb      	ldrb	r3, [r7, #31]
 8003bc8:	2b08      	cmp	r3, #8
 8003bca:	d828      	bhi.n	8003c1e <UART_SetConfig+0x462>
 8003bcc:	a201      	add	r2, pc, #4	@ (adr r2, 8003bd4 <UART_SetConfig+0x418>)
 8003bce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bd2:	bf00      	nop
 8003bd4:	08003bf9 	.word	0x08003bf9
 8003bd8:	08003c01 	.word	0x08003c01
 8003bdc:	08003c09 	.word	0x08003c09
 8003be0:	08003c1f 	.word	0x08003c1f
 8003be4:	08003c0f 	.word	0x08003c0f
 8003be8:	08003c1f 	.word	0x08003c1f
 8003bec:	08003c1f 	.word	0x08003c1f
 8003bf0:	08003c1f 	.word	0x08003c1f
 8003bf4:	08003c17 	.word	0x08003c17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003bf8:	f7fe ff5a 	bl	8002ab0 <HAL_RCC_GetPCLK1Freq>
 8003bfc:	61b8      	str	r0, [r7, #24]
        break;
 8003bfe:	e013      	b.n	8003c28 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c00:	f7fe ff6a 	bl	8002ad8 <HAL_RCC_GetPCLK2Freq>
 8003c04:	61b8      	str	r0, [r7, #24]
        break;
 8003c06:	e00f      	b.n	8003c28 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c08:	4b1d      	ldr	r3, [pc, #116]	@ (8003c80 <UART_SetConfig+0x4c4>)
 8003c0a:	61bb      	str	r3, [r7, #24]
        break;
 8003c0c:	e00c      	b.n	8003c28 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c0e:	f7fe fe39 	bl	8002884 <HAL_RCC_GetSysClockFreq>
 8003c12:	61b8      	str	r0, [r7, #24]
        break;
 8003c14:	e008      	b.n	8003c28 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c1a:	61bb      	str	r3, [r7, #24]
        break;
 8003c1c:	e004      	b.n	8003c28 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	77bb      	strb	r3, [r7, #30]
        break;
 8003c26:	bf00      	nop
    }

    if (pclk != 0U)
 8003c28:	69bb      	ldr	r3, [r7, #24]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d018      	beq.n	8003c60 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	085a      	lsrs	r2, r3, #1
 8003c34:	69bb      	ldr	r3, [r7, #24]
 8003c36:	441a      	add	r2, r3
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c40:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	2b0f      	cmp	r3, #15
 8003c46:	d909      	bls.n	8003c5c <UART_SetConfig+0x4a0>
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c4e:	d205      	bcs.n	8003c5c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	b29a      	uxth	r2, r3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	60da      	str	r2, [r3, #12]
 8003c5a:	e001      	b.n	8003c60 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2200      	movs	r2, #0
 8003c64:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003c6c:	7fbb      	ldrb	r3, [r7, #30]
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3720      	adds	r7, #32
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	40007c00 	.word	0x40007c00
 8003c7c:	40023800 	.word	0x40023800
 8003c80:	00f42400 	.word	0x00f42400

08003c84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c90:	f003 0301 	and.w	r3, r3, #1
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d00a      	beq.n	8003cae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	430a      	orrs	r2, r1
 8003cac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb2:	f003 0302 	and.w	r3, r3, #2
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d00a      	beq.n	8003cd0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	430a      	orrs	r2, r1
 8003cce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd4:	f003 0304 	and.w	r3, r3, #4
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d00a      	beq.n	8003cf2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	430a      	orrs	r2, r1
 8003cf0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf6:	f003 0308 	and.w	r3, r3, #8
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d00a      	beq.n	8003d14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	430a      	orrs	r2, r1
 8003d12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d18:	f003 0310 	and.w	r3, r3, #16
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d00a      	beq.n	8003d36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	430a      	orrs	r2, r1
 8003d34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d3a:	f003 0320 	and.w	r3, r3, #32
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d00a      	beq.n	8003d58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	430a      	orrs	r2, r1
 8003d56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d01a      	beq.n	8003d9a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	430a      	orrs	r2, r1
 8003d78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d82:	d10a      	bne.n	8003d9a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	430a      	orrs	r2, r1
 8003d98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d00a      	beq.n	8003dbc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	430a      	orrs	r2, r1
 8003dba:	605a      	str	r2, [r3, #4]
  }
}
 8003dbc:	bf00      	nop
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bc80      	pop	{r7}
 8003dc4:	4770      	bx	lr

08003dc6 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003dc6:	b580      	push	{r7, lr}
 8003dc8:	b086      	sub	sp, #24
 8003dca:	af02      	add	r7, sp, #8
 8003dcc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003dd6:	f7fd fdad 	bl	8001934 <HAL_GetTick>
 8003dda:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 0308 	and.w	r3, r3, #8
 8003de6:	2b08      	cmp	r3, #8
 8003de8:	d10e      	bne.n	8003e08 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003dea:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003dee:	9300      	str	r3, [sp, #0]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2200      	movs	r2, #0
 8003df4:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f000 f831 	bl	8003e60 <UART_WaitOnFlagUntilTimeout>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d001      	beq.n	8003e08 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e04:	2303      	movs	r3, #3
 8003e06:	e027      	b.n	8003e58 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 0304 	and.w	r3, r3, #4
 8003e12:	2b04      	cmp	r3, #4
 8003e14:	d10e      	bne.n	8003e34 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e16:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003e1a:	9300      	str	r3, [sp, #0]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f000 f81b 	bl	8003e60 <UART_WaitOnFlagUntilTimeout>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d001      	beq.n	8003e34 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e011      	b.n	8003e58 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2220      	movs	r2, #32
 8003e38:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2220      	movs	r2, #32
 8003e3e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003e56:	2300      	movs	r3, #0
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	3710      	adds	r7, #16
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}

08003e60 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b09c      	sub	sp, #112	@ 0x70
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	60f8      	str	r0, [r7, #12]
 8003e68:	60b9      	str	r1, [r7, #8]
 8003e6a:	603b      	str	r3, [r7, #0]
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e70:	e0a7      	b.n	8003fc2 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e72:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e78:	f000 80a3 	beq.w	8003fc2 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e7c:	f7fd fd5a 	bl	8001934 <HAL_GetTick>
 8003e80:	4602      	mov	r2, r0
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	1ad3      	subs	r3, r2, r3
 8003e86:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d302      	bcc.n	8003e92 <UART_WaitOnFlagUntilTimeout+0x32>
 8003e8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d13f      	bne.n	8003f12 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003e9a:	e853 3f00 	ldrex	r3, [r3]
 8003e9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003ea0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ea2:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8003ea6:	667b      	str	r3, [r7, #100]	@ 0x64
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	461a      	mov	r2, r3
 8003eae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003eb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003eb2:	65ba      	str	r2, [r7, #88]	@ 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eb4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8003eb6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003eb8:	e841 2300 	strex	r3, r2, [r1]
 8003ebc:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8003ebe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d1e6      	bne.n	8003e92 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	3308      	adds	r3, #8
 8003eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ecc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ece:	e853 3f00 	ldrex	r3, [r3]
 8003ed2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003ed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ed6:	f023 0301 	bic.w	r3, r3, #1
 8003eda:	663b      	str	r3, [r7, #96]	@ 0x60
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	3308      	adds	r3, #8
 8003ee2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003ee4:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003ee6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ee8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003eea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003eec:	e841 2300 	strex	r3, r2, [r1]
 8003ef0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8003ef2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d1e5      	bne.n	8003ec4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2220      	movs	r2, #32
 8003efc:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2220      	movs	r2, #32
 8003f02:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        __HAL_UNLOCK(huart);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

        return HAL_TIMEOUT;
 8003f0e:	2303      	movs	r3, #3
 8003f10:	e068      	b.n	8003fe4 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 0304 	and.w	r3, r3, #4
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d050      	beq.n	8003fc2 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	69db      	ldr	r3, [r3, #28]
 8003f26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f2e:	d148      	bne.n	8003fc2 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003f38:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f42:	e853 3f00 	ldrex	r3, [r3]
 8003f46:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f4a:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8003f4e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	461a      	mov	r2, r3
 8003f56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f58:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f5a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f5c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003f5e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003f60:	e841 2300 	strex	r3, r2, [r1]
 8003f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8003f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d1e6      	bne.n	8003f3a <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	3308      	adds	r3, #8
 8003f72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	e853 3f00 	ldrex	r3, [r3]
 8003f7a:	613b      	str	r3, [r7, #16]
   return(result);
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	f023 0301 	bic.w	r3, r3, #1
 8003f82:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	3308      	adds	r3, #8
 8003f8a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003f8c:	623a      	str	r2, [r7, #32]
 8003f8e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f90:	69f9      	ldr	r1, [r7, #28]
 8003f92:	6a3a      	ldr	r2, [r7, #32]
 8003f94:	e841 2300 	strex	r3, r2, [r1]
 8003f98:	61bb      	str	r3, [r7, #24]
   return(result);
 8003f9a:	69bb      	ldr	r3, [r7, #24]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d1e5      	bne.n	8003f6c <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2220      	movs	r2, #32
 8003fa4:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2220      	movs	r2, #32
 8003faa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2220      	movs	r2, #32
 8003fb2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e010      	b.n	8003fe4 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	69da      	ldr	r2, [r3, #28]
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	4013      	ands	r3, r2
 8003fcc:	68ba      	ldr	r2, [r7, #8]
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	bf0c      	ite	eq
 8003fd2:	2301      	moveq	r3, #1
 8003fd4:	2300      	movne	r3, #0
 8003fd6:	b2db      	uxtb	r3, r3
 8003fd8:	461a      	mov	r2, r3
 8003fda:	79fb      	ldrb	r3, [r7, #7]
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	f43f af48 	beq.w	8003e72 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003fe2:	2300      	movs	r3, #0
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3770      	adds	r7, #112	@ 0x70
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}

08003fec <STM32_SHA256_HASH_DigestCompute>:
  *         HASH_ERR_BAD_PARAMETER, HASH_ERR_BAD_CONTEXT,
  *         HASH_ERR_BAD_OPERATION if error occured.
  */
int32_t STM32_SHA256_HASH_DigestCompute(uint8_t* InputMessage, uint32_t InputMessageLength,
                                        uint8_t *MessageDigest, int32_t* MessageDigestLength)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b0a2      	sub	sp, #136	@ 0x88
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	60f8      	str	r0, [r7, #12]
 8003ff4:	60b9      	str	r1, [r7, #8]
 8003ff6:	607a      	str	r2, [r7, #4]
 8003ff8:	603b      	str	r3, [r7, #0]
  SHA256ctx_stt P_pSHA256ctx;
  uint32_t error_status = HASH_SUCCESS; 
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

  /* Set the size of the desired hash digest */
  P_pSHA256ctx.mTagSize = CRL_SHA256_SIZE;
 8004000:	2320      	movs	r3, #32
 8004002:	61bb      	str	r3, [r7, #24]

  /* Set flag field to default value */
  P_pSHA256ctx.mFlags = E_HASH_DEFAULT;
 8004004:	2300      	movs	r3, #0
 8004006:	753b      	strb	r3, [r7, #20]

  error_status = SHA256_Init(&P_pSHA256ctx);
 8004008:	f107 0310 	add.w	r3, r7, #16
 800400c:	4618      	mov	r0, r3
 800400e:	f000 fbd9 	bl	80047c4 <SHA256_Init>
 8004012:	4603      	mov	r3, r0
 8004014:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

  /* check for initialization errors */
  if (error_status == HASH_SUCCESS)
 8004018:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800401c:	2b00      	cmp	r3, #0
 800401e:	d117      	bne.n	8004050 <STM32_SHA256_HASH_DigestCompute+0x64>
  {
    /* Add data to be hashed */
  error_status = SHA256_Append(&P_pSHA256ctx,
 8004020:	68ba      	ldr	r2, [r7, #8]
 8004022:	f107 0310 	add.w	r3, r7, #16
 8004026:	68f9      	ldr	r1, [r7, #12]
 8004028:	4618      	mov	r0, r3
 800402a:	f000 fc03 	bl	8004834 <SHA256_Append>
 800402e:	4603      	mov	r3, r0
 8004030:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                                 InputMessage,
                                 InputMessageLength);


    if (error_status == HASH_SUCCESS)
 8004034:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004038:	2b00      	cmp	r3, #0
 800403a:	d109      	bne.n	8004050 <STM32_SHA256_HASH_DigestCompute+0x64>
    {
      /* retrieve */
      error_status = SHA256_Finish(&P_pSHA256ctx, MessageDigest, MessageDigestLength);
 800403c:	f107 0310 	add.w	r3, r7, #16
 8004040:	683a      	ldr	r2, [r7, #0]
 8004042:	6879      	ldr	r1, [r7, #4]
 8004044:	4618      	mov	r0, r3
 8004046:	f000 fcc3 	bl	80049d0 <SHA256_Finish>
 800404a:	4603      	mov	r3, r0
 800404c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    }
  }

  return error_status;
 8004050:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
}
 8004054:	4618      	mov	r0, r3
 8004056:	3788      	adds	r7, #136	@ 0x88
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <Fatal_Error_Handler>:

void Fatal_Error_Handler(void)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	af00      	add	r7, sp, #0
  printf("\r\nFatal error! Enter endless loop!\r\n");
 8004060:	4802      	ldr	r0, [pc, #8]	@ (800406c <Fatal_Error_Handler+0x10>)
 8004062:	f001 fa5f 	bl	8005524 <puts>
  while(1){};
 8004066:	bf00      	nop
 8004068:	e7fd      	b.n	8004066 <Fatal_Error_Handler+0xa>
 800406a:	bf00      	nop
 800406c:	08007a30 	.word	0x08007a30

08004070 <FW_Hash_Verify>:
  *         those protections not impacted by a Reset. They are set using the Option Bytes
  *         When the device is locked (RDP Level2), these protections cannot be changed anymore
  * @param  None
  */
void FW_Hash_Verify(void)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b08c      	sub	sp, #48	@ 0x30
 8004074:	af00      	add	r7, sp, #0
  uint8_t MessageDigest[HASH_SIZE];
  int32_t MessageDigestLength = HASH_SIZE;
 8004076:	2320      	movs	r3, #32
 8004078:	607b      	str	r3, [r7, #4]
  int32_t result = -1;
 800407a:	f04f 33ff 	mov.w	r3, #4294967295
 800407e:	62bb      	str	r3, [r7, #40]	@ 0x28
  
  /* enable CRC to allow cryptolib to work */ 
  __CRC_CLK_ENABLE();
 8004080:	4b5f      	ldr	r3, [pc, #380]	@ (8004200 <FW_Hash_Verify+0x190>)
 8004082:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004084:	4a5e      	ldr	r2, [pc, #376]	@ (8004200 <FW_Hash_Verify+0x190>)
 8004086:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800408a:	6313      	str	r3, [r2, #48]	@ 0x30
 800408c:	4b5c      	ldr	r3, [pc, #368]	@ (8004200 <FW_Hash_Verify+0x190>)
 800408e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004090:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004094:	603b      	str	r3, [r7, #0]
 8004096:	683b      	ldr	r3, [r7, #0]
    
  printf("\r\nStart FW Hash Check...\r\n");
 8004098:	485a      	ldr	r0, [pc, #360]	@ (8004204 <FW_Hash_Verify+0x194>)
 800409a:	f001 fa43 	bl	8005524 <puts>
  printf("\tFW start address: 0x%08x\r\n", FW_START_ADD);
 800409e:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
 80040a2:	4859      	ldr	r0, [pc, #356]	@ (8004208 <FW_Hash_Verify+0x198>)
 80040a4:	f001 f9d6 	bl	8005454 <iprintf>
  printf("\tFW size: 0x%08x\r\n", FW_SIZE_PAGE_ALIGNED);
 80040a8:	4b58      	ldr	r3, [pc, #352]	@ (800420c <FW_Hash_Verify+0x19c>)
 80040aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d103      	bne.n	80040ba <FW_Hash_Verify+0x4a>
 80040b2:	4b56      	ldr	r3, [pc, #344]	@ (800420c <FW_Hash_Verify+0x19c>)
 80040b4:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 80040b8:	e005      	b.n	80040c6 <FW_Hash_Verify+0x56>
 80040ba:	4b54      	ldr	r3, [pc, #336]	@ (800420c <FW_Hash_Verify+0x19c>)
 80040bc:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 80040c0:	0adb      	lsrs	r3, r3, #11
 80040c2:	3301      	adds	r3, #1
 80040c4:	02db      	lsls	r3, r3, #11
 80040c6:	4619      	mov	r1, r3
 80040c8:	4851      	ldr	r0, [pc, #324]	@ (8004210 <FW_Hash_Verify+0x1a0>)
 80040ca:	f001 f9c3 	bl	8005454 <iprintf>
  printf("\tFW HASH address: 0x%08x\r\n", HASH_ADD);
 80040ce:	4b4f      	ldr	r3, [pc, #316]	@ (800420c <FW_Hash_Verify+0x19c>)
 80040d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d101      	bne.n	80040dc <FW_Hash_Verify+0x6c>
 80040d8:	4b4c      	ldr	r3, [pc, #304]	@ (800420c <FW_Hash_Verify+0x19c>)
 80040da:	e006      	b.n	80040ea <FW_Hash_Verify+0x7a>
 80040dc:	4b4b      	ldr	r3, [pc, #300]	@ (800420c <FW_Hash_Verify+0x19c>)
 80040de:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 80040e2:	4b4c      	ldr	r3, [pc, #304]	@ (8004214 <FW_Hash_Verify+0x1a4>)
 80040e4:	4013      	ands	r3, r2
 80040e6:	f103 2308 	add.w	r3, r3, #134219776	@ 0x8000800
 80040ea:	4619      	mov	r1, r3
 80040ec:	484a      	ldr	r0, [pc, #296]	@ (8004218 <FW_Hash_Verify+0x1a8>)
 80040ee:	f001 f9b1 	bl	8005454 <iprintf>
  printf("\tFW HASH SIZE: 0x%08x\r\n", HASH_SIZE);
 80040f2:	2120      	movs	r1, #32
 80040f4:	4849      	ldr	r0, [pc, #292]	@ (800421c <FW_Hash_Verify+0x1ac>)
 80040f6:	f001 f9ad 	bl	8005454 <iprintf>
    
  result = STM32_SHA256_HASH_DigestCompute((uint8_t*)FW_START_ADD, 
                                       (uint32_t)FW_SIZE_PAGE_ALIGNED, 
 80040fa:	4b44      	ldr	r3, [pc, #272]	@ (800420c <FW_Hash_Verify+0x19c>)
 80040fc:	f3c3 030a 	ubfx	r3, r3, #0, #11
  result = STM32_SHA256_HASH_DigestCompute((uint8_t*)FW_START_ADD, 
 8004100:	2b00      	cmp	r3, #0
 8004102:	d103      	bne.n	800410c <FW_Hash_Verify+0x9c>
                                       (uint32_t)FW_SIZE_PAGE_ALIGNED, 
 8004104:	4b41      	ldr	r3, [pc, #260]	@ (800420c <FW_Hash_Verify+0x19c>)
  result = STM32_SHA256_HASH_DigestCompute((uint8_t*)FW_START_ADD, 
 8004106:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 800410a:	e005      	b.n	8004118 <FW_Hash_Verify+0xa8>
                                       (uint32_t)FW_SIZE_PAGE_ALIGNED, 
 800410c:	4b3f      	ldr	r3, [pc, #252]	@ (800420c <FW_Hash_Verify+0x19c>)
 800410e:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8004112:	0adb      	lsrs	r3, r3, #11
 8004114:	3301      	adds	r3, #1
  result = STM32_SHA256_HASH_DigestCompute((uint8_t*)FW_START_ADD, 
 8004116:	02d9      	lsls	r1, r3, #11
 8004118:	1d3b      	adds	r3, r7, #4
 800411a:	f107 0208 	add.w	r2, r7, #8
 800411e:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8004122:	f7ff ff63 	bl	8003fec <STM32_SHA256_HASH_DigestCompute>
 8004126:	62b8      	str	r0, [r7, #40]	@ 0x28
                                       MessageDigest, 
                                       &MessageDigestLength);
  if ( result == HASH_SUCCESS && MessageDigestLength == HASH_SIZE) 
 8004128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800412a:	2b00      	cmp	r3, #0
 800412c:	d15e      	bne.n	80041ec <FW_Hash_Verify+0x17c>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2b20      	cmp	r3, #32
 8004132:	d15b      	bne.n	80041ec <FW_Hash_Verify+0x17c>
  {
    int i;
    printf("\r\nFW HASH Result: \r\n");
 8004134:	483a      	ldr	r0, [pc, #232]	@ (8004220 <FW_Hash_Verify+0x1b0>)
 8004136:	f001 f9f5 	bl	8005524 <puts>
    for ( i = 0; i < HASH_SIZE; i++ )
 800413a:	2300      	movs	r3, #0
 800413c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800413e:	e00b      	b.n	8004158 <FW_Hash_Verify+0xe8>
    {
      printf("%02x",MessageDigest[i]);
 8004140:	f107 0208 	add.w	r2, r7, #8
 8004144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004146:	4413      	add	r3, r2
 8004148:	781b      	ldrb	r3, [r3, #0]
 800414a:	4619      	mov	r1, r3
 800414c:	4835      	ldr	r0, [pc, #212]	@ (8004224 <FW_Hash_Verify+0x1b4>)
 800414e:	f001 f981 	bl	8005454 <iprintf>
    for ( i = 0; i < HASH_SIZE; i++ )
 8004152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004154:	3301      	adds	r3, #1
 8004156:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800415a:	2b1f      	cmp	r3, #31
 800415c:	ddf0      	ble.n	8004140 <FW_Hash_Verify+0xd0>
    }
    printf("\r\nExpected HASH Result: \r\n");
 800415e:	4832      	ldr	r0, [pc, #200]	@ (8004228 <FW_Hash_Verify+0x1b8>)
 8004160:	f001 f9e0 	bl	8005524 <puts>
    for ( i = 0; i < HASH_SIZE; i++ )
 8004164:	2300      	movs	r3, #0
 8004166:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004168:	e01a      	b.n	80041a0 <FW_Hash_Verify+0x130>
    {
      printf("%02x",((uint8_t*)HASH_ADD)[i]);
 800416a:	4b28      	ldr	r3, [pc, #160]	@ (800420c <FW_Hash_Verify+0x19c>)
 800416c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004170:	2b00      	cmp	r3, #0
 8004172:	d103      	bne.n	800417c <FW_Hash_Verify+0x10c>
 8004174:	4b25      	ldr	r3, [pc, #148]	@ (800420c <FW_Hash_Verify+0x19c>)
 8004176:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 800417a:	e005      	b.n	8004188 <FW_Hash_Verify+0x118>
 800417c:	4b23      	ldr	r3, [pc, #140]	@ (800420c <FW_Hash_Verify+0x19c>)
 800417e:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8004182:	0adb      	lsrs	r3, r3, #11
 8004184:	3301      	adds	r3, #1
 8004186:	02db      	lsls	r3, r3, #11
 8004188:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800418a:	4413      	add	r3, r2
 800418c:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	4619      	mov	r1, r3
 8004194:	4823      	ldr	r0, [pc, #140]	@ (8004224 <FW_Hash_Verify+0x1b4>)
 8004196:	f001 f95d 	bl	8005454 <iprintf>
    for ( i = 0; i < HASH_SIZE; i++ )
 800419a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800419c:	3301      	adds	r3, #1
 800419e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041a2:	2b1f      	cmp	r3, #31
 80041a4:	dde1      	ble.n	800416a <FW_Hash_Verify+0xfa>
    }
    
    printf("\r\n");
 80041a6:	4821      	ldr	r0, [pc, #132]	@ (800422c <FW_Hash_Verify+0x1bc>)
 80041a8:	f001 f9bc 	bl	8005524 <puts>
    if (memcmp((uint8_t*)HASH_ADD, MessageDigest, (uint32_t)HASH_SIZE) == 0)
 80041ac:	4b17      	ldr	r3, [pc, #92]	@ (800420c <FW_Hash_Verify+0x19c>)
 80041ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d101      	bne.n	80041ba <FW_Hash_Verify+0x14a>
 80041b6:	4815      	ldr	r0, [pc, #84]	@ (800420c <FW_Hash_Verify+0x19c>)
 80041b8:	e007      	b.n	80041ca <FW_Hash_Verify+0x15a>
 80041ba:	4b14      	ldr	r3, [pc, #80]	@ (800420c <FW_Hash_Verify+0x19c>)
 80041bc:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 80041c0:	4b14      	ldr	r3, [pc, #80]	@ (8004214 <FW_Hash_Verify+0x1a4>)
 80041c2:	4013      	ands	r3, r2
 80041c4:	f103 2308 	add.w	r3, r3, #134219776	@ 0x8000800
 80041c8:	4618      	mov	r0, r3
 80041ca:	f107 0308 	add.w	r3, r7, #8
 80041ce:	2220      	movs	r2, #32
 80041d0:	4619      	mov	r1, r3
 80041d2:	f001 fb71 	bl	80058b8 <memcmp>
 80041d6:	4603      	mov	r3, r0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d103      	bne.n	80041e4 <FW_Hash_Verify+0x174>
    {
      printf("\r\nFW Hash check pass\r\n");
 80041dc:	4814      	ldr	r0, [pc, #80]	@ (8004230 <FW_Hash_Verify+0x1c0>)
 80041de:	f001 f9a1 	bl	8005524 <puts>
  {
 80041e2:	e009      	b.n	80041f8 <FW_Hash_Verify+0x188>
    }
    else
    {
      printf("\r\nFW Hash check fail\r\n");
 80041e4:	4813      	ldr	r0, [pc, #76]	@ (8004234 <FW_Hash_Verify+0x1c4>)
 80041e6:	f001 f99d 	bl	8005524 <puts>
      goto ERROR; 
 80041ea:	e003      	b.n	80041f4 <FW_Hash_Verify+0x184>
    }
  }
  else
  {
    printf("\r\nFW Hash computation fail!\r\n");
 80041ec:	4812      	ldr	r0, [pc, #72]	@ (8004238 <FW_Hash_Verify+0x1c8>)
 80041ee:	f001 f999 	bl	8005524 <puts>
    goto ERROR;
 80041f2:	bf00      	nop
  }
  return;
  
ERROR:
  Fatal_Error_Handler();
 80041f4:	f7ff ff32 	bl	800405c <Fatal_Error_Handler>
}
 80041f8:	3730      	adds	r7, #48	@ 0x30
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	40023800 	.word	0x40023800
 8004204:	08007a54 	.word	0x08007a54
 8004208:	08007a70 	.word	0x08007a70
 800420c:	080081e8 	.word	0x080081e8
 8004210:	08007a8c 	.word	0x08007a8c
 8004214:	fffff800 	.word	0xfffff800
 8004218:	08007aa0 	.word	0x08007aa0
 800421c:	08007abc 	.word	0x08007abc
 8004220:	08007ad4 	.word	0x08007ad4
 8004224:	08007ae8 	.word	0x08007ae8
 8004228:	08007af0 	.word	0x08007af0
 800422c:	08007b0c 	.word	0x08007b0c
 8004230:	08007b10 	.word	0x08007b10
 8004234:	08007b28 	.word	0x08007b28
 8004238:	08007b40 	.word	0x08007b40

0800423c <SHA256Transform>:
 800423c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004240:	690c      	ldr	r4, [r1, #16]
 8004242:	684f      	ldr	r7, [r1, #4]
 8004244:	688e      	ldr	r6, [r1, #8]
 8004246:	68cd      	ldr	r5, [r1, #12]
 8004248:	694a      	ldr	r2, [r1, #20]
 800424a:	680b      	ldr	r3, [r1, #0]
 800424c:	fa94 fb84 	rev.w	fp, r4
 8004250:	698c      	ldr	r4, [r1, #24]
 8004252:	b0ce      	sub	sp, #312	@ 0x138
 8004254:	fa97 fc87 	rev.w	ip, r7
 8004258:	6a0f      	ldr	r7, [r1, #32]
 800425a:	9003      	str	r0, [sp, #12]
 800425c:	fa96 f986 	rev.w	r9, r6
 8004260:	ba24      	rev	r4, r4
 8004262:	69ce      	ldr	r6, [r1, #28]
 8004264:	9414      	str	r4, [sp, #80]	@ 0x50
 8004266:	ba3c      	rev	r4, r7
 8004268:	6b4f      	ldr	r7, [r1, #52]	@ 0x34
 800426a:	6b88      	ldr	r0, [r1, #56]	@ 0x38
 800426c:	f8cd 9040 	str.w	r9, [sp, #64]	@ 0x40
 8004270:	fa95 fa85 	rev.w	sl, r5
 8004274:	ba12      	rev	r2, r2
 8004276:	ba36      	rev	r6, r6
 8004278:	fa93 f883 	rev.w	r8, r3
 800427c:	9213      	str	r2, [sp, #76]	@ 0x4c
 800427e:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 8004280:	6a4a      	ldr	r2, [r1, #36]	@ 0x24
 8004282:	9615      	str	r6, [sp, #84]	@ 0x54
 8004284:	f8cd a044 	str.w	sl, [sp, #68]	@ 0x44
 8004288:	ba3e      	rev	r6, r7
 800428a:	f8d1 a030 	ldr.w	sl, [r1, #48]	@ 0x30
 800428e:	6a8f      	ldr	r7, [r1, #40]	@ 0x28
 8004290:	6bc9      	ldr	r1, [r1, #60]	@ 0x3c
 8004292:	f8cd c03c 	str.w	ip, [sp, #60]	@ 0x3c
 8004296:	ba15      	rev	r5, r2
 8004298:	fa91 f981 	rev.w	r9, r1
 800429c:	ba1a      	rev	r2, r3
 800429e:	fa9a fa8a 	rev.w	sl, sl
 80042a2:	ba3b      	rev	r3, r7
 80042a4:	ba00      	rev	r0, r0
 80042a6:	2700      	movs	r7, #0
 80042a8:	f8cd b048 	str.w	fp, [sp, #72]	@ 0x48
 80042ac:	9318      	str	r3, [sp, #96]	@ 0x60
 80042ae:	f8cd 8038 	str.w	r8, [sp, #56]	@ 0x38
 80042b2:	9416      	str	r4, [sp, #88]	@ 0x58
 80042b4:	9517      	str	r5, [sp, #92]	@ 0x5c
 80042b6:	9219      	str	r2, [sp, #100]	@ 0x64
 80042b8:	961b      	str	r6, [sp, #108]	@ 0x6c
 80042ba:	4619      	mov	r1, r3
 80042bc:	f8cd a068 	str.w	sl, [sp, #104]	@ 0x68
 80042c0:	901c      	str	r0, [sp, #112]	@ 0x70
 80042c2:	ab0e      	add	r3, sp, #56	@ 0x38
 80042c4:	f8cd 9074 	str.w	r9, [sp, #116]	@ 0x74
 80042c8:	f04f 0b18 	mov.w	fp, #24
 80042cc:	970d      	str	r7, [sp, #52]	@ 0x34
 80042ce:	f04f 0c10 	mov.w	ip, #16
 80042d2:	4647      	mov	r7, r8
 80042d4:	e001      	b.n	80042da <SHA256Transform+0x9e>
 80042d6:	4691      	mov	r9, r2
 80042d8:	46aa      	mov	sl, r5
 80042da:	ea4f 2899 	mov.w	r8, r9, lsr #10
 80042de:	ea88 4879 	eor.w	r8, r8, r9, ror #17
 80042e2:	ea88 48f9 	eor.w	r8, r8, r9, ror #19
 80042e6:	689d      	ldr	r5, [r3, #8]
 80042e8:	6a5e      	ldr	r6, [r3, #36]	@ 0x24
 80042ea:	685a      	ldr	r2, [r3, #4]
 80042ec:	68dc      	ldr	r4, [r3, #12]
 80042ee:	4488      	add	r8, r1
 80042f0:	0a81      	lsrs	r1, r0, #10
 80042f2:	ea81 4170 	eor.w	r1, r1, r0, ror #17
 80042f6:	ea81 41f0 	eor.w	r1, r1, r0, ror #19
 80042fa:	443e      	add	r6, r7
 80042fc:	ea4f 09d5 	mov.w	r9, r5, lsr #3
 8004300:	eb02 0708 	add.w	r7, r2, r8
 8004304:	ea89 19f5 	eor.w	r9, r9, r5, ror #7
 8004308:	eb06 0801 	add.w	r8, r6, r1
 800430c:	08d1      	lsrs	r1, r2, #3
 800430e:	ea89 49b5 	eor.w	r9, r9, r5, ror #18
 8004312:	ea81 11f2 	eor.w	r1, r1, r2, ror #7
 8004316:	444f      	add	r7, r9
 8004318:	ea81 42b2 	eor.w	r2, r1, r2, ror #18
 800431c:	ea4f 09d4 	mov.w	r9, r4, lsr #3
 8004320:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004322:	691e      	ldr	r6, [r3, #16]
 8004324:	645f      	str	r7, [r3, #68]	@ 0x44
 8004326:	ea89 49b4 	eor.w	r9, r9, r4, ror #18
 800432a:	4442      	add	r2, r8
 800432c:	4429      	add	r1, r5
 800432e:	eb04 080a 	add.w	r8, r4, sl
 8004332:	ea89 14f4 	eor.w	r4, r9, r4, ror #7
 8004336:	08f5      	lsrs	r5, r6, #3
 8004338:	4421      	add	r1, r4
 800433a:	0abc      	lsrs	r4, r7, #10
 800433c:	ea85 45b6 	eor.w	r5, r5, r6, ror #18
 8004340:	ea4f 2992 	mov.w	r9, r2, lsr #10
 8004344:	ea84 44f7 	eor.w	r4, r4, r7, ror #19
 8004348:	ea85 15f6 	eor.w	r5, r5, r6, ror #7
 800434c:	ea84 4777 	eor.w	r7, r4, r7, ror #17
 8004350:	ea89 49f2 	eor.w	r9, r9, r2, ror #19
 8004354:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 8004356:	641a      	str	r2, [r3, #64]	@ 0x40
 8004358:	ea89 4972 	eor.w	r9, r9, r2, ror #17
 800435c:	44a8      	add	r8, r5
 800435e:	695d      	ldr	r5, [r3, #20]
 8004360:	4449      	add	r1, r9
 8004362:	eb04 0906 	add.w	r9, r4, r6
 8004366:	699c      	ldr	r4, [r3, #24]
 8004368:	6499      	str	r1, [r3, #72]	@ 0x48
 800436a:	08ee      	lsrs	r6, r5, #3
 800436c:	ea86 46b5 	eor.w	r6, r6, r5, ror #18
 8004370:	ea4f 0ad4 	mov.w	sl, r4, lsr #3
 8004374:	44b8      	add	r8, r7
 8004376:	ea8a 4ab4 	eor.w	sl, sl, r4, ror #18
 800437a:	4428      	add	r0, r5
 800437c:	ea86 15f5 	eor.w	r5, r6, r5, ror #7
 8004380:	6a1f      	ldr	r7, [r3, #32]
 8004382:	f8c3 804c 	str.w	r8, [r3, #76]	@ 0x4c
 8004386:	ea8a 16f4 	eor.w	r6, sl, r4, ror #7
 800438a:	eb09 0a05 	add.w	sl, r9, r5
 800438e:	ea4f 2998 	mov.w	r9, r8, lsr #10
 8004392:	ea89 49f8 	eor.w	r9, r9, r8, ror #19
 8004396:	ea89 4978 	eor.w	r9, r9, r8, ror #17
 800439a:	4406      	add	r6, r0
 800439c:	0a8d      	lsrs	r5, r1, #10
 800439e:	69d8      	ldr	r0, [r3, #28]
 80043a0:	ea4f 08d7 	mov.w	r8, r7, lsr #3
 80043a4:	ea85 45f1 	eor.w	r5, r5, r1, ror #19
 80043a8:	ea88 48b7 	eor.w	r8, r8, r7, ror #18
 80043ac:	444e      	add	r6, r9
 80043ae:	ea85 4571 	eor.w	r5, r5, r1, ror #17
 80043b2:	ea4f 09d0 	mov.w	r9, r0, lsr #3
 80043b6:	ea88 18f7 	eor.w	r8, r8, r7, ror #7
 80043ba:	4455      	add	r5, sl
 80043bc:	4480      	add	r8, r0
 80043be:	46a2      	mov	sl, r4
 80043c0:	ea89 49b0 	eor.w	r9, r9, r0, ror #18
 80043c4:	6bdc      	ldr	r4, [r3, #60]	@ 0x3c
 80043c6:	651d      	str	r5, [r3, #80]	@ 0x50
 80043c8:	ea89 10f0 	eor.w	r0, r9, r0, ror #7
 80043cc:	4442      	add	r2, r8
 80043ce:	ea4f 2996 	mov.w	r9, r6, lsr #10
 80043d2:	ea4f 2895 	mov.w	r8, r5, lsr #10
 80043d6:	44a2      	add	sl, r4
 80043d8:	ea89 49f6 	eor.w	r9, r9, r6, ror #19
 80043dc:	ea88 48f5 	eor.w	r8, r8, r5, ror #19
 80043e0:	ea89 4976 	eor.w	r9, r9, r6, ror #17
 80043e4:	4450      	add	r0, sl
 80043e6:	ea88 4875 	eor.w	r8, r8, r5, ror #17
 80043ea:	f10c 0c08 	add.w	ip, ip, #8
 80043ee:	444a      	add	r2, r9
 80043f0:	4440      	add	r0, r8
 80043f2:	f1bc 0f38 	cmp.w	ip, #56	@ 0x38
 80043f6:	655e      	str	r6, [r3, #84]	@ 0x54
 80043f8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80043fa:	6598      	str	r0, [r3, #88]	@ 0x58
 80043fc:	f1ab 0b04 	sub.w	fp, fp, #4
 8004400:	f103 0320 	add.w	r3, r3, #32
 8004404:	f47f af67 	bne.w	80042d6 <SHA256Transform+0x9a>
 8004408:	ae0e      	add	r6, sp, #56	@ 0x38
 800440a:	eb06 0ccb 	add.w	ip, r6, fp, lsl #3
 800440e:	f10c 0cd8 	add.w	ip, ip, #216	@ 0xd8
 8004412:	ab44      	add	r3, sp, #272	@ 0x110
 8004414:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004418:	f853 2c34 	ldr.w	r2, [r3, #-52]
 800441c:	f853 4c30 	ldr.w	r4, [r3, #-48]
 8004420:	f853 7c14 	ldr.w	r7, [r3, #-20]
 8004424:	f853 6c38 	ldr.w	r6, [r3, #-56]
 8004428:	f853 5c10 	ldr.w	r5, [r3, #-16]
 800442c:	ea4f 09d2 	mov.w	r9, r2, lsr #3
 8004430:	443e      	add	r6, r7
 8004432:	08e7      	lsrs	r7, r4, #3
 8004434:	ea89 49b2 	eor.w	r9, r9, r2, ror #18
 8004438:	ea4f 2a90 	mov.w	sl, r0, lsr #10
 800443c:	ea4f 2891 	mov.w	r8, r1, lsr #10
 8004440:	ea87 47b4 	eor.w	r7, r7, r4, ror #18
 8004444:	ea89 19f2 	eor.w	r9, r9, r2, ror #7
 8004448:	ea8a 4af0 	eor.w	sl, sl, r0, ror #19
 800444c:	442a      	add	r2, r5
 800444e:	ea87 14f4 	eor.w	r4, r7, r4, ror #7
 8004452:	ea88 48f1 	eor.w	r8, r8, r1, ror #19
 8004456:	444e      	add	r6, r9
 8004458:	ea8a 4070 	eor.w	r0, sl, r0, ror #17
 800445c:	4422      	add	r2, r4
 800445e:	ea88 4171 	eor.w	r1, r8, r1, ror #17
 8004462:	4430      	add	r0, r6
 8004464:	4411      	add	r1, r2
 8004466:	6098      	str	r0, [r3, #8]
 8004468:	60d9      	str	r1, [r3, #12]
 800446a:	3308      	adds	r3, #8
 800446c:	4563      	cmp	r3, ip
 800446e:	d1d1      	bne.n	8004414 <SHA256Transform+0x1d8>
 8004470:	9f03      	ldr	r7, [sp, #12]
 8004472:	4e99      	ldr	r6, [pc, #612]	@ (80046d8 <SHA256Transform+0x49c>)
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	693a      	ldr	r2, [r7, #16]
 8004478:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800447c:	697d      	ldr	r5, [r7, #20]
 800447e:	68b8      	ldr	r0, [r7, #8]
 8004480:	69b9      	ldr	r1, [r7, #24]
 8004482:	68fc      	ldr	r4, [r7, #12]
 8004484:	69ff      	ldr	r7, [r7, #28]
 8004486:	f8df 8258 	ldr.w	r8, [pc, #600]	@ 80046e0 <SHA256Transform+0x4a4>
 800448a:	f04f 0901 	mov.w	r9, #1
 800448e:	f8c6 9000 	str.w	r9, [r6]
 8004492:	6836      	ldr	r6, [r6, #0]
 8004494:	960d      	str	r6, [sp, #52]	@ 0x34
 8004496:	f8d8 6000 	ldr.w	r6, [r8]
 800449a:	960d      	str	r6, [sp, #52]	@ 0x34
 800449c:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 800449e:	3601      	adds	r6, #1
 80044a0:	f000 80b6 	beq.w	8004610 <SHA256Transform+0x3d4>
 80044a4:	4e8d      	ldr	r6, [pc, #564]	@ (80046dc <SHA256Transform+0x4a0>)
 80044a6:	9605      	str	r6, [sp, #20]
 80044a8:	405e      	eors	r6, r3
 80044aa:	9b05      	ldr	r3, [sp, #20]
 80044ac:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80044b0:	9604      	str	r6, [sp, #16]
 80044b2:	4053      	eors	r3, r2
 80044b4:	f8c8 6000 	str.w	r6, [r8]
 80044b8:	ea86 0204 	eor.w	r2, r6, r4
 80044bc:	461e      	mov	r6, r3
 80044be:	ea86 090c 	eor.w	r9, r6, ip
 80044c2:	9e04      	ldr	r6, [sp, #16]
 80044c4:	f8c8 3010 	str.w	r3, [r8, #16]
 80044c8:	ea80 0805 	eor.w	r8, r0, r5
 80044cc:	ea86 0a05 	eor.w	sl, r6, r5
 80044d0:	9305      	str	r3, [sp, #20]
 80044d2:	9509      	str	r5, [sp, #36]	@ 0x24
 80044d4:	407b      	eors	r3, r7
 80044d6:	ea87 0500 	eor.w	r5, r7, r0
 80044da:	970b      	str	r7, [sp, #44]	@ 0x2c
 80044dc:	ea84 0601 	eor.w	r6, r4, r1
 80044e0:	9408      	str	r4, [sp, #32]
 80044e2:	f8cd 8008 	str.w	r8, [sp, #8]
 80044e6:	9007      	str	r0, [sp, #28]
 80044e8:	ea81 070c 	eor.w	r7, r1, ip
 80044ec:	910a      	str	r1, [sp, #40]	@ 0x28
 80044ee:	f8cd c018 	str.w	ip, [sp, #24]
 80044f2:	f8df c1f0 	ldr.w	ip, [pc, #496]	@ 80046e4 <SHA256Transform+0x4a8>
 80044f6:	f8cd 9004 	str.w	r9, [sp, #4]
 80044fa:	2100      	movs	r1, #0
 80044fc:	e007      	b.n	800450e <SHA256Transform+0x2d2>
 80044fe:	46aa      	mov	sl, r5
 8004500:	4617      	mov	r7, r2
 8004502:	9601      	str	r6, [sp, #4]
 8004504:	9302      	str	r3, [sp, #8]
 8004506:	4625      	mov	r5, r4
 8004508:	465a      	mov	r2, fp
 800450a:	4606      	mov	r6, r0
 800450c:	4643      	mov	r3, r8
 800450e:	f10d 0938 	add.w	r9, sp, #56	@ 0x38
 8004512:	f85c 0001 	ldr.w	r0, [ip, r1]
 8004516:	f859 4001 	ldr.w	r4, [r9, r1]
 800451a:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800451e:	ea4f 1bb2 	mov.w	fp, r2, ror #6
 8004522:	ea87 0805 	eor.w	r8, r7, r5
 8004526:	ea8b 2bf2 	eor.w	fp, fp, r2, ror #11
 800452a:	ea8b 6b72 	eor.w	fp, fp, r2, ror #25
 800452e:	4420      	add	r0, r4
 8004530:	ea08 0402 	and.w	r4, r8, r2
 8004534:	407c      	eors	r4, r7
 8004536:	4458      	add	r0, fp
 8004538:	4420      	add	r0, r4
 800453a:	ea46 0803 	orr.w	r8, r6, r3
 800453e:	ea4f 0bb3 	mov.w	fp, r3, ror #2
 8004542:	ea08 0809 	and.w	r8, r8, r9
 8004546:	4450      	add	r0, sl
 8004548:	ea8b 3b73 	eor.w	fp, fp, r3, ror #13
 800454c:	ea06 0403 	and.w	r4, r6, r3
 8004550:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 8004554:	ea48 0404 	orr.w	r4, r8, r4
 8004558:	448a      	add	sl, r1
 800455a:	eb0c 0801 	add.w	r8, ip, r1
 800455e:	ea8b 5bb3 	eor.w	fp, fp, r3, ror #22
 8004562:	44a3      	add	fp, r4
 8004564:	9c01      	ldr	r4, [sp, #4]
 8004566:	f8da a004 	ldr.w	sl, [sl, #4]
 800456a:	f8d8 8004 	ldr.w	r8, [r8, #4]
 800456e:	4404      	add	r4, r0
 8004570:	4458      	add	r0, fp
 8004572:	ea85 0b02 	eor.w	fp, r5, r2
 8004576:	44d0      	add	r8, sl
 8004578:	ea04 0b0b 	and.w	fp, r4, fp
 800457c:	ea8b 0b05 	eor.w	fp, fp, r5
 8004580:	44b8      	add	r8, r7
 8004582:	ea4f 1ab4 	mov.w	sl, r4, ror #6
 8004586:	ea40 0903 	orr.w	r9, r0, r3
 800458a:	ea4f 07b0 	mov.w	r7, r0, ror #2
 800458e:	44d8      	add	r8, fp
 8004590:	ea8a 2af4 	eor.w	sl, sl, r4, ror #11
 8004594:	ea00 0b03 	and.w	fp, r0, r3
 8004598:	ea09 0906 	and.w	r9, r9, r6
 800459c:	ea87 3770 	eor.w	r7, r7, r0, ror #13
 80045a0:	ea49 090b 	orr.w	r9, r9, fp
 80045a4:	ea8a 6a74 	eor.w	sl, sl, r4, ror #25
 80045a8:	ea87 57b0 	eor.w	r7, r7, r0, ror #22
 80045ac:	3108      	adds	r1, #8
 80045ae:	f8dd b008 	ldr.w	fp, [sp, #8]
 80045b2:	44c2      	add	sl, r8
 80045b4:	44b9      	add	r9, r7
 80045b6:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80045ba:	44d3      	add	fp, sl
 80045bc:	eb09 080a 	add.w	r8, r9, sl
 80045c0:	d19d      	bne.n	80044fe <SHA256Transform+0x2c2>
 80045c2:	9904      	ldr	r1, [sp, #16]
 80045c4:	9f06      	ldr	r7, [sp, #24]
 80045c6:	46c2      	mov	sl, r8
 80045c8:	448a      	add	sl, r1
 80045ca:	9907      	ldr	r1, [sp, #28]
 80045cc:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80045d0:	440b      	add	r3, r1
 80045d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80045d4:	f8c8 a000 	str.w	sl, [r8]
 80045d8:	4438      	add	r0, r7
 80045da:	440c      	add	r4, r1
 80045dc:	9f08      	ldr	r7, [sp, #32]
 80045de:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80045e0:	f8c8 0004 	str.w	r0, [r8, #4]
 80045e4:	443e      	add	r6, r7
 80045e6:	440a      	add	r2, r1
 80045e8:	9f05      	ldr	r7, [sp, #20]
 80045ea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80045ec:	f8c8 3008 	str.w	r3, [r8, #8]
 80045f0:	445f      	add	r7, fp
 80045f2:	440d      	add	r5, r1
 80045f4:	f8c8 600c 	str.w	r6, [r8, #12]
 80045f8:	f8c8 7010 	str.w	r7, [r8, #16]
 80045fc:	f8c8 4014 	str.w	r4, [r8, #20]
 8004600:	f8c8 2018 	str.w	r2, [r8, #24]
 8004604:	f8c8 501c 	str.w	r5, [r8, #28]
 8004608:	b04e      	add	sp, #312	@ 0x138
 800460a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800460e:	4770      	bx	lr
 8004610:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 8004612:	f8c8 6000 	str.w	r6, [r8]
 8004616:	f8d8 6000 	ldr.w	r6, [r8]
 800461a:	960d      	str	r6, [sp, #52]	@ 0x34
 800461c:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 800461e:	b9ee      	cbnz	r6, 800465c <SHA256Transform+0x420>
 8004620:	46ba      	mov	sl, r7
 8004622:	9002      	str	r0, [sp, #8]
 8004624:	460f      	mov	r7, r1
 8004626:	9803      	ldr	r0, [sp, #12]
 8004628:	9903      	ldr	r1, [sp, #12]
 800462a:	6800      	ldr	r0, [r0, #0]
 800462c:	6849      	ldr	r1, [r1, #4]
 800462e:	9004      	str	r0, [sp, #16]
 8004630:	46a1      	mov	r9, r4
 8004632:	9106      	str	r1, [sp, #24]
 8004634:	9c03      	ldr	r4, [sp, #12]
 8004636:	9803      	ldr	r0, [sp, #12]
 8004638:	9903      	ldr	r1, [sp, #12]
 800463a:	68a4      	ldr	r4, [r4, #8]
 800463c:	68c0      	ldr	r0, [r0, #12]
 800463e:	6909      	ldr	r1, [r1, #16]
 8004640:	9407      	str	r4, [sp, #28]
 8004642:	9008      	str	r0, [sp, #32]
 8004644:	9105      	str	r1, [sp, #20]
 8004646:	9c03      	ldr	r4, [sp, #12]
 8004648:	9803      	ldr	r0, [sp, #12]
 800464a:	9903      	ldr	r1, [sp, #12]
 800464c:	6964      	ldr	r4, [r4, #20]
 800464e:	6980      	ldr	r0, [r0, #24]
 8004650:	69c9      	ldr	r1, [r1, #28]
 8004652:	9409      	str	r4, [sp, #36]	@ 0x24
 8004654:	4666      	mov	r6, ip
 8004656:	900a      	str	r0, [sp, #40]	@ 0x28
 8004658:	910b      	str	r1, [sp, #44]	@ 0x2c
 800465a:	e74a      	b.n	80044f2 <SHA256Transform+0x2b6>
 800465c:	9803      	ldr	r0, [sp, #12]
 800465e:	9903      	ldr	r1, [sp, #12]
 8004660:	9b03      	ldr	r3, [sp, #12]
 8004662:	4c1e      	ldr	r4, [pc, #120]	@ (80046dc <SHA256Transform+0x4a0>)
 8004664:	9f03      	ldr	r7, [sp, #12]
 8004666:	6940      	ldr	r0, [r0, #20]
 8004668:	69c9      	ldr	r1, [r1, #28]
 800466a:	9404      	str	r4, [sp, #16]
 800466c:	9405      	str	r4, [sp, #20]
 800466e:	9c03      	ldr	r4, [sp, #12]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	68ff      	ldr	r7, [r7, #12]
 8004674:	691b      	ldr	r3, [r3, #16]
 8004676:	9009      	str	r0, [sp, #36]	@ 0x24
 8004678:	910b      	str	r1, [sp, #44]	@ 0x2c
 800467a:	9804      	ldr	r0, [sp, #16]
 800467c:	9905      	ldr	r1, [sp, #20]
 800467e:	6864      	ldr	r4, [r4, #4]
 8004680:	9708      	str	r7, [sp, #32]
 8004682:	9f03      	ldr	r7, [sp, #12]
 8004684:	9406      	str	r4, [sp, #24]
 8004686:	4050      	eors	r0, r2
 8004688:	4059      	eors	r1, r3
 800468a:	9a03      	ldr	r2, [sp, #12]
 800468c:	9b08      	ldr	r3, [sp, #32]
 800468e:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8004690:	9e03      	ldr	r6, [sp, #12]
 8004692:	68bf      	ldr	r7, [r7, #8]
 8004694:	69b6      	ldr	r6, [r6, #24]
 8004696:	9707      	str	r7, [sp, #28]
 8004698:	6010      	str	r0, [r2, #0]
 800469a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800469c:	9004      	str	r0, [sp, #16]
 800469e:	ea80 0203 	eor.w	r2, r0, r3
 80046a2:	ea80 0a04 	eor.w	sl, r0, r4
 80046a6:	9806      	ldr	r0, [sp, #24]
 80046a8:	960a      	str	r6, [sp, #40]	@ 0x28
 80046aa:	9e03      	ldr	r6, [sp, #12]
 80046ac:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80046ae:	6131      	str	r1, [r6, #16]
 80046b0:	ea81 0307 	eor.w	r3, r1, r7
 80046b4:	ea81 0900 	eor.w	r9, r1, r0
 80046b8:	9f07      	ldr	r7, [sp, #28]
 80046ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80046bc:	9105      	str	r1, [sp, #20]
 80046be:	9908      	ldr	r1, [sp, #32]
 80046c0:	4047      	eors	r7, r0
 80046c2:	9702      	str	r7, [sp, #8]
 80046c4:	ea81 0604 	eor.w	r6, r1, r4
 80046c8:	9807      	ldr	r0, [sp, #28]
 80046ca:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80046cc:	ea80 0501 	eor.w	r5, r0, r1
 80046d0:	9806      	ldr	r0, [sp, #24]
 80046d2:	ea80 0704 	eor.w	r7, r0, r4
 80046d6:	e70c      	b.n	80044f2 <SHA256Transform+0x2b6>
 80046d8:	40023008 	.word	0x40023008
 80046dc:	a5a5f0f0 	.word	0xa5a5f0f0
 80046e0:	40023000 	.word	0x40023000
 80046e4:	08007b90 	.word	0x08007b90

080046e8 <SHA256Update>:
 80046e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046ec:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 80046ee:	4692      	mov	sl, r2
 80046f0:	00d2      	lsls	r2, r2, #3
 80046f2:	1913      	adds	r3, r2, r4
 80046f4:	429a      	cmp	r2, r3
 80046f6:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 80046f8:	64c3      	str	r3, [r0, #76]	@ 0x4c
 80046fa:	f3c4 04c5 	ubfx	r4, r4, #3, #6
 80046fe:	bf88      	it	hi
 8004700:	3201      	addhi	r2, #1
 8004702:	eb0a 0304 	add.w	r3, sl, r4
 8004706:	eb02 725a 	add.w	r2, r2, sl, lsr #29
 800470a:	2b3f      	cmp	r3, #63	@ 0x3f
 800470c:	4607      	mov	r7, r0
 800470e:	4689      	mov	r9, r1
 8004710:	6502      	str	r2, [r0, #80]	@ 0x50
 8004712:	d80b      	bhi.n	800472c <SHA256Update+0x44>
 8004714:	4427      	add	r7, r4
 8004716:	f107 000c 	add.w	r0, r7, #12
 800471a:	2200      	movs	r2, #0
 800471c:	eb09 0102 	add.w	r1, r9, r2
 8004720:	ebc2 020a 	rsb	r2, r2, sl
 8004724:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004728:	f001 b96f 	b.w	8005a0a <memcpy>
 800472c:	f1c4 0640 	rsb	r6, r4, #64	@ 0x40
 8004730:	4420      	add	r0, r4
 8004732:	4632      	mov	r2, r6
 8004734:	f107 0854 	add.w	r8, r7, #84	@ 0x54
 8004738:	300c      	adds	r0, #12
 800473a:	370c      	adds	r7, #12
 800473c:	f001 f965 	bl	8005a0a <memcpy>
 8004740:	f1c4 047f 	rsb	r4, r4, #127	@ 0x7f
 8004744:	4640      	mov	r0, r8
 8004746:	4639      	mov	r1, r7
 8004748:	f7ff fd78 	bl	800423c <SHA256Transform>
 800474c:	45a2      	cmp	sl, r4
 800474e:	d936      	bls.n	80047be <SHA256Update+0xd6>
 8004750:	eb09 0406 	add.w	r4, r9, r6
 8004754:	e00c      	b.n	8004770 <SHA256Update+0x88>
 8004756:	4621      	mov	r1, r4
 8004758:	4640      	mov	r0, r8
 800475a:	f7ff fd6f 	bl	800423c <SHA256Transform>
 800475e:	f106 037f 	add.w	r3, r6, #127	@ 0x7f
 8004762:	459a      	cmp	sl, r3
 8004764:	f104 0440 	add.w	r4, r4, #64	@ 0x40
 8004768:	f106 0240 	add.w	r2, r6, #64	@ 0x40
 800476c:	d91e      	bls.n	80047ac <SHA256Update+0xc4>
 800476e:	4616      	mov	r6, r2
 8004770:	07a3      	lsls	r3, r4, #30
 8004772:	d1f0      	bne.n	8004756 <SHA256Update+0x6e>
 8004774:	4623      	mov	r3, r4
 8004776:	463d      	mov	r5, r7
 8004778:	3440      	adds	r4, #64	@ 0x40
 800477a:	6818      	ldr	r0, [r3, #0]
 800477c:	6859      	ldr	r1, [r3, #4]
 800477e:	689a      	ldr	r2, [r3, #8]
 8004780:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8004784:	f8c5 e00c 	str.w	lr, [r5, #12]
 8004788:	3310      	adds	r3, #16
 800478a:	42a3      	cmp	r3, r4
 800478c:	6028      	str	r0, [r5, #0]
 800478e:	6069      	str	r1, [r5, #4]
 8004790:	60aa      	str	r2, [r5, #8]
 8004792:	f105 0510 	add.w	r5, r5, #16
 8004796:	d1f0      	bne.n	800477a <SHA256Update+0x92>
 8004798:	4640      	mov	r0, r8
 800479a:	4639      	mov	r1, r7
 800479c:	f7ff fd4e 	bl	800423c <SHA256Transform>
 80047a0:	f106 037f 	add.w	r3, r6, #127	@ 0x7f
 80047a4:	459a      	cmp	sl, r3
 80047a6:	f106 0240 	add.w	r2, r6, #64	@ 0x40
 80047aa:	d8e0      	bhi.n	800476e <SHA256Update+0x86>
 80047ac:	eb09 0102 	add.w	r1, r9, r2
 80047b0:	4638      	mov	r0, r7
 80047b2:	ebc2 020a 	rsb	r2, r2, sl
 80047b6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047ba:	f001 b926 	b.w	8005a0a <memcpy>
 80047be:	4638      	mov	r0, r7
 80047c0:	4632      	mov	r2, r6
 80047c2:	e7ab      	b.n	800471c <SHA256Update+0x34>

080047c4 <SHA256_Init>:
 80047c4:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 80047c8:	b1f0      	cbz	r0, 8004808 <SHA256_Init+0x44>
 80047ca:	f890 8004 	ldrb.w	r8, [r0, #4]
 80047ce:	4b11      	ldr	r3, [pc, #68]	@ (8004814 <SHA256_Init+0x50>)
 80047d0:	4f11      	ldr	r7, [pc, #68]	@ (8004818 <SHA256_Init+0x54>)
 80047d2:	4e12      	ldr	r6, [pc, #72]	@ (800481c <SHA256_Init+0x58>)
 80047d4:	4d12      	ldr	r5, [pc, #72]	@ (8004820 <SHA256_Init+0x5c>)
 80047d6:	4c13      	ldr	r4, [pc, #76]	@ (8004824 <SHA256_Init+0x60>)
 80047d8:	6543      	str	r3, [r0, #84]	@ 0x54
 80047da:	f028 0806 	bic.w	r8, r8, #6
 80047de:	2300      	movs	r3, #0
 80047e0:	f8df c04c 	ldr.w	ip, [pc, #76]	@ 8004830 <SHA256_Init+0x6c>
 80047e4:	4910      	ldr	r1, [pc, #64]	@ (8004828 <SHA256_Init+0x64>)
 80047e6:	4a11      	ldr	r2, [pc, #68]	@ (800482c <SHA256_Init+0x68>)
 80047e8:	f880 8004 	strb.w	r8, [r0, #4]
 80047ec:	65c7      	str	r7, [r0, #92]	@ 0x5c
 80047ee:	6606      	str	r6, [r0, #96]	@ 0x60
 80047f0:	6645      	str	r5, [r0, #100]	@ 0x64
 80047f2:	6684      	str	r4, [r0, #104]	@ 0x68
 80047f4:	f8c0 c058 	str.w	ip, [r0, #88]	@ 0x58
 80047f8:	66c1      	str	r1, [r0, #108]	@ 0x6c
 80047fa:	6702      	str	r2, [r0, #112]	@ 0x70
 80047fc:	64c3      	str	r3, [r0, #76]	@ 0x4c
 80047fe:	6503      	str	r3, [r0, #80]	@ 0x50
 8004800:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8004804:	4618      	mov	r0, r3
 8004806:	4770      	bx	lr
 8004808:	f640 70a3 	movw	r0, #4003	@ 0xfa3
 800480c:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8004810:	4770      	bx	lr
 8004812:	bf00      	nop
 8004814:	6a09e667 	.word	0x6a09e667
 8004818:	3c6ef372 	.word	0x3c6ef372
 800481c:	a54ff53a 	.word	0xa54ff53a
 8004820:	510e527f 	.word	0x510e527f
 8004824:	9b05688c 	.word	0x9b05688c
 8004828:	1f83d9ab 	.word	0x1f83d9ab
 800482c:	5be0cd19 	.word	0x5be0cd19
 8004830:	bb67ae85 	.word	0xbb67ae85

08004834 <SHA256_Append>:
 8004834:	b538      	push	{r3, r4, r5, lr}
 8004836:	b158      	cbz	r0, 8004850 <SHA256_Append+0x1c>
 8004838:	b151      	cbz	r1, 8004850 <SHA256_Append+0x1c>
 800483a:	2a00      	cmp	r2, #0
 800483c:	db08      	blt.n	8004850 <SHA256_Append+0x1c>
 800483e:	7903      	ldrb	r3, [r0, #4]
 8004840:	f003 0304 	and.w	r3, r3, #4
 8004844:	f003 04ff 	and.w	r4, r3, #255	@ 0xff
 8004848:	b12b      	cbz	r3, 8004856 <SHA256_Append+0x22>
 800484a:	f640 70a1 	movw	r0, #4001	@ 0xfa1
 800484e:	bd38      	pop	{r3, r4, r5, pc}
 8004850:	f640 70a3 	movw	r0, #4003	@ 0xfa3
 8004854:	bd38      	pop	{r3, r4, r5, pc}
 8004856:	f7ff ff47 	bl	80046e8 <SHA256Update>
 800485a:	4620      	mov	r0, r4
 800485c:	bd38      	pop	{r3, r4, r5, pc}
 800485e:	bf00      	nop

08004860 <SHA256Final>:
 8004860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004864:	f8d0 e050 	ldr.w	lr, [r0, #80]	@ 0x50
 8004868:	4680      	mov	r8, r0
 800486a:	6cc0      	ldr	r0, [r0, #76]	@ 0x4c
 800486c:	2400      	movs	r4, #0
 800486e:	ea44 0600 	orr.w	r6, r4, r0
 8004872:	08f2      	lsrs	r2, r6, #3
 8004874:	b085      	sub	sp, #20
 8004876:	ea42 724e 	orr.w	r2, r2, lr, lsl #29
 800487a:	ea4f 03de 	mov.w	r3, lr, lsr #3
 800487e:	263f      	movs	r6, #63	@ 0x3f
 8004880:	2700      	movs	r7, #0
 8004882:	4016      	ands	r6, r2
 8004884:	ea4f 4910 	mov.w	r9, r0, lsr #16
 8004888:	401f      	ands	r7, r3
 800488a:	f8cd 9004 	str.w	r9, [sp, #4]
 800488e:	2f00      	cmp	r7, #0
 8004890:	bf08      	it	eq
 8004892:	2e38      	cmpeq	r6, #56	@ 0x38
 8004894:	4446      	add	r6, r8
 8004896:	ea4f 6b1e 	mov.w	fp, lr, lsr #24
 800489a:	ea4f 4a1e 	mov.w	sl, lr, lsr #16
 800489e:	ea4f 6c10 	mov.w	ip, r0, lsr #24
 80048a2:	f88d e00b 	strb.w	lr, [sp, #11]
 80048a6:	4689      	mov	r9, r1
 80048a8:	ea4f 2e1e 	mov.w	lr, lr, lsr #8
 80048ac:	f88d 000f 	strb.w	r0, [sp, #15]
 80048b0:	9901      	ldr	r1, [sp, #4]
 80048b2:	f88d b008 	strb.w	fp, [sp, #8]
 80048b6:	ea4f 2010 	mov.w	r0, r0, lsr #8
 80048ba:	f04f 0380 	mov.w	r3, #128	@ 0x80
 80048be:	f88d a009 	strb.w	sl, [sp, #9]
 80048c2:	f88d e00a 	strb.w	lr, [sp, #10]
 80048c6:	f88d c00c 	strb.w	ip, [sp, #12]
 80048ca:	f88d 100d 	strb.w	r1, [sp, #13]
 80048ce:	f88d 000e 	strb.w	r0, [sp, #14]
 80048d2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80048d6:	7333      	strb	r3, [r6, #12]
 80048d8:	d25f      	bcs.n	800499a <SHA256Final+0x13a>
 80048da:	2a36      	cmp	r2, #54	@ 0x36
 80048dc:	dc07      	bgt.n	80048ee <SHA256Final+0x8e>
 80048de:	f102 000d 	add.w	r0, r2, #13
 80048e2:	4621      	mov	r1, r4
 80048e4:	4440      	add	r0, r8
 80048e6:	f1c2 0237 	rsb	r2, r2, #55	@ 0x37
 80048ea:	f001 f80f 	bl	800590c <memset>
 80048ee:	ae02      	add	r6, sp, #8
 80048f0:	4633      	mov	r3, r6
 80048f2:	cb03      	ldmia	r3!, {r0, r1}
 80048f4:	f108 0554 	add.w	r5, r8, #84	@ 0x54
 80048f8:	f108 040c 	add.w	r4, r8, #12
 80048fc:	f8c8 0044 	str.w	r0, [r8, #68]	@ 0x44
 8004900:	f8c8 1048 	str.w	r1, [r8, #72]	@ 0x48
 8004904:	4628      	mov	r0, r5
 8004906:	4621      	mov	r1, r4
 8004908:	f7ff fc98 	bl	800423c <SHA256Transform>
 800490c:	f8d8 3054 	ldr.w	r3, [r8, #84]	@ 0x54
 8004910:	ba1b      	rev	r3, r3
 8004912:	f8c9 3000 	str.w	r3, [r9]
 8004916:	f8d8 3058 	ldr.w	r3, [r8, #88]	@ 0x58
 800491a:	ba1b      	rev	r3, r3
 800491c:	f8c9 3004 	str.w	r3, [r9, #4]
 8004920:	f8d8 305c 	ldr.w	r3, [r8, #92]	@ 0x5c
 8004924:	ba1b      	rev	r3, r3
 8004926:	f8c9 3008 	str.w	r3, [r9, #8]
 800492a:	f8d8 3060 	ldr.w	r3, [r8, #96]	@ 0x60
 800492e:	ba1b      	rev	r3, r3
 8004930:	f8c9 300c 	str.w	r3, [r9, #12]
 8004934:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 8004938:	ba1b      	rev	r3, r3
 800493a:	f8c9 3010 	str.w	r3, [r9, #16]
 800493e:	f8d8 3068 	ldr.w	r3, [r8, #104]	@ 0x68
 8004942:	ba1b      	rev	r3, r3
 8004944:	f8c9 3014 	str.w	r3, [r9, #20]
 8004948:	f8d8 306c 	ldr.w	r3, [r8, #108]	@ 0x6c
 800494c:	ba1b      	rev	r3, r3
 800494e:	f8c9 3018 	str.w	r3, [r9, #24]
 8004952:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8004956:	ba1b      	rev	r3, r3
 8004958:	f8c9 301c 	str.w	r3, [r9, #28]
 800495c:	4620      	mov	r0, r4
 800495e:	2100      	movs	r1, #0
 8004960:	2240      	movs	r2, #64	@ 0x40
 8004962:	f000 ffd3 	bl	800590c <memset>
 8004966:	4628      	mov	r0, r5
 8004968:	2100      	movs	r1, #0
 800496a:	2220      	movs	r2, #32
 800496c:	f000 ffce 	bl	800590c <memset>
 8004970:	2300      	movs	r3, #0
 8004972:	f888 304c 	strb.w	r3, [r8, #76]	@ 0x4c
 8004976:	f888 304d 	strb.w	r3, [r8, #77]	@ 0x4d
 800497a:	f888 304e 	strb.w	r3, [r8, #78]	@ 0x4e
 800497e:	f888 304f 	strb.w	r3, [r8, #79]	@ 0x4f
 8004982:	f888 3050 	strb.w	r3, [r8, #80]	@ 0x50
 8004986:	f888 3051 	strb.w	r3, [r8, #81]	@ 0x51
 800498a:	f888 3052 	strb.w	r3, [r8, #82]	@ 0x52
 800498e:	f888 3053 	strb.w	r3, [r8, #83]	@ 0x53
 8004992:	6073      	str	r3, [r6, #4]
 8004994:	b005      	add	sp, #20
 8004996:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800499a:	2a3f      	cmp	r2, #63	@ 0x3f
 800499c:	d007      	beq.n	80049ae <SHA256Final+0x14e>
 800499e:	f102 000d 	add.w	r0, r2, #13
 80049a2:	4621      	mov	r1, r4
 80049a4:	4440      	add	r0, r8
 80049a6:	f1c2 023f 	rsb	r2, r2, #63	@ 0x3f
 80049aa:	f000 ffaf 	bl	800590c <memset>
 80049ae:	f108 040c 	add.w	r4, r8, #12
 80049b2:	f108 0554 	add.w	r5, r8, #84	@ 0x54
 80049b6:	4628      	mov	r0, r5
 80049b8:	4621      	mov	r1, r4
 80049ba:	f7ff fc3f 	bl	800423c <SHA256Transform>
 80049be:	ae02      	add	r6, sp, #8
 80049c0:	2100      	movs	r1, #0
 80049c2:	4620      	mov	r0, r4
 80049c4:	2238      	movs	r2, #56	@ 0x38
 80049c6:	f000 ffa1 	bl	800590c <memset>
 80049ca:	4633      	mov	r3, r6
 80049cc:	cb03      	ldmia	r3!, {r0, r1}
 80049ce:	e795      	b.n	80048fc <SHA256Final+0x9c>

080049d0 <SHA256_Finish>:
 80049d0:	b570      	push	{r4, r5, r6, lr}
 80049d2:	460d      	mov	r5, r1
 80049d4:	b08a      	sub	sp, #40	@ 0x28
 80049d6:	4606      	mov	r6, r0
 80049d8:	b148      	cbz	r0, 80049ee <SHA256_Finish+0x1e>
 80049da:	b141      	cbz	r1, 80049ee <SHA256_Finish+0x1e>
 80049dc:	b13a      	cbz	r2, 80049ee <SHA256_Finish+0x1e>
 80049de:	6883      	ldr	r3, [r0, #8]
 80049e0:	3b01      	subs	r3, #1
 80049e2:	2b1f      	cmp	r3, #31
 80049e4:	d907      	bls.n	80049f6 <SHA256_Finish+0x26>
 80049e6:	f640 70a2 	movw	r0, #4002	@ 0xfa2
 80049ea:	b00a      	add	sp, #40	@ 0x28
 80049ec:	bd70      	pop	{r4, r5, r6, pc}
 80049ee:	f640 70a3 	movw	r0, #4003	@ 0xfa3
 80049f2:	b00a      	add	sp, #40	@ 0x28
 80049f4:	bd70      	pop	{r4, r5, r6, pc}
 80049f6:	7903      	ldrb	r3, [r0, #4]
 80049f8:	f043 0304 	orr.w	r3, r3, #4
 80049fc:	7103      	strb	r3, [r0, #4]
 80049fe:	a902      	add	r1, sp, #8
 8004a00:	9201      	str	r2, [sp, #4]
 8004a02:	f7ff ff2d 	bl	8004860 <SHA256Final>
 8004a06:	68b4      	ldr	r4, [r6, #8]
 8004a08:	9a01      	ldr	r2, [sp, #4]
 8004a0a:	2c00      	cmp	r4, #0
 8004a0c:	dd07      	ble.n	8004a1e <SHA256_Finish+0x4e>
 8004a0e:	2300      	movs	r3, #0
 8004a10:	a902      	add	r1, sp, #8
 8004a12:	5ccc      	ldrb	r4, [r1, r3]
 8004a14:	54ec      	strb	r4, [r5, r3]
 8004a16:	68b4      	ldr	r4, [r6, #8]
 8004a18:	3301      	adds	r3, #1
 8004a1a:	42a3      	cmp	r3, r4
 8004a1c:	dbf8      	blt.n	8004a10 <SHA256_Finish+0x40>
 8004a1e:	6014      	str	r4, [r2, #0]
 8004a20:	2000      	movs	r0, #0
 8004a22:	e7e6      	b.n	80049f2 <SHA256_Finish+0x22>

08004a24 <__cvt>:
 8004a24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a28:	b088      	sub	sp, #32
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	461d      	mov	r5, r3
 8004a2e:	4614      	mov	r4, r2
 8004a30:	bfbc      	itt	lt
 8004a32:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004a36:	4614      	movlt	r4, r2
 8004a38:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004a3a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004a3c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004a40:	bfb6      	itet	lt
 8004a42:	461d      	movlt	r5, r3
 8004a44:	2300      	movge	r3, #0
 8004a46:	232d      	movlt	r3, #45	@ 0x2d
 8004a48:	7013      	strb	r3, [r2, #0]
 8004a4a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004a4c:	f023 0820 	bic.w	r8, r3, #32
 8004a50:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004a54:	d005      	beq.n	8004a62 <__cvt+0x3e>
 8004a56:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004a5a:	d100      	bne.n	8004a5e <__cvt+0x3a>
 8004a5c:	3601      	adds	r6, #1
 8004a5e:	2302      	movs	r3, #2
 8004a60:	e000      	b.n	8004a64 <__cvt+0x40>
 8004a62:	2303      	movs	r3, #3
 8004a64:	aa07      	add	r2, sp, #28
 8004a66:	9204      	str	r2, [sp, #16]
 8004a68:	aa06      	add	r2, sp, #24
 8004a6a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004a6e:	e9cd 3600 	strd	r3, r6, [sp]
 8004a72:	4622      	mov	r2, r4
 8004a74:	462b      	mov	r3, r5
 8004a76:	f001 f85f 	bl	8005b38 <_dtoa_r>
 8004a7a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004a7e:	4607      	mov	r7, r0
 8004a80:	d119      	bne.n	8004ab6 <__cvt+0x92>
 8004a82:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004a84:	07db      	lsls	r3, r3, #31
 8004a86:	d50e      	bpl.n	8004aa6 <__cvt+0x82>
 8004a88:	eb00 0906 	add.w	r9, r0, r6
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	2300      	movs	r3, #0
 8004a90:	4620      	mov	r0, r4
 8004a92:	4629      	mov	r1, r5
 8004a94:	f7fc f850 	bl	8000b38 <__aeabi_dcmpeq>
 8004a98:	b108      	cbz	r0, 8004a9e <__cvt+0x7a>
 8004a9a:	f8cd 901c 	str.w	r9, [sp, #28]
 8004a9e:	2230      	movs	r2, #48	@ 0x30
 8004aa0:	9b07      	ldr	r3, [sp, #28]
 8004aa2:	454b      	cmp	r3, r9
 8004aa4:	d31e      	bcc.n	8004ae4 <__cvt+0xc0>
 8004aa6:	9b07      	ldr	r3, [sp, #28]
 8004aa8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004aaa:	1bdb      	subs	r3, r3, r7
 8004aac:	4638      	mov	r0, r7
 8004aae:	6013      	str	r3, [r2, #0]
 8004ab0:	b008      	add	sp, #32
 8004ab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ab6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004aba:	eb00 0906 	add.w	r9, r0, r6
 8004abe:	d1e5      	bne.n	8004a8c <__cvt+0x68>
 8004ac0:	7803      	ldrb	r3, [r0, #0]
 8004ac2:	2b30      	cmp	r3, #48	@ 0x30
 8004ac4:	d10a      	bne.n	8004adc <__cvt+0xb8>
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	2300      	movs	r3, #0
 8004aca:	4620      	mov	r0, r4
 8004acc:	4629      	mov	r1, r5
 8004ace:	f7fc f833 	bl	8000b38 <__aeabi_dcmpeq>
 8004ad2:	b918      	cbnz	r0, 8004adc <__cvt+0xb8>
 8004ad4:	f1c6 0601 	rsb	r6, r6, #1
 8004ad8:	f8ca 6000 	str.w	r6, [sl]
 8004adc:	f8da 3000 	ldr.w	r3, [sl]
 8004ae0:	4499      	add	r9, r3
 8004ae2:	e7d3      	b.n	8004a8c <__cvt+0x68>
 8004ae4:	1c59      	adds	r1, r3, #1
 8004ae6:	9107      	str	r1, [sp, #28]
 8004ae8:	701a      	strb	r2, [r3, #0]
 8004aea:	e7d9      	b.n	8004aa0 <__cvt+0x7c>

08004aec <__exponent>:
 8004aec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004aee:	2900      	cmp	r1, #0
 8004af0:	bfba      	itte	lt
 8004af2:	4249      	neglt	r1, r1
 8004af4:	232d      	movlt	r3, #45	@ 0x2d
 8004af6:	232b      	movge	r3, #43	@ 0x2b
 8004af8:	2909      	cmp	r1, #9
 8004afa:	7002      	strb	r2, [r0, #0]
 8004afc:	7043      	strb	r3, [r0, #1]
 8004afe:	dd29      	ble.n	8004b54 <__exponent+0x68>
 8004b00:	f10d 0307 	add.w	r3, sp, #7
 8004b04:	461d      	mov	r5, r3
 8004b06:	270a      	movs	r7, #10
 8004b08:	461a      	mov	r2, r3
 8004b0a:	fbb1 f6f7 	udiv	r6, r1, r7
 8004b0e:	fb07 1416 	mls	r4, r7, r6, r1
 8004b12:	3430      	adds	r4, #48	@ 0x30
 8004b14:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004b18:	460c      	mov	r4, r1
 8004b1a:	2c63      	cmp	r4, #99	@ 0x63
 8004b1c:	f103 33ff 	add.w	r3, r3, #4294967295
 8004b20:	4631      	mov	r1, r6
 8004b22:	dcf1      	bgt.n	8004b08 <__exponent+0x1c>
 8004b24:	3130      	adds	r1, #48	@ 0x30
 8004b26:	1e94      	subs	r4, r2, #2
 8004b28:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004b2c:	1c41      	adds	r1, r0, #1
 8004b2e:	4623      	mov	r3, r4
 8004b30:	42ab      	cmp	r3, r5
 8004b32:	d30a      	bcc.n	8004b4a <__exponent+0x5e>
 8004b34:	f10d 0309 	add.w	r3, sp, #9
 8004b38:	1a9b      	subs	r3, r3, r2
 8004b3a:	42ac      	cmp	r4, r5
 8004b3c:	bf88      	it	hi
 8004b3e:	2300      	movhi	r3, #0
 8004b40:	3302      	adds	r3, #2
 8004b42:	4403      	add	r3, r0
 8004b44:	1a18      	subs	r0, r3, r0
 8004b46:	b003      	add	sp, #12
 8004b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b4a:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004b4e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004b52:	e7ed      	b.n	8004b30 <__exponent+0x44>
 8004b54:	2330      	movs	r3, #48	@ 0x30
 8004b56:	3130      	adds	r1, #48	@ 0x30
 8004b58:	7083      	strb	r3, [r0, #2]
 8004b5a:	70c1      	strb	r1, [r0, #3]
 8004b5c:	1d03      	adds	r3, r0, #4
 8004b5e:	e7f1      	b.n	8004b44 <__exponent+0x58>

08004b60 <_printf_float>:
 8004b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b64:	b091      	sub	sp, #68	@ 0x44
 8004b66:	460c      	mov	r4, r1
 8004b68:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004b6c:	4616      	mov	r6, r2
 8004b6e:	461f      	mov	r7, r3
 8004b70:	4605      	mov	r5, r0
 8004b72:	f000 fed3 	bl	800591c <_localeconv_r>
 8004b76:	6803      	ldr	r3, [r0, #0]
 8004b78:	9308      	str	r3, [sp, #32]
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f7fb fbb0 	bl	80002e0 <strlen>
 8004b80:	2300      	movs	r3, #0
 8004b82:	930e      	str	r3, [sp, #56]	@ 0x38
 8004b84:	f8d8 3000 	ldr.w	r3, [r8]
 8004b88:	9009      	str	r0, [sp, #36]	@ 0x24
 8004b8a:	3307      	adds	r3, #7
 8004b8c:	f023 0307 	bic.w	r3, r3, #7
 8004b90:	f103 0208 	add.w	r2, r3, #8
 8004b94:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004b98:	f8d4 b000 	ldr.w	fp, [r4]
 8004b9c:	f8c8 2000 	str.w	r2, [r8]
 8004ba0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004ba4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004ba8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004baa:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004bae:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004bb2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004bb6:	4b9d      	ldr	r3, [pc, #628]	@ (8004e2c <_printf_float+0x2cc>)
 8004bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8004bbc:	f7fb ffee 	bl	8000b9c <__aeabi_dcmpun>
 8004bc0:	bb70      	cbnz	r0, 8004c20 <_printf_float+0xc0>
 8004bc2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004bc6:	4b99      	ldr	r3, [pc, #612]	@ (8004e2c <_printf_float+0x2cc>)
 8004bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8004bcc:	f7fb ffc8 	bl	8000b60 <__aeabi_dcmple>
 8004bd0:	bb30      	cbnz	r0, 8004c20 <_printf_float+0xc0>
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	4640      	mov	r0, r8
 8004bd8:	4649      	mov	r1, r9
 8004bda:	f7fb ffb7 	bl	8000b4c <__aeabi_dcmplt>
 8004bde:	b110      	cbz	r0, 8004be6 <_printf_float+0x86>
 8004be0:	232d      	movs	r3, #45	@ 0x2d
 8004be2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004be6:	4a92      	ldr	r2, [pc, #584]	@ (8004e30 <_printf_float+0x2d0>)
 8004be8:	4b92      	ldr	r3, [pc, #584]	@ (8004e34 <_printf_float+0x2d4>)
 8004bea:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004bee:	bf8c      	ite	hi
 8004bf0:	4690      	movhi	r8, r2
 8004bf2:	4698      	movls	r8, r3
 8004bf4:	2303      	movs	r3, #3
 8004bf6:	6123      	str	r3, [r4, #16]
 8004bf8:	f02b 0304 	bic.w	r3, fp, #4
 8004bfc:	6023      	str	r3, [r4, #0]
 8004bfe:	f04f 0900 	mov.w	r9, #0
 8004c02:	9700      	str	r7, [sp, #0]
 8004c04:	4633      	mov	r3, r6
 8004c06:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004c08:	4621      	mov	r1, r4
 8004c0a:	4628      	mov	r0, r5
 8004c0c:	f000 f9d4 	bl	8004fb8 <_printf_common>
 8004c10:	3001      	adds	r0, #1
 8004c12:	f040 808f 	bne.w	8004d34 <_printf_float+0x1d4>
 8004c16:	f04f 30ff 	mov.w	r0, #4294967295
 8004c1a:	b011      	add	sp, #68	@ 0x44
 8004c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c20:	4642      	mov	r2, r8
 8004c22:	464b      	mov	r3, r9
 8004c24:	4640      	mov	r0, r8
 8004c26:	4649      	mov	r1, r9
 8004c28:	f7fb ffb8 	bl	8000b9c <__aeabi_dcmpun>
 8004c2c:	b140      	cbz	r0, 8004c40 <_printf_float+0xe0>
 8004c2e:	464b      	mov	r3, r9
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	bfbc      	itt	lt
 8004c34:	232d      	movlt	r3, #45	@ 0x2d
 8004c36:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004c3a:	4a7f      	ldr	r2, [pc, #508]	@ (8004e38 <_printf_float+0x2d8>)
 8004c3c:	4b7f      	ldr	r3, [pc, #508]	@ (8004e3c <_printf_float+0x2dc>)
 8004c3e:	e7d4      	b.n	8004bea <_printf_float+0x8a>
 8004c40:	6863      	ldr	r3, [r4, #4]
 8004c42:	1c5a      	adds	r2, r3, #1
 8004c44:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004c48:	d13f      	bne.n	8004cca <_printf_float+0x16a>
 8004c4a:	2306      	movs	r3, #6
 8004c4c:	6063      	str	r3, [r4, #4]
 8004c4e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004c52:	2200      	movs	r2, #0
 8004c54:	6023      	str	r3, [r4, #0]
 8004c56:	9206      	str	r2, [sp, #24]
 8004c58:	aa0e      	add	r2, sp, #56	@ 0x38
 8004c5a:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004c5e:	aa0d      	add	r2, sp, #52	@ 0x34
 8004c60:	9203      	str	r2, [sp, #12]
 8004c62:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004c66:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004c6a:	6863      	ldr	r3, [r4, #4]
 8004c6c:	9300      	str	r3, [sp, #0]
 8004c6e:	4642      	mov	r2, r8
 8004c70:	464b      	mov	r3, r9
 8004c72:	4628      	mov	r0, r5
 8004c74:	910a      	str	r1, [sp, #40]	@ 0x28
 8004c76:	f7ff fed5 	bl	8004a24 <__cvt>
 8004c7a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004c7c:	2947      	cmp	r1, #71	@ 0x47
 8004c7e:	4680      	mov	r8, r0
 8004c80:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004c82:	d128      	bne.n	8004cd6 <_printf_float+0x176>
 8004c84:	1cc8      	adds	r0, r1, #3
 8004c86:	db02      	blt.n	8004c8e <_printf_float+0x12e>
 8004c88:	6863      	ldr	r3, [r4, #4]
 8004c8a:	4299      	cmp	r1, r3
 8004c8c:	dd40      	ble.n	8004d10 <_printf_float+0x1b0>
 8004c8e:	f1aa 0a02 	sub.w	sl, sl, #2
 8004c92:	fa5f fa8a 	uxtb.w	sl, sl
 8004c96:	3901      	subs	r1, #1
 8004c98:	4652      	mov	r2, sl
 8004c9a:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004c9e:	910d      	str	r1, [sp, #52]	@ 0x34
 8004ca0:	f7ff ff24 	bl	8004aec <__exponent>
 8004ca4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004ca6:	1813      	adds	r3, r2, r0
 8004ca8:	2a01      	cmp	r2, #1
 8004caa:	4681      	mov	r9, r0
 8004cac:	6123      	str	r3, [r4, #16]
 8004cae:	dc02      	bgt.n	8004cb6 <_printf_float+0x156>
 8004cb0:	6822      	ldr	r2, [r4, #0]
 8004cb2:	07d2      	lsls	r2, r2, #31
 8004cb4:	d501      	bpl.n	8004cba <_printf_float+0x15a>
 8004cb6:	3301      	adds	r3, #1
 8004cb8:	6123      	str	r3, [r4, #16]
 8004cba:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d09f      	beq.n	8004c02 <_printf_float+0xa2>
 8004cc2:	232d      	movs	r3, #45	@ 0x2d
 8004cc4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004cc8:	e79b      	b.n	8004c02 <_printf_float+0xa2>
 8004cca:	2947      	cmp	r1, #71	@ 0x47
 8004ccc:	d1bf      	bne.n	8004c4e <_printf_float+0xee>
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d1bd      	bne.n	8004c4e <_printf_float+0xee>
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e7ba      	b.n	8004c4c <_printf_float+0xec>
 8004cd6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004cda:	d9dc      	bls.n	8004c96 <_printf_float+0x136>
 8004cdc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004ce0:	d118      	bne.n	8004d14 <_printf_float+0x1b4>
 8004ce2:	2900      	cmp	r1, #0
 8004ce4:	6863      	ldr	r3, [r4, #4]
 8004ce6:	dd0b      	ble.n	8004d00 <_printf_float+0x1a0>
 8004ce8:	6121      	str	r1, [r4, #16]
 8004cea:	b913      	cbnz	r3, 8004cf2 <_printf_float+0x192>
 8004cec:	6822      	ldr	r2, [r4, #0]
 8004cee:	07d0      	lsls	r0, r2, #31
 8004cf0:	d502      	bpl.n	8004cf8 <_printf_float+0x198>
 8004cf2:	3301      	adds	r3, #1
 8004cf4:	440b      	add	r3, r1
 8004cf6:	6123      	str	r3, [r4, #16]
 8004cf8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004cfa:	f04f 0900 	mov.w	r9, #0
 8004cfe:	e7dc      	b.n	8004cba <_printf_float+0x15a>
 8004d00:	b913      	cbnz	r3, 8004d08 <_printf_float+0x1a8>
 8004d02:	6822      	ldr	r2, [r4, #0]
 8004d04:	07d2      	lsls	r2, r2, #31
 8004d06:	d501      	bpl.n	8004d0c <_printf_float+0x1ac>
 8004d08:	3302      	adds	r3, #2
 8004d0a:	e7f4      	b.n	8004cf6 <_printf_float+0x196>
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	e7f2      	b.n	8004cf6 <_printf_float+0x196>
 8004d10:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004d14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004d16:	4299      	cmp	r1, r3
 8004d18:	db05      	blt.n	8004d26 <_printf_float+0x1c6>
 8004d1a:	6823      	ldr	r3, [r4, #0]
 8004d1c:	6121      	str	r1, [r4, #16]
 8004d1e:	07d8      	lsls	r0, r3, #31
 8004d20:	d5ea      	bpl.n	8004cf8 <_printf_float+0x198>
 8004d22:	1c4b      	adds	r3, r1, #1
 8004d24:	e7e7      	b.n	8004cf6 <_printf_float+0x196>
 8004d26:	2900      	cmp	r1, #0
 8004d28:	bfd4      	ite	le
 8004d2a:	f1c1 0202 	rsble	r2, r1, #2
 8004d2e:	2201      	movgt	r2, #1
 8004d30:	4413      	add	r3, r2
 8004d32:	e7e0      	b.n	8004cf6 <_printf_float+0x196>
 8004d34:	6823      	ldr	r3, [r4, #0]
 8004d36:	055a      	lsls	r2, r3, #21
 8004d38:	d407      	bmi.n	8004d4a <_printf_float+0x1ea>
 8004d3a:	6923      	ldr	r3, [r4, #16]
 8004d3c:	4642      	mov	r2, r8
 8004d3e:	4631      	mov	r1, r6
 8004d40:	4628      	mov	r0, r5
 8004d42:	47b8      	blx	r7
 8004d44:	3001      	adds	r0, #1
 8004d46:	d12b      	bne.n	8004da0 <_printf_float+0x240>
 8004d48:	e765      	b.n	8004c16 <_printf_float+0xb6>
 8004d4a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004d4e:	f240 80dd 	bls.w	8004f0c <_printf_float+0x3ac>
 8004d52:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004d56:	2200      	movs	r2, #0
 8004d58:	2300      	movs	r3, #0
 8004d5a:	f7fb feed 	bl	8000b38 <__aeabi_dcmpeq>
 8004d5e:	2800      	cmp	r0, #0
 8004d60:	d033      	beq.n	8004dca <_printf_float+0x26a>
 8004d62:	4a37      	ldr	r2, [pc, #220]	@ (8004e40 <_printf_float+0x2e0>)
 8004d64:	2301      	movs	r3, #1
 8004d66:	4631      	mov	r1, r6
 8004d68:	4628      	mov	r0, r5
 8004d6a:	47b8      	blx	r7
 8004d6c:	3001      	adds	r0, #1
 8004d6e:	f43f af52 	beq.w	8004c16 <_printf_float+0xb6>
 8004d72:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004d76:	4543      	cmp	r3, r8
 8004d78:	db02      	blt.n	8004d80 <_printf_float+0x220>
 8004d7a:	6823      	ldr	r3, [r4, #0]
 8004d7c:	07d8      	lsls	r0, r3, #31
 8004d7e:	d50f      	bpl.n	8004da0 <_printf_float+0x240>
 8004d80:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004d84:	4631      	mov	r1, r6
 8004d86:	4628      	mov	r0, r5
 8004d88:	47b8      	blx	r7
 8004d8a:	3001      	adds	r0, #1
 8004d8c:	f43f af43 	beq.w	8004c16 <_printf_float+0xb6>
 8004d90:	f04f 0900 	mov.w	r9, #0
 8004d94:	f108 38ff 	add.w	r8, r8, #4294967295
 8004d98:	f104 0a1a 	add.w	sl, r4, #26
 8004d9c:	45c8      	cmp	r8, r9
 8004d9e:	dc09      	bgt.n	8004db4 <_printf_float+0x254>
 8004da0:	6823      	ldr	r3, [r4, #0]
 8004da2:	079b      	lsls	r3, r3, #30
 8004da4:	f100 8103 	bmi.w	8004fae <_printf_float+0x44e>
 8004da8:	68e0      	ldr	r0, [r4, #12]
 8004daa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004dac:	4298      	cmp	r0, r3
 8004dae:	bfb8      	it	lt
 8004db0:	4618      	movlt	r0, r3
 8004db2:	e732      	b.n	8004c1a <_printf_float+0xba>
 8004db4:	2301      	movs	r3, #1
 8004db6:	4652      	mov	r2, sl
 8004db8:	4631      	mov	r1, r6
 8004dba:	4628      	mov	r0, r5
 8004dbc:	47b8      	blx	r7
 8004dbe:	3001      	adds	r0, #1
 8004dc0:	f43f af29 	beq.w	8004c16 <_printf_float+0xb6>
 8004dc4:	f109 0901 	add.w	r9, r9, #1
 8004dc8:	e7e8      	b.n	8004d9c <_printf_float+0x23c>
 8004dca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	dc39      	bgt.n	8004e44 <_printf_float+0x2e4>
 8004dd0:	4a1b      	ldr	r2, [pc, #108]	@ (8004e40 <_printf_float+0x2e0>)
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	4631      	mov	r1, r6
 8004dd6:	4628      	mov	r0, r5
 8004dd8:	47b8      	blx	r7
 8004dda:	3001      	adds	r0, #1
 8004ddc:	f43f af1b 	beq.w	8004c16 <_printf_float+0xb6>
 8004de0:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004de4:	ea59 0303 	orrs.w	r3, r9, r3
 8004de8:	d102      	bne.n	8004df0 <_printf_float+0x290>
 8004dea:	6823      	ldr	r3, [r4, #0]
 8004dec:	07d9      	lsls	r1, r3, #31
 8004dee:	d5d7      	bpl.n	8004da0 <_printf_float+0x240>
 8004df0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004df4:	4631      	mov	r1, r6
 8004df6:	4628      	mov	r0, r5
 8004df8:	47b8      	blx	r7
 8004dfa:	3001      	adds	r0, #1
 8004dfc:	f43f af0b 	beq.w	8004c16 <_printf_float+0xb6>
 8004e00:	f04f 0a00 	mov.w	sl, #0
 8004e04:	f104 0b1a 	add.w	fp, r4, #26
 8004e08:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004e0a:	425b      	negs	r3, r3
 8004e0c:	4553      	cmp	r3, sl
 8004e0e:	dc01      	bgt.n	8004e14 <_printf_float+0x2b4>
 8004e10:	464b      	mov	r3, r9
 8004e12:	e793      	b.n	8004d3c <_printf_float+0x1dc>
 8004e14:	2301      	movs	r3, #1
 8004e16:	465a      	mov	r2, fp
 8004e18:	4631      	mov	r1, r6
 8004e1a:	4628      	mov	r0, r5
 8004e1c:	47b8      	blx	r7
 8004e1e:	3001      	adds	r0, #1
 8004e20:	f43f aef9 	beq.w	8004c16 <_printf_float+0xb6>
 8004e24:	f10a 0a01 	add.w	sl, sl, #1
 8004e28:	e7ee      	b.n	8004e08 <_printf_float+0x2a8>
 8004e2a:	bf00      	nop
 8004e2c:	7fefffff 	.word	0x7fefffff
 8004e30:	08007c94 	.word	0x08007c94
 8004e34:	08007c90 	.word	0x08007c90
 8004e38:	08007c9c 	.word	0x08007c9c
 8004e3c:	08007c98 	.word	0x08007c98
 8004e40:	08007ca0 	.word	0x08007ca0
 8004e44:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004e46:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004e4a:	4553      	cmp	r3, sl
 8004e4c:	bfa8      	it	ge
 8004e4e:	4653      	movge	r3, sl
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	4699      	mov	r9, r3
 8004e54:	dc36      	bgt.n	8004ec4 <_printf_float+0x364>
 8004e56:	f04f 0b00 	mov.w	fp, #0
 8004e5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004e5e:	f104 021a 	add.w	r2, r4, #26
 8004e62:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004e64:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e66:	eba3 0309 	sub.w	r3, r3, r9
 8004e6a:	455b      	cmp	r3, fp
 8004e6c:	dc31      	bgt.n	8004ed2 <_printf_float+0x372>
 8004e6e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004e70:	459a      	cmp	sl, r3
 8004e72:	dc3a      	bgt.n	8004eea <_printf_float+0x38a>
 8004e74:	6823      	ldr	r3, [r4, #0]
 8004e76:	07da      	lsls	r2, r3, #31
 8004e78:	d437      	bmi.n	8004eea <_printf_float+0x38a>
 8004e7a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004e7c:	ebaa 0903 	sub.w	r9, sl, r3
 8004e80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004e82:	ebaa 0303 	sub.w	r3, sl, r3
 8004e86:	4599      	cmp	r9, r3
 8004e88:	bfa8      	it	ge
 8004e8a:	4699      	movge	r9, r3
 8004e8c:	f1b9 0f00 	cmp.w	r9, #0
 8004e90:	dc33      	bgt.n	8004efa <_printf_float+0x39a>
 8004e92:	f04f 0800 	mov.w	r8, #0
 8004e96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004e9a:	f104 0b1a 	add.w	fp, r4, #26
 8004e9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ea0:	ebaa 0303 	sub.w	r3, sl, r3
 8004ea4:	eba3 0309 	sub.w	r3, r3, r9
 8004ea8:	4543      	cmp	r3, r8
 8004eaa:	f77f af79 	ble.w	8004da0 <_printf_float+0x240>
 8004eae:	2301      	movs	r3, #1
 8004eb0:	465a      	mov	r2, fp
 8004eb2:	4631      	mov	r1, r6
 8004eb4:	4628      	mov	r0, r5
 8004eb6:	47b8      	blx	r7
 8004eb8:	3001      	adds	r0, #1
 8004eba:	f43f aeac 	beq.w	8004c16 <_printf_float+0xb6>
 8004ebe:	f108 0801 	add.w	r8, r8, #1
 8004ec2:	e7ec      	b.n	8004e9e <_printf_float+0x33e>
 8004ec4:	4642      	mov	r2, r8
 8004ec6:	4631      	mov	r1, r6
 8004ec8:	4628      	mov	r0, r5
 8004eca:	47b8      	blx	r7
 8004ecc:	3001      	adds	r0, #1
 8004ece:	d1c2      	bne.n	8004e56 <_printf_float+0x2f6>
 8004ed0:	e6a1      	b.n	8004c16 <_printf_float+0xb6>
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	4631      	mov	r1, r6
 8004ed6:	4628      	mov	r0, r5
 8004ed8:	920a      	str	r2, [sp, #40]	@ 0x28
 8004eda:	47b8      	blx	r7
 8004edc:	3001      	adds	r0, #1
 8004ede:	f43f ae9a 	beq.w	8004c16 <_printf_float+0xb6>
 8004ee2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004ee4:	f10b 0b01 	add.w	fp, fp, #1
 8004ee8:	e7bb      	b.n	8004e62 <_printf_float+0x302>
 8004eea:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004eee:	4631      	mov	r1, r6
 8004ef0:	4628      	mov	r0, r5
 8004ef2:	47b8      	blx	r7
 8004ef4:	3001      	adds	r0, #1
 8004ef6:	d1c0      	bne.n	8004e7a <_printf_float+0x31a>
 8004ef8:	e68d      	b.n	8004c16 <_printf_float+0xb6>
 8004efa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004efc:	464b      	mov	r3, r9
 8004efe:	4442      	add	r2, r8
 8004f00:	4631      	mov	r1, r6
 8004f02:	4628      	mov	r0, r5
 8004f04:	47b8      	blx	r7
 8004f06:	3001      	adds	r0, #1
 8004f08:	d1c3      	bne.n	8004e92 <_printf_float+0x332>
 8004f0a:	e684      	b.n	8004c16 <_printf_float+0xb6>
 8004f0c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004f10:	f1ba 0f01 	cmp.w	sl, #1
 8004f14:	dc01      	bgt.n	8004f1a <_printf_float+0x3ba>
 8004f16:	07db      	lsls	r3, r3, #31
 8004f18:	d536      	bpl.n	8004f88 <_printf_float+0x428>
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	4642      	mov	r2, r8
 8004f1e:	4631      	mov	r1, r6
 8004f20:	4628      	mov	r0, r5
 8004f22:	47b8      	blx	r7
 8004f24:	3001      	adds	r0, #1
 8004f26:	f43f ae76 	beq.w	8004c16 <_printf_float+0xb6>
 8004f2a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004f2e:	4631      	mov	r1, r6
 8004f30:	4628      	mov	r0, r5
 8004f32:	47b8      	blx	r7
 8004f34:	3001      	adds	r0, #1
 8004f36:	f43f ae6e 	beq.w	8004c16 <_printf_float+0xb6>
 8004f3a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004f3e:	2200      	movs	r2, #0
 8004f40:	2300      	movs	r3, #0
 8004f42:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004f46:	f7fb fdf7 	bl	8000b38 <__aeabi_dcmpeq>
 8004f4a:	b9c0      	cbnz	r0, 8004f7e <_printf_float+0x41e>
 8004f4c:	4653      	mov	r3, sl
 8004f4e:	f108 0201 	add.w	r2, r8, #1
 8004f52:	4631      	mov	r1, r6
 8004f54:	4628      	mov	r0, r5
 8004f56:	47b8      	blx	r7
 8004f58:	3001      	adds	r0, #1
 8004f5a:	d10c      	bne.n	8004f76 <_printf_float+0x416>
 8004f5c:	e65b      	b.n	8004c16 <_printf_float+0xb6>
 8004f5e:	2301      	movs	r3, #1
 8004f60:	465a      	mov	r2, fp
 8004f62:	4631      	mov	r1, r6
 8004f64:	4628      	mov	r0, r5
 8004f66:	47b8      	blx	r7
 8004f68:	3001      	adds	r0, #1
 8004f6a:	f43f ae54 	beq.w	8004c16 <_printf_float+0xb6>
 8004f6e:	f108 0801 	add.w	r8, r8, #1
 8004f72:	45d0      	cmp	r8, sl
 8004f74:	dbf3      	blt.n	8004f5e <_printf_float+0x3fe>
 8004f76:	464b      	mov	r3, r9
 8004f78:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004f7c:	e6df      	b.n	8004d3e <_printf_float+0x1de>
 8004f7e:	f04f 0800 	mov.w	r8, #0
 8004f82:	f104 0b1a 	add.w	fp, r4, #26
 8004f86:	e7f4      	b.n	8004f72 <_printf_float+0x412>
 8004f88:	2301      	movs	r3, #1
 8004f8a:	4642      	mov	r2, r8
 8004f8c:	e7e1      	b.n	8004f52 <_printf_float+0x3f2>
 8004f8e:	2301      	movs	r3, #1
 8004f90:	464a      	mov	r2, r9
 8004f92:	4631      	mov	r1, r6
 8004f94:	4628      	mov	r0, r5
 8004f96:	47b8      	blx	r7
 8004f98:	3001      	adds	r0, #1
 8004f9a:	f43f ae3c 	beq.w	8004c16 <_printf_float+0xb6>
 8004f9e:	f108 0801 	add.w	r8, r8, #1
 8004fa2:	68e3      	ldr	r3, [r4, #12]
 8004fa4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004fa6:	1a5b      	subs	r3, r3, r1
 8004fa8:	4543      	cmp	r3, r8
 8004faa:	dcf0      	bgt.n	8004f8e <_printf_float+0x42e>
 8004fac:	e6fc      	b.n	8004da8 <_printf_float+0x248>
 8004fae:	f04f 0800 	mov.w	r8, #0
 8004fb2:	f104 0919 	add.w	r9, r4, #25
 8004fb6:	e7f4      	b.n	8004fa2 <_printf_float+0x442>

08004fb8 <_printf_common>:
 8004fb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fbc:	4616      	mov	r6, r2
 8004fbe:	4698      	mov	r8, r3
 8004fc0:	688a      	ldr	r2, [r1, #8]
 8004fc2:	690b      	ldr	r3, [r1, #16]
 8004fc4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	bfb8      	it	lt
 8004fcc:	4613      	movlt	r3, r2
 8004fce:	6033      	str	r3, [r6, #0]
 8004fd0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004fd4:	4607      	mov	r7, r0
 8004fd6:	460c      	mov	r4, r1
 8004fd8:	b10a      	cbz	r2, 8004fde <_printf_common+0x26>
 8004fda:	3301      	adds	r3, #1
 8004fdc:	6033      	str	r3, [r6, #0]
 8004fde:	6823      	ldr	r3, [r4, #0]
 8004fe0:	0699      	lsls	r1, r3, #26
 8004fe2:	bf42      	ittt	mi
 8004fe4:	6833      	ldrmi	r3, [r6, #0]
 8004fe6:	3302      	addmi	r3, #2
 8004fe8:	6033      	strmi	r3, [r6, #0]
 8004fea:	6825      	ldr	r5, [r4, #0]
 8004fec:	f015 0506 	ands.w	r5, r5, #6
 8004ff0:	d106      	bne.n	8005000 <_printf_common+0x48>
 8004ff2:	f104 0a19 	add.w	sl, r4, #25
 8004ff6:	68e3      	ldr	r3, [r4, #12]
 8004ff8:	6832      	ldr	r2, [r6, #0]
 8004ffa:	1a9b      	subs	r3, r3, r2
 8004ffc:	42ab      	cmp	r3, r5
 8004ffe:	dc26      	bgt.n	800504e <_printf_common+0x96>
 8005000:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005004:	6822      	ldr	r2, [r4, #0]
 8005006:	3b00      	subs	r3, #0
 8005008:	bf18      	it	ne
 800500a:	2301      	movne	r3, #1
 800500c:	0692      	lsls	r2, r2, #26
 800500e:	d42b      	bmi.n	8005068 <_printf_common+0xb0>
 8005010:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005014:	4641      	mov	r1, r8
 8005016:	4638      	mov	r0, r7
 8005018:	47c8      	blx	r9
 800501a:	3001      	adds	r0, #1
 800501c:	d01e      	beq.n	800505c <_printf_common+0xa4>
 800501e:	6823      	ldr	r3, [r4, #0]
 8005020:	6922      	ldr	r2, [r4, #16]
 8005022:	f003 0306 	and.w	r3, r3, #6
 8005026:	2b04      	cmp	r3, #4
 8005028:	bf02      	ittt	eq
 800502a:	68e5      	ldreq	r5, [r4, #12]
 800502c:	6833      	ldreq	r3, [r6, #0]
 800502e:	1aed      	subeq	r5, r5, r3
 8005030:	68a3      	ldr	r3, [r4, #8]
 8005032:	bf0c      	ite	eq
 8005034:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005038:	2500      	movne	r5, #0
 800503a:	4293      	cmp	r3, r2
 800503c:	bfc4      	itt	gt
 800503e:	1a9b      	subgt	r3, r3, r2
 8005040:	18ed      	addgt	r5, r5, r3
 8005042:	2600      	movs	r6, #0
 8005044:	341a      	adds	r4, #26
 8005046:	42b5      	cmp	r5, r6
 8005048:	d11a      	bne.n	8005080 <_printf_common+0xc8>
 800504a:	2000      	movs	r0, #0
 800504c:	e008      	b.n	8005060 <_printf_common+0xa8>
 800504e:	2301      	movs	r3, #1
 8005050:	4652      	mov	r2, sl
 8005052:	4641      	mov	r1, r8
 8005054:	4638      	mov	r0, r7
 8005056:	47c8      	blx	r9
 8005058:	3001      	adds	r0, #1
 800505a:	d103      	bne.n	8005064 <_printf_common+0xac>
 800505c:	f04f 30ff 	mov.w	r0, #4294967295
 8005060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005064:	3501      	adds	r5, #1
 8005066:	e7c6      	b.n	8004ff6 <_printf_common+0x3e>
 8005068:	18e1      	adds	r1, r4, r3
 800506a:	1c5a      	adds	r2, r3, #1
 800506c:	2030      	movs	r0, #48	@ 0x30
 800506e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005072:	4422      	add	r2, r4
 8005074:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005078:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800507c:	3302      	adds	r3, #2
 800507e:	e7c7      	b.n	8005010 <_printf_common+0x58>
 8005080:	2301      	movs	r3, #1
 8005082:	4622      	mov	r2, r4
 8005084:	4641      	mov	r1, r8
 8005086:	4638      	mov	r0, r7
 8005088:	47c8      	blx	r9
 800508a:	3001      	adds	r0, #1
 800508c:	d0e6      	beq.n	800505c <_printf_common+0xa4>
 800508e:	3601      	adds	r6, #1
 8005090:	e7d9      	b.n	8005046 <_printf_common+0x8e>
	...

08005094 <_printf_i>:
 8005094:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005098:	7e0f      	ldrb	r7, [r1, #24]
 800509a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800509c:	2f78      	cmp	r7, #120	@ 0x78
 800509e:	4691      	mov	r9, r2
 80050a0:	4680      	mov	r8, r0
 80050a2:	460c      	mov	r4, r1
 80050a4:	469a      	mov	sl, r3
 80050a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80050aa:	d807      	bhi.n	80050bc <_printf_i+0x28>
 80050ac:	2f62      	cmp	r7, #98	@ 0x62
 80050ae:	d80a      	bhi.n	80050c6 <_printf_i+0x32>
 80050b0:	2f00      	cmp	r7, #0
 80050b2:	f000 80d1 	beq.w	8005258 <_printf_i+0x1c4>
 80050b6:	2f58      	cmp	r7, #88	@ 0x58
 80050b8:	f000 80b8 	beq.w	800522c <_printf_i+0x198>
 80050bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80050c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80050c4:	e03a      	b.n	800513c <_printf_i+0xa8>
 80050c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80050ca:	2b15      	cmp	r3, #21
 80050cc:	d8f6      	bhi.n	80050bc <_printf_i+0x28>
 80050ce:	a101      	add	r1, pc, #4	@ (adr r1, 80050d4 <_printf_i+0x40>)
 80050d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80050d4:	0800512d 	.word	0x0800512d
 80050d8:	08005141 	.word	0x08005141
 80050dc:	080050bd 	.word	0x080050bd
 80050e0:	080050bd 	.word	0x080050bd
 80050e4:	080050bd 	.word	0x080050bd
 80050e8:	080050bd 	.word	0x080050bd
 80050ec:	08005141 	.word	0x08005141
 80050f0:	080050bd 	.word	0x080050bd
 80050f4:	080050bd 	.word	0x080050bd
 80050f8:	080050bd 	.word	0x080050bd
 80050fc:	080050bd 	.word	0x080050bd
 8005100:	0800523f 	.word	0x0800523f
 8005104:	0800516b 	.word	0x0800516b
 8005108:	080051f9 	.word	0x080051f9
 800510c:	080050bd 	.word	0x080050bd
 8005110:	080050bd 	.word	0x080050bd
 8005114:	08005261 	.word	0x08005261
 8005118:	080050bd 	.word	0x080050bd
 800511c:	0800516b 	.word	0x0800516b
 8005120:	080050bd 	.word	0x080050bd
 8005124:	080050bd 	.word	0x080050bd
 8005128:	08005201 	.word	0x08005201
 800512c:	6833      	ldr	r3, [r6, #0]
 800512e:	1d1a      	adds	r2, r3, #4
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	6032      	str	r2, [r6, #0]
 8005134:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005138:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800513c:	2301      	movs	r3, #1
 800513e:	e09c      	b.n	800527a <_printf_i+0x1e6>
 8005140:	6833      	ldr	r3, [r6, #0]
 8005142:	6820      	ldr	r0, [r4, #0]
 8005144:	1d19      	adds	r1, r3, #4
 8005146:	6031      	str	r1, [r6, #0]
 8005148:	0606      	lsls	r6, r0, #24
 800514a:	d501      	bpl.n	8005150 <_printf_i+0xbc>
 800514c:	681d      	ldr	r5, [r3, #0]
 800514e:	e003      	b.n	8005158 <_printf_i+0xc4>
 8005150:	0645      	lsls	r5, r0, #25
 8005152:	d5fb      	bpl.n	800514c <_printf_i+0xb8>
 8005154:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005158:	2d00      	cmp	r5, #0
 800515a:	da03      	bge.n	8005164 <_printf_i+0xd0>
 800515c:	232d      	movs	r3, #45	@ 0x2d
 800515e:	426d      	negs	r5, r5
 8005160:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005164:	4858      	ldr	r0, [pc, #352]	@ (80052c8 <_printf_i+0x234>)
 8005166:	230a      	movs	r3, #10
 8005168:	e011      	b.n	800518e <_printf_i+0xfa>
 800516a:	6821      	ldr	r1, [r4, #0]
 800516c:	6833      	ldr	r3, [r6, #0]
 800516e:	0608      	lsls	r0, r1, #24
 8005170:	f853 5b04 	ldr.w	r5, [r3], #4
 8005174:	d402      	bmi.n	800517c <_printf_i+0xe8>
 8005176:	0649      	lsls	r1, r1, #25
 8005178:	bf48      	it	mi
 800517a:	b2ad      	uxthmi	r5, r5
 800517c:	2f6f      	cmp	r7, #111	@ 0x6f
 800517e:	4852      	ldr	r0, [pc, #328]	@ (80052c8 <_printf_i+0x234>)
 8005180:	6033      	str	r3, [r6, #0]
 8005182:	bf14      	ite	ne
 8005184:	230a      	movne	r3, #10
 8005186:	2308      	moveq	r3, #8
 8005188:	2100      	movs	r1, #0
 800518a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800518e:	6866      	ldr	r6, [r4, #4]
 8005190:	60a6      	str	r6, [r4, #8]
 8005192:	2e00      	cmp	r6, #0
 8005194:	db05      	blt.n	80051a2 <_printf_i+0x10e>
 8005196:	6821      	ldr	r1, [r4, #0]
 8005198:	432e      	orrs	r6, r5
 800519a:	f021 0104 	bic.w	r1, r1, #4
 800519e:	6021      	str	r1, [r4, #0]
 80051a0:	d04b      	beq.n	800523a <_printf_i+0x1a6>
 80051a2:	4616      	mov	r6, r2
 80051a4:	fbb5 f1f3 	udiv	r1, r5, r3
 80051a8:	fb03 5711 	mls	r7, r3, r1, r5
 80051ac:	5dc7      	ldrb	r7, [r0, r7]
 80051ae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80051b2:	462f      	mov	r7, r5
 80051b4:	42bb      	cmp	r3, r7
 80051b6:	460d      	mov	r5, r1
 80051b8:	d9f4      	bls.n	80051a4 <_printf_i+0x110>
 80051ba:	2b08      	cmp	r3, #8
 80051bc:	d10b      	bne.n	80051d6 <_printf_i+0x142>
 80051be:	6823      	ldr	r3, [r4, #0]
 80051c0:	07df      	lsls	r7, r3, #31
 80051c2:	d508      	bpl.n	80051d6 <_printf_i+0x142>
 80051c4:	6923      	ldr	r3, [r4, #16]
 80051c6:	6861      	ldr	r1, [r4, #4]
 80051c8:	4299      	cmp	r1, r3
 80051ca:	bfde      	ittt	le
 80051cc:	2330      	movle	r3, #48	@ 0x30
 80051ce:	f806 3c01 	strble.w	r3, [r6, #-1]
 80051d2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80051d6:	1b92      	subs	r2, r2, r6
 80051d8:	6122      	str	r2, [r4, #16]
 80051da:	f8cd a000 	str.w	sl, [sp]
 80051de:	464b      	mov	r3, r9
 80051e0:	aa03      	add	r2, sp, #12
 80051e2:	4621      	mov	r1, r4
 80051e4:	4640      	mov	r0, r8
 80051e6:	f7ff fee7 	bl	8004fb8 <_printf_common>
 80051ea:	3001      	adds	r0, #1
 80051ec:	d14a      	bne.n	8005284 <_printf_i+0x1f0>
 80051ee:	f04f 30ff 	mov.w	r0, #4294967295
 80051f2:	b004      	add	sp, #16
 80051f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051f8:	6823      	ldr	r3, [r4, #0]
 80051fa:	f043 0320 	orr.w	r3, r3, #32
 80051fe:	6023      	str	r3, [r4, #0]
 8005200:	4832      	ldr	r0, [pc, #200]	@ (80052cc <_printf_i+0x238>)
 8005202:	2778      	movs	r7, #120	@ 0x78
 8005204:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005208:	6823      	ldr	r3, [r4, #0]
 800520a:	6831      	ldr	r1, [r6, #0]
 800520c:	061f      	lsls	r7, r3, #24
 800520e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005212:	d402      	bmi.n	800521a <_printf_i+0x186>
 8005214:	065f      	lsls	r7, r3, #25
 8005216:	bf48      	it	mi
 8005218:	b2ad      	uxthmi	r5, r5
 800521a:	6031      	str	r1, [r6, #0]
 800521c:	07d9      	lsls	r1, r3, #31
 800521e:	bf44      	itt	mi
 8005220:	f043 0320 	orrmi.w	r3, r3, #32
 8005224:	6023      	strmi	r3, [r4, #0]
 8005226:	b11d      	cbz	r5, 8005230 <_printf_i+0x19c>
 8005228:	2310      	movs	r3, #16
 800522a:	e7ad      	b.n	8005188 <_printf_i+0xf4>
 800522c:	4826      	ldr	r0, [pc, #152]	@ (80052c8 <_printf_i+0x234>)
 800522e:	e7e9      	b.n	8005204 <_printf_i+0x170>
 8005230:	6823      	ldr	r3, [r4, #0]
 8005232:	f023 0320 	bic.w	r3, r3, #32
 8005236:	6023      	str	r3, [r4, #0]
 8005238:	e7f6      	b.n	8005228 <_printf_i+0x194>
 800523a:	4616      	mov	r6, r2
 800523c:	e7bd      	b.n	80051ba <_printf_i+0x126>
 800523e:	6833      	ldr	r3, [r6, #0]
 8005240:	6825      	ldr	r5, [r4, #0]
 8005242:	6961      	ldr	r1, [r4, #20]
 8005244:	1d18      	adds	r0, r3, #4
 8005246:	6030      	str	r0, [r6, #0]
 8005248:	062e      	lsls	r6, r5, #24
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	d501      	bpl.n	8005252 <_printf_i+0x1be>
 800524e:	6019      	str	r1, [r3, #0]
 8005250:	e002      	b.n	8005258 <_printf_i+0x1c4>
 8005252:	0668      	lsls	r0, r5, #25
 8005254:	d5fb      	bpl.n	800524e <_printf_i+0x1ba>
 8005256:	8019      	strh	r1, [r3, #0]
 8005258:	2300      	movs	r3, #0
 800525a:	6123      	str	r3, [r4, #16]
 800525c:	4616      	mov	r6, r2
 800525e:	e7bc      	b.n	80051da <_printf_i+0x146>
 8005260:	6833      	ldr	r3, [r6, #0]
 8005262:	1d1a      	adds	r2, r3, #4
 8005264:	6032      	str	r2, [r6, #0]
 8005266:	681e      	ldr	r6, [r3, #0]
 8005268:	6862      	ldr	r2, [r4, #4]
 800526a:	2100      	movs	r1, #0
 800526c:	4630      	mov	r0, r6
 800526e:	f7fa ffe7 	bl	8000240 <memchr>
 8005272:	b108      	cbz	r0, 8005278 <_printf_i+0x1e4>
 8005274:	1b80      	subs	r0, r0, r6
 8005276:	6060      	str	r0, [r4, #4]
 8005278:	6863      	ldr	r3, [r4, #4]
 800527a:	6123      	str	r3, [r4, #16]
 800527c:	2300      	movs	r3, #0
 800527e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005282:	e7aa      	b.n	80051da <_printf_i+0x146>
 8005284:	6923      	ldr	r3, [r4, #16]
 8005286:	4632      	mov	r2, r6
 8005288:	4649      	mov	r1, r9
 800528a:	4640      	mov	r0, r8
 800528c:	47d0      	blx	sl
 800528e:	3001      	adds	r0, #1
 8005290:	d0ad      	beq.n	80051ee <_printf_i+0x15a>
 8005292:	6823      	ldr	r3, [r4, #0]
 8005294:	079b      	lsls	r3, r3, #30
 8005296:	d413      	bmi.n	80052c0 <_printf_i+0x22c>
 8005298:	68e0      	ldr	r0, [r4, #12]
 800529a:	9b03      	ldr	r3, [sp, #12]
 800529c:	4298      	cmp	r0, r3
 800529e:	bfb8      	it	lt
 80052a0:	4618      	movlt	r0, r3
 80052a2:	e7a6      	b.n	80051f2 <_printf_i+0x15e>
 80052a4:	2301      	movs	r3, #1
 80052a6:	4632      	mov	r2, r6
 80052a8:	4649      	mov	r1, r9
 80052aa:	4640      	mov	r0, r8
 80052ac:	47d0      	blx	sl
 80052ae:	3001      	adds	r0, #1
 80052b0:	d09d      	beq.n	80051ee <_printf_i+0x15a>
 80052b2:	3501      	adds	r5, #1
 80052b4:	68e3      	ldr	r3, [r4, #12]
 80052b6:	9903      	ldr	r1, [sp, #12]
 80052b8:	1a5b      	subs	r3, r3, r1
 80052ba:	42ab      	cmp	r3, r5
 80052bc:	dcf2      	bgt.n	80052a4 <_printf_i+0x210>
 80052be:	e7eb      	b.n	8005298 <_printf_i+0x204>
 80052c0:	2500      	movs	r5, #0
 80052c2:	f104 0619 	add.w	r6, r4, #25
 80052c6:	e7f5      	b.n	80052b4 <_printf_i+0x220>
 80052c8:	08007ca2 	.word	0x08007ca2
 80052cc:	08007cb3 	.word	0x08007cb3

080052d0 <std>:
 80052d0:	2300      	movs	r3, #0
 80052d2:	b510      	push	{r4, lr}
 80052d4:	4604      	mov	r4, r0
 80052d6:	e9c0 3300 	strd	r3, r3, [r0]
 80052da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80052de:	6083      	str	r3, [r0, #8]
 80052e0:	8181      	strh	r1, [r0, #12]
 80052e2:	6643      	str	r3, [r0, #100]	@ 0x64
 80052e4:	81c2      	strh	r2, [r0, #14]
 80052e6:	6183      	str	r3, [r0, #24]
 80052e8:	4619      	mov	r1, r3
 80052ea:	2208      	movs	r2, #8
 80052ec:	305c      	adds	r0, #92	@ 0x5c
 80052ee:	f000 fb0d 	bl	800590c <memset>
 80052f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005328 <std+0x58>)
 80052f4:	6263      	str	r3, [r4, #36]	@ 0x24
 80052f6:	4b0d      	ldr	r3, [pc, #52]	@ (800532c <std+0x5c>)
 80052f8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80052fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005330 <std+0x60>)
 80052fc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80052fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005334 <std+0x64>)
 8005300:	6323      	str	r3, [r4, #48]	@ 0x30
 8005302:	4b0d      	ldr	r3, [pc, #52]	@ (8005338 <std+0x68>)
 8005304:	6224      	str	r4, [r4, #32]
 8005306:	429c      	cmp	r4, r3
 8005308:	d006      	beq.n	8005318 <std+0x48>
 800530a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800530e:	4294      	cmp	r4, r2
 8005310:	d002      	beq.n	8005318 <std+0x48>
 8005312:	33d0      	adds	r3, #208	@ 0xd0
 8005314:	429c      	cmp	r4, r3
 8005316:	d105      	bne.n	8005324 <std+0x54>
 8005318:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800531c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005320:	f000 bb70 	b.w	8005a04 <__retarget_lock_init_recursive>
 8005324:	bd10      	pop	{r4, pc}
 8005326:	bf00      	nop
 8005328:	08005709 	.word	0x08005709
 800532c:	0800572b 	.word	0x0800572b
 8005330:	08005763 	.word	0x08005763
 8005334:	08005787 	.word	0x08005787
 8005338:	200003ac 	.word	0x200003ac

0800533c <stdio_exit_handler>:
 800533c:	4a02      	ldr	r2, [pc, #8]	@ (8005348 <stdio_exit_handler+0xc>)
 800533e:	4903      	ldr	r1, [pc, #12]	@ (800534c <stdio_exit_handler+0x10>)
 8005340:	4803      	ldr	r0, [pc, #12]	@ (8005350 <stdio_exit_handler+0x14>)
 8005342:	f000 b869 	b.w	8005418 <_fwalk_sglue>
 8005346:	bf00      	nop
 8005348:	2000000c 	.word	0x2000000c
 800534c:	080075f9 	.word	0x080075f9
 8005350:	2000001c 	.word	0x2000001c

08005354 <cleanup_stdio>:
 8005354:	6841      	ldr	r1, [r0, #4]
 8005356:	4b0c      	ldr	r3, [pc, #48]	@ (8005388 <cleanup_stdio+0x34>)
 8005358:	4299      	cmp	r1, r3
 800535a:	b510      	push	{r4, lr}
 800535c:	4604      	mov	r4, r0
 800535e:	d001      	beq.n	8005364 <cleanup_stdio+0x10>
 8005360:	f002 f94a 	bl	80075f8 <_fflush_r>
 8005364:	68a1      	ldr	r1, [r4, #8]
 8005366:	4b09      	ldr	r3, [pc, #36]	@ (800538c <cleanup_stdio+0x38>)
 8005368:	4299      	cmp	r1, r3
 800536a:	d002      	beq.n	8005372 <cleanup_stdio+0x1e>
 800536c:	4620      	mov	r0, r4
 800536e:	f002 f943 	bl	80075f8 <_fflush_r>
 8005372:	68e1      	ldr	r1, [r4, #12]
 8005374:	4b06      	ldr	r3, [pc, #24]	@ (8005390 <cleanup_stdio+0x3c>)
 8005376:	4299      	cmp	r1, r3
 8005378:	d004      	beq.n	8005384 <cleanup_stdio+0x30>
 800537a:	4620      	mov	r0, r4
 800537c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005380:	f002 b93a 	b.w	80075f8 <_fflush_r>
 8005384:	bd10      	pop	{r4, pc}
 8005386:	bf00      	nop
 8005388:	200003ac 	.word	0x200003ac
 800538c:	20000414 	.word	0x20000414
 8005390:	2000047c 	.word	0x2000047c

08005394 <global_stdio_init.part.0>:
 8005394:	b510      	push	{r4, lr}
 8005396:	4b0b      	ldr	r3, [pc, #44]	@ (80053c4 <global_stdio_init.part.0+0x30>)
 8005398:	4c0b      	ldr	r4, [pc, #44]	@ (80053c8 <global_stdio_init.part.0+0x34>)
 800539a:	4a0c      	ldr	r2, [pc, #48]	@ (80053cc <global_stdio_init.part.0+0x38>)
 800539c:	601a      	str	r2, [r3, #0]
 800539e:	4620      	mov	r0, r4
 80053a0:	2200      	movs	r2, #0
 80053a2:	2104      	movs	r1, #4
 80053a4:	f7ff ff94 	bl	80052d0 <std>
 80053a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80053ac:	2201      	movs	r2, #1
 80053ae:	2109      	movs	r1, #9
 80053b0:	f7ff ff8e 	bl	80052d0 <std>
 80053b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80053b8:	2202      	movs	r2, #2
 80053ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053be:	2112      	movs	r1, #18
 80053c0:	f7ff bf86 	b.w	80052d0 <std>
 80053c4:	200004e4 	.word	0x200004e4
 80053c8:	200003ac 	.word	0x200003ac
 80053cc:	0800533d 	.word	0x0800533d

080053d0 <__sfp_lock_acquire>:
 80053d0:	4801      	ldr	r0, [pc, #4]	@ (80053d8 <__sfp_lock_acquire+0x8>)
 80053d2:	f000 bb18 	b.w	8005a06 <__retarget_lock_acquire_recursive>
 80053d6:	bf00      	nop
 80053d8:	200004ed 	.word	0x200004ed

080053dc <__sfp_lock_release>:
 80053dc:	4801      	ldr	r0, [pc, #4]	@ (80053e4 <__sfp_lock_release+0x8>)
 80053de:	f000 bb13 	b.w	8005a08 <__retarget_lock_release_recursive>
 80053e2:	bf00      	nop
 80053e4:	200004ed 	.word	0x200004ed

080053e8 <__sinit>:
 80053e8:	b510      	push	{r4, lr}
 80053ea:	4604      	mov	r4, r0
 80053ec:	f7ff fff0 	bl	80053d0 <__sfp_lock_acquire>
 80053f0:	6a23      	ldr	r3, [r4, #32]
 80053f2:	b11b      	cbz	r3, 80053fc <__sinit+0x14>
 80053f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053f8:	f7ff bff0 	b.w	80053dc <__sfp_lock_release>
 80053fc:	4b04      	ldr	r3, [pc, #16]	@ (8005410 <__sinit+0x28>)
 80053fe:	6223      	str	r3, [r4, #32]
 8005400:	4b04      	ldr	r3, [pc, #16]	@ (8005414 <__sinit+0x2c>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d1f5      	bne.n	80053f4 <__sinit+0xc>
 8005408:	f7ff ffc4 	bl	8005394 <global_stdio_init.part.0>
 800540c:	e7f2      	b.n	80053f4 <__sinit+0xc>
 800540e:	bf00      	nop
 8005410:	08005355 	.word	0x08005355
 8005414:	200004e4 	.word	0x200004e4

08005418 <_fwalk_sglue>:
 8005418:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800541c:	4607      	mov	r7, r0
 800541e:	4688      	mov	r8, r1
 8005420:	4614      	mov	r4, r2
 8005422:	2600      	movs	r6, #0
 8005424:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005428:	f1b9 0901 	subs.w	r9, r9, #1
 800542c:	d505      	bpl.n	800543a <_fwalk_sglue+0x22>
 800542e:	6824      	ldr	r4, [r4, #0]
 8005430:	2c00      	cmp	r4, #0
 8005432:	d1f7      	bne.n	8005424 <_fwalk_sglue+0xc>
 8005434:	4630      	mov	r0, r6
 8005436:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800543a:	89ab      	ldrh	r3, [r5, #12]
 800543c:	2b01      	cmp	r3, #1
 800543e:	d907      	bls.n	8005450 <_fwalk_sglue+0x38>
 8005440:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005444:	3301      	adds	r3, #1
 8005446:	d003      	beq.n	8005450 <_fwalk_sglue+0x38>
 8005448:	4629      	mov	r1, r5
 800544a:	4638      	mov	r0, r7
 800544c:	47c0      	blx	r8
 800544e:	4306      	orrs	r6, r0
 8005450:	3568      	adds	r5, #104	@ 0x68
 8005452:	e7e9      	b.n	8005428 <_fwalk_sglue+0x10>

08005454 <iprintf>:
 8005454:	b40f      	push	{r0, r1, r2, r3}
 8005456:	b507      	push	{r0, r1, r2, lr}
 8005458:	4906      	ldr	r1, [pc, #24]	@ (8005474 <iprintf+0x20>)
 800545a:	ab04      	add	r3, sp, #16
 800545c:	6808      	ldr	r0, [r1, #0]
 800545e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005462:	6881      	ldr	r1, [r0, #8]
 8005464:	9301      	str	r3, [sp, #4]
 8005466:	f001 ff2f 	bl	80072c8 <_vfiprintf_r>
 800546a:	b003      	add	sp, #12
 800546c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005470:	b004      	add	sp, #16
 8005472:	4770      	bx	lr
 8005474:	20000018 	.word	0x20000018

08005478 <_puts_r>:
 8005478:	6a03      	ldr	r3, [r0, #32]
 800547a:	b570      	push	{r4, r5, r6, lr}
 800547c:	6884      	ldr	r4, [r0, #8]
 800547e:	4605      	mov	r5, r0
 8005480:	460e      	mov	r6, r1
 8005482:	b90b      	cbnz	r3, 8005488 <_puts_r+0x10>
 8005484:	f7ff ffb0 	bl	80053e8 <__sinit>
 8005488:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800548a:	07db      	lsls	r3, r3, #31
 800548c:	d405      	bmi.n	800549a <_puts_r+0x22>
 800548e:	89a3      	ldrh	r3, [r4, #12]
 8005490:	0598      	lsls	r0, r3, #22
 8005492:	d402      	bmi.n	800549a <_puts_r+0x22>
 8005494:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005496:	f000 fab6 	bl	8005a06 <__retarget_lock_acquire_recursive>
 800549a:	89a3      	ldrh	r3, [r4, #12]
 800549c:	0719      	lsls	r1, r3, #28
 800549e:	d502      	bpl.n	80054a6 <_puts_r+0x2e>
 80054a0:	6923      	ldr	r3, [r4, #16]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d135      	bne.n	8005512 <_puts_r+0x9a>
 80054a6:	4621      	mov	r1, r4
 80054a8:	4628      	mov	r0, r5
 80054aa:	f000 f9af 	bl	800580c <__swsetup_r>
 80054ae:	b380      	cbz	r0, 8005512 <_puts_r+0x9a>
 80054b0:	f04f 35ff 	mov.w	r5, #4294967295
 80054b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80054b6:	07da      	lsls	r2, r3, #31
 80054b8:	d405      	bmi.n	80054c6 <_puts_r+0x4e>
 80054ba:	89a3      	ldrh	r3, [r4, #12]
 80054bc:	059b      	lsls	r3, r3, #22
 80054be:	d402      	bmi.n	80054c6 <_puts_r+0x4e>
 80054c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80054c2:	f000 faa1 	bl	8005a08 <__retarget_lock_release_recursive>
 80054c6:	4628      	mov	r0, r5
 80054c8:	bd70      	pop	{r4, r5, r6, pc}
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	da04      	bge.n	80054d8 <_puts_r+0x60>
 80054ce:	69a2      	ldr	r2, [r4, #24]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	dc17      	bgt.n	8005504 <_puts_r+0x8c>
 80054d4:	290a      	cmp	r1, #10
 80054d6:	d015      	beq.n	8005504 <_puts_r+0x8c>
 80054d8:	6823      	ldr	r3, [r4, #0]
 80054da:	1c5a      	adds	r2, r3, #1
 80054dc:	6022      	str	r2, [r4, #0]
 80054de:	7019      	strb	r1, [r3, #0]
 80054e0:	68a3      	ldr	r3, [r4, #8]
 80054e2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80054e6:	3b01      	subs	r3, #1
 80054e8:	60a3      	str	r3, [r4, #8]
 80054ea:	2900      	cmp	r1, #0
 80054ec:	d1ed      	bne.n	80054ca <_puts_r+0x52>
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	da11      	bge.n	8005516 <_puts_r+0x9e>
 80054f2:	4622      	mov	r2, r4
 80054f4:	210a      	movs	r1, #10
 80054f6:	4628      	mov	r0, r5
 80054f8:	f000 f949 	bl	800578e <__swbuf_r>
 80054fc:	3001      	adds	r0, #1
 80054fe:	d0d7      	beq.n	80054b0 <_puts_r+0x38>
 8005500:	250a      	movs	r5, #10
 8005502:	e7d7      	b.n	80054b4 <_puts_r+0x3c>
 8005504:	4622      	mov	r2, r4
 8005506:	4628      	mov	r0, r5
 8005508:	f000 f941 	bl	800578e <__swbuf_r>
 800550c:	3001      	adds	r0, #1
 800550e:	d1e7      	bne.n	80054e0 <_puts_r+0x68>
 8005510:	e7ce      	b.n	80054b0 <_puts_r+0x38>
 8005512:	3e01      	subs	r6, #1
 8005514:	e7e4      	b.n	80054e0 <_puts_r+0x68>
 8005516:	6823      	ldr	r3, [r4, #0]
 8005518:	1c5a      	adds	r2, r3, #1
 800551a:	6022      	str	r2, [r4, #0]
 800551c:	220a      	movs	r2, #10
 800551e:	701a      	strb	r2, [r3, #0]
 8005520:	e7ee      	b.n	8005500 <_puts_r+0x88>
	...

08005524 <puts>:
 8005524:	4b02      	ldr	r3, [pc, #8]	@ (8005530 <puts+0xc>)
 8005526:	4601      	mov	r1, r0
 8005528:	6818      	ldr	r0, [r3, #0]
 800552a:	f7ff bfa5 	b.w	8005478 <_puts_r>
 800552e:	bf00      	nop
 8005530:	20000018 	.word	0x20000018

08005534 <setvbuf>:
 8005534:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005538:	461d      	mov	r5, r3
 800553a:	4b57      	ldr	r3, [pc, #348]	@ (8005698 <setvbuf+0x164>)
 800553c:	681f      	ldr	r7, [r3, #0]
 800553e:	4604      	mov	r4, r0
 8005540:	460e      	mov	r6, r1
 8005542:	4690      	mov	r8, r2
 8005544:	b127      	cbz	r7, 8005550 <setvbuf+0x1c>
 8005546:	6a3b      	ldr	r3, [r7, #32]
 8005548:	b913      	cbnz	r3, 8005550 <setvbuf+0x1c>
 800554a:	4638      	mov	r0, r7
 800554c:	f7ff ff4c 	bl	80053e8 <__sinit>
 8005550:	f1b8 0f02 	cmp.w	r8, #2
 8005554:	d006      	beq.n	8005564 <setvbuf+0x30>
 8005556:	f1b8 0f01 	cmp.w	r8, #1
 800555a:	f200 809a 	bhi.w	8005692 <setvbuf+0x15e>
 800555e:	2d00      	cmp	r5, #0
 8005560:	f2c0 8097 	blt.w	8005692 <setvbuf+0x15e>
 8005564:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005566:	07d9      	lsls	r1, r3, #31
 8005568:	d405      	bmi.n	8005576 <setvbuf+0x42>
 800556a:	89a3      	ldrh	r3, [r4, #12]
 800556c:	059a      	lsls	r2, r3, #22
 800556e:	d402      	bmi.n	8005576 <setvbuf+0x42>
 8005570:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005572:	f000 fa48 	bl	8005a06 <__retarget_lock_acquire_recursive>
 8005576:	4621      	mov	r1, r4
 8005578:	4638      	mov	r0, r7
 800557a:	f002 f83d 	bl	80075f8 <_fflush_r>
 800557e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005580:	b141      	cbz	r1, 8005594 <setvbuf+0x60>
 8005582:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005586:	4299      	cmp	r1, r3
 8005588:	d002      	beq.n	8005590 <setvbuf+0x5c>
 800558a:	4638      	mov	r0, r7
 800558c:	f001 f8a4 	bl	80066d8 <_free_r>
 8005590:	2300      	movs	r3, #0
 8005592:	6363      	str	r3, [r4, #52]	@ 0x34
 8005594:	2300      	movs	r3, #0
 8005596:	61a3      	str	r3, [r4, #24]
 8005598:	6063      	str	r3, [r4, #4]
 800559a:	89a3      	ldrh	r3, [r4, #12]
 800559c:	061b      	lsls	r3, r3, #24
 800559e:	d503      	bpl.n	80055a8 <setvbuf+0x74>
 80055a0:	6921      	ldr	r1, [r4, #16]
 80055a2:	4638      	mov	r0, r7
 80055a4:	f001 f898 	bl	80066d8 <_free_r>
 80055a8:	89a3      	ldrh	r3, [r4, #12]
 80055aa:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80055ae:	f023 0303 	bic.w	r3, r3, #3
 80055b2:	f1b8 0f02 	cmp.w	r8, #2
 80055b6:	81a3      	strh	r3, [r4, #12]
 80055b8:	d061      	beq.n	800567e <setvbuf+0x14a>
 80055ba:	ab01      	add	r3, sp, #4
 80055bc:	466a      	mov	r2, sp
 80055be:	4621      	mov	r1, r4
 80055c0:	4638      	mov	r0, r7
 80055c2:	f002 f841 	bl	8007648 <__swhatbuf_r>
 80055c6:	89a3      	ldrh	r3, [r4, #12]
 80055c8:	4318      	orrs	r0, r3
 80055ca:	81a0      	strh	r0, [r4, #12]
 80055cc:	bb2d      	cbnz	r5, 800561a <setvbuf+0xe6>
 80055ce:	9d00      	ldr	r5, [sp, #0]
 80055d0:	4628      	mov	r0, r5
 80055d2:	f001 f8cb 	bl	800676c <malloc>
 80055d6:	4606      	mov	r6, r0
 80055d8:	2800      	cmp	r0, #0
 80055da:	d152      	bne.n	8005682 <setvbuf+0x14e>
 80055dc:	f8dd 9000 	ldr.w	r9, [sp]
 80055e0:	45a9      	cmp	r9, r5
 80055e2:	d140      	bne.n	8005666 <setvbuf+0x132>
 80055e4:	f04f 35ff 	mov.w	r5, #4294967295
 80055e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055ec:	f043 0202 	orr.w	r2, r3, #2
 80055f0:	81a2      	strh	r2, [r4, #12]
 80055f2:	2200      	movs	r2, #0
 80055f4:	60a2      	str	r2, [r4, #8]
 80055f6:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 80055fa:	6022      	str	r2, [r4, #0]
 80055fc:	6122      	str	r2, [r4, #16]
 80055fe:	2201      	movs	r2, #1
 8005600:	6162      	str	r2, [r4, #20]
 8005602:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005604:	07d6      	lsls	r6, r2, #31
 8005606:	d404      	bmi.n	8005612 <setvbuf+0xde>
 8005608:	0598      	lsls	r0, r3, #22
 800560a:	d402      	bmi.n	8005612 <setvbuf+0xde>
 800560c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800560e:	f000 f9fb 	bl	8005a08 <__retarget_lock_release_recursive>
 8005612:	4628      	mov	r0, r5
 8005614:	b003      	add	sp, #12
 8005616:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800561a:	2e00      	cmp	r6, #0
 800561c:	d0d8      	beq.n	80055d0 <setvbuf+0x9c>
 800561e:	6a3b      	ldr	r3, [r7, #32]
 8005620:	b913      	cbnz	r3, 8005628 <setvbuf+0xf4>
 8005622:	4638      	mov	r0, r7
 8005624:	f7ff fee0 	bl	80053e8 <__sinit>
 8005628:	f1b8 0f01 	cmp.w	r8, #1
 800562c:	bf08      	it	eq
 800562e:	89a3      	ldrheq	r3, [r4, #12]
 8005630:	6026      	str	r6, [r4, #0]
 8005632:	bf04      	itt	eq
 8005634:	f043 0301 	orreq.w	r3, r3, #1
 8005638:	81a3      	strheq	r3, [r4, #12]
 800563a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800563e:	f013 0208 	ands.w	r2, r3, #8
 8005642:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005646:	d01e      	beq.n	8005686 <setvbuf+0x152>
 8005648:	07d9      	lsls	r1, r3, #31
 800564a:	bf41      	itttt	mi
 800564c:	2200      	movmi	r2, #0
 800564e:	426d      	negmi	r5, r5
 8005650:	60a2      	strmi	r2, [r4, #8]
 8005652:	61a5      	strmi	r5, [r4, #24]
 8005654:	bf58      	it	pl
 8005656:	60a5      	strpl	r5, [r4, #8]
 8005658:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800565a:	07d2      	lsls	r2, r2, #31
 800565c:	d401      	bmi.n	8005662 <setvbuf+0x12e>
 800565e:	059b      	lsls	r3, r3, #22
 8005660:	d513      	bpl.n	800568a <setvbuf+0x156>
 8005662:	2500      	movs	r5, #0
 8005664:	e7d5      	b.n	8005612 <setvbuf+0xde>
 8005666:	4648      	mov	r0, r9
 8005668:	f001 f880 	bl	800676c <malloc>
 800566c:	4606      	mov	r6, r0
 800566e:	2800      	cmp	r0, #0
 8005670:	d0b8      	beq.n	80055e4 <setvbuf+0xb0>
 8005672:	89a3      	ldrh	r3, [r4, #12]
 8005674:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005678:	81a3      	strh	r3, [r4, #12]
 800567a:	464d      	mov	r5, r9
 800567c:	e7cf      	b.n	800561e <setvbuf+0xea>
 800567e:	2500      	movs	r5, #0
 8005680:	e7b2      	b.n	80055e8 <setvbuf+0xb4>
 8005682:	46a9      	mov	r9, r5
 8005684:	e7f5      	b.n	8005672 <setvbuf+0x13e>
 8005686:	60a2      	str	r2, [r4, #8]
 8005688:	e7e6      	b.n	8005658 <setvbuf+0x124>
 800568a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800568c:	f000 f9bc 	bl	8005a08 <__retarget_lock_release_recursive>
 8005690:	e7e7      	b.n	8005662 <setvbuf+0x12e>
 8005692:	f04f 35ff 	mov.w	r5, #4294967295
 8005696:	e7bc      	b.n	8005612 <setvbuf+0xde>
 8005698:	20000018 	.word	0x20000018

0800569c <sniprintf>:
 800569c:	b40c      	push	{r2, r3}
 800569e:	b530      	push	{r4, r5, lr}
 80056a0:	4b18      	ldr	r3, [pc, #96]	@ (8005704 <sniprintf+0x68>)
 80056a2:	1e0c      	subs	r4, r1, #0
 80056a4:	681d      	ldr	r5, [r3, #0]
 80056a6:	b09d      	sub	sp, #116	@ 0x74
 80056a8:	da08      	bge.n	80056bc <sniprintf+0x20>
 80056aa:	238b      	movs	r3, #139	@ 0x8b
 80056ac:	602b      	str	r3, [r5, #0]
 80056ae:	f04f 30ff 	mov.w	r0, #4294967295
 80056b2:	b01d      	add	sp, #116	@ 0x74
 80056b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80056b8:	b002      	add	sp, #8
 80056ba:	4770      	bx	lr
 80056bc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80056c0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80056c4:	f04f 0300 	mov.w	r3, #0
 80056c8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80056ca:	bf14      	ite	ne
 80056cc:	f104 33ff 	addne.w	r3, r4, #4294967295
 80056d0:	4623      	moveq	r3, r4
 80056d2:	9304      	str	r3, [sp, #16]
 80056d4:	9307      	str	r3, [sp, #28]
 80056d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80056da:	9002      	str	r0, [sp, #8]
 80056dc:	9006      	str	r0, [sp, #24]
 80056de:	f8ad 3016 	strh.w	r3, [sp, #22]
 80056e2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80056e4:	ab21      	add	r3, sp, #132	@ 0x84
 80056e6:	a902      	add	r1, sp, #8
 80056e8:	4628      	mov	r0, r5
 80056ea:	9301      	str	r3, [sp, #4]
 80056ec:	f001 fcc8 	bl	8007080 <_svfiprintf_r>
 80056f0:	1c43      	adds	r3, r0, #1
 80056f2:	bfbc      	itt	lt
 80056f4:	238b      	movlt	r3, #139	@ 0x8b
 80056f6:	602b      	strlt	r3, [r5, #0]
 80056f8:	2c00      	cmp	r4, #0
 80056fa:	d0da      	beq.n	80056b2 <sniprintf+0x16>
 80056fc:	9b02      	ldr	r3, [sp, #8]
 80056fe:	2200      	movs	r2, #0
 8005700:	701a      	strb	r2, [r3, #0]
 8005702:	e7d6      	b.n	80056b2 <sniprintf+0x16>
 8005704:	20000018 	.word	0x20000018

08005708 <__sread>:
 8005708:	b510      	push	{r4, lr}
 800570a:	460c      	mov	r4, r1
 800570c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005710:	f000 f92a 	bl	8005968 <_read_r>
 8005714:	2800      	cmp	r0, #0
 8005716:	bfab      	itete	ge
 8005718:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800571a:	89a3      	ldrhlt	r3, [r4, #12]
 800571c:	181b      	addge	r3, r3, r0
 800571e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005722:	bfac      	ite	ge
 8005724:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005726:	81a3      	strhlt	r3, [r4, #12]
 8005728:	bd10      	pop	{r4, pc}

0800572a <__swrite>:
 800572a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800572e:	461f      	mov	r7, r3
 8005730:	898b      	ldrh	r3, [r1, #12]
 8005732:	05db      	lsls	r3, r3, #23
 8005734:	4605      	mov	r5, r0
 8005736:	460c      	mov	r4, r1
 8005738:	4616      	mov	r6, r2
 800573a:	d505      	bpl.n	8005748 <__swrite+0x1e>
 800573c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005740:	2302      	movs	r3, #2
 8005742:	2200      	movs	r2, #0
 8005744:	f000 f8fe 	bl	8005944 <_lseek_r>
 8005748:	89a3      	ldrh	r3, [r4, #12]
 800574a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800574e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005752:	81a3      	strh	r3, [r4, #12]
 8005754:	4632      	mov	r2, r6
 8005756:	463b      	mov	r3, r7
 8005758:	4628      	mov	r0, r5
 800575a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800575e:	f000 b915 	b.w	800598c <_write_r>

08005762 <__sseek>:
 8005762:	b510      	push	{r4, lr}
 8005764:	460c      	mov	r4, r1
 8005766:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800576a:	f000 f8eb 	bl	8005944 <_lseek_r>
 800576e:	1c43      	adds	r3, r0, #1
 8005770:	89a3      	ldrh	r3, [r4, #12]
 8005772:	bf15      	itete	ne
 8005774:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005776:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800577a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800577e:	81a3      	strheq	r3, [r4, #12]
 8005780:	bf18      	it	ne
 8005782:	81a3      	strhne	r3, [r4, #12]
 8005784:	bd10      	pop	{r4, pc}

08005786 <__sclose>:
 8005786:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800578a:	f000 b8cb 	b.w	8005924 <_close_r>

0800578e <__swbuf_r>:
 800578e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005790:	460e      	mov	r6, r1
 8005792:	4614      	mov	r4, r2
 8005794:	4605      	mov	r5, r0
 8005796:	b118      	cbz	r0, 80057a0 <__swbuf_r+0x12>
 8005798:	6a03      	ldr	r3, [r0, #32]
 800579a:	b90b      	cbnz	r3, 80057a0 <__swbuf_r+0x12>
 800579c:	f7ff fe24 	bl	80053e8 <__sinit>
 80057a0:	69a3      	ldr	r3, [r4, #24]
 80057a2:	60a3      	str	r3, [r4, #8]
 80057a4:	89a3      	ldrh	r3, [r4, #12]
 80057a6:	071a      	lsls	r2, r3, #28
 80057a8:	d501      	bpl.n	80057ae <__swbuf_r+0x20>
 80057aa:	6923      	ldr	r3, [r4, #16]
 80057ac:	b943      	cbnz	r3, 80057c0 <__swbuf_r+0x32>
 80057ae:	4621      	mov	r1, r4
 80057b0:	4628      	mov	r0, r5
 80057b2:	f000 f82b 	bl	800580c <__swsetup_r>
 80057b6:	b118      	cbz	r0, 80057c0 <__swbuf_r+0x32>
 80057b8:	f04f 37ff 	mov.w	r7, #4294967295
 80057bc:	4638      	mov	r0, r7
 80057be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057c0:	6823      	ldr	r3, [r4, #0]
 80057c2:	6922      	ldr	r2, [r4, #16]
 80057c4:	1a98      	subs	r0, r3, r2
 80057c6:	6963      	ldr	r3, [r4, #20]
 80057c8:	b2f6      	uxtb	r6, r6
 80057ca:	4283      	cmp	r3, r0
 80057cc:	4637      	mov	r7, r6
 80057ce:	dc05      	bgt.n	80057dc <__swbuf_r+0x4e>
 80057d0:	4621      	mov	r1, r4
 80057d2:	4628      	mov	r0, r5
 80057d4:	f001 ff10 	bl	80075f8 <_fflush_r>
 80057d8:	2800      	cmp	r0, #0
 80057da:	d1ed      	bne.n	80057b8 <__swbuf_r+0x2a>
 80057dc:	68a3      	ldr	r3, [r4, #8]
 80057de:	3b01      	subs	r3, #1
 80057e0:	60a3      	str	r3, [r4, #8]
 80057e2:	6823      	ldr	r3, [r4, #0]
 80057e4:	1c5a      	adds	r2, r3, #1
 80057e6:	6022      	str	r2, [r4, #0]
 80057e8:	701e      	strb	r6, [r3, #0]
 80057ea:	6962      	ldr	r2, [r4, #20]
 80057ec:	1c43      	adds	r3, r0, #1
 80057ee:	429a      	cmp	r2, r3
 80057f0:	d004      	beq.n	80057fc <__swbuf_r+0x6e>
 80057f2:	89a3      	ldrh	r3, [r4, #12]
 80057f4:	07db      	lsls	r3, r3, #31
 80057f6:	d5e1      	bpl.n	80057bc <__swbuf_r+0x2e>
 80057f8:	2e0a      	cmp	r6, #10
 80057fa:	d1df      	bne.n	80057bc <__swbuf_r+0x2e>
 80057fc:	4621      	mov	r1, r4
 80057fe:	4628      	mov	r0, r5
 8005800:	f001 fefa 	bl	80075f8 <_fflush_r>
 8005804:	2800      	cmp	r0, #0
 8005806:	d0d9      	beq.n	80057bc <__swbuf_r+0x2e>
 8005808:	e7d6      	b.n	80057b8 <__swbuf_r+0x2a>
	...

0800580c <__swsetup_r>:
 800580c:	b538      	push	{r3, r4, r5, lr}
 800580e:	4b29      	ldr	r3, [pc, #164]	@ (80058b4 <__swsetup_r+0xa8>)
 8005810:	4605      	mov	r5, r0
 8005812:	6818      	ldr	r0, [r3, #0]
 8005814:	460c      	mov	r4, r1
 8005816:	b118      	cbz	r0, 8005820 <__swsetup_r+0x14>
 8005818:	6a03      	ldr	r3, [r0, #32]
 800581a:	b90b      	cbnz	r3, 8005820 <__swsetup_r+0x14>
 800581c:	f7ff fde4 	bl	80053e8 <__sinit>
 8005820:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005824:	0719      	lsls	r1, r3, #28
 8005826:	d422      	bmi.n	800586e <__swsetup_r+0x62>
 8005828:	06da      	lsls	r2, r3, #27
 800582a:	d407      	bmi.n	800583c <__swsetup_r+0x30>
 800582c:	2209      	movs	r2, #9
 800582e:	602a      	str	r2, [r5, #0]
 8005830:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005834:	81a3      	strh	r3, [r4, #12]
 8005836:	f04f 30ff 	mov.w	r0, #4294967295
 800583a:	e033      	b.n	80058a4 <__swsetup_r+0x98>
 800583c:	0758      	lsls	r0, r3, #29
 800583e:	d512      	bpl.n	8005866 <__swsetup_r+0x5a>
 8005840:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005842:	b141      	cbz	r1, 8005856 <__swsetup_r+0x4a>
 8005844:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005848:	4299      	cmp	r1, r3
 800584a:	d002      	beq.n	8005852 <__swsetup_r+0x46>
 800584c:	4628      	mov	r0, r5
 800584e:	f000 ff43 	bl	80066d8 <_free_r>
 8005852:	2300      	movs	r3, #0
 8005854:	6363      	str	r3, [r4, #52]	@ 0x34
 8005856:	89a3      	ldrh	r3, [r4, #12]
 8005858:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800585c:	81a3      	strh	r3, [r4, #12]
 800585e:	2300      	movs	r3, #0
 8005860:	6063      	str	r3, [r4, #4]
 8005862:	6923      	ldr	r3, [r4, #16]
 8005864:	6023      	str	r3, [r4, #0]
 8005866:	89a3      	ldrh	r3, [r4, #12]
 8005868:	f043 0308 	orr.w	r3, r3, #8
 800586c:	81a3      	strh	r3, [r4, #12]
 800586e:	6923      	ldr	r3, [r4, #16]
 8005870:	b94b      	cbnz	r3, 8005886 <__swsetup_r+0x7a>
 8005872:	89a3      	ldrh	r3, [r4, #12]
 8005874:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005878:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800587c:	d003      	beq.n	8005886 <__swsetup_r+0x7a>
 800587e:	4621      	mov	r1, r4
 8005880:	4628      	mov	r0, r5
 8005882:	f001 ff07 	bl	8007694 <__smakebuf_r>
 8005886:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800588a:	f013 0201 	ands.w	r2, r3, #1
 800588e:	d00a      	beq.n	80058a6 <__swsetup_r+0x9a>
 8005890:	2200      	movs	r2, #0
 8005892:	60a2      	str	r2, [r4, #8]
 8005894:	6962      	ldr	r2, [r4, #20]
 8005896:	4252      	negs	r2, r2
 8005898:	61a2      	str	r2, [r4, #24]
 800589a:	6922      	ldr	r2, [r4, #16]
 800589c:	b942      	cbnz	r2, 80058b0 <__swsetup_r+0xa4>
 800589e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80058a2:	d1c5      	bne.n	8005830 <__swsetup_r+0x24>
 80058a4:	bd38      	pop	{r3, r4, r5, pc}
 80058a6:	0799      	lsls	r1, r3, #30
 80058a8:	bf58      	it	pl
 80058aa:	6962      	ldrpl	r2, [r4, #20]
 80058ac:	60a2      	str	r2, [r4, #8]
 80058ae:	e7f4      	b.n	800589a <__swsetup_r+0x8e>
 80058b0:	2000      	movs	r0, #0
 80058b2:	e7f7      	b.n	80058a4 <__swsetup_r+0x98>
 80058b4:	20000018 	.word	0x20000018

080058b8 <memcmp>:
 80058b8:	b510      	push	{r4, lr}
 80058ba:	3901      	subs	r1, #1
 80058bc:	4402      	add	r2, r0
 80058be:	4290      	cmp	r0, r2
 80058c0:	d101      	bne.n	80058c6 <memcmp+0xe>
 80058c2:	2000      	movs	r0, #0
 80058c4:	e005      	b.n	80058d2 <memcmp+0x1a>
 80058c6:	7803      	ldrb	r3, [r0, #0]
 80058c8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80058cc:	42a3      	cmp	r3, r4
 80058ce:	d001      	beq.n	80058d4 <memcmp+0x1c>
 80058d0:	1b18      	subs	r0, r3, r4
 80058d2:	bd10      	pop	{r4, pc}
 80058d4:	3001      	adds	r0, #1
 80058d6:	e7f2      	b.n	80058be <memcmp+0x6>

080058d8 <memmove>:
 80058d8:	4288      	cmp	r0, r1
 80058da:	b510      	push	{r4, lr}
 80058dc:	eb01 0402 	add.w	r4, r1, r2
 80058e0:	d902      	bls.n	80058e8 <memmove+0x10>
 80058e2:	4284      	cmp	r4, r0
 80058e4:	4623      	mov	r3, r4
 80058e6:	d807      	bhi.n	80058f8 <memmove+0x20>
 80058e8:	1e43      	subs	r3, r0, #1
 80058ea:	42a1      	cmp	r1, r4
 80058ec:	d008      	beq.n	8005900 <memmove+0x28>
 80058ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80058f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80058f6:	e7f8      	b.n	80058ea <memmove+0x12>
 80058f8:	4402      	add	r2, r0
 80058fa:	4601      	mov	r1, r0
 80058fc:	428a      	cmp	r2, r1
 80058fe:	d100      	bne.n	8005902 <memmove+0x2a>
 8005900:	bd10      	pop	{r4, pc}
 8005902:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005906:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800590a:	e7f7      	b.n	80058fc <memmove+0x24>

0800590c <memset>:
 800590c:	4402      	add	r2, r0
 800590e:	4603      	mov	r3, r0
 8005910:	4293      	cmp	r3, r2
 8005912:	d100      	bne.n	8005916 <memset+0xa>
 8005914:	4770      	bx	lr
 8005916:	f803 1b01 	strb.w	r1, [r3], #1
 800591a:	e7f9      	b.n	8005910 <memset+0x4>

0800591c <_localeconv_r>:
 800591c:	4800      	ldr	r0, [pc, #0]	@ (8005920 <_localeconv_r+0x4>)
 800591e:	4770      	bx	lr
 8005920:	20000158 	.word	0x20000158

08005924 <_close_r>:
 8005924:	b538      	push	{r3, r4, r5, lr}
 8005926:	4d06      	ldr	r5, [pc, #24]	@ (8005940 <_close_r+0x1c>)
 8005928:	2300      	movs	r3, #0
 800592a:	4604      	mov	r4, r0
 800592c:	4608      	mov	r0, r1
 800592e:	602b      	str	r3, [r5, #0]
 8005930:	f7fb fe6d 	bl	800160e <_close>
 8005934:	1c43      	adds	r3, r0, #1
 8005936:	d102      	bne.n	800593e <_close_r+0x1a>
 8005938:	682b      	ldr	r3, [r5, #0]
 800593a:	b103      	cbz	r3, 800593e <_close_r+0x1a>
 800593c:	6023      	str	r3, [r4, #0]
 800593e:	bd38      	pop	{r3, r4, r5, pc}
 8005940:	200004e8 	.word	0x200004e8

08005944 <_lseek_r>:
 8005944:	b538      	push	{r3, r4, r5, lr}
 8005946:	4d07      	ldr	r5, [pc, #28]	@ (8005964 <_lseek_r+0x20>)
 8005948:	4604      	mov	r4, r0
 800594a:	4608      	mov	r0, r1
 800594c:	4611      	mov	r1, r2
 800594e:	2200      	movs	r2, #0
 8005950:	602a      	str	r2, [r5, #0]
 8005952:	461a      	mov	r2, r3
 8005954:	f7fb fe7f 	bl	8001656 <_lseek>
 8005958:	1c43      	adds	r3, r0, #1
 800595a:	d102      	bne.n	8005962 <_lseek_r+0x1e>
 800595c:	682b      	ldr	r3, [r5, #0]
 800595e:	b103      	cbz	r3, 8005962 <_lseek_r+0x1e>
 8005960:	6023      	str	r3, [r4, #0]
 8005962:	bd38      	pop	{r3, r4, r5, pc}
 8005964:	200004e8 	.word	0x200004e8

08005968 <_read_r>:
 8005968:	b538      	push	{r3, r4, r5, lr}
 800596a:	4d07      	ldr	r5, [pc, #28]	@ (8005988 <_read_r+0x20>)
 800596c:	4604      	mov	r4, r0
 800596e:	4608      	mov	r0, r1
 8005970:	4611      	mov	r1, r2
 8005972:	2200      	movs	r2, #0
 8005974:	602a      	str	r2, [r5, #0]
 8005976:	461a      	mov	r2, r3
 8005978:	f7fb fe10 	bl	800159c <_read>
 800597c:	1c43      	adds	r3, r0, #1
 800597e:	d102      	bne.n	8005986 <_read_r+0x1e>
 8005980:	682b      	ldr	r3, [r5, #0]
 8005982:	b103      	cbz	r3, 8005986 <_read_r+0x1e>
 8005984:	6023      	str	r3, [r4, #0]
 8005986:	bd38      	pop	{r3, r4, r5, pc}
 8005988:	200004e8 	.word	0x200004e8

0800598c <_write_r>:
 800598c:	b538      	push	{r3, r4, r5, lr}
 800598e:	4d07      	ldr	r5, [pc, #28]	@ (80059ac <_write_r+0x20>)
 8005990:	4604      	mov	r4, r0
 8005992:	4608      	mov	r0, r1
 8005994:	4611      	mov	r1, r2
 8005996:	2200      	movs	r2, #0
 8005998:	602a      	str	r2, [r5, #0]
 800599a:	461a      	mov	r2, r3
 800599c:	f7fb fe1b 	bl	80015d6 <_write>
 80059a0:	1c43      	adds	r3, r0, #1
 80059a2:	d102      	bne.n	80059aa <_write_r+0x1e>
 80059a4:	682b      	ldr	r3, [r5, #0]
 80059a6:	b103      	cbz	r3, 80059aa <_write_r+0x1e>
 80059a8:	6023      	str	r3, [r4, #0]
 80059aa:	bd38      	pop	{r3, r4, r5, pc}
 80059ac:	200004e8 	.word	0x200004e8

080059b0 <__errno>:
 80059b0:	4b01      	ldr	r3, [pc, #4]	@ (80059b8 <__errno+0x8>)
 80059b2:	6818      	ldr	r0, [r3, #0]
 80059b4:	4770      	bx	lr
 80059b6:	bf00      	nop
 80059b8:	20000018 	.word	0x20000018

080059bc <__libc_init_array>:
 80059bc:	b570      	push	{r4, r5, r6, lr}
 80059be:	4d0d      	ldr	r5, [pc, #52]	@ (80059f4 <__libc_init_array+0x38>)
 80059c0:	4c0d      	ldr	r4, [pc, #52]	@ (80059f8 <__libc_init_array+0x3c>)
 80059c2:	1b64      	subs	r4, r4, r5
 80059c4:	10a4      	asrs	r4, r4, #2
 80059c6:	2600      	movs	r6, #0
 80059c8:	42a6      	cmp	r6, r4
 80059ca:	d109      	bne.n	80059e0 <__libc_init_array+0x24>
 80059cc:	4d0b      	ldr	r5, [pc, #44]	@ (80059fc <__libc_init_array+0x40>)
 80059ce:	4c0c      	ldr	r4, [pc, #48]	@ (8005a00 <__libc_init_array+0x44>)
 80059d0:	f001 ffb4 	bl	800793c <_init>
 80059d4:	1b64      	subs	r4, r4, r5
 80059d6:	10a4      	asrs	r4, r4, #2
 80059d8:	2600      	movs	r6, #0
 80059da:	42a6      	cmp	r6, r4
 80059dc:	d105      	bne.n	80059ea <__libc_init_array+0x2e>
 80059de:	bd70      	pop	{r4, r5, r6, pc}
 80059e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80059e4:	4798      	blx	r3
 80059e6:	3601      	adds	r6, #1
 80059e8:	e7ee      	b.n	80059c8 <__libc_init_array+0xc>
 80059ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80059ee:	4798      	blx	r3
 80059f0:	3601      	adds	r6, #1
 80059f2:	e7f2      	b.n	80059da <__libc_init_array+0x1e>
 80059f4:	0800800c 	.word	0x0800800c
 80059f8:	0800800c 	.word	0x0800800c
 80059fc:	0800800c 	.word	0x0800800c
 8005a00:	08008010 	.word	0x08008010

08005a04 <__retarget_lock_init_recursive>:
 8005a04:	4770      	bx	lr

08005a06 <__retarget_lock_acquire_recursive>:
 8005a06:	4770      	bx	lr

08005a08 <__retarget_lock_release_recursive>:
 8005a08:	4770      	bx	lr

08005a0a <memcpy>:
 8005a0a:	440a      	add	r2, r1
 8005a0c:	4291      	cmp	r1, r2
 8005a0e:	f100 33ff 	add.w	r3, r0, #4294967295
 8005a12:	d100      	bne.n	8005a16 <memcpy+0xc>
 8005a14:	4770      	bx	lr
 8005a16:	b510      	push	{r4, lr}
 8005a18:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a1c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a20:	4291      	cmp	r1, r2
 8005a22:	d1f9      	bne.n	8005a18 <memcpy+0xe>
 8005a24:	bd10      	pop	{r4, pc}

08005a26 <quorem>:
 8005a26:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a2a:	6903      	ldr	r3, [r0, #16]
 8005a2c:	690c      	ldr	r4, [r1, #16]
 8005a2e:	42a3      	cmp	r3, r4
 8005a30:	4607      	mov	r7, r0
 8005a32:	db7e      	blt.n	8005b32 <quorem+0x10c>
 8005a34:	3c01      	subs	r4, #1
 8005a36:	f101 0814 	add.w	r8, r1, #20
 8005a3a:	00a3      	lsls	r3, r4, #2
 8005a3c:	f100 0514 	add.w	r5, r0, #20
 8005a40:	9300      	str	r3, [sp, #0]
 8005a42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a46:	9301      	str	r3, [sp, #4]
 8005a48:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005a4c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a50:	3301      	adds	r3, #1
 8005a52:	429a      	cmp	r2, r3
 8005a54:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005a58:	fbb2 f6f3 	udiv	r6, r2, r3
 8005a5c:	d32e      	bcc.n	8005abc <quorem+0x96>
 8005a5e:	f04f 0a00 	mov.w	sl, #0
 8005a62:	46c4      	mov	ip, r8
 8005a64:	46ae      	mov	lr, r5
 8005a66:	46d3      	mov	fp, sl
 8005a68:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005a6c:	b298      	uxth	r0, r3
 8005a6e:	fb06 a000 	mla	r0, r6, r0, sl
 8005a72:	0c02      	lsrs	r2, r0, #16
 8005a74:	0c1b      	lsrs	r3, r3, #16
 8005a76:	fb06 2303 	mla	r3, r6, r3, r2
 8005a7a:	f8de 2000 	ldr.w	r2, [lr]
 8005a7e:	b280      	uxth	r0, r0
 8005a80:	b292      	uxth	r2, r2
 8005a82:	1a12      	subs	r2, r2, r0
 8005a84:	445a      	add	r2, fp
 8005a86:	f8de 0000 	ldr.w	r0, [lr]
 8005a8a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005a8e:	b29b      	uxth	r3, r3
 8005a90:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005a94:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005a98:	b292      	uxth	r2, r2
 8005a9a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005a9e:	45e1      	cmp	r9, ip
 8005aa0:	f84e 2b04 	str.w	r2, [lr], #4
 8005aa4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005aa8:	d2de      	bcs.n	8005a68 <quorem+0x42>
 8005aaa:	9b00      	ldr	r3, [sp, #0]
 8005aac:	58eb      	ldr	r3, [r5, r3]
 8005aae:	b92b      	cbnz	r3, 8005abc <quorem+0x96>
 8005ab0:	9b01      	ldr	r3, [sp, #4]
 8005ab2:	3b04      	subs	r3, #4
 8005ab4:	429d      	cmp	r5, r3
 8005ab6:	461a      	mov	r2, r3
 8005ab8:	d32f      	bcc.n	8005b1a <quorem+0xf4>
 8005aba:	613c      	str	r4, [r7, #16]
 8005abc:	4638      	mov	r0, r7
 8005abe:	f001 f97d 	bl	8006dbc <__mcmp>
 8005ac2:	2800      	cmp	r0, #0
 8005ac4:	db25      	blt.n	8005b12 <quorem+0xec>
 8005ac6:	4629      	mov	r1, r5
 8005ac8:	2000      	movs	r0, #0
 8005aca:	f858 2b04 	ldr.w	r2, [r8], #4
 8005ace:	f8d1 c000 	ldr.w	ip, [r1]
 8005ad2:	fa1f fe82 	uxth.w	lr, r2
 8005ad6:	fa1f f38c 	uxth.w	r3, ip
 8005ada:	eba3 030e 	sub.w	r3, r3, lr
 8005ade:	4403      	add	r3, r0
 8005ae0:	0c12      	lsrs	r2, r2, #16
 8005ae2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005ae6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005aea:	b29b      	uxth	r3, r3
 8005aec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005af0:	45c1      	cmp	r9, r8
 8005af2:	f841 3b04 	str.w	r3, [r1], #4
 8005af6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005afa:	d2e6      	bcs.n	8005aca <quorem+0xa4>
 8005afc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005b00:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005b04:	b922      	cbnz	r2, 8005b10 <quorem+0xea>
 8005b06:	3b04      	subs	r3, #4
 8005b08:	429d      	cmp	r5, r3
 8005b0a:	461a      	mov	r2, r3
 8005b0c:	d30b      	bcc.n	8005b26 <quorem+0x100>
 8005b0e:	613c      	str	r4, [r7, #16]
 8005b10:	3601      	adds	r6, #1
 8005b12:	4630      	mov	r0, r6
 8005b14:	b003      	add	sp, #12
 8005b16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b1a:	6812      	ldr	r2, [r2, #0]
 8005b1c:	3b04      	subs	r3, #4
 8005b1e:	2a00      	cmp	r2, #0
 8005b20:	d1cb      	bne.n	8005aba <quorem+0x94>
 8005b22:	3c01      	subs	r4, #1
 8005b24:	e7c6      	b.n	8005ab4 <quorem+0x8e>
 8005b26:	6812      	ldr	r2, [r2, #0]
 8005b28:	3b04      	subs	r3, #4
 8005b2a:	2a00      	cmp	r2, #0
 8005b2c:	d1ef      	bne.n	8005b0e <quorem+0xe8>
 8005b2e:	3c01      	subs	r4, #1
 8005b30:	e7ea      	b.n	8005b08 <quorem+0xe2>
 8005b32:	2000      	movs	r0, #0
 8005b34:	e7ee      	b.n	8005b14 <quorem+0xee>
	...

08005b38 <_dtoa_r>:
 8005b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b3c:	69c7      	ldr	r7, [r0, #28]
 8005b3e:	b097      	sub	sp, #92	@ 0x5c
 8005b40:	4614      	mov	r4, r2
 8005b42:	461d      	mov	r5, r3
 8005b44:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005b48:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005b4a:	4681      	mov	r9, r0
 8005b4c:	b97f      	cbnz	r7, 8005b6e <_dtoa_r+0x36>
 8005b4e:	2010      	movs	r0, #16
 8005b50:	f000 fe0c 	bl	800676c <malloc>
 8005b54:	4602      	mov	r2, r0
 8005b56:	f8c9 001c 	str.w	r0, [r9, #28]
 8005b5a:	b920      	cbnz	r0, 8005b66 <_dtoa_r+0x2e>
 8005b5c:	4baa      	ldr	r3, [pc, #680]	@ (8005e08 <_dtoa_r+0x2d0>)
 8005b5e:	21ef      	movs	r1, #239	@ 0xef
 8005b60:	48aa      	ldr	r0, [pc, #680]	@ (8005e0c <_dtoa_r+0x2d4>)
 8005b62:	f001 fe05 	bl	8007770 <__assert_func>
 8005b66:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005b6a:	6007      	str	r7, [r0, #0]
 8005b6c:	60c7      	str	r7, [r0, #12]
 8005b6e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005b72:	6819      	ldr	r1, [r3, #0]
 8005b74:	b159      	cbz	r1, 8005b8e <_dtoa_r+0x56>
 8005b76:	685a      	ldr	r2, [r3, #4]
 8005b78:	604a      	str	r2, [r1, #4]
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	4093      	lsls	r3, r2
 8005b7e:	608b      	str	r3, [r1, #8]
 8005b80:	4648      	mov	r0, r9
 8005b82:	f000 fee9 	bl	8006958 <_Bfree>
 8005b86:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	601a      	str	r2, [r3, #0]
 8005b8e:	1e2b      	subs	r3, r5, #0
 8005b90:	bfb9      	ittee	lt
 8005b92:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005b96:	9307      	strlt	r3, [sp, #28]
 8005b98:	2300      	movge	r3, #0
 8005b9a:	6033      	strge	r3, [r6, #0]
 8005b9c:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005ba0:	4b9b      	ldr	r3, [pc, #620]	@ (8005e10 <_dtoa_r+0x2d8>)
 8005ba2:	bfbc      	itt	lt
 8005ba4:	2201      	movlt	r2, #1
 8005ba6:	6032      	strlt	r2, [r6, #0]
 8005ba8:	ea33 0308 	bics.w	r3, r3, r8
 8005bac:	d112      	bne.n	8005bd4 <_dtoa_r+0x9c>
 8005bae:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005bb0:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005bb4:	6013      	str	r3, [r2, #0]
 8005bb6:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005bba:	4323      	orrs	r3, r4
 8005bbc:	f000 855b 	beq.w	8006676 <_dtoa_r+0xb3e>
 8005bc0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005bc2:	f8df a250 	ldr.w	sl, [pc, #592]	@ 8005e14 <_dtoa_r+0x2dc>
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	f000 855d 	beq.w	8006686 <_dtoa_r+0xb4e>
 8005bcc:	f10a 0303 	add.w	r3, sl, #3
 8005bd0:	f000 bd57 	b.w	8006682 <_dtoa_r+0xb4a>
 8005bd4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005bd8:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005bdc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005be0:	2200      	movs	r2, #0
 8005be2:	2300      	movs	r3, #0
 8005be4:	f7fa ffa8 	bl	8000b38 <__aeabi_dcmpeq>
 8005be8:	4607      	mov	r7, r0
 8005bea:	b158      	cbz	r0, 8005c04 <_dtoa_r+0xcc>
 8005bec:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005bee:	2301      	movs	r3, #1
 8005bf0:	6013      	str	r3, [r2, #0]
 8005bf2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005bf4:	b113      	cbz	r3, 8005bfc <_dtoa_r+0xc4>
 8005bf6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005bf8:	4b87      	ldr	r3, [pc, #540]	@ (8005e18 <_dtoa_r+0x2e0>)
 8005bfa:	6013      	str	r3, [r2, #0]
 8005bfc:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 8005e1c <_dtoa_r+0x2e4>
 8005c00:	f000 bd41 	b.w	8006686 <_dtoa_r+0xb4e>
 8005c04:	ab14      	add	r3, sp, #80	@ 0x50
 8005c06:	9301      	str	r3, [sp, #4]
 8005c08:	ab15      	add	r3, sp, #84	@ 0x54
 8005c0a:	9300      	str	r3, [sp, #0]
 8005c0c:	4648      	mov	r0, r9
 8005c0e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005c12:	f001 f981 	bl	8006f18 <__d2b>
 8005c16:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005c1a:	9003      	str	r0, [sp, #12]
 8005c1c:	2e00      	cmp	r6, #0
 8005c1e:	d077      	beq.n	8005d10 <_dtoa_r+0x1d8>
 8005c20:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005c22:	9712      	str	r7, [sp, #72]	@ 0x48
 8005c24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005c2c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005c30:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005c34:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005c38:	4619      	mov	r1, r3
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	4b78      	ldr	r3, [pc, #480]	@ (8005e20 <_dtoa_r+0x2e8>)
 8005c3e:	f7fa fb5b 	bl	80002f8 <__aeabi_dsub>
 8005c42:	a36b      	add	r3, pc, #428	@ (adr r3, 8005df0 <_dtoa_r+0x2b8>)
 8005c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c48:	f7fa fd0e 	bl	8000668 <__aeabi_dmul>
 8005c4c:	a36a      	add	r3, pc, #424	@ (adr r3, 8005df8 <_dtoa_r+0x2c0>)
 8005c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c52:	f7fa fb53 	bl	80002fc <__adddf3>
 8005c56:	4604      	mov	r4, r0
 8005c58:	4630      	mov	r0, r6
 8005c5a:	460d      	mov	r5, r1
 8005c5c:	f7fa fc9a 	bl	8000594 <__aeabi_i2d>
 8005c60:	a367      	add	r3, pc, #412	@ (adr r3, 8005e00 <_dtoa_r+0x2c8>)
 8005c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c66:	f7fa fcff 	bl	8000668 <__aeabi_dmul>
 8005c6a:	4602      	mov	r2, r0
 8005c6c:	460b      	mov	r3, r1
 8005c6e:	4620      	mov	r0, r4
 8005c70:	4629      	mov	r1, r5
 8005c72:	f7fa fb43 	bl	80002fc <__adddf3>
 8005c76:	4604      	mov	r4, r0
 8005c78:	460d      	mov	r5, r1
 8005c7a:	f7fa ffa5 	bl	8000bc8 <__aeabi_d2iz>
 8005c7e:	2200      	movs	r2, #0
 8005c80:	4607      	mov	r7, r0
 8005c82:	2300      	movs	r3, #0
 8005c84:	4620      	mov	r0, r4
 8005c86:	4629      	mov	r1, r5
 8005c88:	f7fa ff60 	bl	8000b4c <__aeabi_dcmplt>
 8005c8c:	b140      	cbz	r0, 8005ca0 <_dtoa_r+0x168>
 8005c8e:	4638      	mov	r0, r7
 8005c90:	f7fa fc80 	bl	8000594 <__aeabi_i2d>
 8005c94:	4622      	mov	r2, r4
 8005c96:	462b      	mov	r3, r5
 8005c98:	f7fa ff4e 	bl	8000b38 <__aeabi_dcmpeq>
 8005c9c:	b900      	cbnz	r0, 8005ca0 <_dtoa_r+0x168>
 8005c9e:	3f01      	subs	r7, #1
 8005ca0:	2f16      	cmp	r7, #22
 8005ca2:	d853      	bhi.n	8005d4c <_dtoa_r+0x214>
 8005ca4:	4b5f      	ldr	r3, [pc, #380]	@ (8005e24 <_dtoa_r+0x2ec>)
 8005ca6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005cb2:	f7fa ff4b 	bl	8000b4c <__aeabi_dcmplt>
 8005cb6:	2800      	cmp	r0, #0
 8005cb8:	d04a      	beq.n	8005d50 <_dtoa_r+0x218>
 8005cba:	3f01      	subs	r7, #1
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005cc0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005cc2:	1b9b      	subs	r3, r3, r6
 8005cc4:	1e5a      	subs	r2, r3, #1
 8005cc6:	bf45      	ittet	mi
 8005cc8:	f1c3 0301 	rsbmi	r3, r3, #1
 8005ccc:	9304      	strmi	r3, [sp, #16]
 8005cce:	2300      	movpl	r3, #0
 8005cd0:	2300      	movmi	r3, #0
 8005cd2:	9209      	str	r2, [sp, #36]	@ 0x24
 8005cd4:	bf54      	ite	pl
 8005cd6:	9304      	strpl	r3, [sp, #16]
 8005cd8:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005cda:	2f00      	cmp	r7, #0
 8005cdc:	db3a      	blt.n	8005d54 <_dtoa_r+0x21c>
 8005cde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ce0:	970e      	str	r7, [sp, #56]	@ 0x38
 8005ce2:	443b      	add	r3, r7
 8005ce4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005cea:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005cec:	2b09      	cmp	r3, #9
 8005cee:	d864      	bhi.n	8005dba <_dtoa_r+0x282>
 8005cf0:	2b05      	cmp	r3, #5
 8005cf2:	bfc4      	itt	gt
 8005cf4:	3b04      	subgt	r3, #4
 8005cf6:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005cf8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005cfa:	f1a3 0302 	sub.w	r3, r3, #2
 8005cfe:	bfcc      	ite	gt
 8005d00:	2400      	movgt	r4, #0
 8005d02:	2401      	movle	r4, #1
 8005d04:	2b03      	cmp	r3, #3
 8005d06:	d864      	bhi.n	8005dd2 <_dtoa_r+0x29a>
 8005d08:	e8df f003 	tbb	[pc, r3]
 8005d0c:	2c385553 	.word	0x2c385553
 8005d10:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005d14:	441e      	add	r6, r3
 8005d16:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005d1a:	2b20      	cmp	r3, #32
 8005d1c:	bfc1      	itttt	gt
 8005d1e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005d22:	fa08 f803 	lslgt.w	r8, r8, r3
 8005d26:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005d2a:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005d2e:	bfd6      	itet	le
 8005d30:	f1c3 0320 	rsble	r3, r3, #32
 8005d34:	ea48 0003 	orrgt.w	r0, r8, r3
 8005d38:	fa04 f003 	lslle.w	r0, r4, r3
 8005d3c:	f7fa fc1a 	bl	8000574 <__aeabi_ui2d>
 8005d40:	2201      	movs	r2, #1
 8005d42:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005d46:	3e01      	subs	r6, #1
 8005d48:	9212      	str	r2, [sp, #72]	@ 0x48
 8005d4a:	e775      	b.n	8005c38 <_dtoa_r+0x100>
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	e7b6      	b.n	8005cbe <_dtoa_r+0x186>
 8005d50:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005d52:	e7b5      	b.n	8005cc0 <_dtoa_r+0x188>
 8005d54:	9b04      	ldr	r3, [sp, #16]
 8005d56:	1bdb      	subs	r3, r3, r7
 8005d58:	9304      	str	r3, [sp, #16]
 8005d5a:	427b      	negs	r3, r7
 8005d5c:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d5e:	2300      	movs	r3, #0
 8005d60:	930e      	str	r3, [sp, #56]	@ 0x38
 8005d62:	e7c2      	b.n	8005cea <_dtoa_r+0x1b2>
 8005d64:	2301      	movs	r3, #1
 8005d66:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005d68:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005d6a:	eb07 0b03 	add.w	fp, r7, r3
 8005d6e:	f10b 0301 	add.w	r3, fp, #1
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	9308      	str	r3, [sp, #32]
 8005d76:	bfb8      	it	lt
 8005d78:	2301      	movlt	r3, #1
 8005d7a:	e006      	b.n	8005d8a <_dtoa_r+0x252>
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005d80:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	dd28      	ble.n	8005dd8 <_dtoa_r+0x2a0>
 8005d86:	469b      	mov	fp, r3
 8005d88:	9308      	str	r3, [sp, #32]
 8005d8a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005d8e:	2100      	movs	r1, #0
 8005d90:	2204      	movs	r2, #4
 8005d92:	f102 0514 	add.w	r5, r2, #20
 8005d96:	429d      	cmp	r5, r3
 8005d98:	d926      	bls.n	8005de8 <_dtoa_r+0x2b0>
 8005d9a:	6041      	str	r1, [r0, #4]
 8005d9c:	4648      	mov	r0, r9
 8005d9e:	f000 fd9b 	bl	80068d8 <_Balloc>
 8005da2:	4682      	mov	sl, r0
 8005da4:	2800      	cmp	r0, #0
 8005da6:	d141      	bne.n	8005e2c <_dtoa_r+0x2f4>
 8005da8:	4b1f      	ldr	r3, [pc, #124]	@ (8005e28 <_dtoa_r+0x2f0>)
 8005daa:	4602      	mov	r2, r0
 8005dac:	f240 11af 	movw	r1, #431	@ 0x1af
 8005db0:	e6d6      	b.n	8005b60 <_dtoa_r+0x28>
 8005db2:	2300      	movs	r3, #0
 8005db4:	e7e3      	b.n	8005d7e <_dtoa_r+0x246>
 8005db6:	2300      	movs	r3, #0
 8005db8:	e7d5      	b.n	8005d66 <_dtoa_r+0x22e>
 8005dba:	2401      	movs	r4, #1
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	9320      	str	r3, [sp, #128]	@ 0x80
 8005dc0:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005dc2:	f04f 3bff 	mov.w	fp, #4294967295
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	f8cd b020 	str.w	fp, [sp, #32]
 8005dcc:	2312      	movs	r3, #18
 8005dce:	9221      	str	r2, [sp, #132]	@ 0x84
 8005dd0:	e7db      	b.n	8005d8a <_dtoa_r+0x252>
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005dd6:	e7f4      	b.n	8005dc2 <_dtoa_r+0x28a>
 8005dd8:	f04f 0b01 	mov.w	fp, #1
 8005ddc:	f8cd b020 	str.w	fp, [sp, #32]
 8005de0:	465b      	mov	r3, fp
 8005de2:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005de6:	e7d0      	b.n	8005d8a <_dtoa_r+0x252>
 8005de8:	3101      	adds	r1, #1
 8005dea:	0052      	lsls	r2, r2, #1
 8005dec:	e7d1      	b.n	8005d92 <_dtoa_r+0x25a>
 8005dee:	bf00      	nop
 8005df0:	636f4361 	.word	0x636f4361
 8005df4:	3fd287a7 	.word	0x3fd287a7
 8005df8:	8b60c8b3 	.word	0x8b60c8b3
 8005dfc:	3fc68a28 	.word	0x3fc68a28
 8005e00:	509f79fb 	.word	0x509f79fb
 8005e04:	3fd34413 	.word	0x3fd34413
 8005e08:	08007cd1 	.word	0x08007cd1
 8005e0c:	08007ce8 	.word	0x08007ce8
 8005e10:	7ff00000 	.word	0x7ff00000
 8005e14:	08007ccd 	.word	0x08007ccd
 8005e18:	08007ca1 	.word	0x08007ca1
 8005e1c:	08007ca0 	.word	0x08007ca0
 8005e20:	3ff80000 	.word	0x3ff80000
 8005e24:	08007e38 	.word	0x08007e38
 8005e28:	08007d40 	.word	0x08007d40
 8005e2c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005e30:	6018      	str	r0, [r3, #0]
 8005e32:	9b08      	ldr	r3, [sp, #32]
 8005e34:	2b0e      	cmp	r3, #14
 8005e36:	f200 80a1 	bhi.w	8005f7c <_dtoa_r+0x444>
 8005e3a:	2c00      	cmp	r4, #0
 8005e3c:	f000 809e 	beq.w	8005f7c <_dtoa_r+0x444>
 8005e40:	2f00      	cmp	r7, #0
 8005e42:	dd33      	ble.n	8005eac <_dtoa_r+0x374>
 8005e44:	4b9c      	ldr	r3, [pc, #624]	@ (80060b8 <_dtoa_r+0x580>)
 8005e46:	f007 020f 	and.w	r2, r7, #15
 8005e4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e4e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005e52:	05f8      	lsls	r0, r7, #23
 8005e54:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8005e58:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005e5c:	d516      	bpl.n	8005e8c <_dtoa_r+0x354>
 8005e5e:	4b97      	ldr	r3, [pc, #604]	@ (80060bc <_dtoa_r+0x584>)
 8005e60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e64:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005e68:	f7fa fd28 	bl	80008bc <__aeabi_ddiv>
 8005e6c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005e70:	f004 040f 	and.w	r4, r4, #15
 8005e74:	2603      	movs	r6, #3
 8005e76:	4d91      	ldr	r5, [pc, #580]	@ (80060bc <_dtoa_r+0x584>)
 8005e78:	b954      	cbnz	r4, 8005e90 <_dtoa_r+0x358>
 8005e7a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005e7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e82:	f7fa fd1b 	bl	80008bc <__aeabi_ddiv>
 8005e86:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005e8a:	e028      	b.n	8005ede <_dtoa_r+0x3a6>
 8005e8c:	2602      	movs	r6, #2
 8005e8e:	e7f2      	b.n	8005e76 <_dtoa_r+0x33e>
 8005e90:	07e1      	lsls	r1, r4, #31
 8005e92:	d508      	bpl.n	8005ea6 <_dtoa_r+0x36e>
 8005e94:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005e98:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005e9c:	f7fa fbe4 	bl	8000668 <__aeabi_dmul>
 8005ea0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005ea4:	3601      	adds	r6, #1
 8005ea6:	1064      	asrs	r4, r4, #1
 8005ea8:	3508      	adds	r5, #8
 8005eaa:	e7e5      	b.n	8005e78 <_dtoa_r+0x340>
 8005eac:	f000 80af 	beq.w	800600e <_dtoa_r+0x4d6>
 8005eb0:	427c      	negs	r4, r7
 8005eb2:	4b81      	ldr	r3, [pc, #516]	@ (80060b8 <_dtoa_r+0x580>)
 8005eb4:	4d81      	ldr	r5, [pc, #516]	@ (80060bc <_dtoa_r+0x584>)
 8005eb6:	f004 020f 	and.w	r2, r4, #15
 8005eba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005ec6:	f7fa fbcf 	bl	8000668 <__aeabi_dmul>
 8005eca:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005ece:	1124      	asrs	r4, r4, #4
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	2602      	movs	r6, #2
 8005ed4:	2c00      	cmp	r4, #0
 8005ed6:	f040 808f 	bne.w	8005ff8 <_dtoa_r+0x4c0>
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d1d3      	bne.n	8005e86 <_dtoa_r+0x34e>
 8005ede:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ee0:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	f000 8094 	beq.w	8006012 <_dtoa_r+0x4da>
 8005eea:	4b75      	ldr	r3, [pc, #468]	@ (80060c0 <_dtoa_r+0x588>)
 8005eec:	2200      	movs	r2, #0
 8005eee:	4620      	mov	r0, r4
 8005ef0:	4629      	mov	r1, r5
 8005ef2:	f7fa fe2b 	bl	8000b4c <__aeabi_dcmplt>
 8005ef6:	2800      	cmp	r0, #0
 8005ef8:	f000 808b 	beq.w	8006012 <_dtoa_r+0x4da>
 8005efc:	9b08      	ldr	r3, [sp, #32]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	f000 8087 	beq.w	8006012 <_dtoa_r+0x4da>
 8005f04:	f1bb 0f00 	cmp.w	fp, #0
 8005f08:	dd34      	ble.n	8005f74 <_dtoa_r+0x43c>
 8005f0a:	4620      	mov	r0, r4
 8005f0c:	4b6d      	ldr	r3, [pc, #436]	@ (80060c4 <_dtoa_r+0x58c>)
 8005f0e:	2200      	movs	r2, #0
 8005f10:	4629      	mov	r1, r5
 8005f12:	f7fa fba9 	bl	8000668 <__aeabi_dmul>
 8005f16:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005f1a:	f107 38ff 	add.w	r8, r7, #4294967295
 8005f1e:	3601      	adds	r6, #1
 8005f20:	465c      	mov	r4, fp
 8005f22:	4630      	mov	r0, r6
 8005f24:	f7fa fb36 	bl	8000594 <__aeabi_i2d>
 8005f28:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005f2c:	f7fa fb9c 	bl	8000668 <__aeabi_dmul>
 8005f30:	4b65      	ldr	r3, [pc, #404]	@ (80060c8 <_dtoa_r+0x590>)
 8005f32:	2200      	movs	r2, #0
 8005f34:	f7fa f9e2 	bl	80002fc <__adddf3>
 8005f38:	4605      	mov	r5, r0
 8005f3a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005f3e:	2c00      	cmp	r4, #0
 8005f40:	d16a      	bne.n	8006018 <_dtoa_r+0x4e0>
 8005f42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f46:	4b61      	ldr	r3, [pc, #388]	@ (80060cc <_dtoa_r+0x594>)
 8005f48:	2200      	movs	r2, #0
 8005f4a:	f7fa f9d5 	bl	80002f8 <__aeabi_dsub>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	460b      	mov	r3, r1
 8005f52:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005f56:	462a      	mov	r2, r5
 8005f58:	4633      	mov	r3, r6
 8005f5a:	f7fa fe15 	bl	8000b88 <__aeabi_dcmpgt>
 8005f5e:	2800      	cmp	r0, #0
 8005f60:	f040 8298 	bne.w	8006494 <_dtoa_r+0x95c>
 8005f64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f68:	462a      	mov	r2, r5
 8005f6a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005f6e:	f7fa fded 	bl	8000b4c <__aeabi_dcmplt>
 8005f72:	bb38      	cbnz	r0, 8005fc4 <_dtoa_r+0x48c>
 8005f74:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005f78:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005f7c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	f2c0 8157 	blt.w	8006232 <_dtoa_r+0x6fa>
 8005f84:	2f0e      	cmp	r7, #14
 8005f86:	f300 8154 	bgt.w	8006232 <_dtoa_r+0x6fa>
 8005f8a:	4b4b      	ldr	r3, [pc, #300]	@ (80060b8 <_dtoa_r+0x580>)
 8005f8c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005f90:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005f94:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005f98:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	f280 80e5 	bge.w	800616a <_dtoa_r+0x632>
 8005fa0:	9b08      	ldr	r3, [sp, #32]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	f300 80e1 	bgt.w	800616a <_dtoa_r+0x632>
 8005fa8:	d10c      	bne.n	8005fc4 <_dtoa_r+0x48c>
 8005faa:	4b48      	ldr	r3, [pc, #288]	@ (80060cc <_dtoa_r+0x594>)
 8005fac:	2200      	movs	r2, #0
 8005fae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005fb2:	f7fa fb59 	bl	8000668 <__aeabi_dmul>
 8005fb6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005fba:	f7fa fddb 	bl	8000b74 <__aeabi_dcmpge>
 8005fbe:	2800      	cmp	r0, #0
 8005fc0:	f000 8266 	beq.w	8006490 <_dtoa_r+0x958>
 8005fc4:	2400      	movs	r4, #0
 8005fc6:	4625      	mov	r5, r4
 8005fc8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005fca:	4656      	mov	r6, sl
 8005fcc:	ea6f 0803 	mvn.w	r8, r3
 8005fd0:	2700      	movs	r7, #0
 8005fd2:	4621      	mov	r1, r4
 8005fd4:	4648      	mov	r0, r9
 8005fd6:	f000 fcbf 	bl	8006958 <_Bfree>
 8005fda:	2d00      	cmp	r5, #0
 8005fdc:	f000 80bd 	beq.w	800615a <_dtoa_r+0x622>
 8005fe0:	b12f      	cbz	r7, 8005fee <_dtoa_r+0x4b6>
 8005fe2:	42af      	cmp	r7, r5
 8005fe4:	d003      	beq.n	8005fee <_dtoa_r+0x4b6>
 8005fe6:	4639      	mov	r1, r7
 8005fe8:	4648      	mov	r0, r9
 8005fea:	f000 fcb5 	bl	8006958 <_Bfree>
 8005fee:	4629      	mov	r1, r5
 8005ff0:	4648      	mov	r0, r9
 8005ff2:	f000 fcb1 	bl	8006958 <_Bfree>
 8005ff6:	e0b0      	b.n	800615a <_dtoa_r+0x622>
 8005ff8:	07e2      	lsls	r2, r4, #31
 8005ffa:	d505      	bpl.n	8006008 <_dtoa_r+0x4d0>
 8005ffc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006000:	f7fa fb32 	bl	8000668 <__aeabi_dmul>
 8006004:	3601      	adds	r6, #1
 8006006:	2301      	movs	r3, #1
 8006008:	1064      	asrs	r4, r4, #1
 800600a:	3508      	adds	r5, #8
 800600c:	e762      	b.n	8005ed4 <_dtoa_r+0x39c>
 800600e:	2602      	movs	r6, #2
 8006010:	e765      	b.n	8005ede <_dtoa_r+0x3a6>
 8006012:	9c08      	ldr	r4, [sp, #32]
 8006014:	46b8      	mov	r8, r7
 8006016:	e784      	b.n	8005f22 <_dtoa_r+0x3ea>
 8006018:	4b27      	ldr	r3, [pc, #156]	@ (80060b8 <_dtoa_r+0x580>)
 800601a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800601c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006020:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006024:	4454      	add	r4, sl
 8006026:	2900      	cmp	r1, #0
 8006028:	d054      	beq.n	80060d4 <_dtoa_r+0x59c>
 800602a:	4929      	ldr	r1, [pc, #164]	@ (80060d0 <_dtoa_r+0x598>)
 800602c:	2000      	movs	r0, #0
 800602e:	f7fa fc45 	bl	80008bc <__aeabi_ddiv>
 8006032:	4633      	mov	r3, r6
 8006034:	462a      	mov	r2, r5
 8006036:	f7fa f95f 	bl	80002f8 <__aeabi_dsub>
 800603a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800603e:	4656      	mov	r6, sl
 8006040:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006044:	f7fa fdc0 	bl	8000bc8 <__aeabi_d2iz>
 8006048:	4605      	mov	r5, r0
 800604a:	f7fa faa3 	bl	8000594 <__aeabi_i2d>
 800604e:	4602      	mov	r2, r0
 8006050:	460b      	mov	r3, r1
 8006052:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006056:	f7fa f94f 	bl	80002f8 <__aeabi_dsub>
 800605a:	3530      	adds	r5, #48	@ 0x30
 800605c:	4602      	mov	r2, r0
 800605e:	460b      	mov	r3, r1
 8006060:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006064:	f806 5b01 	strb.w	r5, [r6], #1
 8006068:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800606c:	f7fa fd6e 	bl	8000b4c <__aeabi_dcmplt>
 8006070:	2800      	cmp	r0, #0
 8006072:	d172      	bne.n	800615a <_dtoa_r+0x622>
 8006074:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006078:	4911      	ldr	r1, [pc, #68]	@ (80060c0 <_dtoa_r+0x588>)
 800607a:	2000      	movs	r0, #0
 800607c:	f7fa f93c 	bl	80002f8 <__aeabi_dsub>
 8006080:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006084:	f7fa fd62 	bl	8000b4c <__aeabi_dcmplt>
 8006088:	2800      	cmp	r0, #0
 800608a:	f040 80b4 	bne.w	80061f6 <_dtoa_r+0x6be>
 800608e:	42a6      	cmp	r6, r4
 8006090:	f43f af70 	beq.w	8005f74 <_dtoa_r+0x43c>
 8006094:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006098:	4b0a      	ldr	r3, [pc, #40]	@ (80060c4 <_dtoa_r+0x58c>)
 800609a:	2200      	movs	r2, #0
 800609c:	f7fa fae4 	bl	8000668 <__aeabi_dmul>
 80060a0:	4b08      	ldr	r3, [pc, #32]	@ (80060c4 <_dtoa_r+0x58c>)
 80060a2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80060a6:	2200      	movs	r2, #0
 80060a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060ac:	f7fa fadc 	bl	8000668 <__aeabi_dmul>
 80060b0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80060b4:	e7c4      	b.n	8006040 <_dtoa_r+0x508>
 80060b6:	bf00      	nop
 80060b8:	08007e38 	.word	0x08007e38
 80060bc:	08007e10 	.word	0x08007e10
 80060c0:	3ff00000 	.word	0x3ff00000
 80060c4:	40240000 	.word	0x40240000
 80060c8:	401c0000 	.word	0x401c0000
 80060cc:	40140000 	.word	0x40140000
 80060d0:	3fe00000 	.word	0x3fe00000
 80060d4:	4631      	mov	r1, r6
 80060d6:	4628      	mov	r0, r5
 80060d8:	f7fa fac6 	bl	8000668 <__aeabi_dmul>
 80060dc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80060e0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80060e2:	4656      	mov	r6, sl
 80060e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060e8:	f7fa fd6e 	bl	8000bc8 <__aeabi_d2iz>
 80060ec:	4605      	mov	r5, r0
 80060ee:	f7fa fa51 	bl	8000594 <__aeabi_i2d>
 80060f2:	4602      	mov	r2, r0
 80060f4:	460b      	mov	r3, r1
 80060f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060fa:	f7fa f8fd 	bl	80002f8 <__aeabi_dsub>
 80060fe:	3530      	adds	r5, #48	@ 0x30
 8006100:	f806 5b01 	strb.w	r5, [r6], #1
 8006104:	4602      	mov	r2, r0
 8006106:	460b      	mov	r3, r1
 8006108:	42a6      	cmp	r6, r4
 800610a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800610e:	f04f 0200 	mov.w	r2, #0
 8006112:	d124      	bne.n	800615e <_dtoa_r+0x626>
 8006114:	4baf      	ldr	r3, [pc, #700]	@ (80063d4 <_dtoa_r+0x89c>)
 8006116:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800611a:	f7fa f8ef 	bl	80002fc <__adddf3>
 800611e:	4602      	mov	r2, r0
 8006120:	460b      	mov	r3, r1
 8006122:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006126:	f7fa fd2f 	bl	8000b88 <__aeabi_dcmpgt>
 800612a:	2800      	cmp	r0, #0
 800612c:	d163      	bne.n	80061f6 <_dtoa_r+0x6be>
 800612e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006132:	49a8      	ldr	r1, [pc, #672]	@ (80063d4 <_dtoa_r+0x89c>)
 8006134:	2000      	movs	r0, #0
 8006136:	f7fa f8df 	bl	80002f8 <__aeabi_dsub>
 800613a:	4602      	mov	r2, r0
 800613c:	460b      	mov	r3, r1
 800613e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006142:	f7fa fd03 	bl	8000b4c <__aeabi_dcmplt>
 8006146:	2800      	cmp	r0, #0
 8006148:	f43f af14 	beq.w	8005f74 <_dtoa_r+0x43c>
 800614c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800614e:	1e73      	subs	r3, r6, #1
 8006150:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006152:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006156:	2b30      	cmp	r3, #48	@ 0x30
 8006158:	d0f8      	beq.n	800614c <_dtoa_r+0x614>
 800615a:	4647      	mov	r7, r8
 800615c:	e03b      	b.n	80061d6 <_dtoa_r+0x69e>
 800615e:	4b9e      	ldr	r3, [pc, #632]	@ (80063d8 <_dtoa_r+0x8a0>)
 8006160:	f7fa fa82 	bl	8000668 <__aeabi_dmul>
 8006164:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006168:	e7bc      	b.n	80060e4 <_dtoa_r+0x5ac>
 800616a:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800616e:	4656      	mov	r6, sl
 8006170:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006174:	4620      	mov	r0, r4
 8006176:	4629      	mov	r1, r5
 8006178:	f7fa fba0 	bl	80008bc <__aeabi_ddiv>
 800617c:	f7fa fd24 	bl	8000bc8 <__aeabi_d2iz>
 8006180:	4680      	mov	r8, r0
 8006182:	f7fa fa07 	bl	8000594 <__aeabi_i2d>
 8006186:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800618a:	f7fa fa6d 	bl	8000668 <__aeabi_dmul>
 800618e:	4602      	mov	r2, r0
 8006190:	460b      	mov	r3, r1
 8006192:	4620      	mov	r0, r4
 8006194:	4629      	mov	r1, r5
 8006196:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800619a:	f7fa f8ad 	bl	80002f8 <__aeabi_dsub>
 800619e:	f806 4b01 	strb.w	r4, [r6], #1
 80061a2:	9d08      	ldr	r5, [sp, #32]
 80061a4:	eba6 040a 	sub.w	r4, r6, sl
 80061a8:	42a5      	cmp	r5, r4
 80061aa:	4602      	mov	r2, r0
 80061ac:	460b      	mov	r3, r1
 80061ae:	d133      	bne.n	8006218 <_dtoa_r+0x6e0>
 80061b0:	f7fa f8a4 	bl	80002fc <__adddf3>
 80061b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061b8:	4604      	mov	r4, r0
 80061ba:	460d      	mov	r5, r1
 80061bc:	f7fa fce4 	bl	8000b88 <__aeabi_dcmpgt>
 80061c0:	b9c0      	cbnz	r0, 80061f4 <_dtoa_r+0x6bc>
 80061c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061c6:	4620      	mov	r0, r4
 80061c8:	4629      	mov	r1, r5
 80061ca:	f7fa fcb5 	bl	8000b38 <__aeabi_dcmpeq>
 80061ce:	b110      	cbz	r0, 80061d6 <_dtoa_r+0x69e>
 80061d0:	f018 0f01 	tst.w	r8, #1
 80061d4:	d10e      	bne.n	80061f4 <_dtoa_r+0x6bc>
 80061d6:	9903      	ldr	r1, [sp, #12]
 80061d8:	4648      	mov	r0, r9
 80061da:	f000 fbbd 	bl	8006958 <_Bfree>
 80061de:	2300      	movs	r3, #0
 80061e0:	7033      	strb	r3, [r6, #0]
 80061e2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80061e4:	3701      	adds	r7, #1
 80061e6:	601f      	str	r7, [r3, #0]
 80061e8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	f000 824b 	beq.w	8006686 <_dtoa_r+0xb4e>
 80061f0:	601e      	str	r6, [r3, #0]
 80061f2:	e248      	b.n	8006686 <_dtoa_r+0xb4e>
 80061f4:	46b8      	mov	r8, r7
 80061f6:	4633      	mov	r3, r6
 80061f8:	461e      	mov	r6, r3
 80061fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80061fe:	2a39      	cmp	r2, #57	@ 0x39
 8006200:	d106      	bne.n	8006210 <_dtoa_r+0x6d8>
 8006202:	459a      	cmp	sl, r3
 8006204:	d1f8      	bne.n	80061f8 <_dtoa_r+0x6c0>
 8006206:	2230      	movs	r2, #48	@ 0x30
 8006208:	f108 0801 	add.w	r8, r8, #1
 800620c:	f88a 2000 	strb.w	r2, [sl]
 8006210:	781a      	ldrb	r2, [r3, #0]
 8006212:	3201      	adds	r2, #1
 8006214:	701a      	strb	r2, [r3, #0]
 8006216:	e7a0      	b.n	800615a <_dtoa_r+0x622>
 8006218:	4b6f      	ldr	r3, [pc, #444]	@ (80063d8 <_dtoa_r+0x8a0>)
 800621a:	2200      	movs	r2, #0
 800621c:	f7fa fa24 	bl	8000668 <__aeabi_dmul>
 8006220:	2200      	movs	r2, #0
 8006222:	2300      	movs	r3, #0
 8006224:	4604      	mov	r4, r0
 8006226:	460d      	mov	r5, r1
 8006228:	f7fa fc86 	bl	8000b38 <__aeabi_dcmpeq>
 800622c:	2800      	cmp	r0, #0
 800622e:	d09f      	beq.n	8006170 <_dtoa_r+0x638>
 8006230:	e7d1      	b.n	80061d6 <_dtoa_r+0x69e>
 8006232:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006234:	2a00      	cmp	r2, #0
 8006236:	f000 80ea 	beq.w	800640e <_dtoa_r+0x8d6>
 800623a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800623c:	2a01      	cmp	r2, #1
 800623e:	f300 80cd 	bgt.w	80063dc <_dtoa_r+0x8a4>
 8006242:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006244:	2a00      	cmp	r2, #0
 8006246:	f000 80c1 	beq.w	80063cc <_dtoa_r+0x894>
 800624a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800624e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006250:	9e04      	ldr	r6, [sp, #16]
 8006252:	9a04      	ldr	r2, [sp, #16]
 8006254:	441a      	add	r2, r3
 8006256:	9204      	str	r2, [sp, #16]
 8006258:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800625a:	2101      	movs	r1, #1
 800625c:	441a      	add	r2, r3
 800625e:	4648      	mov	r0, r9
 8006260:	9209      	str	r2, [sp, #36]	@ 0x24
 8006262:	f000 fc2d 	bl	8006ac0 <__i2b>
 8006266:	4605      	mov	r5, r0
 8006268:	b166      	cbz	r6, 8006284 <_dtoa_r+0x74c>
 800626a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800626c:	2b00      	cmp	r3, #0
 800626e:	dd09      	ble.n	8006284 <_dtoa_r+0x74c>
 8006270:	42b3      	cmp	r3, r6
 8006272:	9a04      	ldr	r2, [sp, #16]
 8006274:	bfa8      	it	ge
 8006276:	4633      	movge	r3, r6
 8006278:	1ad2      	subs	r2, r2, r3
 800627a:	9204      	str	r2, [sp, #16]
 800627c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800627e:	1af6      	subs	r6, r6, r3
 8006280:	1ad3      	subs	r3, r2, r3
 8006282:	9309      	str	r3, [sp, #36]	@ 0x24
 8006284:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006286:	b30b      	cbz	r3, 80062cc <_dtoa_r+0x794>
 8006288:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800628a:	2b00      	cmp	r3, #0
 800628c:	f000 80c6 	beq.w	800641c <_dtoa_r+0x8e4>
 8006290:	2c00      	cmp	r4, #0
 8006292:	f000 80c0 	beq.w	8006416 <_dtoa_r+0x8de>
 8006296:	4629      	mov	r1, r5
 8006298:	4622      	mov	r2, r4
 800629a:	4648      	mov	r0, r9
 800629c:	f000 fcc8 	bl	8006c30 <__pow5mult>
 80062a0:	9a03      	ldr	r2, [sp, #12]
 80062a2:	4601      	mov	r1, r0
 80062a4:	4605      	mov	r5, r0
 80062a6:	4648      	mov	r0, r9
 80062a8:	f000 fc20 	bl	8006aec <__multiply>
 80062ac:	9903      	ldr	r1, [sp, #12]
 80062ae:	4680      	mov	r8, r0
 80062b0:	4648      	mov	r0, r9
 80062b2:	f000 fb51 	bl	8006958 <_Bfree>
 80062b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80062b8:	1b1b      	subs	r3, r3, r4
 80062ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80062bc:	f000 80b1 	beq.w	8006422 <_dtoa_r+0x8ea>
 80062c0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80062c2:	4641      	mov	r1, r8
 80062c4:	4648      	mov	r0, r9
 80062c6:	f000 fcb3 	bl	8006c30 <__pow5mult>
 80062ca:	9003      	str	r0, [sp, #12]
 80062cc:	2101      	movs	r1, #1
 80062ce:	4648      	mov	r0, r9
 80062d0:	f000 fbf6 	bl	8006ac0 <__i2b>
 80062d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80062d6:	4604      	mov	r4, r0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	f000 81d8 	beq.w	800668e <_dtoa_r+0xb56>
 80062de:	461a      	mov	r2, r3
 80062e0:	4601      	mov	r1, r0
 80062e2:	4648      	mov	r0, r9
 80062e4:	f000 fca4 	bl	8006c30 <__pow5mult>
 80062e8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	4604      	mov	r4, r0
 80062ee:	f300 809f 	bgt.w	8006430 <_dtoa_r+0x8f8>
 80062f2:	9b06      	ldr	r3, [sp, #24]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	f040 8097 	bne.w	8006428 <_dtoa_r+0x8f0>
 80062fa:	9b07      	ldr	r3, [sp, #28]
 80062fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006300:	2b00      	cmp	r3, #0
 8006302:	f040 8093 	bne.w	800642c <_dtoa_r+0x8f4>
 8006306:	9b07      	ldr	r3, [sp, #28]
 8006308:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800630c:	0d1b      	lsrs	r3, r3, #20
 800630e:	051b      	lsls	r3, r3, #20
 8006310:	b133      	cbz	r3, 8006320 <_dtoa_r+0x7e8>
 8006312:	9b04      	ldr	r3, [sp, #16]
 8006314:	3301      	adds	r3, #1
 8006316:	9304      	str	r3, [sp, #16]
 8006318:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800631a:	3301      	adds	r3, #1
 800631c:	9309      	str	r3, [sp, #36]	@ 0x24
 800631e:	2301      	movs	r3, #1
 8006320:	930a      	str	r3, [sp, #40]	@ 0x28
 8006322:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006324:	2b00      	cmp	r3, #0
 8006326:	f000 81b8 	beq.w	800669a <_dtoa_r+0xb62>
 800632a:	6923      	ldr	r3, [r4, #16]
 800632c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006330:	6918      	ldr	r0, [r3, #16]
 8006332:	f000 fb79 	bl	8006a28 <__hi0bits>
 8006336:	f1c0 0020 	rsb	r0, r0, #32
 800633a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800633c:	4418      	add	r0, r3
 800633e:	f010 001f 	ands.w	r0, r0, #31
 8006342:	f000 8082 	beq.w	800644a <_dtoa_r+0x912>
 8006346:	f1c0 0320 	rsb	r3, r0, #32
 800634a:	2b04      	cmp	r3, #4
 800634c:	dd73      	ble.n	8006436 <_dtoa_r+0x8fe>
 800634e:	9b04      	ldr	r3, [sp, #16]
 8006350:	f1c0 001c 	rsb	r0, r0, #28
 8006354:	4403      	add	r3, r0
 8006356:	9304      	str	r3, [sp, #16]
 8006358:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800635a:	4403      	add	r3, r0
 800635c:	4406      	add	r6, r0
 800635e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006360:	9b04      	ldr	r3, [sp, #16]
 8006362:	2b00      	cmp	r3, #0
 8006364:	dd05      	ble.n	8006372 <_dtoa_r+0x83a>
 8006366:	9903      	ldr	r1, [sp, #12]
 8006368:	461a      	mov	r2, r3
 800636a:	4648      	mov	r0, r9
 800636c:	f000 fcba 	bl	8006ce4 <__lshift>
 8006370:	9003      	str	r0, [sp, #12]
 8006372:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006374:	2b00      	cmp	r3, #0
 8006376:	dd05      	ble.n	8006384 <_dtoa_r+0x84c>
 8006378:	4621      	mov	r1, r4
 800637a:	461a      	mov	r2, r3
 800637c:	4648      	mov	r0, r9
 800637e:	f000 fcb1 	bl	8006ce4 <__lshift>
 8006382:	4604      	mov	r4, r0
 8006384:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006386:	2b00      	cmp	r3, #0
 8006388:	d061      	beq.n	800644e <_dtoa_r+0x916>
 800638a:	9803      	ldr	r0, [sp, #12]
 800638c:	4621      	mov	r1, r4
 800638e:	f000 fd15 	bl	8006dbc <__mcmp>
 8006392:	2800      	cmp	r0, #0
 8006394:	da5b      	bge.n	800644e <_dtoa_r+0x916>
 8006396:	2300      	movs	r3, #0
 8006398:	9903      	ldr	r1, [sp, #12]
 800639a:	220a      	movs	r2, #10
 800639c:	4648      	mov	r0, r9
 800639e:	f000 fafd 	bl	800699c <__multadd>
 80063a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80063a4:	9003      	str	r0, [sp, #12]
 80063a6:	f107 38ff 	add.w	r8, r7, #4294967295
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	f000 8177 	beq.w	800669e <_dtoa_r+0xb66>
 80063b0:	4629      	mov	r1, r5
 80063b2:	2300      	movs	r3, #0
 80063b4:	220a      	movs	r2, #10
 80063b6:	4648      	mov	r0, r9
 80063b8:	f000 faf0 	bl	800699c <__multadd>
 80063bc:	f1bb 0f00 	cmp.w	fp, #0
 80063c0:	4605      	mov	r5, r0
 80063c2:	dc6f      	bgt.n	80064a4 <_dtoa_r+0x96c>
 80063c4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80063c6:	2b02      	cmp	r3, #2
 80063c8:	dc49      	bgt.n	800645e <_dtoa_r+0x926>
 80063ca:	e06b      	b.n	80064a4 <_dtoa_r+0x96c>
 80063cc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80063ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80063d2:	e73c      	b.n	800624e <_dtoa_r+0x716>
 80063d4:	3fe00000 	.word	0x3fe00000
 80063d8:	40240000 	.word	0x40240000
 80063dc:	9b08      	ldr	r3, [sp, #32]
 80063de:	1e5c      	subs	r4, r3, #1
 80063e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80063e2:	42a3      	cmp	r3, r4
 80063e4:	db09      	blt.n	80063fa <_dtoa_r+0x8c2>
 80063e6:	1b1c      	subs	r4, r3, r4
 80063e8:	9b08      	ldr	r3, [sp, #32]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	f6bf af30 	bge.w	8006250 <_dtoa_r+0x718>
 80063f0:	9b04      	ldr	r3, [sp, #16]
 80063f2:	9a08      	ldr	r2, [sp, #32]
 80063f4:	1a9e      	subs	r6, r3, r2
 80063f6:	2300      	movs	r3, #0
 80063f8:	e72b      	b.n	8006252 <_dtoa_r+0x71a>
 80063fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80063fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80063fe:	940a      	str	r4, [sp, #40]	@ 0x28
 8006400:	1ae3      	subs	r3, r4, r3
 8006402:	441a      	add	r2, r3
 8006404:	9e04      	ldr	r6, [sp, #16]
 8006406:	9b08      	ldr	r3, [sp, #32]
 8006408:	920e      	str	r2, [sp, #56]	@ 0x38
 800640a:	2400      	movs	r4, #0
 800640c:	e721      	b.n	8006252 <_dtoa_r+0x71a>
 800640e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006410:	9e04      	ldr	r6, [sp, #16]
 8006412:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006414:	e728      	b.n	8006268 <_dtoa_r+0x730>
 8006416:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800641a:	e751      	b.n	80062c0 <_dtoa_r+0x788>
 800641c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800641e:	9903      	ldr	r1, [sp, #12]
 8006420:	e750      	b.n	80062c4 <_dtoa_r+0x78c>
 8006422:	f8cd 800c 	str.w	r8, [sp, #12]
 8006426:	e751      	b.n	80062cc <_dtoa_r+0x794>
 8006428:	2300      	movs	r3, #0
 800642a:	e779      	b.n	8006320 <_dtoa_r+0x7e8>
 800642c:	9b06      	ldr	r3, [sp, #24]
 800642e:	e777      	b.n	8006320 <_dtoa_r+0x7e8>
 8006430:	2300      	movs	r3, #0
 8006432:	930a      	str	r3, [sp, #40]	@ 0x28
 8006434:	e779      	b.n	800632a <_dtoa_r+0x7f2>
 8006436:	d093      	beq.n	8006360 <_dtoa_r+0x828>
 8006438:	9a04      	ldr	r2, [sp, #16]
 800643a:	331c      	adds	r3, #28
 800643c:	441a      	add	r2, r3
 800643e:	9204      	str	r2, [sp, #16]
 8006440:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006442:	441a      	add	r2, r3
 8006444:	441e      	add	r6, r3
 8006446:	9209      	str	r2, [sp, #36]	@ 0x24
 8006448:	e78a      	b.n	8006360 <_dtoa_r+0x828>
 800644a:	4603      	mov	r3, r0
 800644c:	e7f4      	b.n	8006438 <_dtoa_r+0x900>
 800644e:	9b08      	ldr	r3, [sp, #32]
 8006450:	2b00      	cmp	r3, #0
 8006452:	46b8      	mov	r8, r7
 8006454:	dc20      	bgt.n	8006498 <_dtoa_r+0x960>
 8006456:	469b      	mov	fp, r3
 8006458:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800645a:	2b02      	cmp	r3, #2
 800645c:	dd1e      	ble.n	800649c <_dtoa_r+0x964>
 800645e:	f1bb 0f00 	cmp.w	fp, #0
 8006462:	f47f adb1 	bne.w	8005fc8 <_dtoa_r+0x490>
 8006466:	4621      	mov	r1, r4
 8006468:	465b      	mov	r3, fp
 800646a:	2205      	movs	r2, #5
 800646c:	4648      	mov	r0, r9
 800646e:	f000 fa95 	bl	800699c <__multadd>
 8006472:	4601      	mov	r1, r0
 8006474:	4604      	mov	r4, r0
 8006476:	9803      	ldr	r0, [sp, #12]
 8006478:	f000 fca0 	bl	8006dbc <__mcmp>
 800647c:	2800      	cmp	r0, #0
 800647e:	f77f ada3 	ble.w	8005fc8 <_dtoa_r+0x490>
 8006482:	4656      	mov	r6, sl
 8006484:	2331      	movs	r3, #49	@ 0x31
 8006486:	f806 3b01 	strb.w	r3, [r6], #1
 800648a:	f108 0801 	add.w	r8, r8, #1
 800648e:	e59f      	b.n	8005fd0 <_dtoa_r+0x498>
 8006490:	9c08      	ldr	r4, [sp, #32]
 8006492:	46b8      	mov	r8, r7
 8006494:	4625      	mov	r5, r4
 8006496:	e7f4      	b.n	8006482 <_dtoa_r+0x94a>
 8006498:	f8dd b020 	ldr.w	fp, [sp, #32]
 800649c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800649e:	2b00      	cmp	r3, #0
 80064a0:	f000 8101 	beq.w	80066a6 <_dtoa_r+0xb6e>
 80064a4:	2e00      	cmp	r6, #0
 80064a6:	dd05      	ble.n	80064b4 <_dtoa_r+0x97c>
 80064a8:	4629      	mov	r1, r5
 80064aa:	4632      	mov	r2, r6
 80064ac:	4648      	mov	r0, r9
 80064ae:	f000 fc19 	bl	8006ce4 <__lshift>
 80064b2:	4605      	mov	r5, r0
 80064b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d05c      	beq.n	8006574 <_dtoa_r+0xa3c>
 80064ba:	6869      	ldr	r1, [r5, #4]
 80064bc:	4648      	mov	r0, r9
 80064be:	f000 fa0b 	bl	80068d8 <_Balloc>
 80064c2:	4606      	mov	r6, r0
 80064c4:	b928      	cbnz	r0, 80064d2 <_dtoa_r+0x99a>
 80064c6:	4b82      	ldr	r3, [pc, #520]	@ (80066d0 <_dtoa_r+0xb98>)
 80064c8:	4602      	mov	r2, r0
 80064ca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80064ce:	f7ff bb47 	b.w	8005b60 <_dtoa_r+0x28>
 80064d2:	692a      	ldr	r2, [r5, #16]
 80064d4:	3202      	adds	r2, #2
 80064d6:	0092      	lsls	r2, r2, #2
 80064d8:	f105 010c 	add.w	r1, r5, #12
 80064dc:	300c      	adds	r0, #12
 80064de:	f7ff fa94 	bl	8005a0a <memcpy>
 80064e2:	2201      	movs	r2, #1
 80064e4:	4631      	mov	r1, r6
 80064e6:	4648      	mov	r0, r9
 80064e8:	f000 fbfc 	bl	8006ce4 <__lshift>
 80064ec:	f10a 0301 	add.w	r3, sl, #1
 80064f0:	9304      	str	r3, [sp, #16]
 80064f2:	eb0a 030b 	add.w	r3, sl, fp
 80064f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80064f8:	9b06      	ldr	r3, [sp, #24]
 80064fa:	f003 0301 	and.w	r3, r3, #1
 80064fe:	462f      	mov	r7, r5
 8006500:	9309      	str	r3, [sp, #36]	@ 0x24
 8006502:	4605      	mov	r5, r0
 8006504:	9b04      	ldr	r3, [sp, #16]
 8006506:	9803      	ldr	r0, [sp, #12]
 8006508:	4621      	mov	r1, r4
 800650a:	f103 3bff 	add.w	fp, r3, #4294967295
 800650e:	f7ff fa8a 	bl	8005a26 <quorem>
 8006512:	4603      	mov	r3, r0
 8006514:	3330      	adds	r3, #48	@ 0x30
 8006516:	9006      	str	r0, [sp, #24]
 8006518:	4639      	mov	r1, r7
 800651a:	9803      	ldr	r0, [sp, #12]
 800651c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800651e:	f000 fc4d 	bl	8006dbc <__mcmp>
 8006522:	462a      	mov	r2, r5
 8006524:	9008      	str	r0, [sp, #32]
 8006526:	4621      	mov	r1, r4
 8006528:	4648      	mov	r0, r9
 800652a:	f000 fc63 	bl	8006df4 <__mdiff>
 800652e:	68c2      	ldr	r2, [r0, #12]
 8006530:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006532:	4606      	mov	r6, r0
 8006534:	bb02      	cbnz	r2, 8006578 <_dtoa_r+0xa40>
 8006536:	4601      	mov	r1, r0
 8006538:	9803      	ldr	r0, [sp, #12]
 800653a:	f000 fc3f 	bl	8006dbc <__mcmp>
 800653e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006540:	4602      	mov	r2, r0
 8006542:	4631      	mov	r1, r6
 8006544:	4648      	mov	r0, r9
 8006546:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800654a:	f000 fa05 	bl	8006958 <_Bfree>
 800654e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006550:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006552:	9e04      	ldr	r6, [sp, #16]
 8006554:	ea42 0103 	orr.w	r1, r2, r3
 8006558:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800655a:	4319      	orrs	r1, r3
 800655c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800655e:	d10d      	bne.n	800657c <_dtoa_r+0xa44>
 8006560:	2b39      	cmp	r3, #57	@ 0x39
 8006562:	d027      	beq.n	80065b4 <_dtoa_r+0xa7c>
 8006564:	9a08      	ldr	r2, [sp, #32]
 8006566:	2a00      	cmp	r2, #0
 8006568:	dd01      	ble.n	800656e <_dtoa_r+0xa36>
 800656a:	9b06      	ldr	r3, [sp, #24]
 800656c:	3331      	adds	r3, #49	@ 0x31
 800656e:	f88b 3000 	strb.w	r3, [fp]
 8006572:	e52e      	b.n	8005fd2 <_dtoa_r+0x49a>
 8006574:	4628      	mov	r0, r5
 8006576:	e7b9      	b.n	80064ec <_dtoa_r+0x9b4>
 8006578:	2201      	movs	r2, #1
 800657a:	e7e2      	b.n	8006542 <_dtoa_r+0xa0a>
 800657c:	9908      	ldr	r1, [sp, #32]
 800657e:	2900      	cmp	r1, #0
 8006580:	db04      	blt.n	800658c <_dtoa_r+0xa54>
 8006582:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8006584:	4301      	orrs	r1, r0
 8006586:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006588:	4301      	orrs	r1, r0
 800658a:	d120      	bne.n	80065ce <_dtoa_r+0xa96>
 800658c:	2a00      	cmp	r2, #0
 800658e:	ddee      	ble.n	800656e <_dtoa_r+0xa36>
 8006590:	9903      	ldr	r1, [sp, #12]
 8006592:	9304      	str	r3, [sp, #16]
 8006594:	2201      	movs	r2, #1
 8006596:	4648      	mov	r0, r9
 8006598:	f000 fba4 	bl	8006ce4 <__lshift>
 800659c:	4621      	mov	r1, r4
 800659e:	9003      	str	r0, [sp, #12]
 80065a0:	f000 fc0c 	bl	8006dbc <__mcmp>
 80065a4:	2800      	cmp	r0, #0
 80065a6:	9b04      	ldr	r3, [sp, #16]
 80065a8:	dc02      	bgt.n	80065b0 <_dtoa_r+0xa78>
 80065aa:	d1e0      	bne.n	800656e <_dtoa_r+0xa36>
 80065ac:	07da      	lsls	r2, r3, #31
 80065ae:	d5de      	bpl.n	800656e <_dtoa_r+0xa36>
 80065b0:	2b39      	cmp	r3, #57	@ 0x39
 80065b2:	d1da      	bne.n	800656a <_dtoa_r+0xa32>
 80065b4:	2339      	movs	r3, #57	@ 0x39
 80065b6:	f88b 3000 	strb.w	r3, [fp]
 80065ba:	4633      	mov	r3, r6
 80065bc:	461e      	mov	r6, r3
 80065be:	3b01      	subs	r3, #1
 80065c0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80065c4:	2a39      	cmp	r2, #57	@ 0x39
 80065c6:	d04e      	beq.n	8006666 <_dtoa_r+0xb2e>
 80065c8:	3201      	adds	r2, #1
 80065ca:	701a      	strb	r2, [r3, #0]
 80065cc:	e501      	b.n	8005fd2 <_dtoa_r+0x49a>
 80065ce:	2a00      	cmp	r2, #0
 80065d0:	dd03      	ble.n	80065da <_dtoa_r+0xaa2>
 80065d2:	2b39      	cmp	r3, #57	@ 0x39
 80065d4:	d0ee      	beq.n	80065b4 <_dtoa_r+0xa7c>
 80065d6:	3301      	adds	r3, #1
 80065d8:	e7c9      	b.n	800656e <_dtoa_r+0xa36>
 80065da:	9a04      	ldr	r2, [sp, #16]
 80065dc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80065de:	f802 3c01 	strb.w	r3, [r2, #-1]
 80065e2:	428a      	cmp	r2, r1
 80065e4:	d028      	beq.n	8006638 <_dtoa_r+0xb00>
 80065e6:	9903      	ldr	r1, [sp, #12]
 80065e8:	2300      	movs	r3, #0
 80065ea:	220a      	movs	r2, #10
 80065ec:	4648      	mov	r0, r9
 80065ee:	f000 f9d5 	bl	800699c <__multadd>
 80065f2:	42af      	cmp	r7, r5
 80065f4:	9003      	str	r0, [sp, #12]
 80065f6:	f04f 0300 	mov.w	r3, #0
 80065fa:	f04f 020a 	mov.w	r2, #10
 80065fe:	4639      	mov	r1, r7
 8006600:	4648      	mov	r0, r9
 8006602:	d107      	bne.n	8006614 <_dtoa_r+0xadc>
 8006604:	f000 f9ca 	bl	800699c <__multadd>
 8006608:	4607      	mov	r7, r0
 800660a:	4605      	mov	r5, r0
 800660c:	9b04      	ldr	r3, [sp, #16]
 800660e:	3301      	adds	r3, #1
 8006610:	9304      	str	r3, [sp, #16]
 8006612:	e777      	b.n	8006504 <_dtoa_r+0x9cc>
 8006614:	f000 f9c2 	bl	800699c <__multadd>
 8006618:	4629      	mov	r1, r5
 800661a:	4607      	mov	r7, r0
 800661c:	2300      	movs	r3, #0
 800661e:	220a      	movs	r2, #10
 8006620:	4648      	mov	r0, r9
 8006622:	f000 f9bb 	bl	800699c <__multadd>
 8006626:	4605      	mov	r5, r0
 8006628:	e7f0      	b.n	800660c <_dtoa_r+0xad4>
 800662a:	f1bb 0f00 	cmp.w	fp, #0
 800662e:	bfcc      	ite	gt
 8006630:	465e      	movgt	r6, fp
 8006632:	2601      	movle	r6, #1
 8006634:	4456      	add	r6, sl
 8006636:	2700      	movs	r7, #0
 8006638:	9903      	ldr	r1, [sp, #12]
 800663a:	9304      	str	r3, [sp, #16]
 800663c:	2201      	movs	r2, #1
 800663e:	4648      	mov	r0, r9
 8006640:	f000 fb50 	bl	8006ce4 <__lshift>
 8006644:	4621      	mov	r1, r4
 8006646:	9003      	str	r0, [sp, #12]
 8006648:	f000 fbb8 	bl	8006dbc <__mcmp>
 800664c:	2800      	cmp	r0, #0
 800664e:	dcb4      	bgt.n	80065ba <_dtoa_r+0xa82>
 8006650:	d102      	bne.n	8006658 <_dtoa_r+0xb20>
 8006652:	9b04      	ldr	r3, [sp, #16]
 8006654:	07db      	lsls	r3, r3, #31
 8006656:	d4b0      	bmi.n	80065ba <_dtoa_r+0xa82>
 8006658:	4633      	mov	r3, r6
 800665a:	461e      	mov	r6, r3
 800665c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006660:	2a30      	cmp	r2, #48	@ 0x30
 8006662:	d0fa      	beq.n	800665a <_dtoa_r+0xb22>
 8006664:	e4b5      	b.n	8005fd2 <_dtoa_r+0x49a>
 8006666:	459a      	cmp	sl, r3
 8006668:	d1a8      	bne.n	80065bc <_dtoa_r+0xa84>
 800666a:	2331      	movs	r3, #49	@ 0x31
 800666c:	f108 0801 	add.w	r8, r8, #1
 8006670:	f88a 3000 	strb.w	r3, [sl]
 8006674:	e4ad      	b.n	8005fd2 <_dtoa_r+0x49a>
 8006676:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006678:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80066d4 <_dtoa_r+0xb9c>
 800667c:	b11b      	cbz	r3, 8006686 <_dtoa_r+0xb4e>
 800667e:	f10a 0308 	add.w	r3, sl, #8
 8006682:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006684:	6013      	str	r3, [r2, #0]
 8006686:	4650      	mov	r0, sl
 8006688:	b017      	add	sp, #92	@ 0x5c
 800668a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800668e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006690:	2b01      	cmp	r3, #1
 8006692:	f77f ae2e 	ble.w	80062f2 <_dtoa_r+0x7ba>
 8006696:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006698:	930a      	str	r3, [sp, #40]	@ 0x28
 800669a:	2001      	movs	r0, #1
 800669c:	e64d      	b.n	800633a <_dtoa_r+0x802>
 800669e:	f1bb 0f00 	cmp.w	fp, #0
 80066a2:	f77f aed9 	ble.w	8006458 <_dtoa_r+0x920>
 80066a6:	4656      	mov	r6, sl
 80066a8:	9803      	ldr	r0, [sp, #12]
 80066aa:	4621      	mov	r1, r4
 80066ac:	f7ff f9bb 	bl	8005a26 <quorem>
 80066b0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80066b4:	f806 3b01 	strb.w	r3, [r6], #1
 80066b8:	eba6 020a 	sub.w	r2, r6, sl
 80066bc:	4593      	cmp	fp, r2
 80066be:	ddb4      	ble.n	800662a <_dtoa_r+0xaf2>
 80066c0:	9903      	ldr	r1, [sp, #12]
 80066c2:	2300      	movs	r3, #0
 80066c4:	220a      	movs	r2, #10
 80066c6:	4648      	mov	r0, r9
 80066c8:	f000 f968 	bl	800699c <__multadd>
 80066cc:	9003      	str	r0, [sp, #12]
 80066ce:	e7eb      	b.n	80066a8 <_dtoa_r+0xb70>
 80066d0:	08007d40 	.word	0x08007d40
 80066d4:	08007cc4 	.word	0x08007cc4

080066d8 <_free_r>:
 80066d8:	b538      	push	{r3, r4, r5, lr}
 80066da:	4605      	mov	r5, r0
 80066dc:	2900      	cmp	r1, #0
 80066de:	d041      	beq.n	8006764 <_free_r+0x8c>
 80066e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066e4:	1f0c      	subs	r4, r1, #4
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	bfb8      	it	lt
 80066ea:	18e4      	addlt	r4, r4, r3
 80066ec:	f000 f8e8 	bl	80068c0 <__malloc_lock>
 80066f0:	4a1d      	ldr	r2, [pc, #116]	@ (8006768 <_free_r+0x90>)
 80066f2:	6813      	ldr	r3, [r2, #0]
 80066f4:	b933      	cbnz	r3, 8006704 <_free_r+0x2c>
 80066f6:	6063      	str	r3, [r4, #4]
 80066f8:	6014      	str	r4, [r2, #0]
 80066fa:	4628      	mov	r0, r5
 80066fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006700:	f000 b8e4 	b.w	80068cc <__malloc_unlock>
 8006704:	42a3      	cmp	r3, r4
 8006706:	d908      	bls.n	800671a <_free_r+0x42>
 8006708:	6820      	ldr	r0, [r4, #0]
 800670a:	1821      	adds	r1, r4, r0
 800670c:	428b      	cmp	r3, r1
 800670e:	bf01      	itttt	eq
 8006710:	6819      	ldreq	r1, [r3, #0]
 8006712:	685b      	ldreq	r3, [r3, #4]
 8006714:	1809      	addeq	r1, r1, r0
 8006716:	6021      	streq	r1, [r4, #0]
 8006718:	e7ed      	b.n	80066f6 <_free_r+0x1e>
 800671a:	461a      	mov	r2, r3
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	b10b      	cbz	r3, 8006724 <_free_r+0x4c>
 8006720:	42a3      	cmp	r3, r4
 8006722:	d9fa      	bls.n	800671a <_free_r+0x42>
 8006724:	6811      	ldr	r1, [r2, #0]
 8006726:	1850      	adds	r0, r2, r1
 8006728:	42a0      	cmp	r0, r4
 800672a:	d10b      	bne.n	8006744 <_free_r+0x6c>
 800672c:	6820      	ldr	r0, [r4, #0]
 800672e:	4401      	add	r1, r0
 8006730:	1850      	adds	r0, r2, r1
 8006732:	4283      	cmp	r3, r0
 8006734:	6011      	str	r1, [r2, #0]
 8006736:	d1e0      	bne.n	80066fa <_free_r+0x22>
 8006738:	6818      	ldr	r0, [r3, #0]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	6053      	str	r3, [r2, #4]
 800673e:	4408      	add	r0, r1
 8006740:	6010      	str	r0, [r2, #0]
 8006742:	e7da      	b.n	80066fa <_free_r+0x22>
 8006744:	d902      	bls.n	800674c <_free_r+0x74>
 8006746:	230c      	movs	r3, #12
 8006748:	602b      	str	r3, [r5, #0]
 800674a:	e7d6      	b.n	80066fa <_free_r+0x22>
 800674c:	6820      	ldr	r0, [r4, #0]
 800674e:	1821      	adds	r1, r4, r0
 8006750:	428b      	cmp	r3, r1
 8006752:	bf04      	itt	eq
 8006754:	6819      	ldreq	r1, [r3, #0]
 8006756:	685b      	ldreq	r3, [r3, #4]
 8006758:	6063      	str	r3, [r4, #4]
 800675a:	bf04      	itt	eq
 800675c:	1809      	addeq	r1, r1, r0
 800675e:	6021      	streq	r1, [r4, #0]
 8006760:	6054      	str	r4, [r2, #4]
 8006762:	e7ca      	b.n	80066fa <_free_r+0x22>
 8006764:	bd38      	pop	{r3, r4, r5, pc}
 8006766:	bf00      	nop
 8006768:	200004f4 	.word	0x200004f4

0800676c <malloc>:
 800676c:	4b02      	ldr	r3, [pc, #8]	@ (8006778 <malloc+0xc>)
 800676e:	4601      	mov	r1, r0
 8006770:	6818      	ldr	r0, [r3, #0]
 8006772:	f000 b825 	b.w	80067c0 <_malloc_r>
 8006776:	bf00      	nop
 8006778:	20000018 	.word	0x20000018

0800677c <sbrk_aligned>:
 800677c:	b570      	push	{r4, r5, r6, lr}
 800677e:	4e0f      	ldr	r6, [pc, #60]	@ (80067bc <sbrk_aligned+0x40>)
 8006780:	460c      	mov	r4, r1
 8006782:	6831      	ldr	r1, [r6, #0]
 8006784:	4605      	mov	r5, r0
 8006786:	b911      	cbnz	r1, 800678e <sbrk_aligned+0x12>
 8006788:	f000 ffe2 	bl	8007750 <_sbrk_r>
 800678c:	6030      	str	r0, [r6, #0]
 800678e:	4621      	mov	r1, r4
 8006790:	4628      	mov	r0, r5
 8006792:	f000 ffdd 	bl	8007750 <_sbrk_r>
 8006796:	1c43      	adds	r3, r0, #1
 8006798:	d103      	bne.n	80067a2 <sbrk_aligned+0x26>
 800679a:	f04f 34ff 	mov.w	r4, #4294967295
 800679e:	4620      	mov	r0, r4
 80067a0:	bd70      	pop	{r4, r5, r6, pc}
 80067a2:	1cc4      	adds	r4, r0, #3
 80067a4:	f024 0403 	bic.w	r4, r4, #3
 80067a8:	42a0      	cmp	r0, r4
 80067aa:	d0f8      	beq.n	800679e <sbrk_aligned+0x22>
 80067ac:	1a21      	subs	r1, r4, r0
 80067ae:	4628      	mov	r0, r5
 80067b0:	f000 ffce 	bl	8007750 <_sbrk_r>
 80067b4:	3001      	adds	r0, #1
 80067b6:	d1f2      	bne.n	800679e <sbrk_aligned+0x22>
 80067b8:	e7ef      	b.n	800679a <sbrk_aligned+0x1e>
 80067ba:	bf00      	nop
 80067bc:	200004f0 	.word	0x200004f0

080067c0 <_malloc_r>:
 80067c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067c4:	1ccd      	adds	r5, r1, #3
 80067c6:	f025 0503 	bic.w	r5, r5, #3
 80067ca:	3508      	adds	r5, #8
 80067cc:	2d0c      	cmp	r5, #12
 80067ce:	bf38      	it	cc
 80067d0:	250c      	movcc	r5, #12
 80067d2:	2d00      	cmp	r5, #0
 80067d4:	4606      	mov	r6, r0
 80067d6:	db01      	blt.n	80067dc <_malloc_r+0x1c>
 80067d8:	42a9      	cmp	r1, r5
 80067da:	d904      	bls.n	80067e6 <_malloc_r+0x26>
 80067dc:	230c      	movs	r3, #12
 80067de:	6033      	str	r3, [r6, #0]
 80067e0:	2000      	movs	r0, #0
 80067e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80068bc <_malloc_r+0xfc>
 80067ea:	f000 f869 	bl	80068c0 <__malloc_lock>
 80067ee:	f8d8 3000 	ldr.w	r3, [r8]
 80067f2:	461c      	mov	r4, r3
 80067f4:	bb44      	cbnz	r4, 8006848 <_malloc_r+0x88>
 80067f6:	4629      	mov	r1, r5
 80067f8:	4630      	mov	r0, r6
 80067fa:	f7ff ffbf 	bl	800677c <sbrk_aligned>
 80067fe:	1c43      	adds	r3, r0, #1
 8006800:	4604      	mov	r4, r0
 8006802:	d158      	bne.n	80068b6 <_malloc_r+0xf6>
 8006804:	f8d8 4000 	ldr.w	r4, [r8]
 8006808:	4627      	mov	r7, r4
 800680a:	2f00      	cmp	r7, #0
 800680c:	d143      	bne.n	8006896 <_malloc_r+0xd6>
 800680e:	2c00      	cmp	r4, #0
 8006810:	d04b      	beq.n	80068aa <_malloc_r+0xea>
 8006812:	6823      	ldr	r3, [r4, #0]
 8006814:	4639      	mov	r1, r7
 8006816:	4630      	mov	r0, r6
 8006818:	eb04 0903 	add.w	r9, r4, r3
 800681c:	f000 ff98 	bl	8007750 <_sbrk_r>
 8006820:	4581      	cmp	r9, r0
 8006822:	d142      	bne.n	80068aa <_malloc_r+0xea>
 8006824:	6821      	ldr	r1, [r4, #0]
 8006826:	1a6d      	subs	r5, r5, r1
 8006828:	4629      	mov	r1, r5
 800682a:	4630      	mov	r0, r6
 800682c:	f7ff ffa6 	bl	800677c <sbrk_aligned>
 8006830:	3001      	adds	r0, #1
 8006832:	d03a      	beq.n	80068aa <_malloc_r+0xea>
 8006834:	6823      	ldr	r3, [r4, #0]
 8006836:	442b      	add	r3, r5
 8006838:	6023      	str	r3, [r4, #0]
 800683a:	f8d8 3000 	ldr.w	r3, [r8]
 800683e:	685a      	ldr	r2, [r3, #4]
 8006840:	bb62      	cbnz	r2, 800689c <_malloc_r+0xdc>
 8006842:	f8c8 7000 	str.w	r7, [r8]
 8006846:	e00f      	b.n	8006868 <_malloc_r+0xa8>
 8006848:	6822      	ldr	r2, [r4, #0]
 800684a:	1b52      	subs	r2, r2, r5
 800684c:	d420      	bmi.n	8006890 <_malloc_r+0xd0>
 800684e:	2a0b      	cmp	r2, #11
 8006850:	d917      	bls.n	8006882 <_malloc_r+0xc2>
 8006852:	1961      	adds	r1, r4, r5
 8006854:	42a3      	cmp	r3, r4
 8006856:	6025      	str	r5, [r4, #0]
 8006858:	bf18      	it	ne
 800685a:	6059      	strne	r1, [r3, #4]
 800685c:	6863      	ldr	r3, [r4, #4]
 800685e:	bf08      	it	eq
 8006860:	f8c8 1000 	streq.w	r1, [r8]
 8006864:	5162      	str	r2, [r4, r5]
 8006866:	604b      	str	r3, [r1, #4]
 8006868:	4630      	mov	r0, r6
 800686a:	f000 f82f 	bl	80068cc <__malloc_unlock>
 800686e:	f104 000b 	add.w	r0, r4, #11
 8006872:	1d23      	adds	r3, r4, #4
 8006874:	f020 0007 	bic.w	r0, r0, #7
 8006878:	1ac2      	subs	r2, r0, r3
 800687a:	bf1c      	itt	ne
 800687c:	1a1b      	subne	r3, r3, r0
 800687e:	50a3      	strne	r3, [r4, r2]
 8006880:	e7af      	b.n	80067e2 <_malloc_r+0x22>
 8006882:	6862      	ldr	r2, [r4, #4]
 8006884:	42a3      	cmp	r3, r4
 8006886:	bf0c      	ite	eq
 8006888:	f8c8 2000 	streq.w	r2, [r8]
 800688c:	605a      	strne	r2, [r3, #4]
 800688e:	e7eb      	b.n	8006868 <_malloc_r+0xa8>
 8006890:	4623      	mov	r3, r4
 8006892:	6864      	ldr	r4, [r4, #4]
 8006894:	e7ae      	b.n	80067f4 <_malloc_r+0x34>
 8006896:	463c      	mov	r4, r7
 8006898:	687f      	ldr	r7, [r7, #4]
 800689a:	e7b6      	b.n	800680a <_malloc_r+0x4a>
 800689c:	461a      	mov	r2, r3
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	42a3      	cmp	r3, r4
 80068a2:	d1fb      	bne.n	800689c <_malloc_r+0xdc>
 80068a4:	2300      	movs	r3, #0
 80068a6:	6053      	str	r3, [r2, #4]
 80068a8:	e7de      	b.n	8006868 <_malloc_r+0xa8>
 80068aa:	230c      	movs	r3, #12
 80068ac:	6033      	str	r3, [r6, #0]
 80068ae:	4630      	mov	r0, r6
 80068b0:	f000 f80c 	bl	80068cc <__malloc_unlock>
 80068b4:	e794      	b.n	80067e0 <_malloc_r+0x20>
 80068b6:	6005      	str	r5, [r0, #0]
 80068b8:	e7d6      	b.n	8006868 <_malloc_r+0xa8>
 80068ba:	bf00      	nop
 80068bc:	200004f4 	.word	0x200004f4

080068c0 <__malloc_lock>:
 80068c0:	4801      	ldr	r0, [pc, #4]	@ (80068c8 <__malloc_lock+0x8>)
 80068c2:	f7ff b8a0 	b.w	8005a06 <__retarget_lock_acquire_recursive>
 80068c6:	bf00      	nop
 80068c8:	200004ec 	.word	0x200004ec

080068cc <__malloc_unlock>:
 80068cc:	4801      	ldr	r0, [pc, #4]	@ (80068d4 <__malloc_unlock+0x8>)
 80068ce:	f7ff b89b 	b.w	8005a08 <__retarget_lock_release_recursive>
 80068d2:	bf00      	nop
 80068d4:	200004ec 	.word	0x200004ec

080068d8 <_Balloc>:
 80068d8:	b570      	push	{r4, r5, r6, lr}
 80068da:	69c6      	ldr	r6, [r0, #28]
 80068dc:	4604      	mov	r4, r0
 80068de:	460d      	mov	r5, r1
 80068e0:	b976      	cbnz	r6, 8006900 <_Balloc+0x28>
 80068e2:	2010      	movs	r0, #16
 80068e4:	f7ff ff42 	bl	800676c <malloc>
 80068e8:	4602      	mov	r2, r0
 80068ea:	61e0      	str	r0, [r4, #28]
 80068ec:	b920      	cbnz	r0, 80068f8 <_Balloc+0x20>
 80068ee:	4b18      	ldr	r3, [pc, #96]	@ (8006950 <_Balloc+0x78>)
 80068f0:	4818      	ldr	r0, [pc, #96]	@ (8006954 <_Balloc+0x7c>)
 80068f2:	216b      	movs	r1, #107	@ 0x6b
 80068f4:	f000 ff3c 	bl	8007770 <__assert_func>
 80068f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80068fc:	6006      	str	r6, [r0, #0]
 80068fe:	60c6      	str	r6, [r0, #12]
 8006900:	69e6      	ldr	r6, [r4, #28]
 8006902:	68f3      	ldr	r3, [r6, #12]
 8006904:	b183      	cbz	r3, 8006928 <_Balloc+0x50>
 8006906:	69e3      	ldr	r3, [r4, #28]
 8006908:	68db      	ldr	r3, [r3, #12]
 800690a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800690e:	b9b8      	cbnz	r0, 8006940 <_Balloc+0x68>
 8006910:	2101      	movs	r1, #1
 8006912:	fa01 f605 	lsl.w	r6, r1, r5
 8006916:	1d72      	adds	r2, r6, #5
 8006918:	0092      	lsls	r2, r2, #2
 800691a:	4620      	mov	r0, r4
 800691c:	f000 ff46 	bl	80077ac <_calloc_r>
 8006920:	b160      	cbz	r0, 800693c <_Balloc+0x64>
 8006922:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006926:	e00e      	b.n	8006946 <_Balloc+0x6e>
 8006928:	2221      	movs	r2, #33	@ 0x21
 800692a:	2104      	movs	r1, #4
 800692c:	4620      	mov	r0, r4
 800692e:	f000 ff3d 	bl	80077ac <_calloc_r>
 8006932:	69e3      	ldr	r3, [r4, #28]
 8006934:	60f0      	str	r0, [r6, #12]
 8006936:	68db      	ldr	r3, [r3, #12]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d1e4      	bne.n	8006906 <_Balloc+0x2e>
 800693c:	2000      	movs	r0, #0
 800693e:	bd70      	pop	{r4, r5, r6, pc}
 8006940:	6802      	ldr	r2, [r0, #0]
 8006942:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006946:	2300      	movs	r3, #0
 8006948:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800694c:	e7f7      	b.n	800693e <_Balloc+0x66>
 800694e:	bf00      	nop
 8006950:	08007cd1 	.word	0x08007cd1
 8006954:	08007d51 	.word	0x08007d51

08006958 <_Bfree>:
 8006958:	b570      	push	{r4, r5, r6, lr}
 800695a:	69c6      	ldr	r6, [r0, #28]
 800695c:	4605      	mov	r5, r0
 800695e:	460c      	mov	r4, r1
 8006960:	b976      	cbnz	r6, 8006980 <_Bfree+0x28>
 8006962:	2010      	movs	r0, #16
 8006964:	f7ff ff02 	bl	800676c <malloc>
 8006968:	4602      	mov	r2, r0
 800696a:	61e8      	str	r0, [r5, #28]
 800696c:	b920      	cbnz	r0, 8006978 <_Bfree+0x20>
 800696e:	4b09      	ldr	r3, [pc, #36]	@ (8006994 <_Bfree+0x3c>)
 8006970:	4809      	ldr	r0, [pc, #36]	@ (8006998 <_Bfree+0x40>)
 8006972:	218f      	movs	r1, #143	@ 0x8f
 8006974:	f000 fefc 	bl	8007770 <__assert_func>
 8006978:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800697c:	6006      	str	r6, [r0, #0]
 800697e:	60c6      	str	r6, [r0, #12]
 8006980:	b13c      	cbz	r4, 8006992 <_Bfree+0x3a>
 8006982:	69eb      	ldr	r3, [r5, #28]
 8006984:	6862      	ldr	r2, [r4, #4]
 8006986:	68db      	ldr	r3, [r3, #12]
 8006988:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800698c:	6021      	str	r1, [r4, #0]
 800698e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006992:	bd70      	pop	{r4, r5, r6, pc}
 8006994:	08007cd1 	.word	0x08007cd1
 8006998:	08007d51 	.word	0x08007d51

0800699c <__multadd>:
 800699c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069a0:	690d      	ldr	r5, [r1, #16]
 80069a2:	4607      	mov	r7, r0
 80069a4:	460c      	mov	r4, r1
 80069a6:	461e      	mov	r6, r3
 80069a8:	f101 0c14 	add.w	ip, r1, #20
 80069ac:	2000      	movs	r0, #0
 80069ae:	f8dc 3000 	ldr.w	r3, [ip]
 80069b2:	b299      	uxth	r1, r3
 80069b4:	fb02 6101 	mla	r1, r2, r1, r6
 80069b8:	0c1e      	lsrs	r6, r3, #16
 80069ba:	0c0b      	lsrs	r3, r1, #16
 80069bc:	fb02 3306 	mla	r3, r2, r6, r3
 80069c0:	b289      	uxth	r1, r1
 80069c2:	3001      	adds	r0, #1
 80069c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80069c8:	4285      	cmp	r5, r0
 80069ca:	f84c 1b04 	str.w	r1, [ip], #4
 80069ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80069d2:	dcec      	bgt.n	80069ae <__multadd+0x12>
 80069d4:	b30e      	cbz	r6, 8006a1a <__multadd+0x7e>
 80069d6:	68a3      	ldr	r3, [r4, #8]
 80069d8:	42ab      	cmp	r3, r5
 80069da:	dc19      	bgt.n	8006a10 <__multadd+0x74>
 80069dc:	6861      	ldr	r1, [r4, #4]
 80069de:	4638      	mov	r0, r7
 80069e0:	3101      	adds	r1, #1
 80069e2:	f7ff ff79 	bl	80068d8 <_Balloc>
 80069e6:	4680      	mov	r8, r0
 80069e8:	b928      	cbnz	r0, 80069f6 <__multadd+0x5a>
 80069ea:	4602      	mov	r2, r0
 80069ec:	4b0c      	ldr	r3, [pc, #48]	@ (8006a20 <__multadd+0x84>)
 80069ee:	480d      	ldr	r0, [pc, #52]	@ (8006a24 <__multadd+0x88>)
 80069f0:	21ba      	movs	r1, #186	@ 0xba
 80069f2:	f000 febd 	bl	8007770 <__assert_func>
 80069f6:	6922      	ldr	r2, [r4, #16]
 80069f8:	3202      	adds	r2, #2
 80069fa:	f104 010c 	add.w	r1, r4, #12
 80069fe:	0092      	lsls	r2, r2, #2
 8006a00:	300c      	adds	r0, #12
 8006a02:	f7ff f802 	bl	8005a0a <memcpy>
 8006a06:	4621      	mov	r1, r4
 8006a08:	4638      	mov	r0, r7
 8006a0a:	f7ff ffa5 	bl	8006958 <_Bfree>
 8006a0e:	4644      	mov	r4, r8
 8006a10:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006a14:	3501      	adds	r5, #1
 8006a16:	615e      	str	r6, [r3, #20]
 8006a18:	6125      	str	r5, [r4, #16]
 8006a1a:	4620      	mov	r0, r4
 8006a1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a20:	08007d40 	.word	0x08007d40
 8006a24:	08007d51 	.word	0x08007d51

08006a28 <__hi0bits>:
 8006a28:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	bf36      	itet	cc
 8006a30:	0403      	lslcc	r3, r0, #16
 8006a32:	2000      	movcs	r0, #0
 8006a34:	2010      	movcc	r0, #16
 8006a36:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006a3a:	bf3c      	itt	cc
 8006a3c:	021b      	lslcc	r3, r3, #8
 8006a3e:	3008      	addcc	r0, #8
 8006a40:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a44:	bf3c      	itt	cc
 8006a46:	011b      	lslcc	r3, r3, #4
 8006a48:	3004      	addcc	r0, #4
 8006a4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a4e:	bf3c      	itt	cc
 8006a50:	009b      	lslcc	r3, r3, #2
 8006a52:	3002      	addcc	r0, #2
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	db05      	blt.n	8006a64 <__hi0bits+0x3c>
 8006a58:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006a5c:	f100 0001 	add.w	r0, r0, #1
 8006a60:	bf08      	it	eq
 8006a62:	2020      	moveq	r0, #32
 8006a64:	4770      	bx	lr

08006a66 <__lo0bits>:
 8006a66:	6803      	ldr	r3, [r0, #0]
 8006a68:	4602      	mov	r2, r0
 8006a6a:	f013 0007 	ands.w	r0, r3, #7
 8006a6e:	d00b      	beq.n	8006a88 <__lo0bits+0x22>
 8006a70:	07d9      	lsls	r1, r3, #31
 8006a72:	d421      	bmi.n	8006ab8 <__lo0bits+0x52>
 8006a74:	0798      	lsls	r0, r3, #30
 8006a76:	bf49      	itett	mi
 8006a78:	085b      	lsrmi	r3, r3, #1
 8006a7a:	089b      	lsrpl	r3, r3, #2
 8006a7c:	2001      	movmi	r0, #1
 8006a7e:	6013      	strmi	r3, [r2, #0]
 8006a80:	bf5c      	itt	pl
 8006a82:	6013      	strpl	r3, [r2, #0]
 8006a84:	2002      	movpl	r0, #2
 8006a86:	4770      	bx	lr
 8006a88:	b299      	uxth	r1, r3
 8006a8a:	b909      	cbnz	r1, 8006a90 <__lo0bits+0x2a>
 8006a8c:	0c1b      	lsrs	r3, r3, #16
 8006a8e:	2010      	movs	r0, #16
 8006a90:	b2d9      	uxtb	r1, r3
 8006a92:	b909      	cbnz	r1, 8006a98 <__lo0bits+0x32>
 8006a94:	3008      	adds	r0, #8
 8006a96:	0a1b      	lsrs	r3, r3, #8
 8006a98:	0719      	lsls	r1, r3, #28
 8006a9a:	bf04      	itt	eq
 8006a9c:	091b      	lsreq	r3, r3, #4
 8006a9e:	3004      	addeq	r0, #4
 8006aa0:	0799      	lsls	r1, r3, #30
 8006aa2:	bf04      	itt	eq
 8006aa4:	089b      	lsreq	r3, r3, #2
 8006aa6:	3002      	addeq	r0, #2
 8006aa8:	07d9      	lsls	r1, r3, #31
 8006aaa:	d403      	bmi.n	8006ab4 <__lo0bits+0x4e>
 8006aac:	085b      	lsrs	r3, r3, #1
 8006aae:	f100 0001 	add.w	r0, r0, #1
 8006ab2:	d003      	beq.n	8006abc <__lo0bits+0x56>
 8006ab4:	6013      	str	r3, [r2, #0]
 8006ab6:	4770      	bx	lr
 8006ab8:	2000      	movs	r0, #0
 8006aba:	4770      	bx	lr
 8006abc:	2020      	movs	r0, #32
 8006abe:	4770      	bx	lr

08006ac0 <__i2b>:
 8006ac0:	b510      	push	{r4, lr}
 8006ac2:	460c      	mov	r4, r1
 8006ac4:	2101      	movs	r1, #1
 8006ac6:	f7ff ff07 	bl	80068d8 <_Balloc>
 8006aca:	4602      	mov	r2, r0
 8006acc:	b928      	cbnz	r0, 8006ada <__i2b+0x1a>
 8006ace:	4b05      	ldr	r3, [pc, #20]	@ (8006ae4 <__i2b+0x24>)
 8006ad0:	4805      	ldr	r0, [pc, #20]	@ (8006ae8 <__i2b+0x28>)
 8006ad2:	f240 1145 	movw	r1, #325	@ 0x145
 8006ad6:	f000 fe4b 	bl	8007770 <__assert_func>
 8006ada:	2301      	movs	r3, #1
 8006adc:	6144      	str	r4, [r0, #20]
 8006ade:	6103      	str	r3, [r0, #16]
 8006ae0:	bd10      	pop	{r4, pc}
 8006ae2:	bf00      	nop
 8006ae4:	08007d40 	.word	0x08007d40
 8006ae8:	08007d51 	.word	0x08007d51

08006aec <__multiply>:
 8006aec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006af0:	4617      	mov	r7, r2
 8006af2:	690a      	ldr	r2, [r1, #16]
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	429a      	cmp	r2, r3
 8006af8:	bfa8      	it	ge
 8006afa:	463b      	movge	r3, r7
 8006afc:	4689      	mov	r9, r1
 8006afe:	bfa4      	itt	ge
 8006b00:	460f      	movge	r7, r1
 8006b02:	4699      	movge	r9, r3
 8006b04:	693d      	ldr	r5, [r7, #16]
 8006b06:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	6879      	ldr	r1, [r7, #4]
 8006b0e:	eb05 060a 	add.w	r6, r5, sl
 8006b12:	42b3      	cmp	r3, r6
 8006b14:	b085      	sub	sp, #20
 8006b16:	bfb8      	it	lt
 8006b18:	3101      	addlt	r1, #1
 8006b1a:	f7ff fedd 	bl	80068d8 <_Balloc>
 8006b1e:	b930      	cbnz	r0, 8006b2e <__multiply+0x42>
 8006b20:	4602      	mov	r2, r0
 8006b22:	4b41      	ldr	r3, [pc, #260]	@ (8006c28 <__multiply+0x13c>)
 8006b24:	4841      	ldr	r0, [pc, #260]	@ (8006c2c <__multiply+0x140>)
 8006b26:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006b2a:	f000 fe21 	bl	8007770 <__assert_func>
 8006b2e:	f100 0414 	add.w	r4, r0, #20
 8006b32:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006b36:	4623      	mov	r3, r4
 8006b38:	2200      	movs	r2, #0
 8006b3a:	4573      	cmp	r3, lr
 8006b3c:	d320      	bcc.n	8006b80 <__multiply+0x94>
 8006b3e:	f107 0814 	add.w	r8, r7, #20
 8006b42:	f109 0114 	add.w	r1, r9, #20
 8006b46:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006b4a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006b4e:	9302      	str	r3, [sp, #8]
 8006b50:	1beb      	subs	r3, r5, r7
 8006b52:	3b15      	subs	r3, #21
 8006b54:	f023 0303 	bic.w	r3, r3, #3
 8006b58:	3304      	adds	r3, #4
 8006b5a:	3715      	adds	r7, #21
 8006b5c:	42bd      	cmp	r5, r7
 8006b5e:	bf38      	it	cc
 8006b60:	2304      	movcc	r3, #4
 8006b62:	9301      	str	r3, [sp, #4]
 8006b64:	9b02      	ldr	r3, [sp, #8]
 8006b66:	9103      	str	r1, [sp, #12]
 8006b68:	428b      	cmp	r3, r1
 8006b6a:	d80c      	bhi.n	8006b86 <__multiply+0x9a>
 8006b6c:	2e00      	cmp	r6, #0
 8006b6e:	dd03      	ble.n	8006b78 <__multiply+0x8c>
 8006b70:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d055      	beq.n	8006c24 <__multiply+0x138>
 8006b78:	6106      	str	r6, [r0, #16]
 8006b7a:	b005      	add	sp, #20
 8006b7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b80:	f843 2b04 	str.w	r2, [r3], #4
 8006b84:	e7d9      	b.n	8006b3a <__multiply+0x4e>
 8006b86:	f8b1 a000 	ldrh.w	sl, [r1]
 8006b8a:	f1ba 0f00 	cmp.w	sl, #0
 8006b8e:	d01f      	beq.n	8006bd0 <__multiply+0xe4>
 8006b90:	46c4      	mov	ip, r8
 8006b92:	46a1      	mov	r9, r4
 8006b94:	2700      	movs	r7, #0
 8006b96:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006b9a:	f8d9 3000 	ldr.w	r3, [r9]
 8006b9e:	fa1f fb82 	uxth.w	fp, r2
 8006ba2:	b29b      	uxth	r3, r3
 8006ba4:	fb0a 330b 	mla	r3, sl, fp, r3
 8006ba8:	443b      	add	r3, r7
 8006baa:	f8d9 7000 	ldr.w	r7, [r9]
 8006bae:	0c12      	lsrs	r2, r2, #16
 8006bb0:	0c3f      	lsrs	r7, r7, #16
 8006bb2:	fb0a 7202 	mla	r2, sl, r2, r7
 8006bb6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006bba:	b29b      	uxth	r3, r3
 8006bbc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006bc0:	4565      	cmp	r5, ip
 8006bc2:	f849 3b04 	str.w	r3, [r9], #4
 8006bc6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006bca:	d8e4      	bhi.n	8006b96 <__multiply+0xaa>
 8006bcc:	9b01      	ldr	r3, [sp, #4]
 8006bce:	50e7      	str	r7, [r4, r3]
 8006bd0:	9b03      	ldr	r3, [sp, #12]
 8006bd2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006bd6:	3104      	adds	r1, #4
 8006bd8:	f1b9 0f00 	cmp.w	r9, #0
 8006bdc:	d020      	beq.n	8006c20 <__multiply+0x134>
 8006bde:	6823      	ldr	r3, [r4, #0]
 8006be0:	4647      	mov	r7, r8
 8006be2:	46a4      	mov	ip, r4
 8006be4:	f04f 0a00 	mov.w	sl, #0
 8006be8:	f8b7 b000 	ldrh.w	fp, [r7]
 8006bec:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006bf0:	fb09 220b 	mla	r2, r9, fp, r2
 8006bf4:	4452      	add	r2, sl
 8006bf6:	b29b      	uxth	r3, r3
 8006bf8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006bfc:	f84c 3b04 	str.w	r3, [ip], #4
 8006c00:	f857 3b04 	ldr.w	r3, [r7], #4
 8006c04:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006c08:	f8bc 3000 	ldrh.w	r3, [ip]
 8006c0c:	fb09 330a 	mla	r3, r9, sl, r3
 8006c10:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006c14:	42bd      	cmp	r5, r7
 8006c16:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006c1a:	d8e5      	bhi.n	8006be8 <__multiply+0xfc>
 8006c1c:	9a01      	ldr	r2, [sp, #4]
 8006c1e:	50a3      	str	r3, [r4, r2]
 8006c20:	3404      	adds	r4, #4
 8006c22:	e79f      	b.n	8006b64 <__multiply+0x78>
 8006c24:	3e01      	subs	r6, #1
 8006c26:	e7a1      	b.n	8006b6c <__multiply+0x80>
 8006c28:	08007d40 	.word	0x08007d40
 8006c2c:	08007d51 	.word	0x08007d51

08006c30 <__pow5mult>:
 8006c30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c34:	4615      	mov	r5, r2
 8006c36:	f012 0203 	ands.w	r2, r2, #3
 8006c3a:	4607      	mov	r7, r0
 8006c3c:	460e      	mov	r6, r1
 8006c3e:	d007      	beq.n	8006c50 <__pow5mult+0x20>
 8006c40:	4c25      	ldr	r4, [pc, #148]	@ (8006cd8 <__pow5mult+0xa8>)
 8006c42:	3a01      	subs	r2, #1
 8006c44:	2300      	movs	r3, #0
 8006c46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006c4a:	f7ff fea7 	bl	800699c <__multadd>
 8006c4e:	4606      	mov	r6, r0
 8006c50:	10ad      	asrs	r5, r5, #2
 8006c52:	d03d      	beq.n	8006cd0 <__pow5mult+0xa0>
 8006c54:	69fc      	ldr	r4, [r7, #28]
 8006c56:	b97c      	cbnz	r4, 8006c78 <__pow5mult+0x48>
 8006c58:	2010      	movs	r0, #16
 8006c5a:	f7ff fd87 	bl	800676c <malloc>
 8006c5e:	4602      	mov	r2, r0
 8006c60:	61f8      	str	r0, [r7, #28]
 8006c62:	b928      	cbnz	r0, 8006c70 <__pow5mult+0x40>
 8006c64:	4b1d      	ldr	r3, [pc, #116]	@ (8006cdc <__pow5mult+0xac>)
 8006c66:	481e      	ldr	r0, [pc, #120]	@ (8006ce0 <__pow5mult+0xb0>)
 8006c68:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006c6c:	f000 fd80 	bl	8007770 <__assert_func>
 8006c70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006c74:	6004      	str	r4, [r0, #0]
 8006c76:	60c4      	str	r4, [r0, #12]
 8006c78:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006c7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006c80:	b94c      	cbnz	r4, 8006c96 <__pow5mult+0x66>
 8006c82:	f240 2171 	movw	r1, #625	@ 0x271
 8006c86:	4638      	mov	r0, r7
 8006c88:	f7ff ff1a 	bl	8006ac0 <__i2b>
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006c92:	4604      	mov	r4, r0
 8006c94:	6003      	str	r3, [r0, #0]
 8006c96:	f04f 0900 	mov.w	r9, #0
 8006c9a:	07eb      	lsls	r3, r5, #31
 8006c9c:	d50a      	bpl.n	8006cb4 <__pow5mult+0x84>
 8006c9e:	4631      	mov	r1, r6
 8006ca0:	4622      	mov	r2, r4
 8006ca2:	4638      	mov	r0, r7
 8006ca4:	f7ff ff22 	bl	8006aec <__multiply>
 8006ca8:	4631      	mov	r1, r6
 8006caa:	4680      	mov	r8, r0
 8006cac:	4638      	mov	r0, r7
 8006cae:	f7ff fe53 	bl	8006958 <_Bfree>
 8006cb2:	4646      	mov	r6, r8
 8006cb4:	106d      	asrs	r5, r5, #1
 8006cb6:	d00b      	beq.n	8006cd0 <__pow5mult+0xa0>
 8006cb8:	6820      	ldr	r0, [r4, #0]
 8006cba:	b938      	cbnz	r0, 8006ccc <__pow5mult+0x9c>
 8006cbc:	4622      	mov	r2, r4
 8006cbe:	4621      	mov	r1, r4
 8006cc0:	4638      	mov	r0, r7
 8006cc2:	f7ff ff13 	bl	8006aec <__multiply>
 8006cc6:	6020      	str	r0, [r4, #0]
 8006cc8:	f8c0 9000 	str.w	r9, [r0]
 8006ccc:	4604      	mov	r4, r0
 8006cce:	e7e4      	b.n	8006c9a <__pow5mult+0x6a>
 8006cd0:	4630      	mov	r0, r6
 8006cd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cd6:	bf00      	nop
 8006cd8:	08007e04 	.word	0x08007e04
 8006cdc:	08007cd1 	.word	0x08007cd1
 8006ce0:	08007d51 	.word	0x08007d51

08006ce4 <__lshift>:
 8006ce4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ce8:	460c      	mov	r4, r1
 8006cea:	6849      	ldr	r1, [r1, #4]
 8006cec:	6923      	ldr	r3, [r4, #16]
 8006cee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006cf2:	68a3      	ldr	r3, [r4, #8]
 8006cf4:	4607      	mov	r7, r0
 8006cf6:	4691      	mov	r9, r2
 8006cf8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006cfc:	f108 0601 	add.w	r6, r8, #1
 8006d00:	42b3      	cmp	r3, r6
 8006d02:	db0b      	blt.n	8006d1c <__lshift+0x38>
 8006d04:	4638      	mov	r0, r7
 8006d06:	f7ff fde7 	bl	80068d8 <_Balloc>
 8006d0a:	4605      	mov	r5, r0
 8006d0c:	b948      	cbnz	r0, 8006d22 <__lshift+0x3e>
 8006d0e:	4602      	mov	r2, r0
 8006d10:	4b28      	ldr	r3, [pc, #160]	@ (8006db4 <__lshift+0xd0>)
 8006d12:	4829      	ldr	r0, [pc, #164]	@ (8006db8 <__lshift+0xd4>)
 8006d14:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006d18:	f000 fd2a 	bl	8007770 <__assert_func>
 8006d1c:	3101      	adds	r1, #1
 8006d1e:	005b      	lsls	r3, r3, #1
 8006d20:	e7ee      	b.n	8006d00 <__lshift+0x1c>
 8006d22:	2300      	movs	r3, #0
 8006d24:	f100 0114 	add.w	r1, r0, #20
 8006d28:	f100 0210 	add.w	r2, r0, #16
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	4553      	cmp	r3, sl
 8006d30:	db33      	blt.n	8006d9a <__lshift+0xb6>
 8006d32:	6920      	ldr	r0, [r4, #16]
 8006d34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006d38:	f104 0314 	add.w	r3, r4, #20
 8006d3c:	f019 091f 	ands.w	r9, r9, #31
 8006d40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006d44:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006d48:	d02b      	beq.n	8006da2 <__lshift+0xbe>
 8006d4a:	f1c9 0e20 	rsb	lr, r9, #32
 8006d4e:	468a      	mov	sl, r1
 8006d50:	2200      	movs	r2, #0
 8006d52:	6818      	ldr	r0, [r3, #0]
 8006d54:	fa00 f009 	lsl.w	r0, r0, r9
 8006d58:	4310      	orrs	r0, r2
 8006d5a:	f84a 0b04 	str.w	r0, [sl], #4
 8006d5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d62:	459c      	cmp	ip, r3
 8006d64:	fa22 f20e 	lsr.w	r2, r2, lr
 8006d68:	d8f3      	bhi.n	8006d52 <__lshift+0x6e>
 8006d6a:	ebac 0304 	sub.w	r3, ip, r4
 8006d6e:	3b15      	subs	r3, #21
 8006d70:	f023 0303 	bic.w	r3, r3, #3
 8006d74:	3304      	adds	r3, #4
 8006d76:	f104 0015 	add.w	r0, r4, #21
 8006d7a:	4560      	cmp	r0, ip
 8006d7c:	bf88      	it	hi
 8006d7e:	2304      	movhi	r3, #4
 8006d80:	50ca      	str	r2, [r1, r3]
 8006d82:	b10a      	cbz	r2, 8006d88 <__lshift+0xa4>
 8006d84:	f108 0602 	add.w	r6, r8, #2
 8006d88:	3e01      	subs	r6, #1
 8006d8a:	4638      	mov	r0, r7
 8006d8c:	612e      	str	r6, [r5, #16]
 8006d8e:	4621      	mov	r1, r4
 8006d90:	f7ff fde2 	bl	8006958 <_Bfree>
 8006d94:	4628      	mov	r0, r5
 8006d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d9a:	f842 0f04 	str.w	r0, [r2, #4]!
 8006d9e:	3301      	adds	r3, #1
 8006da0:	e7c5      	b.n	8006d2e <__lshift+0x4a>
 8006da2:	3904      	subs	r1, #4
 8006da4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006da8:	f841 2f04 	str.w	r2, [r1, #4]!
 8006dac:	459c      	cmp	ip, r3
 8006dae:	d8f9      	bhi.n	8006da4 <__lshift+0xc0>
 8006db0:	e7ea      	b.n	8006d88 <__lshift+0xa4>
 8006db2:	bf00      	nop
 8006db4:	08007d40 	.word	0x08007d40
 8006db8:	08007d51 	.word	0x08007d51

08006dbc <__mcmp>:
 8006dbc:	690a      	ldr	r2, [r1, #16]
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	6900      	ldr	r0, [r0, #16]
 8006dc2:	1a80      	subs	r0, r0, r2
 8006dc4:	b530      	push	{r4, r5, lr}
 8006dc6:	d10e      	bne.n	8006de6 <__mcmp+0x2a>
 8006dc8:	3314      	adds	r3, #20
 8006dca:	3114      	adds	r1, #20
 8006dcc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006dd0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006dd4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006dd8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006ddc:	4295      	cmp	r5, r2
 8006dde:	d003      	beq.n	8006de8 <__mcmp+0x2c>
 8006de0:	d205      	bcs.n	8006dee <__mcmp+0x32>
 8006de2:	f04f 30ff 	mov.w	r0, #4294967295
 8006de6:	bd30      	pop	{r4, r5, pc}
 8006de8:	42a3      	cmp	r3, r4
 8006dea:	d3f3      	bcc.n	8006dd4 <__mcmp+0x18>
 8006dec:	e7fb      	b.n	8006de6 <__mcmp+0x2a>
 8006dee:	2001      	movs	r0, #1
 8006df0:	e7f9      	b.n	8006de6 <__mcmp+0x2a>
	...

08006df4 <__mdiff>:
 8006df4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006df8:	4689      	mov	r9, r1
 8006dfa:	4606      	mov	r6, r0
 8006dfc:	4611      	mov	r1, r2
 8006dfe:	4648      	mov	r0, r9
 8006e00:	4614      	mov	r4, r2
 8006e02:	f7ff ffdb 	bl	8006dbc <__mcmp>
 8006e06:	1e05      	subs	r5, r0, #0
 8006e08:	d112      	bne.n	8006e30 <__mdiff+0x3c>
 8006e0a:	4629      	mov	r1, r5
 8006e0c:	4630      	mov	r0, r6
 8006e0e:	f7ff fd63 	bl	80068d8 <_Balloc>
 8006e12:	4602      	mov	r2, r0
 8006e14:	b928      	cbnz	r0, 8006e22 <__mdiff+0x2e>
 8006e16:	4b3e      	ldr	r3, [pc, #248]	@ (8006f10 <__mdiff+0x11c>)
 8006e18:	f240 2137 	movw	r1, #567	@ 0x237
 8006e1c:	483d      	ldr	r0, [pc, #244]	@ (8006f14 <__mdiff+0x120>)
 8006e1e:	f000 fca7 	bl	8007770 <__assert_func>
 8006e22:	2301      	movs	r3, #1
 8006e24:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006e28:	4610      	mov	r0, r2
 8006e2a:	b003      	add	sp, #12
 8006e2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e30:	bfbc      	itt	lt
 8006e32:	464b      	movlt	r3, r9
 8006e34:	46a1      	movlt	r9, r4
 8006e36:	4630      	mov	r0, r6
 8006e38:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006e3c:	bfba      	itte	lt
 8006e3e:	461c      	movlt	r4, r3
 8006e40:	2501      	movlt	r5, #1
 8006e42:	2500      	movge	r5, #0
 8006e44:	f7ff fd48 	bl	80068d8 <_Balloc>
 8006e48:	4602      	mov	r2, r0
 8006e4a:	b918      	cbnz	r0, 8006e54 <__mdiff+0x60>
 8006e4c:	4b30      	ldr	r3, [pc, #192]	@ (8006f10 <__mdiff+0x11c>)
 8006e4e:	f240 2145 	movw	r1, #581	@ 0x245
 8006e52:	e7e3      	b.n	8006e1c <__mdiff+0x28>
 8006e54:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006e58:	6926      	ldr	r6, [r4, #16]
 8006e5a:	60c5      	str	r5, [r0, #12]
 8006e5c:	f109 0310 	add.w	r3, r9, #16
 8006e60:	f109 0514 	add.w	r5, r9, #20
 8006e64:	f104 0e14 	add.w	lr, r4, #20
 8006e68:	f100 0b14 	add.w	fp, r0, #20
 8006e6c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006e70:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006e74:	9301      	str	r3, [sp, #4]
 8006e76:	46d9      	mov	r9, fp
 8006e78:	f04f 0c00 	mov.w	ip, #0
 8006e7c:	9b01      	ldr	r3, [sp, #4]
 8006e7e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006e82:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006e86:	9301      	str	r3, [sp, #4]
 8006e88:	b281      	uxth	r1, r0
 8006e8a:	fa1f f38a 	uxth.w	r3, sl
 8006e8e:	1a5b      	subs	r3, r3, r1
 8006e90:	0c00      	lsrs	r0, r0, #16
 8006e92:	4463      	add	r3, ip
 8006e94:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006e98:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006e9c:	b29b      	uxth	r3, r3
 8006e9e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006ea2:	4576      	cmp	r6, lr
 8006ea4:	f849 3b04 	str.w	r3, [r9], #4
 8006ea8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006eac:	d8e6      	bhi.n	8006e7c <__mdiff+0x88>
 8006eae:	1b33      	subs	r3, r6, r4
 8006eb0:	3b15      	subs	r3, #21
 8006eb2:	f023 0303 	bic.w	r3, r3, #3
 8006eb6:	3415      	adds	r4, #21
 8006eb8:	3304      	adds	r3, #4
 8006eba:	42a6      	cmp	r6, r4
 8006ebc:	bf38      	it	cc
 8006ebe:	2304      	movcc	r3, #4
 8006ec0:	441d      	add	r5, r3
 8006ec2:	445b      	add	r3, fp
 8006ec4:	461e      	mov	r6, r3
 8006ec6:	462c      	mov	r4, r5
 8006ec8:	4544      	cmp	r4, r8
 8006eca:	d30e      	bcc.n	8006eea <__mdiff+0xf6>
 8006ecc:	f108 0103 	add.w	r1, r8, #3
 8006ed0:	1b49      	subs	r1, r1, r5
 8006ed2:	f021 0103 	bic.w	r1, r1, #3
 8006ed6:	3d03      	subs	r5, #3
 8006ed8:	45a8      	cmp	r8, r5
 8006eda:	bf38      	it	cc
 8006edc:	2100      	movcc	r1, #0
 8006ede:	440b      	add	r3, r1
 8006ee0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006ee4:	b191      	cbz	r1, 8006f0c <__mdiff+0x118>
 8006ee6:	6117      	str	r7, [r2, #16]
 8006ee8:	e79e      	b.n	8006e28 <__mdiff+0x34>
 8006eea:	f854 1b04 	ldr.w	r1, [r4], #4
 8006eee:	46e6      	mov	lr, ip
 8006ef0:	0c08      	lsrs	r0, r1, #16
 8006ef2:	fa1c fc81 	uxtah	ip, ip, r1
 8006ef6:	4471      	add	r1, lr
 8006ef8:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006efc:	b289      	uxth	r1, r1
 8006efe:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006f02:	f846 1b04 	str.w	r1, [r6], #4
 8006f06:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006f0a:	e7dd      	b.n	8006ec8 <__mdiff+0xd4>
 8006f0c:	3f01      	subs	r7, #1
 8006f0e:	e7e7      	b.n	8006ee0 <__mdiff+0xec>
 8006f10:	08007d40 	.word	0x08007d40
 8006f14:	08007d51 	.word	0x08007d51

08006f18 <__d2b>:
 8006f18:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006f1c:	2101      	movs	r1, #1
 8006f1e:	9e08      	ldr	r6, [sp, #32]
 8006f20:	4690      	mov	r8, r2
 8006f22:	4699      	mov	r9, r3
 8006f24:	f7ff fcd8 	bl	80068d8 <_Balloc>
 8006f28:	4604      	mov	r4, r0
 8006f2a:	b930      	cbnz	r0, 8006f3a <__d2b+0x22>
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	4b24      	ldr	r3, [pc, #144]	@ (8006fc0 <__d2b+0xa8>)
 8006f30:	4824      	ldr	r0, [pc, #144]	@ (8006fc4 <__d2b+0xac>)
 8006f32:	f240 310f 	movw	r1, #783	@ 0x30f
 8006f36:	f000 fc1b 	bl	8007770 <__assert_func>
 8006f3a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006f3e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006f42:	b10d      	cbz	r5, 8006f48 <__d2b+0x30>
 8006f44:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006f48:	9301      	str	r3, [sp, #4]
 8006f4a:	f1b8 0300 	subs.w	r3, r8, #0
 8006f4e:	d024      	beq.n	8006f9a <__d2b+0x82>
 8006f50:	4668      	mov	r0, sp
 8006f52:	9300      	str	r3, [sp, #0]
 8006f54:	f7ff fd87 	bl	8006a66 <__lo0bits>
 8006f58:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006f5c:	b1d8      	cbz	r0, 8006f96 <__d2b+0x7e>
 8006f5e:	f1c0 0320 	rsb	r3, r0, #32
 8006f62:	fa02 f303 	lsl.w	r3, r2, r3
 8006f66:	430b      	orrs	r3, r1
 8006f68:	40c2      	lsrs	r2, r0
 8006f6a:	6163      	str	r3, [r4, #20]
 8006f6c:	9201      	str	r2, [sp, #4]
 8006f6e:	9b01      	ldr	r3, [sp, #4]
 8006f70:	61a3      	str	r3, [r4, #24]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	bf0c      	ite	eq
 8006f76:	2201      	moveq	r2, #1
 8006f78:	2202      	movne	r2, #2
 8006f7a:	6122      	str	r2, [r4, #16]
 8006f7c:	b1ad      	cbz	r5, 8006faa <__d2b+0x92>
 8006f7e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006f82:	4405      	add	r5, r0
 8006f84:	6035      	str	r5, [r6, #0]
 8006f86:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006f8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f8c:	6018      	str	r0, [r3, #0]
 8006f8e:	4620      	mov	r0, r4
 8006f90:	b002      	add	sp, #8
 8006f92:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006f96:	6161      	str	r1, [r4, #20]
 8006f98:	e7e9      	b.n	8006f6e <__d2b+0x56>
 8006f9a:	a801      	add	r0, sp, #4
 8006f9c:	f7ff fd63 	bl	8006a66 <__lo0bits>
 8006fa0:	9b01      	ldr	r3, [sp, #4]
 8006fa2:	6163      	str	r3, [r4, #20]
 8006fa4:	3020      	adds	r0, #32
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	e7e7      	b.n	8006f7a <__d2b+0x62>
 8006faa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006fae:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006fb2:	6030      	str	r0, [r6, #0]
 8006fb4:	6918      	ldr	r0, [r3, #16]
 8006fb6:	f7ff fd37 	bl	8006a28 <__hi0bits>
 8006fba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006fbe:	e7e4      	b.n	8006f8a <__d2b+0x72>
 8006fc0:	08007d40 	.word	0x08007d40
 8006fc4:	08007d51 	.word	0x08007d51

08006fc8 <__ssputs_r>:
 8006fc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fcc:	688e      	ldr	r6, [r1, #8]
 8006fce:	461f      	mov	r7, r3
 8006fd0:	42be      	cmp	r6, r7
 8006fd2:	680b      	ldr	r3, [r1, #0]
 8006fd4:	4682      	mov	sl, r0
 8006fd6:	460c      	mov	r4, r1
 8006fd8:	4690      	mov	r8, r2
 8006fda:	d82d      	bhi.n	8007038 <__ssputs_r+0x70>
 8006fdc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006fe0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006fe4:	d026      	beq.n	8007034 <__ssputs_r+0x6c>
 8006fe6:	6965      	ldr	r5, [r4, #20]
 8006fe8:	6909      	ldr	r1, [r1, #16]
 8006fea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006fee:	eba3 0901 	sub.w	r9, r3, r1
 8006ff2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006ff6:	1c7b      	adds	r3, r7, #1
 8006ff8:	444b      	add	r3, r9
 8006ffa:	106d      	asrs	r5, r5, #1
 8006ffc:	429d      	cmp	r5, r3
 8006ffe:	bf38      	it	cc
 8007000:	461d      	movcc	r5, r3
 8007002:	0553      	lsls	r3, r2, #21
 8007004:	d527      	bpl.n	8007056 <__ssputs_r+0x8e>
 8007006:	4629      	mov	r1, r5
 8007008:	f7ff fbda 	bl	80067c0 <_malloc_r>
 800700c:	4606      	mov	r6, r0
 800700e:	b360      	cbz	r0, 800706a <__ssputs_r+0xa2>
 8007010:	6921      	ldr	r1, [r4, #16]
 8007012:	464a      	mov	r2, r9
 8007014:	f7fe fcf9 	bl	8005a0a <memcpy>
 8007018:	89a3      	ldrh	r3, [r4, #12]
 800701a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800701e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007022:	81a3      	strh	r3, [r4, #12]
 8007024:	6126      	str	r6, [r4, #16]
 8007026:	6165      	str	r5, [r4, #20]
 8007028:	444e      	add	r6, r9
 800702a:	eba5 0509 	sub.w	r5, r5, r9
 800702e:	6026      	str	r6, [r4, #0]
 8007030:	60a5      	str	r5, [r4, #8]
 8007032:	463e      	mov	r6, r7
 8007034:	42be      	cmp	r6, r7
 8007036:	d900      	bls.n	800703a <__ssputs_r+0x72>
 8007038:	463e      	mov	r6, r7
 800703a:	6820      	ldr	r0, [r4, #0]
 800703c:	4632      	mov	r2, r6
 800703e:	4641      	mov	r1, r8
 8007040:	f7fe fc4a 	bl	80058d8 <memmove>
 8007044:	68a3      	ldr	r3, [r4, #8]
 8007046:	1b9b      	subs	r3, r3, r6
 8007048:	60a3      	str	r3, [r4, #8]
 800704a:	6823      	ldr	r3, [r4, #0]
 800704c:	4433      	add	r3, r6
 800704e:	6023      	str	r3, [r4, #0]
 8007050:	2000      	movs	r0, #0
 8007052:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007056:	462a      	mov	r2, r5
 8007058:	f000 fbce 	bl	80077f8 <_realloc_r>
 800705c:	4606      	mov	r6, r0
 800705e:	2800      	cmp	r0, #0
 8007060:	d1e0      	bne.n	8007024 <__ssputs_r+0x5c>
 8007062:	6921      	ldr	r1, [r4, #16]
 8007064:	4650      	mov	r0, sl
 8007066:	f7ff fb37 	bl	80066d8 <_free_r>
 800706a:	230c      	movs	r3, #12
 800706c:	f8ca 3000 	str.w	r3, [sl]
 8007070:	89a3      	ldrh	r3, [r4, #12]
 8007072:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007076:	81a3      	strh	r3, [r4, #12]
 8007078:	f04f 30ff 	mov.w	r0, #4294967295
 800707c:	e7e9      	b.n	8007052 <__ssputs_r+0x8a>
	...

08007080 <_svfiprintf_r>:
 8007080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007084:	4698      	mov	r8, r3
 8007086:	898b      	ldrh	r3, [r1, #12]
 8007088:	061b      	lsls	r3, r3, #24
 800708a:	b09d      	sub	sp, #116	@ 0x74
 800708c:	4607      	mov	r7, r0
 800708e:	460d      	mov	r5, r1
 8007090:	4614      	mov	r4, r2
 8007092:	d510      	bpl.n	80070b6 <_svfiprintf_r+0x36>
 8007094:	690b      	ldr	r3, [r1, #16]
 8007096:	b973      	cbnz	r3, 80070b6 <_svfiprintf_r+0x36>
 8007098:	2140      	movs	r1, #64	@ 0x40
 800709a:	f7ff fb91 	bl	80067c0 <_malloc_r>
 800709e:	6028      	str	r0, [r5, #0]
 80070a0:	6128      	str	r0, [r5, #16]
 80070a2:	b930      	cbnz	r0, 80070b2 <_svfiprintf_r+0x32>
 80070a4:	230c      	movs	r3, #12
 80070a6:	603b      	str	r3, [r7, #0]
 80070a8:	f04f 30ff 	mov.w	r0, #4294967295
 80070ac:	b01d      	add	sp, #116	@ 0x74
 80070ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070b2:	2340      	movs	r3, #64	@ 0x40
 80070b4:	616b      	str	r3, [r5, #20]
 80070b6:	2300      	movs	r3, #0
 80070b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80070ba:	2320      	movs	r3, #32
 80070bc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80070c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80070c4:	2330      	movs	r3, #48	@ 0x30
 80070c6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007264 <_svfiprintf_r+0x1e4>
 80070ca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80070ce:	f04f 0901 	mov.w	r9, #1
 80070d2:	4623      	mov	r3, r4
 80070d4:	469a      	mov	sl, r3
 80070d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070da:	b10a      	cbz	r2, 80070e0 <_svfiprintf_r+0x60>
 80070dc:	2a25      	cmp	r2, #37	@ 0x25
 80070de:	d1f9      	bne.n	80070d4 <_svfiprintf_r+0x54>
 80070e0:	ebba 0b04 	subs.w	fp, sl, r4
 80070e4:	d00b      	beq.n	80070fe <_svfiprintf_r+0x7e>
 80070e6:	465b      	mov	r3, fp
 80070e8:	4622      	mov	r2, r4
 80070ea:	4629      	mov	r1, r5
 80070ec:	4638      	mov	r0, r7
 80070ee:	f7ff ff6b 	bl	8006fc8 <__ssputs_r>
 80070f2:	3001      	adds	r0, #1
 80070f4:	f000 80a7 	beq.w	8007246 <_svfiprintf_r+0x1c6>
 80070f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070fa:	445a      	add	r2, fp
 80070fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80070fe:	f89a 3000 	ldrb.w	r3, [sl]
 8007102:	2b00      	cmp	r3, #0
 8007104:	f000 809f 	beq.w	8007246 <_svfiprintf_r+0x1c6>
 8007108:	2300      	movs	r3, #0
 800710a:	f04f 32ff 	mov.w	r2, #4294967295
 800710e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007112:	f10a 0a01 	add.w	sl, sl, #1
 8007116:	9304      	str	r3, [sp, #16]
 8007118:	9307      	str	r3, [sp, #28]
 800711a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800711e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007120:	4654      	mov	r4, sl
 8007122:	2205      	movs	r2, #5
 8007124:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007128:	484e      	ldr	r0, [pc, #312]	@ (8007264 <_svfiprintf_r+0x1e4>)
 800712a:	f7f9 f889 	bl	8000240 <memchr>
 800712e:	9a04      	ldr	r2, [sp, #16]
 8007130:	b9d8      	cbnz	r0, 800716a <_svfiprintf_r+0xea>
 8007132:	06d0      	lsls	r0, r2, #27
 8007134:	bf44      	itt	mi
 8007136:	2320      	movmi	r3, #32
 8007138:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800713c:	0711      	lsls	r1, r2, #28
 800713e:	bf44      	itt	mi
 8007140:	232b      	movmi	r3, #43	@ 0x2b
 8007142:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007146:	f89a 3000 	ldrb.w	r3, [sl]
 800714a:	2b2a      	cmp	r3, #42	@ 0x2a
 800714c:	d015      	beq.n	800717a <_svfiprintf_r+0xfa>
 800714e:	9a07      	ldr	r2, [sp, #28]
 8007150:	4654      	mov	r4, sl
 8007152:	2000      	movs	r0, #0
 8007154:	f04f 0c0a 	mov.w	ip, #10
 8007158:	4621      	mov	r1, r4
 800715a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800715e:	3b30      	subs	r3, #48	@ 0x30
 8007160:	2b09      	cmp	r3, #9
 8007162:	d94b      	bls.n	80071fc <_svfiprintf_r+0x17c>
 8007164:	b1b0      	cbz	r0, 8007194 <_svfiprintf_r+0x114>
 8007166:	9207      	str	r2, [sp, #28]
 8007168:	e014      	b.n	8007194 <_svfiprintf_r+0x114>
 800716a:	eba0 0308 	sub.w	r3, r0, r8
 800716e:	fa09 f303 	lsl.w	r3, r9, r3
 8007172:	4313      	orrs	r3, r2
 8007174:	9304      	str	r3, [sp, #16]
 8007176:	46a2      	mov	sl, r4
 8007178:	e7d2      	b.n	8007120 <_svfiprintf_r+0xa0>
 800717a:	9b03      	ldr	r3, [sp, #12]
 800717c:	1d19      	adds	r1, r3, #4
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	9103      	str	r1, [sp, #12]
 8007182:	2b00      	cmp	r3, #0
 8007184:	bfbb      	ittet	lt
 8007186:	425b      	neglt	r3, r3
 8007188:	f042 0202 	orrlt.w	r2, r2, #2
 800718c:	9307      	strge	r3, [sp, #28]
 800718e:	9307      	strlt	r3, [sp, #28]
 8007190:	bfb8      	it	lt
 8007192:	9204      	strlt	r2, [sp, #16]
 8007194:	7823      	ldrb	r3, [r4, #0]
 8007196:	2b2e      	cmp	r3, #46	@ 0x2e
 8007198:	d10a      	bne.n	80071b0 <_svfiprintf_r+0x130>
 800719a:	7863      	ldrb	r3, [r4, #1]
 800719c:	2b2a      	cmp	r3, #42	@ 0x2a
 800719e:	d132      	bne.n	8007206 <_svfiprintf_r+0x186>
 80071a0:	9b03      	ldr	r3, [sp, #12]
 80071a2:	1d1a      	adds	r2, r3, #4
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	9203      	str	r2, [sp, #12]
 80071a8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80071ac:	3402      	adds	r4, #2
 80071ae:	9305      	str	r3, [sp, #20]
 80071b0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007268 <_svfiprintf_r+0x1e8>
 80071b4:	7821      	ldrb	r1, [r4, #0]
 80071b6:	2203      	movs	r2, #3
 80071b8:	4650      	mov	r0, sl
 80071ba:	f7f9 f841 	bl	8000240 <memchr>
 80071be:	b138      	cbz	r0, 80071d0 <_svfiprintf_r+0x150>
 80071c0:	9b04      	ldr	r3, [sp, #16]
 80071c2:	eba0 000a 	sub.w	r0, r0, sl
 80071c6:	2240      	movs	r2, #64	@ 0x40
 80071c8:	4082      	lsls	r2, r0
 80071ca:	4313      	orrs	r3, r2
 80071cc:	3401      	adds	r4, #1
 80071ce:	9304      	str	r3, [sp, #16]
 80071d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071d4:	4825      	ldr	r0, [pc, #148]	@ (800726c <_svfiprintf_r+0x1ec>)
 80071d6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80071da:	2206      	movs	r2, #6
 80071dc:	f7f9 f830 	bl	8000240 <memchr>
 80071e0:	2800      	cmp	r0, #0
 80071e2:	d036      	beq.n	8007252 <_svfiprintf_r+0x1d2>
 80071e4:	4b22      	ldr	r3, [pc, #136]	@ (8007270 <_svfiprintf_r+0x1f0>)
 80071e6:	bb1b      	cbnz	r3, 8007230 <_svfiprintf_r+0x1b0>
 80071e8:	9b03      	ldr	r3, [sp, #12]
 80071ea:	3307      	adds	r3, #7
 80071ec:	f023 0307 	bic.w	r3, r3, #7
 80071f0:	3308      	adds	r3, #8
 80071f2:	9303      	str	r3, [sp, #12]
 80071f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071f6:	4433      	add	r3, r6
 80071f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80071fa:	e76a      	b.n	80070d2 <_svfiprintf_r+0x52>
 80071fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8007200:	460c      	mov	r4, r1
 8007202:	2001      	movs	r0, #1
 8007204:	e7a8      	b.n	8007158 <_svfiprintf_r+0xd8>
 8007206:	2300      	movs	r3, #0
 8007208:	3401      	adds	r4, #1
 800720a:	9305      	str	r3, [sp, #20]
 800720c:	4619      	mov	r1, r3
 800720e:	f04f 0c0a 	mov.w	ip, #10
 8007212:	4620      	mov	r0, r4
 8007214:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007218:	3a30      	subs	r2, #48	@ 0x30
 800721a:	2a09      	cmp	r2, #9
 800721c:	d903      	bls.n	8007226 <_svfiprintf_r+0x1a6>
 800721e:	2b00      	cmp	r3, #0
 8007220:	d0c6      	beq.n	80071b0 <_svfiprintf_r+0x130>
 8007222:	9105      	str	r1, [sp, #20]
 8007224:	e7c4      	b.n	80071b0 <_svfiprintf_r+0x130>
 8007226:	fb0c 2101 	mla	r1, ip, r1, r2
 800722a:	4604      	mov	r4, r0
 800722c:	2301      	movs	r3, #1
 800722e:	e7f0      	b.n	8007212 <_svfiprintf_r+0x192>
 8007230:	ab03      	add	r3, sp, #12
 8007232:	9300      	str	r3, [sp, #0]
 8007234:	462a      	mov	r2, r5
 8007236:	4b0f      	ldr	r3, [pc, #60]	@ (8007274 <_svfiprintf_r+0x1f4>)
 8007238:	a904      	add	r1, sp, #16
 800723a:	4638      	mov	r0, r7
 800723c:	f7fd fc90 	bl	8004b60 <_printf_float>
 8007240:	1c42      	adds	r2, r0, #1
 8007242:	4606      	mov	r6, r0
 8007244:	d1d6      	bne.n	80071f4 <_svfiprintf_r+0x174>
 8007246:	89ab      	ldrh	r3, [r5, #12]
 8007248:	065b      	lsls	r3, r3, #25
 800724a:	f53f af2d 	bmi.w	80070a8 <_svfiprintf_r+0x28>
 800724e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007250:	e72c      	b.n	80070ac <_svfiprintf_r+0x2c>
 8007252:	ab03      	add	r3, sp, #12
 8007254:	9300      	str	r3, [sp, #0]
 8007256:	462a      	mov	r2, r5
 8007258:	4b06      	ldr	r3, [pc, #24]	@ (8007274 <_svfiprintf_r+0x1f4>)
 800725a:	a904      	add	r1, sp, #16
 800725c:	4638      	mov	r0, r7
 800725e:	f7fd ff19 	bl	8005094 <_printf_i>
 8007262:	e7ed      	b.n	8007240 <_svfiprintf_r+0x1c0>
 8007264:	08007daa 	.word	0x08007daa
 8007268:	08007db0 	.word	0x08007db0
 800726c:	08007db4 	.word	0x08007db4
 8007270:	08004b61 	.word	0x08004b61
 8007274:	08006fc9 	.word	0x08006fc9

08007278 <__sfputc_r>:
 8007278:	6893      	ldr	r3, [r2, #8]
 800727a:	3b01      	subs	r3, #1
 800727c:	2b00      	cmp	r3, #0
 800727e:	b410      	push	{r4}
 8007280:	6093      	str	r3, [r2, #8]
 8007282:	da07      	bge.n	8007294 <__sfputc_r+0x1c>
 8007284:	6994      	ldr	r4, [r2, #24]
 8007286:	42a3      	cmp	r3, r4
 8007288:	db01      	blt.n	800728e <__sfputc_r+0x16>
 800728a:	290a      	cmp	r1, #10
 800728c:	d102      	bne.n	8007294 <__sfputc_r+0x1c>
 800728e:	bc10      	pop	{r4}
 8007290:	f7fe ba7d 	b.w	800578e <__swbuf_r>
 8007294:	6813      	ldr	r3, [r2, #0]
 8007296:	1c58      	adds	r0, r3, #1
 8007298:	6010      	str	r0, [r2, #0]
 800729a:	7019      	strb	r1, [r3, #0]
 800729c:	4608      	mov	r0, r1
 800729e:	bc10      	pop	{r4}
 80072a0:	4770      	bx	lr

080072a2 <__sfputs_r>:
 80072a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072a4:	4606      	mov	r6, r0
 80072a6:	460f      	mov	r7, r1
 80072a8:	4614      	mov	r4, r2
 80072aa:	18d5      	adds	r5, r2, r3
 80072ac:	42ac      	cmp	r4, r5
 80072ae:	d101      	bne.n	80072b4 <__sfputs_r+0x12>
 80072b0:	2000      	movs	r0, #0
 80072b2:	e007      	b.n	80072c4 <__sfputs_r+0x22>
 80072b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072b8:	463a      	mov	r2, r7
 80072ba:	4630      	mov	r0, r6
 80072bc:	f7ff ffdc 	bl	8007278 <__sfputc_r>
 80072c0:	1c43      	adds	r3, r0, #1
 80072c2:	d1f3      	bne.n	80072ac <__sfputs_r+0xa>
 80072c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080072c8 <_vfiprintf_r>:
 80072c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072cc:	460d      	mov	r5, r1
 80072ce:	b09d      	sub	sp, #116	@ 0x74
 80072d0:	4614      	mov	r4, r2
 80072d2:	4698      	mov	r8, r3
 80072d4:	4606      	mov	r6, r0
 80072d6:	b118      	cbz	r0, 80072e0 <_vfiprintf_r+0x18>
 80072d8:	6a03      	ldr	r3, [r0, #32]
 80072da:	b90b      	cbnz	r3, 80072e0 <_vfiprintf_r+0x18>
 80072dc:	f7fe f884 	bl	80053e8 <__sinit>
 80072e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80072e2:	07d9      	lsls	r1, r3, #31
 80072e4:	d405      	bmi.n	80072f2 <_vfiprintf_r+0x2a>
 80072e6:	89ab      	ldrh	r3, [r5, #12]
 80072e8:	059a      	lsls	r2, r3, #22
 80072ea:	d402      	bmi.n	80072f2 <_vfiprintf_r+0x2a>
 80072ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80072ee:	f7fe fb8a 	bl	8005a06 <__retarget_lock_acquire_recursive>
 80072f2:	89ab      	ldrh	r3, [r5, #12]
 80072f4:	071b      	lsls	r3, r3, #28
 80072f6:	d501      	bpl.n	80072fc <_vfiprintf_r+0x34>
 80072f8:	692b      	ldr	r3, [r5, #16]
 80072fa:	b99b      	cbnz	r3, 8007324 <_vfiprintf_r+0x5c>
 80072fc:	4629      	mov	r1, r5
 80072fe:	4630      	mov	r0, r6
 8007300:	f7fe fa84 	bl	800580c <__swsetup_r>
 8007304:	b170      	cbz	r0, 8007324 <_vfiprintf_r+0x5c>
 8007306:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007308:	07dc      	lsls	r4, r3, #31
 800730a:	d504      	bpl.n	8007316 <_vfiprintf_r+0x4e>
 800730c:	f04f 30ff 	mov.w	r0, #4294967295
 8007310:	b01d      	add	sp, #116	@ 0x74
 8007312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007316:	89ab      	ldrh	r3, [r5, #12]
 8007318:	0598      	lsls	r0, r3, #22
 800731a:	d4f7      	bmi.n	800730c <_vfiprintf_r+0x44>
 800731c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800731e:	f7fe fb73 	bl	8005a08 <__retarget_lock_release_recursive>
 8007322:	e7f3      	b.n	800730c <_vfiprintf_r+0x44>
 8007324:	2300      	movs	r3, #0
 8007326:	9309      	str	r3, [sp, #36]	@ 0x24
 8007328:	2320      	movs	r3, #32
 800732a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800732e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007332:	2330      	movs	r3, #48	@ 0x30
 8007334:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80074e4 <_vfiprintf_r+0x21c>
 8007338:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800733c:	f04f 0901 	mov.w	r9, #1
 8007340:	4623      	mov	r3, r4
 8007342:	469a      	mov	sl, r3
 8007344:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007348:	b10a      	cbz	r2, 800734e <_vfiprintf_r+0x86>
 800734a:	2a25      	cmp	r2, #37	@ 0x25
 800734c:	d1f9      	bne.n	8007342 <_vfiprintf_r+0x7a>
 800734e:	ebba 0b04 	subs.w	fp, sl, r4
 8007352:	d00b      	beq.n	800736c <_vfiprintf_r+0xa4>
 8007354:	465b      	mov	r3, fp
 8007356:	4622      	mov	r2, r4
 8007358:	4629      	mov	r1, r5
 800735a:	4630      	mov	r0, r6
 800735c:	f7ff ffa1 	bl	80072a2 <__sfputs_r>
 8007360:	3001      	adds	r0, #1
 8007362:	f000 80a7 	beq.w	80074b4 <_vfiprintf_r+0x1ec>
 8007366:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007368:	445a      	add	r2, fp
 800736a:	9209      	str	r2, [sp, #36]	@ 0x24
 800736c:	f89a 3000 	ldrb.w	r3, [sl]
 8007370:	2b00      	cmp	r3, #0
 8007372:	f000 809f 	beq.w	80074b4 <_vfiprintf_r+0x1ec>
 8007376:	2300      	movs	r3, #0
 8007378:	f04f 32ff 	mov.w	r2, #4294967295
 800737c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007380:	f10a 0a01 	add.w	sl, sl, #1
 8007384:	9304      	str	r3, [sp, #16]
 8007386:	9307      	str	r3, [sp, #28]
 8007388:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800738c:	931a      	str	r3, [sp, #104]	@ 0x68
 800738e:	4654      	mov	r4, sl
 8007390:	2205      	movs	r2, #5
 8007392:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007396:	4853      	ldr	r0, [pc, #332]	@ (80074e4 <_vfiprintf_r+0x21c>)
 8007398:	f7f8 ff52 	bl	8000240 <memchr>
 800739c:	9a04      	ldr	r2, [sp, #16]
 800739e:	b9d8      	cbnz	r0, 80073d8 <_vfiprintf_r+0x110>
 80073a0:	06d1      	lsls	r1, r2, #27
 80073a2:	bf44      	itt	mi
 80073a4:	2320      	movmi	r3, #32
 80073a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80073aa:	0713      	lsls	r3, r2, #28
 80073ac:	bf44      	itt	mi
 80073ae:	232b      	movmi	r3, #43	@ 0x2b
 80073b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80073b4:	f89a 3000 	ldrb.w	r3, [sl]
 80073b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80073ba:	d015      	beq.n	80073e8 <_vfiprintf_r+0x120>
 80073bc:	9a07      	ldr	r2, [sp, #28]
 80073be:	4654      	mov	r4, sl
 80073c0:	2000      	movs	r0, #0
 80073c2:	f04f 0c0a 	mov.w	ip, #10
 80073c6:	4621      	mov	r1, r4
 80073c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073cc:	3b30      	subs	r3, #48	@ 0x30
 80073ce:	2b09      	cmp	r3, #9
 80073d0:	d94b      	bls.n	800746a <_vfiprintf_r+0x1a2>
 80073d2:	b1b0      	cbz	r0, 8007402 <_vfiprintf_r+0x13a>
 80073d4:	9207      	str	r2, [sp, #28]
 80073d6:	e014      	b.n	8007402 <_vfiprintf_r+0x13a>
 80073d8:	eba0 0308 	sub.w	r3, r0, r8
 80073dc:	fa09 f303 	lsl.w	r3, r9, r3
 80073e0:	4313      	orrs	r3, r2
 80073e2:	9304      	str	r3, [sp, #16]
 80073e4:	46a2      	mov	sl, r4
 80073e6:	e7d2      	b.n	800738e <_vfiprintf_r+0xc6>
 80073e8:	9b03      	ldr	r3, [sp, #12]
 80073ea:	1d19      	adds	r1, r3, #4
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	9103      	str	r1, [sp, #12]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	bfbb      	ittet	lt
 80073f4:	425b      	neglt	r3, r3
 80073f6:	f042 0202 	orrlt.w	r2, r2, #2
 80073fa:	9307      	strge	r3, [sp, #28]
 80073fc:	9307      	strlt	r3, [sp, #28]
 80073fe:	bfb8      	it	lt
 8007400:	9204      	strlt	r2, [sp, #16]
 8007402:	7823      	ldrb	r3, [r4, #0]
 8007404:	2b2e      	cmp	r3, #46	@ 0x2e
 8007406:	d10a      	bne.n	800741e <_vfiprintf_r+0x156>
 8007408:	7863      	ldrb	r3, [r4, #1]
 800740a:	2b2a      	cmp	r3, #42	@ 0x2a
 800740c:	d132      	bne.n	8007474 <_vfiprintf_r+0x1ac>
 800740e:	9b03      	ldr	r3, [sp, #12]
 8007410:	1d1a      	adds	r2, r3, #4
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	9203      	str	r2, [sp, #12]
 8007416:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800741a:	3402      	adds	r4, #2
 800741c:	9305      	str	r3, [sp, #20]
 800741e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80074e8 <_vfiprintf_r+0x220>
 8007422:	7821      	ldrb	r1, [r4, #0]
 8007424:	2203      	movs	r2, #3
 8007426:	4650      	mov	r0, sl
 8007428:	f7f8 ff0a 	bl	8000240 <memchr>
 800742c:	b138      	cbz	r0, 800743e <_vfiprintf_r+0x176>
 800742e:	9b04      	ldr	r3, [sp, #16]
 8007430:	eba0 000a 	sub.w	r0, r0, sl
 8007434:	2240      	movs	r2, #64	@ 0x40
 8007436:	4082      	lsls	r2, r0
 8007438:	4313      	orrs	r3, r2
 800743a:	3401      	adds	r4, #1
 800743c:	9304      	str	r3, [sp, #16]
 800743e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007442:	482a      	ldr	r0, [pc, #168]	@ (80074ec <_vfiprintf_r+0x224>)
 8007444:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007448:	2206      	movs	r2, #6
 800744a:	f7f8 fef9 	bl	8000240 <memchr>
 800744e:	2800      	cmp	r0, #0
 8007450:	d03f      	beq.n	80074d2 <_vfiprintf_r+0x20a>
 8007452:	4b27      	ldr	r3, [pc, #156]	@ (80074f0 <_vfiprintf_r+0x228>)
 8007454:	bb1b      	cbnz	r3, 800749e <_vfiprintf_r+0x1d6>
 8007456:	9b03      	ldr	r3, [sp, #12]
 8007458:	3307      	adds	r3, #7
 800745a:	f023 0307 	bic.w	r3, r3, #7
 800745e:	3308      	adds	r3, #8
 8007460:	9303      	str	r3, [sp, #12]
 8007462:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007464:	443b      	add	r3, r7
 8007466:	9309      	str	r3, [sp, #36]	@ 0x24
 8007468:	e76a      	b.n	8007340 <_vfiprintf_r+0x78>
 800746a:	fb0c 3202 	mla	r2, ip, r2, r3
 800746e:	460c      	mov	r4, r1
 8007470:	2001      	movs	r0, #1
 8007472:	e7a8      	b.n	80073c6 <_vfiprintf_r+0xfe>
 8007474:	2300      	movs	r3, #0
 8007476:	3401      	adds	r4, #1
 8007478:	9305      	str	r3, [sp, #20]
 800747a:	4619      	mov	r1, r3
 800747c:	f04f 0c0a 	mov.w	ip, #10
 8007480:	4620      	mov	r0, r4
 8007482:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007486:	3a30      	subs	r2, #48	@ 0x30
 8007488:	2a09      	cmp	r2, #9
 800748a:	d903      	bls.n	8007494 <_vfiprintf_r+0x1cc>
 800748c:	2b00      	cmp	r3, #0
 800748e:	d0c6      	beq.n	800741e <_vfiprintf_r+0x156>
 8007490:	9105      	str	r1, [sp, #20]
 8007492:	e7c4      	b.n	800741e <_vfiprintf_r+0x156>
 8007494:	fb0c 2101 	mla	r1, ip, r1, r2
 8007498:	4604      	mov	r4, r0
 800749a:	2301      	movs	r3, #1
 800749c:	e7f0      	b.n	8007480 <_vfiprintf_r+0x1b8>
 800749e:	ab03      	add	r3, sp, #12
 80074a0:	9300      	str	r3, [sp, #0]
 80074a2:	462a      	mov	r2, r5
 80074a4:	4b13      	ldr	r3, [pc, #76]	@ (80074f4 <_vfiprintf_r+0x22c>)
 80074a6:	a904      	add	r1, sp, #16
 80074a8:	4630      	mov	r0, r6
 80074aa:	f7fd fb59 	bl	8004b60 <_printf_float>
 80074ae:	4607      	mov	r7, r0
 80074b0:	1c78      	adds	r0, r7, #1
 80074b2:	d1d6      	bne.n	8007462 <_vfiprintf_r+0x19a>
 80074b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80074b6:	07d9      	lsls	r1, r3, #31
 80074b8:	d405      	bmi.n	80074c6 <_vfiprintf_r+0x1fe>
 80074ba:	89ab      	ldrh	r3, [r5, #12]
 80074bc:	059a      	lsls	r2, r3, #22
 80074be:	d402      	bmi.n	80074c6 <_vfiprintf_r+0x1fe>
 80074c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80074c2:	f7fe faa1 	bl	8005a08 <__retarget_lock_release_recursive>
 80074c6:	89ab      	ldrh	r3, [r5, #12]
 80074c8:	065b      	lsls	r3, r3, #25
 80074ca:	f53f af1f 	bmi.w	800730c <_vfiprintf_r+0x44>
 80074ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80074d0:	e71e      	b.n	8007310 <_vfiprintf_r+0x48>
 80074d2:	ab03      	add	r3, sp, #12
 80074d4:	9300      	str	r3, [sp, #0]
 80074d6:	462a      	mov	r2, r5
 80074d8:	4b06      	ldr	r3, [pc, #24]	@ (80074f4 <_vfiprintf_r+0x22c>)
 80074da:	a904      	add	r1, sp, #16
 80074dc:	4630      	mov	r0, r6
 80074de:	f7fd fdd9 	bl	8005094 <_printf_i>
 80074e2:	e7e4      	b.n	80074ae <_vfiprintf_r+0x1e6>
 80074e4:	08007daa 	.word	0x08007daa
 80074e8:	08007db0 	.word	0x08007db0
 80074ec:	08007db4 	.word	0x08007db4
 80074f0:	08004b61 	.word	0x08004b61
 80074f4:	080072a3 	.word	0x080072a3

080074f8 <__sflush_r>:
 80074f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80074fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074fe:	0716      	lsls	r6, r2, #28
 8007500:	4605      	mov	r5, r0
 8007502:	460c      	mov	r4, r1
 8007504:	d454      	bmi.n	80075b0 <__sflush_r+0xb8>
 8007506:	684b      	ldr	r3, [r1, #4]
 8007508:	2b00      	cmp	r3, #0
 800750a:	dc02      	bgt.n	8007512 <__sflush_r+0x1a>
 800750c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800750e:	2b00      	cmp	r3, #0
 8007510:	dd48      	ble.n	80075a4 <__sflush_r+0xac>
 8007512:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007514:	2e00      	cmp	r6, #0
 8007516:	d045      	beq.n	80075a4 <__sflush_r+0xac>
 8007518:	2300      	movs	r3, #0
 800751a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800751e:	682f      	ldr	r7, [r5, #0]
 8007520:	6a21      	ldr	r1, [r4, #32]
 8007522:	602b      	str	r3, [r5, #0]
 8007524:	d030      	beq.n	8007588 <__sflush_r+0x90>
 8007526:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007528:	89a3      	ldrh	r3, [r4, #12]
 800752a:	0759      	lsls	r1, r3, #29
 800752c:	d505      	bpl.n	800753a <__sflush_r+0x42>
 800752e:	6863      	ldr	r3, [r4, #4]
 8007530:	1ad2      	subs	r2, r2, r3
 8007532:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007534:	b10b      	cbz	r3, 800753a <__sflush_r+0x42>
 8007536:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007538:	1ad2      	subs	r2, r2, r3
 800753a:	2300      	movs	r3, #0
 800753c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800753e:	6a21      	ldr	r1, [r4, #32]
 8007540:	4628      	mov	r0, r5
 8007542:	47b0      	blx	r6
 8007544:	1c43      	adds	r3, r0, #1
 8007546:	89a3      	ldrh	r3, [r4, #12]
 8007548:	d106      	bne.n	8007558 <__sflush_r+0x60>
 800754a:	6829      	ldr	r1, [r5, #0]
 800754c:	291d      	cmp	r1, #29
 800754e:	d82b      	bhi.n	80075a8 <__sflush_r+0xb0>
 8007550:	4a28      	ldr	r2, [pc, #160]	@ (80075f4 <__sflush_r+0xfc>)
 8007552:	40ca      	lsrs	r2, r1
 8007554:	07d6      	lsls	r6, r2, #31
 8007556:	d527      	bpl.n	80075a8 <__sflush_r+0xb0>
 8007558:	2200      	movs	r2, #0
 800755a:	6062      	str	r2, [r4, #4]
 800755c:	04d9      	lsls	r1, r3, #19
 800755e:	6922      	ldr	r2, [r4, #16]
 8007560:	6022      	str	r2, [r4, #0]
 8007562:	d504      	bpl.n	800756e <__sflush_r+0x76>
 8007564:	1c42      	adds	r2, r0, #1
 8007566:	d101      	bne.n	800756c <__sflush_r+0x74>
 8007568:	682b      	ldr	r3, [r5, #0]
 800756a:	b903      	cbnz	r3, 800756e <__sflush_r+0x76>
 800756c:	6560      	str	r0, [r4, #84]	@ 0x54
 800756e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007570:	602f      	str	r7, [r5, #0]
 8007572:	b1b9      	cbz	r1, 80075a4 <__sflush_r+0xac>
 8007574:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007578:	4299      	cmp	r1, r3
 800757a:	d002      	beq.n	8007582 <__sflush_r+0x8a>
 800757c:	4628      	mov	r0, r5
 800757e:	f7ff f8ab 	bl	80066d8 <_free_r>
 8007582:	2300      	movs	r3, #0
 8007584:	6363      	str	r3, [r4, #52]	@ 0x34
 8007586:	e00d      	b.n	80075a4 <__sflush_r+0xac>
 8007588:	2301      	movs	r3, #1
 800758a:	4628      	mov	r0, r5
 800758c:	47b0      	blx	r6
 800758e:	4602      	mov	r2, r0
 8007590:	1c50      	adds	r0, r2, #1
 8007592:	d1c9      	bne.n	8007528 <__sflush_r+0x30>
 8007594:	682b      	ldr	r3, [r5, #0]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d0c6      	beq.n	8007528 <__sflush_r+0x30>
 800759a:	2b1d      	cmp	r3, #29
 800759c:	d001      	beq.n	80075a2 <__sflush_r+0xaa>
 800759e:	2b16      	cmp	r3, #22
 80075a0:	d11d      	bne.n	80075de <__sflush_r+0xe6>
 80075a2:	602f      	str	r7, [r5, #0]
 80075a4:	2000      	movs	r0, #0
 80075a6:	e021      	b.n	80075ec <__sflush_r+0xf4>
 80075a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075ac:	b21b      	sxth	r3, r3
 80075ae:	e01a      	b.n	80075e6 <__sflush_r+0xee>
 80075b0:	690f      	ldr	r7, [r1, #16]
 80075b2:	2f00      	cmp	r7, #0
 80075b4:	d0f6      	beq.n	80075a4 <__sflush_r+0xac>
 80075b6:	0793      	lsls	r3, r2, #30
 80075b8:	680e      	ldr	r6, [r1, #0]
 80075ba:	bf08      	it	eq
 80075bc:	694b      	ldreq	r3, [r1, #20]
 80075be:	600f      	str	r7, [r1, #0]
 80075c0:	bf18      	it	ne
 80075c2:	2300      	movne	r3, #0
 80075c4:	1bf6      	subs	r6, r6, r7
 80075c6:	608b      	str	r3, [r1, #8]
 80075c8:	2e00      	cmp	r6, #0
 80075ca:	ddeb      	ble.n	80075a4 <__sflush_r+0xac>
 80075cc:	6a21      	ldr	r1, [r4, #32]
 80075ce:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80075d2:	4633      	mov	r3, r6
 80075d4:	463a      	mov	r2, r7
 80075d6:	4628      	mov	r0, r5
 80075d8:	47e0      	blx	ip
 80075da:	2800      	cmp	r0, #0
 80075dc:	dc07      	bgt.n	80075ee <__sflush_r+0xf6>
 80075de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075e6:	81a3      	strh	r3, [r4, #12]
 80075e8:	f04f 30ff 	mov.w	r0, #4294967295
 80075ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075ee:	4407      	add	r7, r0
 80075f0:	1a36      	subs	r6, r6, r0
 80075f2:	e7e9      	b.n	80075c8 <__sflush_r+0xd0>
 80075f4:	20400001 	.word	0x20400001

080075f8 <_fflush_r>:
 80075f8:	b538      	push	{r3, r4, r5, lr}
 80075fa:	690b      	ldr	r3, [r1, #16]
 80075fc:	4605      	mov	r5, r0
 80075fe:	460c      	mov	r4, r1
 8007600:	b913      	cbnz	r3, 8007608 <_fflush_r+0x10>
 8007602:	2500      	movs	r5, #0
 8007604:	4628      	mov	r0, r5
 8007606:	bd38      	pop	{r3, r4, r5, pc}
 8007608:	b118      	cbz	r0, 8007612 <_fflush_r+0x1a>
 800760a:	6a03      	ldr	r3, [r0, #32]
 800760c:	b90b      	cbnz	r3, 8007612 <_fflush_r+0x1a>
 800760e:	f7fd feeb 	bl	80053e8 <__sinit>
 8007612:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d0f3      	beq.n	8007602 <_fflush_r+0xa>
 800761a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800761c:	07d0      	lsls	r0, r2, #31
 800761e:	d404      	bmi.n	800762a <_fflush_r+0x32>
 8007620:	0599      	lsls	r1, r3, #22
 8007622:	d402      	bmi.n	800762a <_fflush_r+0x32>
 8007624:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007626:	f7fe f9ee 	bl	8005a06 <__retarget_lock_acquire_recursive>
 800762a:	4628      	mov	r0, r5
 800762c:	4621      	mov	r1, r4
 800762e:	f7ff ff63 	bl	80074f8 <__sflush_r>
 8007632:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007634:	07da      	lsls	r2, r3, #31
 8007636:	4605      	mov	r5, r0
 8007638:	d4e4      	bmi.n	8007604 <_fflush_r+0xc>
 800763a:	89a3      	ldrh	r3, [r4, #12]
 800763c:	059b      	lsls	r3, r3, #22
 800763e:	d4e1      	bmi.n	8007604 <_fflush_r+0xc>
 8007640:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007642:	f7fe f9e1 	bl	8005a08 <__retarget_lock_release_recursive>
 8007646:	e7dd      	b.n	8007604 <_fflush_r+0xc>

08007648 <__swhatbuf_r>:
 8007648:	b570      	push	{r4, r5, r6, lr}
 800764a:	460c      	mov	r4, r1
 800764c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007650:	2900      	cmp	r1, #0
 8007652:	b096      	sub	sp, #88	@ 0x58
 8007654:	4615      	mov	r5, r2
 8007656:	461e      	mov	r6, r3
 8007658:	da0d      	bge.n	8007676 <__swhatbuf_r+0x2e>
 800765a:	89a3      	ldrh	r3, [r4, #12]
 800765c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007660:	f04f 0100 	mov.w	r1, #0
 8007664:	bf14      	ite	ne
 8007666:	2340      	movne	r3, #64	@ 0x40
 8007668:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800766c:	2000      	movs	r0, #0
 800766e:	6031      	str	r1, [r6, #0]
 8007670:	602b      	str	r3, [r5, #0]
 8007672:	b016      	add	sp, #88	@ 0x58
 8007674:	bd70      	pop	{r4, r5, r6, pc}
 8007676:	466a      	mov	r2, sp
 8007678:	f000 f848 	bl	800770c <_fstat_r>
 800767c:	2800      	cmp	r0, #0
 800767e:	dbec      	blt.n	800765a <__swhatbuf_r+0x12>
 8007680:	9901      	ldr	r1, [sp, #4]
 8007682:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007686:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800768a:	4259      	negs	r1, r3
 800768c:	4159      	adcs	r1, r3
 800768e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007692:	e7eb      	b.n	800766c <__swhatbuf_r+0x24>

08007694 <__smakebuf_r>:
 8007694:	898b      	ldrh	r3, [r1, #12]
 8007696:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007698:	079d      	lsls	r5, r3, #30
 800769a:	4606      	mov	r6, r0
 800769c:	460c      	mov	r4, r1
 800769e:	d507      	bpl.n	80076b0 <__smakebuf_r+0x1c>
 80076a0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80076a4:	6023      	str	r3, [r4, #0]
 80076a6:	6123      	str	r3, [r4, #16]
 80076a8:	2301      	movs	r3, #1
 80076aa:	6163      	str	r3, [r4, #20]
 80076ac:	b003      	add	sp, #12
 80076ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076b0:	ab01      	add	r3, sp, #4
 80076b2:	466a      	mov	r2, sp
 80076b4:	f7ff ffc8 	bl	8007648 <__swhatbuf_r>
 80076b8:	9f00      	ldr	r7, [sp, #0]
 80076ba:	4605      	mov	r5, r0
 80076bc:	4639      	mov	r1, r7
 80076be:	4630      	mov	r0, r6
 80076c0:	f7ff f87e 	bl	80067c0 <_malloc_r>
 80076c4:	b948      	cbnz	r0, 80076da <__smakebuf_r+0x46>
 80076c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076ca:	059a      	lsls	r2, r3, #22
 80076cc:	d4ee      	bmi.n	80076ac <__smakebuf_r+0x18>
 80076ce:	f023 0303 	bic.w	r3, r3, #3
 80076d2:	f043 0302 	orr.w	r3, r3, #2
 80076d6:	81a3      	strh	r3, [r4, #12]
 80076d8:	e7e2      	b.n	80076a0 <__smakebuf_r+0xc>
 80076da:	89a3      	ldrh	r3, [r4, #12]
 80076dc:	6020      	str	r0, [r4, #0]
 80076de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076e2:	81a3      	strh	r3, [r4, #12]
 80076e4:	9b01      	ldr	r3, [sp, #4]
 80076e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80076ea:	b15b      	cbz	r3, 8007704 <__smakebuf_r+0x70>
 80076ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80076f0:	4630      	mov	r0, r6
 80076f2:	f000 f81d 	bl	8007730 <_isatty_r>
 80076f6:	b128      	cbz	r0, 8007704 <__smakebuf_r+0x70>
 80076f8:	89a3      	ldrh	r3, [r4, #12]
 80076fa:	f023 0303 	bic.w	r3, r3, #3
 80076fe:	f043 0301 	orr.w	r3, r3, #1
 8007702:	81a3      	strh	r3, [r4, #12]
 8007704:	89a3      	ldrh	r3, [r4, #12]
 8007706:	431d      	orrs	r5, r3
 8007708:	81a5      	strh	r5, [r4, #12]
 800770a:	e7cf      	b.n	80076ac <__smakebuf_r+0x18>

0800770c <_fstat_r>:
 800770c:	b538      	push	{r3, r4, r5, lr}
 800770e:	4d07      	ldr	r5, [pc, #28]	@ (800772c <_fstat_r+0x20>)
 8007710:	2300      	movs	r3, #0
 8007712:	4604      	mov	r4, r0
 8007714:	4608      	mov	r0, r1
 8007716:	4611      	mov	r1, r2
 8007718:	602b      	str	r3, [r5, #0]
 800771a:	f7f9 ff83 	bl	8001624 <_fstat>
 800771e:	1c43      	adds	r3, r0, #1
 8007720:	d102      	bne.n	8007728 <_fstat_r+0x1c>
 8007722:	682b      	ldr	r3, [r5, #0]
 8007724:	b103      	cbz	r3, 8007728 <_fstat_r+0x1c>
 8007726:	6023      	str	r3, [r4, #0]
 8007728:	bd38      	pop	{r3, r4, r5, pc}
 800772a:	bf00      	nop
 800772c:	200004e8 	.word	0x200004e8

08007730 <_isatty_r>:
 8007730:	b538      	push	{r3, r4, r5, lr}
 8007732:	4d06      	ldr	r5, [pc, #24]	@ (800774c <_isatty_r+0x1c>)
 8007734:	2300      	movs	r3, #0
 8007736:	4604      	mov	r4, r0
 8007738:	4608      	mov	r0, r1
 800773a:	602b      	str	r3, [r5, #0]
 800773c:	f7f9 ff81 	bl	8001642 <_isatty>
 8007740:	1c43      	adds	r3, r0, #1
 8007742:	d102      	bne.n	800774a <_isatty_r+0x1a>
 8007744:	682b      	ldr	r3, [r5, #0]
 8007746:	b103      	cbz	r3, 800774a <_isatty_r+0x1a>
 8007748:	6023      	str	r3, [r4, #0]
 800774a:	bd38      	pop	{r3, r4, r5, pc}
 800774c:	200004e8 	.word	0x200004e8

08007750 <_sbrk_r>:
 8007750:	b538      	push	{r3, r4, r5, lr}
 8007752:	4d06      	ldr	r5, [pc, #24]	@ (800776c <_sbrk_r+0x1c>)
 8007754:	2300      	movs	r3, #0
 8007756:	4604      	mov	r4, r0
 8007758:	4608      	mov	r0, r1
 800775a:	602b      	str	r3, [r5, #0]
 800775c:	f7f9 ff88 	bl	8001670 <_sbrk>
 8007760:	1c43      	adds	r3, r0, #1
 8007762:	d102      	bne.n	800776a <_sbrk_r+0x1a>
 8007764:	682b      	ldr	r3, [r5, #0]
 8007766:	b103      	cbz	r3, 800776a <_sbrk_r+0x1a>
 8007768:	6023      	str	r3, [r4, #0]
 800776a:	bd38      	pop	{r3, r4, r5, pc}
 800776c:	200004e8 	.word	0x200004e8

08007770 <__assert_func>:
 8007770:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007772:	4614      	mov	r4, r2
 8007774:	461a      	mov	r2, r3
 8007776:	4b09      	ldr	r3, [pc, #36]	@ (800779c <__assert_func+0x2c>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4605      	mov	r5, r0
 800777c:	68d8      	ldr	r0, [r3, #12]
 800777e:	b14c      	cbz	r4, 8007794 <__assert_func+0x24>
 8007780:	4b07      	ldr	r3, [pc, #28]	@ (80077a0 <__assert_func+0x30>)
 8007782:	9100      	str	r1, [sp, #0]
 8007784:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007788:	4906      	ldr	r1, [pc, #24]	@ (80077a4 <__assert_func+0x34>)
 800778a:	462b      	mov	r3, r5
 800778c:	f000 f870 	bl	8007870 <fiprintf>
 8007790:	f000 f880 	bl	8007894 <abort>
 8007794:	4b04      	ldr	r3, [pc, #16]	@ (80077a8 <__assert_func+0x38>)
 8007796:	461c      	mov	r4, r3
 8007798:	e7f3      	b.n	8007782 <__assert_func+0x12>
 800779a:	bf00      	nop
 800779c:	20000018 	.word	0x20000018
 80077a0:	08007dc5 	.word	0x08007dc5
 80077a4:	08007dd2 	.word	0x08007dd2
 80077a8:	08007e00 	.word	0x08007e00

080077ac <_calloc_r>:
 80077ac:	b570      	push	{r4, r5, r6, lr}
 80077ae:	fba1 5402 	umull	r5, r4, r1, r2
 80077b2:	b934      	cbnz	r4, 80077c2 <_calloc_r+0x16>
 80077b4:	4629      	mov	r1, r5
 80077b6:	f7ff f803 	bl	80067c0 <_malloc_r>
 80077ba:	4606      	mov	r6, r0
 80077bc:	b928      	cbnz	r0, 80077ca <_calloc_r+0x1e>
 80077be:	4630      	mov	r0, r6
 80077c0:	bd70      	pop	{r4, r5, r6, pc}
 80077c2:	220c      	movs	r2, #12
 80077c4:	6002      	str	r2, [r0, #0]
 80077c6:	2600      	movs	r6, #0
 80077c8:	e7f9      	b.n	80077be <_calloc_r+0x12>
 80077ca:	462a      	mov	r2, r5
 80077cc:	4621      	mov	r1, r4
 80077ce:	f7fe f89d 	bl	800590c <memset>
 80077d2:	e7f4      	b.n	80077be <_calloc_r+0x12>

080077d4 <__ascii_mbtowc>:
 80077d4:	b082      	sub	sp, #8
 80077d6:	b901      	cbnz	r1, 80077da <__ascii_mbtowc+0x6>
 80077d8:	a901      	add	r1, sp, #4
 80077da:	b142      	cbz	r2, 80077ee <__ascii_mbtowc+0x1a>
 80077dc:	b14b      	cbz	r3, 80077f2 <__ascii_mbtowc+0x1e>
 80077de:	7813      	ldrb	r3, [r2, #0]
 80077e0:	600b      	str	r3, [r1, #0]
 80077e2:	7812      	ldrb	r2, [r2, #0]
 80077e4:	1e10      	subs	r0, r2, #0
 80077e6:	bf18      	it	ne
 80077e8:	2001      	movne	r0, #1
 80077ea:	b002      	add	sp, #8
 80077ec:	4770      	bx	lr
 80077ee:	4610      	mov	r0, r2
 80077f0:	e7fb      	b.n	80077ea <__ascii_mbtowc+0x16>
 80077f2:	f06f 0001 	mvn.w	r0, #1
 80077f6:	e7f8      	b.n	80077ea <__ascii_mbtowc+0x16>

080077f8 <_realloc_r>:
 80077f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077fc:	4607      	mov	r7, r0
 80077fe:	4614      	mov	r4, r2
 8007800:	460d      	mov	r5, r1
 8007802:	b921      	cbnz	r1, 800780e <_realloc_r+0x16>
 8007804:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007808:	4611      	mov	r1, r2
 800780a:	f7fe bfd9 	b.w	80067c0 <_malloc_r>
 800780e:	b92a      	cbnz	r2, 800781c <_realloc_r+0x24>
 8007810:	f7fe ff62 	bl	80066d8 <_free_r>
 8007814:	4625      	mov	r5, r4
 8007816:	4628      	mov	r0, r5
 8007818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800781c:	f000 f841 	bl	80078a2 <_malloc_usable_size_r>
 8007820:	4284      	cmp	r4, r0
 8007822:	4606      	mov	r6, r0
 8007824:	d802      	bhi.n	800782c <_realloc_r+0x34>
 8007826:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800782a:	d8f4      	bhi.n	8007816 <_realloc_r+0x1e>
 800782c:	4621      	mov	r1, r4
 800782e:	4638      	mov	r0, r7
 8007830:	f7fe ffc6 	bl	80067c0 <_malloc_r>
 8007834:	4680      	mov	r8, r0
 8007836:	b908      	cbnz	r0, 800783c <_realloc_r+0x44>
 8007838:	4645      	mov	r5, r8
 800783a:	e7ec      	b.n	8007816 <_realloc_r+0x1e>
 800783c:	42b4      	cmp	r4, r6
 800783e:	4622      	mov	r2, r4
 8007840:	4629      	mov	r1, r5
 8007842:	bf28      	it	cs
 8007844:	4632      	movcs	r2, r6
 8007846:	f7fe f8e0 	bl	8005a0a <memcpy>
 800784a:	4629      	mov	r1, r5
 800784c:	4638      	mov	r0, r7
 800784e:	f7fe ff43 	bl	80066d8 <_free_r>
 8007852:	e7f1      	b.n	8007838 <_realloc_r+0x40>

08007854 <__ascii_wctomb>:
 8007854:	4603      	mov	r3, r0
 8007856:	4608      	mov	r0, r1
 8007858:	b141      	cbz	r1, 800786c <__ascii_wctomb+0x18>
 800785a:	2aff      	cmp	r2, #255	@ 0xff
 800785c:	d904      	bls.n	8007868 <__ascii_wctomb+0x14>
 800785e:	228a      	movs	r2, #138	@ 0x8a
 8007860:	601a      	str	r2, [r3, #0]
 8007862:	f04f 30ff 	mov.w	r0, #4294967295
 8007866:	4770      	bx	lr
 8007868:	700a      	strb	r2, [r1, #0]
 800786a:	2001      	movs	r0, #1
 800786c:	4770      	bx	lr
	...

08007870 <fiprintf>:
 8007870:	b40e      	push	{r1, r2, r3}
 8007872:	b503      	push	{r0, r1, lr}
 8007874:	4601      	mov	r1, r0
 8007876:	ab03      	add	r3, sp, #12
 8007878:	4805      	ldr	r0, [pc, #20]	@ (8007890 <fiprintf+0x20>)
 800787a:	f853 2b04 	ldr.w	r2, [r3], #4
 800787e:	6800      	ldr	r0, [r0, #0]
 8007880:	9301      	str	r3, [sp, #4]
 8007882:	f7ff fd21 	bl	80072c8 <_vfiprintf_r>
 8007886:	b002      	add	sp, #8
 8007888:	f85d eb04 	ldr.w	lr, [sp], #4
 800788c:	b003      	add	sp, #12
 800788e:	4770      	bx	lr
 8007890:	20000018 	.word	0x20000018

08007894 <abort>:
 8007894:	b508      	push	{r3, lr}
 8007896:	2006      	movs	r0, #6
 8007898:	f000 f834 	bl	8007904 <raise>
 800789c:	2001      	movs	r0, #1
 800789e:	f7f9 fe72 	bl	8001586 <_exit>

080078a2 <_malloc_usable_size_r>:
 80078a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80078a6:	1f18      	subs	r0, r3, #4
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	bfbc      	itt	lt
 80078ac:	580b      	ldrlt	r3, [r1, r0]
 80078ae:	18c0      	addlt	r0, r0, r3
 80078b0:	4770      	bx	lr

080078b2 <_raise_r>:
 80078b2:	291f      	cmp	r1, #31
 80078b4:	b538      	push	{r3, r4, r5, lr}
 80078b6:	4605      	mov	r5, r0
 80078b8:	460c      	mov	r4, r1
 80078ba:	d904      	bls.n	80078c6 <_raise_r+0x14>
 80078bc:	2316      	movs	r3, #22
 80078be:	6003      	str	r3, [r0, #0]
 80078c0:	f04f 30ff 	mov.w	r0, #4294967295
 80078c4:	bd38      	pop	{r3, r4, r5, pc}
 80078c6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80078c8:	b112      	cbz	r2, 80078d0 <_raise_r+0x1e>
 80078ca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80078ce:	b94b      	cbnz	r3, 80078e4 <_raise_r+0x32>
 80078d0:	4628      	mov	r0, r5
 80078d2:	f000 f831 	bl	8007938 <_getpid_r>
 80078d6:	4622      	mov	r2, r4
 80078d8:	4601      	mov	r1, r0
 80078da:	4628      	mov	r0, r5
 80078dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80078e0:	f000 b818 	b.w	8007914 <_kill_r>
 80078e4:	2b01      	cmp	r3, #1
 80078e6:	d00a      	beq.n	80078fe <_raise_r+0x4c>
 80078e8:	1c59      	adds	r1, r3, #1
 80078ea:	d103      	bne.n	80078f4 <_raise_r+0x42>
 80078ec:	2316      	movs	r3, #22
 80078ee:	6003      	str	r3, [r0, #0]
 80078f0:	2001      	movs	r0, #1
 80078f2:	e7e7      	b.n	80078c4 <_raise_r+0x12>
 80078f4:	2100      	movs	r1, #0
 80078f6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80078fa:	4620      	mov	r0, r4
 80078fc:	4798      	blx	r3
 80078fe:	2000      	movs	r0, #0
 8007900:	e7e0      	b.n	80078c4 <_raise_r+0x12>
	...

08007904 <raise>:
 8007904:	4b02      	ldr	r3, [pc, #8]	@ (8007910 <raise+0xc>)
 8007906:	4601      	mov	r1, r0
 8007908:	6818      	ldr	r0, [r3, #0]
 800790a:	f7ff bfd2 	b.w	80078b2 <_raise_r>
 800790e:	bf00      	nop
 8007910:	20000018 	.word	0x20000018

08007914 <_kill_r>:
 8007914:	b538      	push	{r3, r4, r5, lr}
 8007916:	4d07      	ldr	r5, [pc, #28]	@ (8007934 <_kill_r+0x20>)
 8007918:	2300      	movs	r3, #0
 800791a:	4604      	mov	r4, r0
 800791c:	4608      	mov	r0, r1
 800791e:	4611      	mov	r1, r2
 8007920:	602b      	str	r3, [r5, #0]
 8007922:	f7f9 fe20 	bl	8001566 <_kill>
 8007926:	1c43      	adds	r3, r0, #1
 8007928:	d102      	bne.n	8007930 <_kill_r+0x1c>
 800792a:	682b      	ldr	r3, [r5, #0]
 800792c:	b103      	cbz	r3, 8007930 <_kill_r+0x1c>
 800792e:	6023      	str	r3, [r4, #0]
 8007930:	bd38      	pop	{r3, r4, r5, pc}
 8007932:	bf00      	nop
 8007934:	200004e8 	.word	0x200004e8

08007938 <_getpid_r>:
 8007938:	f7f9 be0e 	b.w	8001558 <_getpid>

0800793c <_init>:
 800793c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800793e:	bf00      	nop
 8007940:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007942:	bc08      	pop	{r3}
 8007944:	469e      	mov	lr, r3
 8007946:	4770      	bx	lr

08007948 <_fini>:
 8007948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800794a:	bf00      	nop
 800794c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800794e:	bc08      	pop	{r3}
 8007950:	469e      	mov	lr, r3
 8007952:	4770      	bx	lr
