# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 21:00:58 on Dec 14,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 6 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.reg16
# Loading __work.memory2c_align
# Loading __work.hazard_det
# Loading __work.f2d_ff
# Loading __work.dff
# Loading __work.decode
# Loading __work.alu_op_decode
# Loading __work.regFile
# Loading __work.control_unit
# Loading __work.d2x_ff
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.rotatel
# Loading __work.quadmux4_1
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.shiftl
# Loading __work.shiftrarithmetic
# Loading __work.shiftrlogical
# Loading __work.rotater
# Loading __work.branch_conditional
# Loading __work.x2m_ff
# Loading __work.memory
# Loading __work.m2w_ff
# Loading __work.wb
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'decodeSection'.  Expected 35, found 34.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/decodeSection File: proc.v Line: 138
# ** Warning: (vsim-3722) proc.v(138): [TFMPC] - Missing connection for port 'stuSel'.
# log -howmany -rec /* 
# 36604
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 21:00:58 on Dec 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
