
---------- Begin Simulation Statistics ----------
final_tick                               1168640089000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 542884                       # Simulator instruction rate (inst/s)
host_mem_usage                                4557644                       # Number of bytes of host memory used
host_op_rate                                   825785                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2394.62                       # Real time elapsed on the host
host_tick_rate                               42760289                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    1977442352                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.102395                       # Number of seconds simulated
sim_ticks                                102394676250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       329781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        662751                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        69113                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     12494515                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      8192642                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      8223867                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        31225                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      12653517                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS         82630                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         6784                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       402616035                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      200087823                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        69122                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         12093471                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     27118048                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      3618691                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    378875931                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    204272130                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.854761                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.811415                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    104801114     51.30%     51.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     42332793     20.72%     72.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      2496324      1.22%     73.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     11787039      5.77%     79.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8508890      4.17%     83.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1526939      0.75%     83.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2332147      1.14%     85.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3368836      1.65%     86.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     27118048     13.28%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    204272130                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           936085                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        63846                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       378159233                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107274542                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        75958      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    232487732     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       101440      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd        38646      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu        50612      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        58968      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       173446      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       129236      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp           37      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       193257      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv        25397      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        13100      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    107077157     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     38252946     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       197385      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          614      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    378875931                       # Class of committed instruction
system.switch_cpus_1.commit.refs            145528102                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           378875931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.819157                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.819157                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    144429717                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    383526564                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10367092                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        32571706                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        72421                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     17345621                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107800124                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                1417                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          38316764                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               11505                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          12653517                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        19545221                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           185135126                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         9695                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            253564227                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        144842                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.061788                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     19578956                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      8275272                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.238171                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    204786568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.880834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.137787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      142461399     69.57%     69.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        4231728      2.07%     71.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2383039      1.16%     72.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        4912565      2.40%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        7928053      3.87%     79.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        1206026      0.59%     79.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        1763384      0.86%     80.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6091594      2.97%     83.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       33808780     16.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    204786568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         1890961                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         947756                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  2784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts        88704                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       12197105                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.860950                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          146161531                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         38316742                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        842765                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107924850                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          447                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          739                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     38394768                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    382494383                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    107844789                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       137673                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    381102833                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        21030                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     27555460                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        72421                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     27595738                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        10972                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7026409                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1568                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3616                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           31                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       650283                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       141199                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3616                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        57337                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        31367                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       640228747                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           380913494                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497782                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       318694513                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.860026                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            380960911                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      774004516                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     329388364                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.220767                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.220767                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        90183      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    233979943     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       103544      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        49928      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          202      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu        66528      0.02%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        61722      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       183211      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       198996      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp           40      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       227473      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv        32951      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        15578      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    107607920     28.23%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38319256     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       302073      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          959      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    381240507                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       1206724                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      2404142                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      1170116                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      1781385                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           1945038                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005102                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        204381     10.51%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            6      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd         2831      0.15%     10.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt         6628      0.34%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1729432     88.92%     99.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         1696      0.09%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           52      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           12      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    381888638                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    966881451                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    379743378                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    384334891                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        382493048                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       381240507                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1335                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3618371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        72974                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         1335                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5942838                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    204786568                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.861648                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.148535                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     92907149     45.37%     45.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15343137      7.49%     52.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     26318848     12.85%     65.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     22244066     10.86%     76.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     19146068      9.35%     85.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12374849      6.04%     91.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      9425578      4.60%     96.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      4699493      2.29%     98.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2327380      1.14%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    204786568                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.861623                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          19545231                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  26                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      5213994                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      6536673                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107924850                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     38394768                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     170756596                       # number of misc regfile reads
system.switch_cpus_1.numCycles              204789352                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      30185207                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    527844130                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      2068280                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       17744080                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     32080719                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1619708                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1356284700                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    383058693                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    533375710                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        42484753                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     74162926                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        72421                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    114300097                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        5531456                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2314691                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    777257581                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       101373926                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          559648704                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         765508180                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1500446                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        79369                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2997057                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          79371                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1326528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       258948                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2651781                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         258948                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2445                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       327650                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2112                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            330543                       # Transaction distribution
system.membus.trans_dist::ReadExResp           330543                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2445                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       995739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       995739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 995739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     42280832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     42280832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                42280832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            332989                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  332989    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              332989                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2090645000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1794465750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1168640089000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1168640089000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1168640089000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1168640089000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1168640089000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1168640089000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1168640089000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            774118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1448503                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           95                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1029194                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3835                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3835                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           722493                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          722493                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        774118                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4497218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4497503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        12160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142263488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142275648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          981181                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46217728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2481627                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.031992                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.175982                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2402238     96.80%     96.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  79387      3.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2481627                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2224974500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2246691500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            142999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1168640089000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           10                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       171330                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171340                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           10                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       171330                       # number of overall hits
system.l2.overall_hits::total                  171340                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           85                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1325186                       # number of demand (read+write) misses
system.l2.demand_misses::total                1325271                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           85                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1325186                       # number of overall misses
system.l2.overall_misses::total               1325271                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      9346000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  62276570500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      62285916500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      9346000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  62276570500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     62285916500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           95                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1496516                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1496611                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           95                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1496516                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1496611                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.894737                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885514                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.885515                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.894737                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885514                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.885515                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 109952.941176                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 46994.588307                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46998.626319                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 109952.941176                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 46994.588307                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46998.626319                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              722148                       # number of writebacks
system.l2.writebacks::total                    722148                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           85                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1325186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1325271                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           85                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1325186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1325271                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      8496000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  49024710500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  49033206500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      8496000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  49024710500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  49033206500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.894737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.885515                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.894737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.885515                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 99952.941176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 36994.588307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 36998.626319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 99952.941176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 36994.588307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 36998.626319                       # average overall mshr miss latency
system.l2.replacements                         722233                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       726351                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           726351                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       726351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       726351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           95                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               95                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           95                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           95                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       603035                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        603035                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         2592                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2592                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         1243                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1243                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3835                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3835                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.324120                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.324120                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         1243                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1243                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     20649500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     20649500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.324120                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.324120                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16612.630732                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16612.630732                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1612                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1612                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       720881                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              720881                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  44841798500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44841798500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       722493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            722493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.997769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 62204.161991                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 62204.161991                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       720881                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         720881                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  37632988500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  37632988500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.997769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 52204.161991                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 52204.161991                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       169718                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             169728                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           85                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       604305                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           604390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      9346000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  17434772000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17444118000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           95                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       774023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         774118                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.894737                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.780733                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.780747                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 109952.941176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28850.947783                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28862.353778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           85                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       604305                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       604390                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      8496000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  11391722000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11400218000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.894737                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.780733                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.780747                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 99952.941176                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18850.947783                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18862.353778                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1168640089000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.350124                       # Cycle average of tags in use
system.l2.tags.total_refs                     1777059                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    730541                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.432525                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4095.350124                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999841                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4094                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          529                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3478                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999512                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24702758                       # Number of tag accesses
system.l2.tags.data_accesses                 24702758                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1168640089000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       992282                       # number of demand (read+write) hits
system.l3.demand_hits::total                   992283                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            1                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       992282                       # number of overall hits
system.l3.overall_hits::total                  992283                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           84                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       332904                       # number of demand (read+write) misses
system.l3.demand_misses::total                 332988                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           84                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       332904                       # number of overall misses
system.l3.overall_misses::total                332988                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      7968000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  28531554000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      28539522000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      7968000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  28531554000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     28539522000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           85                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1325186                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1325271                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           85                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1325186                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1325271                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.988235                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.251213                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.251260                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.988235                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.251213                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.251260                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 94857.142857                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 85705.050105                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 85707.358824                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 94857.142857                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 85705.050105                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 85707.358824                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              327650                       # number of writebacks
system.l3.writebacks::total                    327650                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           84                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       332904                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            332988                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           84                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       332904                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           332988                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      6960000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  24536706000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  24543666000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      6960000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  24536706000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  24543666000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.988235                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.251213                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.251260                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.988235                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.251213                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.251260                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 82857.142857                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73705.050105                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 73707.358824                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 82857.142857                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73705.050105                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 73707.358824                       # average overall mshr miss latency
system.l3.replacements                         588167                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       722147                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           722147                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       722147                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       722147                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          539                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           539                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         1242                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 1242                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            1                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         1243                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             1243                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000805                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000805                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        18500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        18500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000805                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000805                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        18500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        18500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data       390338                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                390338                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       330543                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              330543                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  28303150000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   28303150000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       720881                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            720881                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.458526                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.458526                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 85626.227147                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 85626.227147                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       330543                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         330543                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  24336634000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  24336634000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.458526                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.458526                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73626.227147                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 73626.227147                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst            1                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       601944                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             601945                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           84                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data         2361                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total             2445                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      7968000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data    228404000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total    236372000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           85                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       604305                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         604390                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.988235                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.003907                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.004045                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 94857.142857                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 96740.364252                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 96675.664622                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           84                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data         2361                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total         2445                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      6960000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data    200072000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total    207032000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.988235                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.003907                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.004045                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 82857.142857                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 84740.364252                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 84675.664622                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1168640089000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l3.tags.total_refs                     6980297                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    604551                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     11.546250                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    2197.671320                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      1185.598724                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   425.926577                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.965196                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 12573.838184                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.134135                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.072363                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.025996                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000059                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.767446                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          797                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          572                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          676                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        14236                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  43016663                       # Number of tag accesses
system.l3.tags.data_accesses                 43016663                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1168640089000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            604390                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1049797                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          863637                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            1243                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           1243                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           720881                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          720881                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        604390                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3978295                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    131034752                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          588167                       # Total snoops (count)
system.tol3bus.snoopTraffic                  20969600                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1914681                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.135243                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.341983                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1655733     86.48%     86.48% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 258948     13.52%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1914681                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         2048037500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1988528000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.9                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1168640089000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     21305856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21311232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          5376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20969600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20969600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       332904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              332988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       327650                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             327650                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        52503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    208075818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             208128321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        52503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            52503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      204791897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            204791897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      204791897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        52503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    208075818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            412920218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    327645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        84.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    332553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002954834750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18749                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18749                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1004619                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             309221                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      332988                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     327650                       # Number of write requests accepted
system.mem_ctrls.readBursts                    332988                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   327650                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    351                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             23872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             23715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19892                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4607603500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1663185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10844547250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13851.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32601.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   215996                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  238923                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                332988                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               327650                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  331779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       205330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    205.789315                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.671106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.606218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       123474     60.13%     60.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29619     14.43%     74.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14663      7.14%     81.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9656      4.70%     86.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6842      3.33%     89.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5841      2.84%     92.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5071      2.47%     95.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3628      1.77%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6536      3.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       205330                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.741106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.763890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          17019     90.77%     90.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1233      6.58%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           186      0.99%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          100      0.53%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           61      0.33%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           44      0.23%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           29      0.15%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           13      0.07%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           18      0.10%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           19      0.10%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            6      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            6      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            8      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18749                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.473999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.428785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.264822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6911     36.86%     36.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              226      1.21%     38.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8364     44.61%     82.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2635     14.05%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              432      2.30%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              110      0.59%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               39      0.21%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.07%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18749                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               21288768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   22464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20967680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21311232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20969600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       207.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       204.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    208.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    204.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  102410114000                       # Total gap between requests
system.mem_ctrls.avgGap                     155016.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         5376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     21283392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20967680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 52502.729603581320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 207856431.403092592955                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 204773146.103872776031                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           84                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       332904                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       327650                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      3493250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  10841054000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2448206786750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     41586.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32565.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7472018.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            771791160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            410205345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1189409760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          857254500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8082516000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33368804910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11219509440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55899491115                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.921850                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  28646115750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3419000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  70329560500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            694322160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            369022005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1185618420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          852921900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8082516000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32754574050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11736756480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55675731015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        543.736579                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  30012237000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3419000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  68963439250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1168640089000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382793970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     19545104                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1471504896                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382793970                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165822                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     19545104                       # number of overall hits
system.cpu.icache.overall_hits::total      1471504896                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1944                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          117                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2061                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1944                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          117                       # number of overall misses
system.cpu.icache.overall_misses::total          2061                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     11303500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11303500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     11303500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11303500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     19545221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1471506957                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     19545221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1471506957                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 96611.111111                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5484.473557                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 96611.111111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5484.473557                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1527                       # number of writebacks
system.cpu.icache.writebacks::total              1527                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           22                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           95                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           95                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           95                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           95                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      9594500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9594500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      9594500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9594500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 100994.736842                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100994.736842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 100994.736842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100994.736842                       # average overall mshr miss latency
system.cpu.icache.replacements                   1527                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382793970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     19545104                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1471504896                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1944                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          117                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2061                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     11303500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11303500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     19545221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1471506957                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 96611.111111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5484.473557                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           95                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           95                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      9594500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9594500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 100994.736842                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100994.736842                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1168640089000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.981198                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1471506935                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2039                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          721680.693968                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.600195                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     5.381003                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989454                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.010510                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999963                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5886029867                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5886029867                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1168640089000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1168640089000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1168640089000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1168640089000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1168640089000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1168640089000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1168640089000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572830860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28810504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    136593406                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        738234770                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572830860                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28810504                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    136593406                       # number of overall hits
system.cpu.dcache.overall_hits::total       738234770                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6158969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       314528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      2432781                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8906278                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6158969                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       314528                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      2432781                       # number of overall misses
system.cpu.dcache.overall_misses::total       8906278                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  15441121000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  82947265885                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  98388386885                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  15441121000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  82947265885                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  98388386885                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    139026187                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    747141048                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    139026187                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    747141048                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017499                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011920                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017499                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011920                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 49092.993311                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 34095.656734                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11047.082393                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 49092.993311                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 34095.656734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11047.082393                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       235453                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          113                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12637                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.632033                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          113                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3765186                       # number of writebacks
system.cpu.dcache.writebacks::total           3765186                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       933261                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       933261                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       933261                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       933261                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       314528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1499520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1814048                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       314528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1499520                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1814048                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  15126593000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  66415849385                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  81542442385                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  15126593000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  66415849385                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  81542442385                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010786                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010786                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002428                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 48092.993311                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 44291.406173                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44950.542866                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 48092.993311                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 44291.406173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44950.542866                       # average overall mshr miss latency
system.cpu.dcache.replacements                7949632                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423154037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21302592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     99066176                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       543522805                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3266661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       167807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      1706453                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5140921                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4508902000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  36200184500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40709086500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    100772629                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    548663726                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.016934                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009370                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26869.570399                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21213.701461                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7918.636855                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       932430                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       932430                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       167807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       774023                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       941830                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4341095000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  20395096000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24736191000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007681                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25869.570399                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26349.470235                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26263.965896                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149676823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     37527230                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      194711965                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2892308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       726328                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3765357                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10932219000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  46747081385                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  57679300385                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     38253558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    198477322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018987                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74510.254156                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 64360.841638                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15318.414797                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          831                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          831                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       725497                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       872218                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10785498000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  46020753385                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  56806251385                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018965                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73510.254156                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 63433.416520                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65128.501573                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1168640089000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993710                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           746209047                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7950144                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.861073                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   418.100418                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    49.072208                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    44.821084                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.816602                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.095844                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.087541                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          394                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2996514336                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2996514336                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1168640089000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815049000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 215825040000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
