|uart_sdram_tft_sobel
Clk50M => Clk50M.IN3
Rst_n => Rst_n.IN4
Uart_rx => Uart_rx.IN1
Sd_Sa[0] << sdram_control_top:sdram.Sa
Sd_Sa[1] << sdram_control_top:sdram.Sa
Sd_Sa[2] << sdram_control_top:sdram.Sa
Sd_Sa[3] << sdram_control_top:sdram.Sa
Sd_Sa[4] << sdram_control_top:sdram.Sa
Sd_Sa[5] << sdram_control_top:sdram.Sa
Sd_Sa[6] << sdram_control_top:sdram.Sa
Sd_Sa[7] << sdram_control_top:sdram.Sa
Sd_Sa[8] << sdram_control_top:sdram.Sa
Sd_Sa[9] << sdram_control_top:sdram.Sa
Sd_Sa[10] << sdram_control_top:sdram.Sa
Sd_Sa[11] << sdram_control_top:sdram.Sa
Sd_Sa[12] << sdram_control_top:sdram.Sa
Sd_Ba[0] << sdram_control_top:sdram.Ba
Sd_Ba[1] << sdram_control_top:sdram.Ba
Sd_Cs_n << sdram_control_top:sdram.Cs_n
Sd_Cke << sdram_control_top:sdram.Cke
Sd_Clk << sdram_clk.DB_MAX_OUTPUT_PORT_TYPE
Sd_Ras_n << sdram_control_top:sdram.Ras_n
Sd_Cas_n << sdram_control_top:sdram.Cas_n
Sd_We_n << sdram_control_top:sdram.We_n
Sd_Dq[0] <> sdram_control_top:sdram.Dq
Sd_Dq[1] <> sdram_control_top:sdram.Dq
Sd_Dq[2] <> sdram_control_top:sdram.Dq
Sd_Dq[3] <> sdram_control_top:sdram.Dq
Sd_Dq[4] <> sdram_control_top:sdram.Dq
Sd_Dq[5] <> sdram_control_top:sdram.Dq
Sd_Dq[6] <> sdram_control_top:sdram.Dq
Sd_Dq[7] <> sdram_control_top:sdram.Dq
Sd_Dq[8] <> sdram_control_top:sdram.Dq
Sd_Dq[9] <> sdram_control_top:sdram.Dq
Sd_Dq[10] <> sdram_control_top:sdram.Dq
Sd_Dq[11] <> sdram_control_top:sdram.Dq
Sd_Dq[12] <> sdram_control_top:sdram.Dq
Sd_Dq[13] <> sdram_control_top:sdram.Dq
Sd_Dq[14] <> sdram_control_top:sdram.Dq
Sd_Dq[15] <> sdram_control_top:sdram.Dq
Sd_Dqm[0] << sdram_control_top:sdram.Dqm
Sd_Dqm[1] << sdram_control_top:sdram.Dqm
TFT_rgb[0] << sobel:sobel_inst.oDATA
TFT_rgb[1] << sobel:sobel_inst.oDATA
TFT_rgb[2] << sobel:sobel_inst.oDATA
TFT_rgb[3] << sobel:sobel_inst.oDATA
TFT_rgb[4] << sobel:sobel_inst.oDATA
TFT_rgb[5] << sobel:sobel_inst.oDATA
TFT_rgb[6] << sobel:sobel_inst.oDATA
TFT_rgb[7] << sobel:sobel_inst.oDATA
TFT_rgb[8] << sobel:sobel_inst.oDATA
TFT_rgb[9] << sobel:sobel_inst.oDATA
TFT_rgb[10] << sobel:sobel_inst.oDATA
TFT_rgb[11] << sobel:sobel_inst.oDATA
TFT_rgb[12] << sobel:sobel_inst.oDATA
TFT_rgb[13] << sobel:sobel_inst.oDATA
TFT_rgb[14] << sobel:sobel_inst.oDATA
TFT_rgb[15] << sobel:sobel_inst.oDATA
TFT_hs << disp_driver:disp_driver.Disp_HS
TFT_vs << disp_driver:disp_driver.Disp_VS
TFT_clk << TFT_clk.DB_MAX_OUTPUT_PORT_TYPE
TFT_de << TFT_de.DB_MAX_OUTPUT_PORT_TYPE
TFT_pwm << Rst_n.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|pll:pll
areset => areset.IN1
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|uart_sdram_tft_sobel|pll:pll|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|uart_sdram_tft_sobel|pll:pll|altpll:altpll_component|pll_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|uart_sdram_tft_sobel|uart_byte_rx:uart_byte_rx
Clk => Rx_done~reg0.CLK
Clk => Data_byte[0]~reg0.CLK
Clk => Data_byte[1]~reg0.CLK
Clk => Data_byte[2]~reg0.CLK
Clk => Data_byte[3]~reg0.CLK
Clk => Data_byte[4]~reg0.CLK
Clk => Data_byte[5]~reg0.CLK
Clk => Data_byte[6]~reg0.CLK
Clk => Data_byte[7]~reg0.CLK
Clk => tmp_Data_byte[0].CLK
Clk => tmp_Data_byte[1].CLK
Clk => tmp_Data_byte[2].CLK
Clk => tmp_Data_byte[3].CLK
Clk => tmp_Data_byte[4].CLK
Clk => tmp_Data_byte[5].CLK
Clk => tmp_Data_byte[6].CLK
Clk => tmp_Data_byte[7].CLK
Clk => r_Data_byte[0][0].CLK
Clk => r_Data_byte[0][1].CLK
Clk => r_Data_byte[0][2].CLK
Clk => r_Data_byte[1][0].CLK
Clk => r_Data_byte[1][1].CLK
Clk => r_Data_byte[1][2].CLK
Clk => r_Data_byte[2][0].CLK
Clk => r_Data_byte[2][1].CLK
Clk => r_Data_byte[2][2].CLK
Clk => r_Data_byte[3][0].CLK
Clk => r_Data_byte[3][1].CLK
Clk => r_Data_byte[3][2].CLK
Clk => r_Data_byte[4][0].CLK
Clk => r_Data_byte[4][1].CLK
Clk => r_Data_byte[4][2].CLK
Clk => r_Data_byte[5][0].CLK
Clk => r_Data_byte[5][1].CLK
Clk => r_Data_byte[5][2].CLK
Clk => r_Data_byte[6][0].CLK
Clk => r_Data_byte[6][1].CLK
Clk => r_Data_byte[6][2].CLK
Clk => r_Data_byte[7][0].CLK
Clk => r_Data_byte[7][1].CLK
Clk => r_Data_byte[7][2].CLK
Clk => START_BIT[0].CLK
Clk => START_BIT[1].CLK
Clk => START_BIT[2].CLK
Clk => rx_done_r.CLK
Clk => bps_cnt[0].CLK
Clk => bps_cnt[1].CLK
Clk => bps_cnt[2].CLK
Clk => bps_cnt[3].CLK
Clk => bps_cnt[4].CLK
Clk => bps_cnt[5].CLK
Clk => bps_cnt[6].CLK
Clk => bps_cnt[7].CLK
Clk => uart_state.CLK
Clk => bps_clk.CLK
Clk => div_cnt[0].CLK
Clk => div_cnt[1].CLK
Clk => div_cnt[2].CLK
Clk => div_cnt[3].CLK
Clk => div_cnt[4].CLK
Clk => div_cnt[5].CLK
Clk => div_cnt[6].CLK
Clk => div_cnt[7].CLK
Clk => div_cnt[8].CLK
Clk => div_cnt[9].CLK
Clk => div_cnt[10].CLK
Clk => div_cnt[11].CLK
Clk => div_cnt[12].CLK
Clk => div_cnt[13].CLK
Clk => div_cnt[14].CLK
Clk => div_cnt[15].CLK
Clk => bps_DR[0].CLK
Clk => bps_DR[1].CLK
Clk => bps_DR[2].CLK
Clk => bps_DR[3].CLK
Clk => bps_DR[4].CLK
Clk => bps_DR[5].CLK
Clk => bps_DR[6].CLK
Clk => bps_DR[7].CLK
Clk => bps_DR[8].CLK
Clk => bps_DR[9].CLK
Clk => bps_DR[10].CLK
Clk => bps_DR[11].CLK
Clk => bps_DR[12].CLK
Clk => bps_DR[13].CLK
Clk => bps_DR[14].CLK
Clk => bps_DR[15].CLK
Clk => tmp1_Rs232_rx.CLK
Clk => tmp0_Rs232_rx.CLK
Clk => s1_Rs232_rx.CLK
Clk => s0_Rs232_rx.CLK
Rst_n => bps_DR[0].ACLR
Rst_n => bps_DR[1].ACLR
Rst_n => bps_DR[2].PRESET
Rst_n => bps_DR[3].ACLR
Rst_n => bps_DR[4].ACLR
Rst_n => bps_DR[5].ACLR
Rst_n => bps_DR[6].PRESET
Rst_n => bps_DR[7].ACLR
Rst_n => bps_DR[8].PRESET
Rst_n => bps_DR[9].ACLR
Rst_n => bps_DR[10].ACLR
Rst_n => bps_DR[11].ACLR
Rst_n => bps_DR[12].ACLR
Rst_n => bps_DR[13].ACLR
Rst_n => bps_DR[14].ACLR
Rst_n => bps_DR[15].ACLR
Rst_n => Data_byte[0]~reg0.ACLR
Rst_n => Data_byte[1]~reg0.ACLR
Rst_n => Data_byte[2]~reg0.ACLR
Rst_n => Data_byte[3]~reg0.ACLR
Rst_n => Data_byte[4]~reg0.ACLR
Rst_n => Data_byte[5]~reg0.ACLR
Rst_n => Data_byte[6]~reg0.ACLR
Rst_n => Data_byte[7]~reg0.ACLR
Rst_n => Rx_done~reg0.ACLR
Rst_n => s1_Rs232_rx.ACLR
Rst_n => s0_Rs232_rx.ACLR
Rst_n => tmp1_Rs232_rx.ACLR
Rst_n => tmp0_Rs232_rx.ACLR
Rst_n => div_cnt[0].ACLR
Rst_n => div_cnt[1].ACLR
Rst_n => div_cnt[2].ACLR
Rst_n => div_cnt[3].ACLR
Rst_n => div_cnt[4].ACLR
Rst_n => div_cnt[5].ACLR
Rst_n => div_cnt[6].ACLR
Rst_n => div_cnt[7].ACLR
Rst_n => div_cnt[8].ACLR
Rst_n => div_cnt[9].ACLR
Rst_n => div_cnt[10].ACLR
Rst_n => div_cnt[11].ACLR
Rst_n => div_cnt[12].ACLR
Rst_n => div_cnt[13].ACLR
Rst_n => div_cnt[14].ACLR
Rst_n => div_cnt[15].ACLR
Rst_n => bps_clk.ACLR
Rst_n => uart_state.ACLR
Rst_n => bps_cnt[0].ACLR
Rst_n => bps_cnt[1].ACLR
Rst_n => bps_cnt[2].ACLR
Rst_n => bps_cnt[3].ACLR
Rst_n => bps_cnt[4].ACLR
Rst_n => bps_cnt[5].ACLR
Rst_n => bps_cnt[6].ACLR
Rst_n => bps_cnt[7].ACLR
Rst_n => rx_done_r.ACLR
Rst_n => r_Data_byte[0][0].ACLR
Rst_n => r_Data_byte[0][1].ACLR
Rst_n => r_Data_byte[0][2].ACLR
Rst_n => r_Data_byte[1][0].ACLR
Rst_n => r_Data_byte[1][1].ACLR
Rst_n => r_Data_byte[1][2].ACLR
Rst_n => r_Data_byte[2][0].ACLR
Rst_n => r_Data_byte[2][1].ACLR
Rst_n => r_Data_byte[2][2].ACLR
Rst_n => r_Data_byte[3][0].ACLR
Rst_n => r_Data_byte[3][1].ACLR
Rst_n => r_Data_byte[3][2].ACLR
Rst_n => r_Data_byte[4][0].ACLR
Rst_n => r_Data_byte[4][1].ACLR
Rst_n => r_Data_byte[4][2].ACLR
Rst_n => r_Data_byte[5][0].ACLR
Rst_n => r_Data_byte[5][1].ACLR
Rst_n => r_Data_byte[5][2].ACLR
Rst_n => r_Data_byte[6][0].ACLR
Rst_n => r_Data_byte[6][1].ACLR
Rst_n => r_Data_byte[6][2].ACLR
Rst_n => r_Data_byte[7][0].ACLR
Rst_n => r_Data_byte[7][1].ACLR
Rst_n => r_Data_byte[7][2].ACLR
Rst_n => START_BIT[0].ACLR
Rst_n => START_BIT[1].ACLR
Rst_n => START_BIT[2].ACLR
Rst_n => tmp_Data_byte[0].ACLR
Rst_n => tmp_Data_byte[1].ACLR
Rst_n => tmp_Data_byte[2].ACLR
Rst_n => tmp_Data_byte[3].ACLR
Rst_n => tmp_Data_byte[4].ACLR
Rst_n => tmp_Data_byte[5].ACLR
Rst_n => tmp_Data_byte[6].ACLR
Rst_n => tmp_Data_byte[7].ACLR
Rs232_rx => s0_Rs232_rx.DATAIN
Baud_set[0] => Decoder0.IN2
Baud_set[0] => Decoder1.IN1
Baud_set[1] => Decoder0.IN1
Baud_set[2] => Decoder0.IN0
Baud_set[2] => Decoder1.IN0
Data_byte[0] <= Data_byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_byte[1] <= Data_byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_byte[2] <= Data_byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_byte[3] <= Data_byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_byte[4] <= Data_byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_byte[5] <= Data_byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_byte[6] <= Data_byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_byte[7] <= Data_byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_done <= Rx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram
Clk => Clk.IN2
Rst_n => Rst_n.IN1
Sd_clk => Sd_clk.IN1
Wr_data[0] => Wr_data[0].IN1
Wr_data[1] => Wr_data[1].IN1
Wr_data[2] => Wr_data[2].IN1
Wr_data[3] => Wr_data[3].IN1
Wr_data[4] => Wr_data[4].IN1
Wr_data[5] => Wr_data[5].IN1
Wr_data[6] => Wr_data[6].IN1
Wr_data[7] => Wr_data[7].IN1
Wr_en => Wr_en.IN1
Wr_addr[0] => wr_sdram_addr.DATAB
Wr_addr[0] => wr_sdram_addr[0].ADATA
Wr_addr[1] => wr_sdram_addr.DATAB
Wr_addr[1] => wr_sdram_addr[1].ADATA
Wr_addr[2] => wr_sdram_addr.DATAB
Wr_addr[2] => wr_sdram_addr[2].ADATA
Wr_addr[3] => wr_sdram_addr.DATAB
Wr_addr[3] => wr_sdram_addr[3].ADATA
Wr_addr[4] => wr_sdram_addr.DATAB
Wr_addr[4] => wr_sdram_addr[4].ADATA
Wr_addr[5] => wr_sdram_addr.DATAB
Wr_addr[5] => wr_sdram_addr[5].ADATA
Wr_addr[6] => wr_sdram_addr.DATAB
Wr_addr[6] => wr_sdram_addr[6].ADATA
Wr_addr[7] => wr_sdram_addr.DATAB
Wr_addr[7] => wr_sdram_addr[7].ADATA
Wr_addr[8] => wr_sdram_addr.DATAB
Wr_addr[8] => wr_sdram_addr[8].ADATA
Wr_addr[9] => wr_sdram_addr.DATAB
Wr_addr[9] => wr_sdram_addr[9].ADATA
Wr_addr[10] => wr_sdram_addr.DATAB
Wr_addr[10] => wr_sdram_addr[10].ADATA
Wr_addr[11] => wr_sdram_addr.DATAB
Wr_addr[11] => wr_sdram_addr[11].ADATA
Wr_addr[12] => wr_sdram_addr.DATAB
Wr_addr[12] => wr_sdram_addr[12].ADATA
Wr_addr[13] => wr_sdram_addr.DATAB
Wr_addr[13] => wr_sdram_addr[13].ADATA
Wr_addr[14] => wr_sdram_addr.DATAB
Wr_addr[14] => wr_sdram_addr[14].ADATA
Wr_addr[15] => wr_sdram_addr.DATAB
Wr_addr[15] => wr_sdram_addr[15].ADATA
Wr_addr[16] => wr_sdram_addr.DATAB
Wr_addr[16] => wr_sdram_addr[16].ADATA
Wr_addr[17] => wr_sdram_addr.DATAB
Wr_addr[17] => wr_sdram_addr[17].ADATA
Wr_addr[18] => wr_sdram_addr.DATAB
Wr_addr[18] => wr_sdram_addr[18].ADATA
Wr_addr[19] => wr_sdram_addr.DATAB
Wr_addr[19] => wr_sdram_addr[19].ADATA
Wr_addr[20] => wr_sdram_addr.DATAB
Wr_addr[20] => wr_sdram_addr[20].ADATA
Wr_addr[21] => wr_sdram_addr.DATAB
Wr_addr[21] => wr_sdram_addr[21].ADATA
Wr_addr[22] => wr_sdram_addr.DATAB
Wr_addr[22] => wr_sdram_addr[22].ADATA
Wr_addr[23] => wr_sdram_addr.DATAB
Wr_addr[23] => wr_sdram_addr[23].ADATA
Wr_max_addr[0] => Equal0.IN39
Wr_max_addr[1] => Equal0.IN38
Wr_max_addr[2] => Equal0.IN37
Wr_max_addr[3] => Add0.IN42
Wr_max_addr[4] => Add0.IN41
Wr_max_addr[5] => Add0.IN40
Wr_max_addr[6] => Add0.IN39
Wr_max_addr[7] => Add0.IN38
Wr_max_addr[8] => Add0.IN37
Wr_max_addr[9] => Add0.IN36
Wr_max_addr[10] => Add0.IN35
Wr_max_addr[11] => Add0.IN34
Wr_max_addr[12] => Add0.IN33
Wr_max_addr[13] => Add0.IN32
Wr_max_addr[14] => Add0.IN31
Wr_max_addr[15] => Add0.IN30
Wr_max_addr[16] => Add0.IN29
Wr_max_addr[17] => Add0.IN28
Wr_max_addr[18] => Add0.IN27
Wr_max_addr[19] => Add0.IN26
Wr_max_addr[20] => Add0.IN25
Wr_max_addr[21] => Add0.IN24
Wr_max_addr[22] => Add0.IN23
Wr_max_addr[23] => Add0.IN22
Wr_load => Wr_load.IN1
Wr_clk => Wr_clk.IN1
Wr_full <= fifo_wr:sd_wr_fifo.wrfull
Wr_use[0] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[1] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[2] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[3] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[4] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[5] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[6] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[7] <= fifo_wr:sd_wr_fifo.wrusedw
Rd_data[0] <= fifo_rd:sd_rd_fifo.q
Rd_data[1] <= fifo_rd:sd_rd_fifo.q
Rd_data[2] <= fifo_rd:sd_rd_fifo.q
Rd_data[3] <= fifo_rd:sd_rd_fifo.q
Rd_data[4] <= fifo_rd:sd_rd_fifo.q
Rd_data[5] <= fifo_rd:sd_rd_fifo.q
Rd_data[6] <= fifo_rd:sd_rd_fifo.q
Rd_data[7] <= fifo_rd:sd_rd_fifo.q
Rd_data[8] <= fifo_rd:sd_rd_fifo.q
Rd_data[9] <= fifo_rd:sd_rd_fifo.q
Rd_data[10] <= fifo_rd:sd_rd_fifo.q
Rd_data[11] <= fifo_rd:sd_rd_fifo.q
Rd_data[12] <= fifo_rd:sd_rd_fifo.q
Rd_data[13] <= fifo_rd:sd_rd_fifo.q
Rd_data[14] <= fifo_rd:sd_rd_fifo.q
Rd_data[15] <= fifo_rd:sd_rd_fifo.q
Rd_en => Rd_en.IN1
Rd_addr[0] => rd_sdram_addr.DATAB
Rd_addr[0] => rd_sdram_addr.DATAB
Rd_addr[0] => rd_sdram_addr[0].ADATA
Rd_addr[1] => rd_sdram_addr.DATAB
Rd_addr[1] => rd_sdram_addr.DATAB
Rd_addr[1] => rd_sdram_addr[1].ADATA
Rd_addr[2] => rd_sdram_addr.DATAB
Rd_addr[2] => rd_sdram_addr.DATAB
Rd_addr[2] => rd_sdram_addr[2].ADATA
Rd_addr[3] => rd_sdram_addr.DATAB
Rd_addr[3] => rd_sdram_addr.DATAB
Rd_addr[3] => rd_sdram_addr[3].ADATA
Rd_addr[4] => rd_sdram_addr.DATAB
Rd_addr[4] => rd_sdram_addr.DATAB
Rd_addr[4] => rd_sdram_addr[4].ADATA
Rd_addr[5] => rd_sdram_addr.DATAB
Rd_addr[5] => rd_sdram_addr.DATAB
Rd_addr[5] => rd_sdram_addr[5].ADATA
Rd_addr[6] => rd_sdram_addr.DATAB
Rd_addr[6] => rd_sdram_addr.DATAB
Rd_addr[6] => rd_sdram_addr[6].ADATA
Rd_addr[7] => rd_sdram_addr.DATAB
Rd_addr[7] => rd_sdram_addr.DATAB
Rd_addr[7] => rd_sdram_addr[7].ADATA
Rd_addr[8] => rd_sdram_addr.DATAB
Rd_addr[8] => rd_sdram_addr.DATAB
Rd_addr[8] => rd_sdram_addr[8].ADATA
Rd_addr[9] => rd_sdram_addr.DATAB
Rd_addr[9] => rd_sdram_addr.DATAB
Rd_addr[9] => rd_sdram_addr[9].ADATA
Rd_addr[10] => rd_sdram_addr.DATAB
Rd_addr[10] => rd_sdram_addr.DATAB
Rd_addr[10] => rd_sdram_addr[10].ADATA
Rd_addr[11] => rd_sdram_addr.DATAB
Rd_addr[11] => rd_sdram_addr.DATAB
Rd_addr[11] => rd_sdram_addr[11].ADATA
Rd_addr[12] => rd_sdram_addr.DATAB
Rd_addr[12] => rd_sdram_addr.DATAB
Rd_addr[12] => rd_sdram_addr[12].ADATA
Rd_addr[13] => rd_sdram_addr.DATAB
Rd_addr[13] => rd_sdram_addr.DATAB
Rd_addr[13] => rd_sdram_addr[13].ADATA
Rd_addr[14] => rd_sdram_addr.DATAB
Rd_addr[14] => rd_sdram_addr.DATAB
Rd_addr[14] => rd_sdram_addr[14].ADATA
Rd_addr[15] => rd_sdram_addr.DATAB
Rd_addr[15] => rd_sdram_addr.DATAB
Rd_addr[15] => rd_sdram_addr[15].ADATA
Rd_addr[16] => rd_sdram_addr.DATAB
Rd_addr[16] => rd_sdram_addr.DATAB
Rd_addr[16] => rd_sdram_addr[16].ADATA
Rd_addr[17] => rd_sdram_addr.DATAB
Rd_addr[17] => rd_sdram_addr.DATAB
Rd_addr[17] => rd_sdram_addr[17].ADATA
Rd_addr[18] => rd_sdram_addr.DATAB
Rd_addr[18] => rd_sdram_addr.DATAB
Rd_addr[18] => rd_sdram_addr[18].ADATA
Rd_addr[19] => rd_sdram_addr.DATAB
Rd_addr[19] => rd_sdram_addr.DATAB
Rd_addr[19] => rd_sdram_addr[19].ADATA
Rd_addr[20] => rd_sdram_addr.DATAB
Rd_addr[20] => rd_sdram_addr.DATAB
Rd_addr[20] => rd_sdram_addr[20].ADATA
Rd_addr[21] => rd_sdram_addr.DATAB
Rd_addr[21] => rd_sdram_addr.DATAB
Rd_addr[21] => rd_sdram_addr[21].ADATA
Rd_addr[22] => rd_sdram_addr.DATAB
Rd_addr[22] => rd_sdram_addr.DATAB
Rd_addr[22] => rd_sdram_addr[22].ADATA
Rd_addr[23] => rd_sdram_addr.DATAB
Rd_addr[23] => rd_sdram_addr.DATAB
Rd_addr[23] => rd_sdram_addr[23].ADATA
Rd_max_addr[0] => Equal1.IN39
Rd_max_addr[1] => Equal1.IN38
Rd_max_addr[2] => Equal1.IN37
Rd_max_addr[3] => Add2.IN42
Rd_max_addr[4] => Add2.IN41
Rd_max_addr[5] => Add2.IN40
Rd_max_addr[6] => Add2.IN39
Rd_max_addr[7] => Add2.IN38
Rd_max_addr[8] => Add2.IN37
Rd_max_addr[9] => Add2.IN36
Rd_max_addr[10] => Add2.IN35
Rd_max_addr[11] => Add2.IN34
Rd_max_addr[12] => Add2.IN33
Rd_max_addr[13] => Add2.IN32
Rd_max_addr[14] => Add2.IN31
Rd_max_addr[15] => Add2.IN30
Rd_max_addr[16] => Add2.IN29
Rd_max_addr[17] => Add2.IN28
Rd_max_addr[18] => Add2.IN27
Rd_max_addr[19] => Add2.IN26
Rd_max_addr[20] => Add2.IN25
Rd_max_addr[21] => Add2.IN24
Rd_max_addr[22] => Add2.IN23
Rd_max_addr[23] => Add2.IN22
Rd_load => Rd_load.IN1
Rd_clk => Rd_clk.IN1
Rd_empty <= fifo_rd:sd_rd_fifo.rdempty
Rd_use[0] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[1] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[2] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[3] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[4] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[5] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[6] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[7] <= fifo_rd:sd_rd_fifo.rdusedw
Sa[0] <= sdram_control:sdram_control.Sa
Sa[1] <= sdram_control:sdram_control.Sa
Sa[2] <= sdram_control:sdram_control.Sa
Sa[3] <= sdram_control:sdram_control.Sa
Sa[4] <= sdram_control:sdram_control.Sa
Sa[5] <= sdram_control:sdram_control.Sa
Sa[6] <= sdram_control:sdram_control.Sa
Sa[7] <= sdram_control:sdram_control.Sa
Sa[8] <= sdram_control:sdram_control.Sa
Sa[9] <= sdram_control:sdram_control.Sa
Sa[10] <= sdram_control:sdram_control.Sa
Sa[11] <= sdram_control:sdram_control.Sa
Sa[12] <= sdram_control:sdram_control.Sa
Ba[0] <= sdram_control:sdram_control.Ba
Ba[1] <= sdram_control:sdram_control.Ba
Cs_n <= sdram_control:sdram_control.Cs_n
Cke <= sdram_control:sdram_control.Cke
Ras_n <= sdram_control:sdram_control.Ras_n
Cas_n <= sdram_control:sdram_control.Cas_n
We_n <= sdram_control:sdram_control.We_n
Dq[0] <> sdram_control:sdram_control.Dq
Dq[1] <> sdram_control:sdram_control.Dq
Dq[2] <> sdram_control:sdram_control.Dq
Dq[3] <> sdram_control:sdram_control.Dq
Dq[4] <> sdram_control:sdram_control.Dq
Dq[5] <> sdram_control:sdram_control.Dq
Dq[6] <> sdram_control:sdram_control.Dq
Dq[7] <> sdram_control:sdram_control.Dq
Dq[8] <> sdram_control:sdram_control.Dq
Dq[9] <> sdram_control:sdram_control.Dq
Dq[10] <> sdram_control:sdram_control.Dq
Dq[11] <> sdram_control:sdram_control.Dq
Dq[12] <> sdram_control:sdram_control.Dq
Dq[13] <> sdram_control:sdram_control.Dq
Dq[14] <> sdram_control:sdram_control.Dq
Dq[15] <> sdram_control:sdram_control.Dq
Dqm[0] <= sdram_control:sdram_control.Dqm
Dqm[1] <= sdram_control:sdram_control.Dqm


|uart_sdram_tft_sobel|sdram_control_top:sdram|sdram_control:sdram_control
Clk => Clk.IN1
Rst_n => Rst_n.IN1
Wr => wr_break_ref.IN1
Wr => always15.IN1
Wr => always15.IN1
Wr => always15.IN1
Wr => always16.IN1
Wr => always16.IN1
Wr => always16.IN1
Rd => rd_break_ref.IN1
Rd => always16.IN1
Rd => always16.IN1
Rd => always16.IN1
Caddr[0] => caddr_r[0].DATAIN
Caddr[1] => caddr_r[1].DATAIN
Caddr[2] => caddr_r[2].DATAIN
Caddr[3] => caddr_r[3].DATAIN
Caddr[4] => caddr_r[4].DATAIN
Caddr[5] => caddr_r[5].DATAIN
Caddr[6] => caddr_r[6].DATAIN
Caddr[7] => caddr_r[7].DATAIN
Caddr[8] => caddr_r[8].DATAIN
Caddr[9] => ~NO_FANOUT~
Caddr[10] => ~NO_FANOUT~
Caddr[11] => ~NO_FANOUT~
Caddr[12] => ~NO_FANOUT~
Raddr[0] => raddr_r[0].DATAIN
Raddr[1] => raddr_r[1].DATAIN
Raddr[2] => raddr_r[2].DATAIN
Raddr[3] => raddr_r[3].DATAIN
Raddr[4] => raddr_r[4].DATAIN
Raddr[5] => raddr_r[5].DATAIN
Raddr[6] => raddr_r[6].DATAIN
Raddr[7] => raddr_r[7].DATAIN
Raddr[8] => raddr_r[8].DATAIN
Raddr[9] => raddr_r[9].DATAIN
Raddr[10] => raddr_r[10].DATAIN
Raddr[11] => raddr_r[11].DATAIN
Raddr[12] => raddr_r[12].DATAIN
Baddr[0] => baddr_r[0].DATAIN
Baddr[1] => baddr_r[1].DATAIN
Wr_data[0] => Dq[0].DATAIN
Wr_data[1] => Dq[1].DATAIN
Wr_data[2] => Dq[2].DATAIN
Wr_data[3] => Dq[3].DATAIN
Wr_data[4] => Dq[4].DATAIN
Wr_data[5] => Dq[5].DATAIN
Wr_data[6] => Dq[6].DATAIN
Wr_data[7] => Dq[7].DATAIN
Wr_data[8] => Dq[8].DATAIN
Wr_data[9] => Dq[9].DATAIN
Wr_data[10] => Dq[10].DATAIN
Wr_data[11] => Dq[11].DATAIN
Wr_data[12] => Dq[12].DATAIN
Wr_data[13] => Dq[13].DATAIN
Wr_data[14] => Dq[14].DATAIN
Wr_data[15] => Dq[15].DATAIN
Rd_data[0] <= Rd_data[0].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[1] <= Rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[2] <= Rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[3] <= Rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[4] <= Rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[5] <= Rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[6] <= Rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[7] <= Rd_data[7].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[8] <= Rd_data[8].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[9] <= Rd_data[9].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[10] <= Rd_data[10].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[11] <= Rd_data[11].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[12] <= Rd_data[12].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[13] <= Rd_data[13].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[14] <= Rd_data[14].DB_MAX_OUTPUT_PORT_TYPE
Rd_data[15] <= Rd_data[15].DB_MAX_OUTPUT_PORT_TYPE
Rd_data_vaild <= Rd_data_vaild~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wr_data_vaild <= Wr_data_vaild~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wdata_done <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
Rdata_done <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
Sa[0] <= Sa[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[1] <= Sa[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[2] <= Sa[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[3] <= Sa[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[4] <= Sa[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[5] <= Sa[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[6] <= Sa[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[7] <= Sa[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[8] <= Sa[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[9] <= Sa[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[10] <= Sa[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[11] <= Sa[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[12] <= Sa[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ba[0] <= Ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ba[1] <= Ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cs_n <= Command[3].DB_MAX_OUTPUT_PORT_TYPE
Cke <= Rst_n.DB_MAX_OUTPUT_PORT_TYPE
Ras_n <= Command[2].DB_MAX_OUTPUT_PORT_TYPE
Cas_n <= Command[1].DB_MAX_OUTPUT_PORT_TYPE
We_n <= Command[0].DB_MAX_OUTPUT_PORT_TYPE
Dq[0] <> Dq[0]
Dq[1] <> Dq[1]
Dq[2] <> Dq[2]
Dq[3] <> Dq[3]
Dq[4] <> Dq[4]
Dq[5] <> Dq[5]
Dq[6] <> Dq[6]
Dq[7] <> Dq[7]
Dq[8] <> Dq[8]
Dq[9] <> Dq[9]
Dq[10] <> Dq[10]
Dq[11] <> Dq[11]
Dq[12] <> Dq[12]
Dq[13] <> Dq[13]
Dq[14] <> Dq[14]
Dq[15] <> Dq[15]
Dqm[0] <= <GND>
Dqm[1] <= <GND>


|uart_sdram_tft_sobel|sdram_control_top:sdram|sdram_control:sdram_control|sdram_init:sdram_init
Clk => Saddr[0]~reg0.CLK
Clk => Saddr[1]~reg0.CLK
Clk => Saddr[2]~reg0.CLK
Clk => Saddr[3]~reg0.CLK
Clk => Saddr[4]~reg0.CLK
Clk => Saddr[5]~reg0.CLK
Clk => Saddr[6]~reg0.CLK
Clk => Saddr[7]~reg0.CLK
Clk => Saddr[8]~reg0.CLK
Clk => Saddr[9]~reg0.CLK
Clk => Saddr[10]~reg0.CLK
Clk => Saddr[11]~reg0.CLK
Clk => Saddr[12]~reg0.CLK
Clk => Command[0]~reg0.CLK
Clk => Command[1]~reg0.CLK
Clk => Command[2]~reg0.CLK
Clk => Command[3]~reg0.CLK
Clk => init_cnt[0].CLK
Clk => init_cnt[1].CLK
Clk => init_cnt[2].CLK
Clk => init_cnt[3].CLK
Clk => init_cnt[4].CLK
Clk => init_cnt[5].CLK
Clk => init_cnt[6].CLK
Clk => init_cnt[7].CLK
Clk => init_cnt[8].CLK
Clk => init_cnt[9].CLK
Clk => init_cnt[10].CLK
Clk => init_cnt[11].CLK
Clk => init_cnt[12].CLK
Clk => init_cnt[13].CLK
Clk => init_cnt[14].CLK
Clk => init_cnt[15].CLK
Rst_n => Saddr[0]~reg0.ACLR
Rst_n => Saddr[1]~reg0.ACLR
Rst_n => Saddr[2]~reg0.ACLR
Rst_n => Saddr[3]~reg0.ACLR
Rst_n => Saddr[4]~reg0.ACLR
Rst_n => Saddr[5]~reg0.ACLR
Rst_n => Saddr[6]~reg0.ACLR
Rst_n => Saddr[7]~reg0.ACLR
Rst_n => Saddr[8]~reg0.ACLR
Rst_n => Saddr[9]~reg0.ACLR
Rst_n => Saddr[10]~reg0.ACLR
Rst_n => Saddr[11]~reg0.ACLR
Rst_n => Saddr[12]~reg0.ACLR
Rst_n => Command[0]~reg0.PRESET
Rst_n => Command[1]~reg0.PRESET
Rst_n => Command[2]~reg0.PRESET
Rst_n => Command[3]~reg0.ACLR
Rst_n => init_cnt[0].ACLR
Rst_n => init_cnt[1].ACLR
Rst_n => init_cnt[2].ACLR
Rst_n => init_cnt[3].ACLR
Rst_n => init_cnt[4].ACLR
Rst_n => init_cnt[5].ACLR
Rst_n => init_cnt[6].ACLR
Rst_n => init_cnt[7].ACLR
Rst_n => init_cnt[8].ACLR
Rst_n => init_cnt[9].ACLR
Rst_n => init_cnt[10].ACLR
Rst_n => init_cnt[11].ACLR
Rst_n => init_cnt[12].ACLR
Rst_n => init_cnt[13].ACLR
Rst_n => init_cnt[14].ACLR
Rst_n => init_cnt[15].ACLR
Command[0] <= Command[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Command[1] <= Command[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Command[2] <= Command[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Command[3] <= Command[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[0] <= Saddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[1] <= Saddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[2] <= Saddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[3] <= Saddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[4] <= Saddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[5] <= Saddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[6] <= Saddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[7] <= Saddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[8] <= Saddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[9] <= Saddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[10] <= Saddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[11] <= Saddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[12] <= Saddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Init_done <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_0gl1:auto_generated.aclr
data[0] => dcfifo_0gl1:auto_generated.data[0]
data[1] => dcfifo_0gl1:auto_generated.data[1]
data[2] => dcfifo_0gl1:auto_generated.data[2]
data[3] => dcfifo_0gl1:auto_generated.data[3]
data[4] => dcfifo_0gl1:auto_generated.data[4]
data[5] => dcfifo_0gl1:auto_generated.data[5]
data[6] => dcfifo_0gl1:auto_generated.data[6]
data[7] => dcfifo_0gl1:auto_generated.data[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_0gl1:auto_generated.q[0]
q[1] <= dcfifo_0gl1:auto_generated.q[1]
q[2] <= dcfifo_0gl1:auto_generated.q[2]
q[3] <= dcfifo_0gl1:auto_generated.q[3]
q[4] <= dcfifo_0gl1:auto_generated.q[4]
q[5] <= dcfifo_0gl1:auto_generated.q[5]
q[6] <= dcfifo_0gl1:auto_generated.q[6]
q[7] <= dcfifo_0gl1:auto_generated.q[7]
q[8] <= dcfifo_0gl1:auto_generated.q[8]
q[9] <= dcfifo_0gl1:auto_generated.q[9]
q[10] <= dcfifo_0gl1:auto_generated.q[10]
q[11] <= dcfifo_0gl1:auto_generated.q[11]
q[12] <= dcfifo_0gl1:auto_generated.q[12]
q[13] <= dcfifo_0gl1:auto_generated.q[13]
q[14] <= dcfifo_0gl1:auto_generated.q[14]
q[15] <= dcfifo_0gl1:auto_generated.q[15]
rdclk => dcfifo_0gl1:auto_generated.rdclk
rdempty <= dcfifo_0gl1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_0gl1:auto_generated.rdreq
rdusedw[0] <= dcfifo_0gl1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_0gl1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_0gl1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_0gl1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_0gl1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_0gl1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_0gl1:auto_generated.rdusedw[6]
wrclk => dcfifo_0gl1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_0gl1:auto_generated.wrfull
wrreq => dcfifo_0gl1:auto_generated.wrreq
wrusedw[0] <= dcfifo_0gl1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_0gl1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_0gl1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_0gl1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_0gl1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_0gl1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_0gl1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_0gl1:auto_generated.wrusedw[7]


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_3b11:fifo_ram.data_a[0]
data[1] => altsyncram_3b11:fifo_ram.data_a[1]
data[2] => altsyncram_3b11:fifo_ram.data_a[2]
data[3] => altsyncram_3b11:fifo_ram.data_a[3]
data[4] => altsyncram_3b11:fifo_ram.data_a[4]
data[5] => altsyncram_3b11:fifo_ram.data_a[5]
data[6] => altsyncram_3b11:fifo_ram.data_a[6]
data[7] => altsyncram_3b11:fifo_ram.data_a[7]
q[0] <= altsyncram_3b11:fifo_ram.q_b[0]
q[1] <= altsyncram_3b11:fifo_ram.q_b[1]
q[2] <= altsyncram_3b11:fifo_ram.q_b[2]
q[3] <= altsyncram_3b11:fifo_ram.q_b[3]
q[4] <= altsyncram_3b11:fifo_ram.q_b[4]
q[5] <= altsyncram_3b11:fifo_ram.q_b[5]
q[6] <= altsyncram_3b11:fifo_ram.q_b[6]
q[7] <= altsyncram_3b11:fifo_ram.q_b[7]
q[8] <= altsyncram_3b11:fifo_ram.q_b[8]
q[9] <= altsyncram_3b11:fifo_ram.q_b[9]
q[10] <= altsyncram_3b11:fifo_ram.q_b[10]
q[11] <= altsyncram_3b11:fifo_ram.q_b[11]
q[12] <= altsyncram_3b11:fifo_ram.q_b[12]
q[13] <= altsyncram_3b11:fifo_ram.q_b[13]
q[14] <= altsyncram_3b11:fifo_ram.q_b[14]
q[15] <= altsyncram_3b11:fifo_ram.q_b[15]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_3b11:fifo_ram.clock1
rdclk => dffpipe_3dc:rdaclr.clock
rdclk => dffpipe_fd9:rs_brp.clock
rdclk => dffpipe_fd9:rs_bwp.clock
rdclk => alt_synch_pipe_vnl:rs_dgwp.clock
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_njc:wrptr_g1p.clock
wrclk => altsyncram_3b11:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => dffpipe_fd9:ws_brp.clock
wrclk => dffpipe_hd9:ws_bwp.clock
wrclk => alt_synch_pipe_0ol:ws_dgrp.clock
wrclk => cntr_54e:cntr_b.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_njc:wrptr_g1p
aclr => counter10a[7].IN0
aclr => counter10a[6].IN0
aclr => counter10a[5].IN0
aclr => counter10a[4].IN0
aclr => counter10a[3].IN0
aclr => counter10a[2].IN0
aclr => counter10a[1].IN0
aclr => counter10a[0].IN0
aclr => parity8.IN0
aclr => sub_parity9a1.IN0
aclr => sub_parity9a0.IN0
clock => counter10a[7].CLK
clock => counter10a[6].CLK
clock => counter10a[5].CLK
clock => counter10a[4].CLK
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity8.CLK
clock => sub_parity9a0.CLK
clock => sub_parity9a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter10a[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|altsyncram_3b11:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a0.PORTBDATAOUT1
q_b[9] <= ram_block11a1.PORTBDATAOUT1
q_b[10] <= ram_block11a2.PORTBDATAOUT1
q_b[11] <= ram_block11a3.PORTBDATAOUT1
q_b[12] <= ram_block11a4.PORTBDATAOUT1
q_b[13] <= ram_block11a5.PORTBDATAOUT1
q_b[14] <= ram_block11a6.PORTBDATAOUT1
q_b[15] <= ram_block11a7.PORTBDATAOUT1
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_3dc:rdaclr
clock => dffe12a[0].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[0].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_brp
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_bwp
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp
clock => dffpipe_gd9:dffpipe15.clock
clrn => dffpipe_gd9:dffpipe15.clrn
d[0] => dffpipe_gd9:dffpipe15.d[0]
d[1] => dffpipe_gd9:dffpipe15.d[1]
d[2] => dffpipe_gd9:dffpipe15.d[2]
d[3] => dffpipe_gd9:dffpipe15.d[3]
d[4] => dffpipe_gd9:dffpipe15.d[4]
d[5] => dffpipe_gd9:dffpipe15.d[5]
d[6] => dffpipe_gd9:dffpipe15.d[6]
d[7] => dffpipe_gd9:dffpipe15.d[7]
q[0] <= dffpipe_gd9:dffpipe15.q[0]
q[1] <= dffpipe_gd9:dffpipe15.q[1]
q[2] <= dffpipe_gd9:dffpipe15.q[2]
q[3] <= dffpipe_gd9:dffpipe15.q[3]
q[4] <= dffpipe_gd9:dffpipe15.q[4]
q[5] <= dffpipe_gd9:dffpipe15.q[5]
q[6] <= dffpipe_gd9:dffpipe15.q[6]
q[7] <= dffpipe_gd9:dffpipe15.q[7]


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe15
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_3dc:wraclr
clock => dffe12a[0].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[0].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:ws_brp
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_hd9:ws_bwp
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp
clock => dffpipe_id9:dffpipe19.clock
clrn => dffpipe_id9:dffpipe19.clrn
d[0] => dffpipe_id9:dffpipe19.d[0]
d[1] => dffpipe_id9:dffpipe19.d[1]
d[2] => dffpipe_id9:dffpipe19.d[2]
d[3] => dffpipe_id9:dffpipe19.d[3]
d[4] => dffpipe_id9:dffpipe19.d[4]
d[5] => dffpipe_id9:dffpipe19.d[5]
d[6] => dffpipe_id9:dffpipe19.d[6]
d[7] => dffpipe_id9:dffpipe19.d[7]
q[0] <= dffpipe_id9:dffpipe19.q[0]
q[1] <= dffpipe_id9:dffpipe19.q[1]
q[2] <= dffpipe_id9:dffpipe19.q[2]
q[3] <= dffpipe_id9:dffpipe19.q[3]
q[4] <= dffpipe_id9:dffpipe19.q[4]
q[5] <= dffpipe_id9:dffpipe19.q[5]
q[6] <= dffpipe_id9:dffpipe19.q[6]
q[7] <= dffpipe_id9:dffpipe19.q[7]


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_id9:dffpipe19
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0
d[7] => dffe20a[7].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|cmpr_e66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|cmpr_e66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_wr:sd_wr_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|cntr_54e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_ghl1:auto_generated.data[0]
data[1] => dcfifo_ghl1:auto_generated.data[1]
data[2] => dcfifo_ghl1:auto_generated.data[2]
data[3] => dcfifo_ghl1:auto_generated.data[3]
data[4] => dcfifo_ghl1:auto_generated.data[4]
data[5] => dcfifo_ghl1:auto_generated.data[5]
data[6] => dcfifo_ghl1:auto_generated.data[6]
data[7] => dcfifo_ghl1:auto_generated.data[7]
data[8] => dcfifo_ghl1:auto_generated.data[8]
data[9] => dcfifo_ghl1:auto_generated.data[9]
data[10] => dcfifo_ghl1:auto_generated.data[10]
data[11] => dcfifo_ghl1:auto_generated.data[11]
data[12] => dcfifo_ghl1:auto_generated.data[12]
data[13] => dcfifo_ghl1:auto_generated.data[13]
data[14] => dcfifo_ghl1:auto_generated.data[14]
data[15] => dcfifo_ghl1:auto_generated.data[15]
q[0] <= dcfifo_ghl1:auto_generated.q[0]
q[1] <= dcfifo_ghl1:auto_generated.q[1]
q[2] <= dcfifo_ghl1:auto_generated.q[2]
q[3] <= dcfifo_ghl1:auto_generated.q[3]
q[4] <= dcfifo_ghl1:auto_generated.q[4]
q[5] <= dcfifo_ghl1:auto_generated.q[5]
q[6] <= dcfifo_ghl1:auto_generated.q[6]
q[7] <= dcfifo_ghl1:auto_generated.q[7]
q[8] <= dcfifo_ghl1:auto_generated.q[8]
q[9] <= dcfifo_ghl1:auto_generated.q[9]
q[10] <= dcfifo_ghl1:auto_generated.q[10]
q[11] <= dcfifo_ghl1:auto_generated.q[11]
q[12] <= dcfifo_ghl1:auto_generated.q[12]
q[13] <= dcfifo_ghl1:auto_generated.q[13]
q[14] <= dcfifo_ghl1:auto_generated.q[14]
q[15] <= dcfifo_ghl1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_ghl1:auto_generated.rdclk
rdreq => dcfifo_ghl1:auto_generated.rdreq
wrclk => dcfifo_ghl1:auto_generated.wrclk
wrreq => dcfifo_ghl1:auto_generated.wrreq
aclr => dcfifo_ghl1:auto_generated.aclr
rdempty <= dcfifo_ghl1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_ghl1:auto_generated.wrfull
rdusedw[0] <= dcfifo_ghl1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_ghl1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_ghl1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_ghl1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_ghl1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_ghl1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_ghl1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_ghl1:auto_generated.rdusedw[7]
wrusedw[0] <= dcfifo_ghl1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_ghl1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_ghl1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_ghl1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_ghl1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_ghl1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_ghl1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_ghl1:auto_generated.wrusedw[7]


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_do41:fifo_ram.data_a[0]
data[1] => altsyncram_do41:fifo_ram.data_a[1]
data[2] => altsyncram_do41:fifo_ram.data_a[2]
data[3] => altsyncram_do41:fifo_ram.data_a[3]
data[4] => altsyncram_do41:fifo_ram.data_a[4]
data[5] => altsyncram_do41:fifo_ram.data_a[5]
data[6] => altsyncram_do41:fifo_ram.data_a[6]
data[7] => altsyncram_do41:fifo_ram.data_a[7]
data[8] => altsyncram_do41:fifo_ram.data_a[8]
data[9] => altsyncram_do41:fifo_ram.data_a[9]
data[10] => altsyncram_do41:fifo_ram.data_a[10]
data[11] => altsyncram_do41:fifo_ram.data_a[11]
data[12] => altsyncram_do41:fifo_ram.data_a[12]
data[13] => altsyncram_do41:fifo_ram.data_a[13]
data[14] => altsyncram_do41:fifo_ram.data_a[14]
data[15] => altsyncram_do41:fifo_ram.data_a[15]
q[0] <= altsyncram_do41:fifo_ram.q_b[0]
q[1] <= altsyncram_do41:fifo_ram.q_b[1]
q[2] <= altsyncram_do41:fifo_ram.q_b[2]
q[3] <= altsyncram_do41:fifo_ram.q_b[3]
q[4] <= altsyncram_do41:fifo_ram.q_b[4]
q[5] <= altsyncram_do41:fifo_ram.q_b[5]
q[6] <= altsyncram_do41:fifo_ram.q_b[6]
q[7] <= altsyncram_do41:fifo_ram.q_b[7]
q[8] <= altsyncram_do41:fifo_ram.q_b[8]
q[9] <= altsyncram_do41:fifo_ram.q_b[9]
q[10] <= altsyncram_do41:fifo_ram.q_b[10]
q[11] <= altsyncram_do41:fifo_ram.q_b[11]
q[12] <= altsyncram_do41:fifo_ram.q_b[12]
q[13] <= altsyncram_do41:fifo_ram.q_b[13]
q[14] <= altsyncram_do41:fifo_ram.q_b[14]
q[15] <= altsyncram_do41:fifo_ram.q_b[15]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_do41:fifo_ram.clock1
rdclk => dffpipe_3dc:rdaclr.clock
rdclk => dffpipe_hd9:rs_brp.clock
rdclk => dffpipe_hd9:rs_bwp.clock
rdclk => alt_synch_pipe_1ol:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => altsyncram_do41:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => dffpipe_hd9:ws_brp.clock
wrclk => dffpipe_hd9:ws_bwp.clock
wrclk => alt_synch_pipe_2ol:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|altsyncram_do41:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_3dc:rdaclr
clock => dffe12a[0].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[0].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_hd9:rs_brp
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_hd9:rs_bwp
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp
clock => dffpipe_jd9:dffpipe12.clock
clrn => dffpipe_jd9:dffpipe12.clrn
d[0] => dffpipe_jd9:dffpipe12.d[0]
d[1] => dffpipe_jd9:dffpipe12.d[1]
d[2] => dffpipe_jd9:dffpipe12.d[2]
d[3] => dffpipe_jd9:dffpipe12.d[3]
d[4] => dffpipe_jd9:dffpipe12.d[4]
d[5] => dffpipe_jd9:dffpipe12.d[5]
d[6] => dffpipe_jd9:dffpipe12.d[6]
d[7] => dffpipe_jd9:dffpipe12.d[7]
d[8] => dffpipe_jd9:dffpipe12.d[8]
q[0] <= dffpipe_jd9:dffpipe12.q[0]
q[1] <= dffpipe_jd9:dffpipe12.q[1]
q[2] <= dffpipe_jd9:dffpipe12.q[2]
q[3] <= dffpipe_jd9:dffpipe12.q[3]
q[4] <= dffpipe_jd9:dffpipe12.q[4]
q[5] <= dffpipe_jd9:dffpipe12.q[5]
q[6] <= dffpipe_jd9:dffpipe12.q[6]
q[7] <= dffpipe_jd9:dffpipe12.q[7]
q[8] <= dffpipe_jd9:dffpipe12.q[8]


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_1ol:rs_dgwp|dffpipe_jd9:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_3dc:wraclr
clock => dffe12a[0].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[0].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_hd9:ws_brp
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|dffpipe_hd9:ws_bwp
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp
clock => dffpipe_kd9:dffpipe15.clock
clrn => dffpipe_kd9:dffpipe15.clrn
d[0] => dffpipe_kd9:dffpipe15.d[0]
d[1] => dffpipe_kd9:dffpipe15.d[1]
d[2] => dffpipe_kd9:dffpipe15.d[2]
d[3] => dffpipe_kd9:dffpipe15.d[3]
d[4] => dffpipe_kd9:dffpipe15.d[4]
d[5] => dffpipe_kd9:dffpipe15.d[5]
d[6] => dffpipe_kd9:dffpipe15.d[6]
d[7] => dffpipe_kd9:dffpipe15.d[7]
d[8] => dffpipe_kd9:dffpipe15.d[8]
q[0] <= dffpipe_kd9:dffpipe15.q[0]
q[1] <= dffpipe_kd9:dffpipe15.q[1]
q[2] <= dffpipe_kd9:dffpipe15.q[2]
q[3] <= dffpipe_kd9:dffpipe15.q[3]
q[4] <= dffpipe_kd9:dffpipe15.q[4]
q[5] <= dffpipe_kd9:dffpipe15.q[5]
q[6] <= dffpipe_kd9:dffpipe15.q[6]
q[7] <= dffpipe_kd9:dffpipe15.q[7]
q[8] <= dffpipe_kd9:dffpipe15.q[8]


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|alt_synch_pipe_2ol:ws_dgrp|dffpipe_kd9:dffpipe15
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|uart_sdram_tft_sobel|sdram_control_top:sdram|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_ghl1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|uart_sdram_tft_sobel|disp_driver:disp_driver
ClkDisp => frame_begin~reg0.CLK
ClkDisp => Disp_VS_dly1.CLK
ClkDisp => Disp_Blue[0]~reg0.CLK
ClkDisp => Disp_Blue[1]~reg0.CLK
ClkDisp => Disp_Blue[2]~reg0.CLK
ClkDisp => Disp_Blue[3]~reg0.CLK
ClkDisp => Disp_Blue[4]~reg0.CLK
ClkDisp => Disp_Green[0]~reg0.CLK
ClkDisp => Disp_Green[1]~reg0.CLK
ClkDisp => Disp_Green[2]~reg0.CLK
ClkDisp => Disp_Green[3]~reg0.CLK
ClkDisp => Disp_Green[4]~reg0.CLK
ClkDisp => Disp_Green[5]~reg0.CLK
ClkDisp => Disp_Red[0]~reg0.CLK
ClkDisp => Disp_Red[1]~reg0.CLK
ClkDisp => Disp_Red[2]~reg0.CLK
ClkDisp => Disp_Red[3]~reg0.CLK
ClkDisp => Disp_Red[4]~reg0.CLK
ClkDisp => Disp_VS~reg0.CLK
ClkDisp => Disp_HS~reg0.CLK
ClkDisp => Disp_DE~reg0.CLK
ClkDisp => vcount_r[0].CLK
ClkDisp => vcount_r[1].CLK
ClkDisp => vcount_r[2].CLK
ClkDisp => vcount_r[3].CLK
ClkDisp => vcount_r[4].CLK
ClkDisp => vcount_r[5].CLK
ClkDisp => vcount_r[6].CLK
ClkDisp => vcount_r[7].CLK
ClkDisp => vcount_r[8].CLK
ClkDisp => vcount_r[9].CLK
ClkDisp => vcount_r[10].CLK
ClkDisp => vcount_r[11].CLK
ClkDisp => hcount_r[0].CLK
ClkDisp => hcount_r[1].CLK
ClkDisp => hcount_r[2].CLK
ClkDisp => hcount_r[3].CLK
ClkDisp => hcount_r[4].CLK
ClkDisp => hcount_r[5].CLK
ClkDisp => hcount_r[6].CLK
ClkDisp => hcount_r[7].CLK
ClkDisp => hcount_r[8].CLK
ClkDisp => hcount_r[9].CLK
ClkDisp => hcount_r[10].CLK
ClkDisp => hcount_r[11].CLK
ClkDisp => Disp_PCLK.DATAIN
Rst_n => hcount_r[0].ACLR
Rst_n => hcount_r[1].ACLR
Rst_n => hcount_r[2].ACLR
Rst_n => hcount_r[3].ACLR
Rst_n => hcount_r[4].ACLR
Rst_n => hcount_r[5].ACLR
Rst_n => hcount_r[6].ACLR
Rst_n => hcount_r[7].ACLR
Rst_n => hcount_r[8].ACLR
Rst_n => hcount_r[9].ACLR
Rst_n => hcount_r[10].ACLR
Rst_n => hcount_r[11].ACLR
Rst_n => frame_begin~reg0.ACLR
Rst_n => vcount_r[0].ACLR
Rst_n => vcount_r[1].ACLR
Rst_n => vcount_r[2].ACLR
Rst_n => vcount_r[3].ACLR
Rst_n => vcount_r[4].ACLR
Rst_n => vcount_r[5].ACLR
Rst_n => vcount_r[6].ACLR
Rst_n => vcount_r[7].ACLR
Rst_n => vcount_r[8].ACLR
Rst_n => vcount_r[9].ACLR
Rst_n => vcount_r[10].ACLR
Rst_n => vcount_r[11].ACLR
Data[0] => concat.DATAB
Data[1] => concat.DATAB
Data[2] => concat.DATAB
Data[3] => concat.DATAB
Data[4] => concat.DATAB
Data[5] => concat.DATAB
Data[6] => concat.DATAB
Data[7] => concat.DATAB
Data[8] => concat.DATAB
Data[9] => concat.DATAB
Data[10] => concat.DATAB
Data[11] => concat.DATAB
Data[12] => concat.DATAB
Data[13] => concat.DATAB
Data[14] => concat.DATAB
Data[15] => concat.DATAB
DataReq <= Disp_DE~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[0] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[1] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[2] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[3] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[4] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[5] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[6] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[7] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[8] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[9] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[10] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[11] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[0] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[1] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[2] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[3] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[4] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[5] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[6] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[7] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[8] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[9] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[10] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[11] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
Disp_HS <= Disp_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_VS <= Disp_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Red[0] <= Disp_Red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Red[1] <= Disp_Red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Red[2] <= Disp_Red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Red[3] <= Disp_Red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Red[4] <= Disp_Red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Green[0] <= Disp_Green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Green[1] <= Disp_Green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Green[2] <= Disp_Green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Green[3] <= Disp_Green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Green[4] <= Disp_Green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Green[5] <= Disp_Green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Blue[0] <= Disp_Blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Blue[1] <= Disp_Blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Blue[2] <= Disp_Blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Blue[3] <= Disp_Blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Blue[4] <= Disp_Blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_begin <= frame_begin~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_DE <= Disp_DE~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_PCLK <= ClkDisp.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst
iCLK => iCLK.IN10
iRST_N => _.IN1
iRST_N => _.IN1
iRST_N => _.IN1
iRST_N => _.IN1
iRST_N => _.IN1
iRST_N => _.IN1
iRST_N => oDVAL~reg0.ACLR
iRST_N => oDATA[0]~reg0.ENA
iRST_N => oDATA[9]~reg0.ENA
iRST_N => oDATA[8]~reg0.ENA
iRST_N => oDATA[7]~reg0.ENA
iRST_N => oDATA[6]~reg0.ENA
iRST_N => oDATA[5]~reg0.ENA
iRST_N => oDATA[4]~reg0.ENA
iRST_N => oDATA[3]~reg0.ENA
iRST_N => oDATA[2]~reg0.ENA
iRST_N => oDATA[1]~reg0.ENA
iTHRESHOLD[0] => LessThan0.IN16
iTHRESHOLD[1] => LessThan0.IN15
iTHRESHOLD[2] => LessThan0.IN14
iTHRESHOLD[3] => LessThan0.IN13
iTHRESHOLD[4] => LessThan0.IN12
iTHRESHOLD[5] => LessThan0.IN11
iTHRESHOLD[6] => LessThan0.IN10
iTHRESHOLD[7] => LessThan0.IN9
iDVAL => iDVAL.IN1
iDATA[0] => ~NO_FANOUT~
iDATA[1] => ~NO_FANOUT~
iDATA[2] => iDATA[2].IN1
iDATA[3] => iDATA[3].IN1
iDATA[4] => iDATA[4].IN1
iDATA[5] => iDATA[5].IN1
iDATA[6] => iDATA[6].IN1
iDATA[7] => iDATA[7].IN1
iDATA[8] => iDATA[8].IN1
iDATA[9] => iDATA[9].IN1
oDVAL <= oDVAL~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[0] <= oDATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= oDATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= oDATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= oDATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= oDATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= oDATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= oDATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= oDATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= oDATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= oDATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|LineBuffer:LineBuffer_inst
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|uart_sdram_tft_sobel|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_6rv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_6rv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_6rv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_6rv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_6rv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_6rv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_6rv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_6rv:auto_generated.shiftin[7]
clock => shift_taps_6rv:auto_generated.clock
clken => shift_taps_6rv:auto_generated.clken
shiftout[0] <= shift_taps_6rv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_6rv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_6rv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_6rv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_6rv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_6rv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_6rv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_6rv:auto_generated.shiftout[7]
taps[0] <= shift_taps_6rv:auto_generated.taps[0]
taps[1] <= shift_taps_6rv:auto_generated.taps[1]
taps[2] <= shift_taps_6rv:auto_generated.taps[2]
taps[3] <= shift_taps_6rv:auto_generated.taps[3]
taps[4] <= shift_taps_6rv:auto_generated.taps[4]
taps[5] <= shift_taps_6rv:auto_generated.taps[5]
taps[6] <= shift_taps_6rv:auto_generated.taps[6]
taps[7] <= shift_taps_6rv:auto_generated.taps[7]
taps[8] <= shift_taps_6rv:auto_generated.taps[8]
taps[9] <= shift_taps_6rv:auto_generated.taps[9]
taps[10] <= shift_taps_6rv:auto_generated.taps[10]
taps[11] <= shift_taps_6rv:auto_generated.taps[11]
taps[12] <= shift_taps_6rv:auto_generated.taps[12]
taps[13] <= shift_taps_6rv:auto_generated.taps[13]
taps[14] <= shift_taps_6rv:auto_generated.taps[14]
taps[15] <= shift_taps_6rv:auto_generated.taps[15]
taps[16] <= shift_taps_6rv:auto_generated.taps[16]
taps[17] <= shift_taps_6rv:auto_generated.taps[17]
taps[18] <= shift_taps_6rv:auto_generated.taps[18]
taps[19] <= shift_taps_6rv:auto_generated.taps[19]
taps[20] <= shift_taps_6rv:auto_generated.taps[20]
taps[21] <= shift_taps_6rv:auto_generated.taps[21]
taps[22] <= shift_taps_6rv:auto_generated.taps[22]
taps[23] <= shift_taps_6rv:auto_generated.taps[23]
aclr => ~NO_FANOUT~


|uart_sdram_tft_sobel|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated
clken => altsyncram_5ka1:altsyncram2.clocken0
clken => cntr_auf:cntr1.clk_en
clock => altsyncram_5ka1:altsyncram2.clock0
clock => cntr_auf:cntr1.clock
shiftin[0] => altsyncram_5ka1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_5ka1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_5ka1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_5ka1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_5ka1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_5ka1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_5ka1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_5ka1:altsyncram2.data_a[7]
shiftout[0] <= altsyncram_5ka1:altsyncram2.q_b[16]
shiftout[1] <= altsyncram_5ka1:altsyncram2.q_b[17]
shiftout[2] <= altsyncram_5ka1:altsyncram2.q_b[18]
shiftout[3] <= altsyncram_5ka1:altsyncram2.q_b[19]
shiftout[4] <= altsyncram_5ka1:altsyncram2.q_b[20]
shiftout[5] <= altsyncram_5ka1:altsyncram2.q_b[21]
shiftout[6] <= altsyncram_5ka1:altsyncram2.q_b[22]
shiftout[7] <= altsyncram_5ka1:altsyncram2.q_b[23]
taps[0] <= altsyncram_5ka1:altsyncram2.q_b[0]
taps[1] <= altsyncram_5ka1:altsyncram2.q_b[1]
taps[2] <= altsyncram_5ka1:altsyncram2.q_b[2]
taps[3] <= altsyncram_5ka1:altsyncram2.q_b[3]
taps[4] <= altsyncram_5ka1:altsyncram2.q_b[4]
taps[5] <= altsyncram_5ka1:altsyncram2.q_b[5]
taps[6] <= altsyncram_5ka1:altsyncram2.q_b[6]
taps[7] <= altsyncram_5ka1:altsyncram2.q_b[7]
taps[8] <= altsyncram_5ka1:altsyncram2.q_b[8]
taps[9] <= altsyncram_5ka1:altsyncram2.q_b[9]
taps[10] <= altsyncram_5ka1:altsyncram2.q_b[10]
taps[11] <= altsyncram_5ka1:altsyncram2.q_b[11]
taps[12] <= altsyncram_5ka1:altsyncram2.q_b[12]
taps[13] <= altsyncram_5ka1:altsyncram2.q_b[13]
taps[14] <= altsyncram_5ka1:altsyncram2.q_b[14]
taps[15] <= altsyncram_5ka1:altsyncram2.q_b[15]
taps[16] <= altsyncram_5ka1:altsyncram2.q_b[16]
taps[17] <= altsyncram_5ka1:altsyncram2.q_b[17]
taps[18] <= altsyncram_5ka1:altsyncram2.q_b[18]
taps[19] <= altsyncram_5ka1:altsyncram2.q_b[19]
taps[20] <= altsyncram_5ka1:altsyncram2.q_b[20]
taps[21] <= altsyncram_5ka1:altsyncram2.q_b[21]
taps[22] <= altsyncram_5ka1:altsyncram2.q_b[22]
taps[23] <= altsyncram_5ka1:altsyncram2.q_b[23]


|uart_sdram_tft_sobel|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE


|uart_sdram_tft_sobel|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x0
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire6[0].IN1
dataa_0[1] => sub_wire6[1].IN1
dataa_0[2] => sub_wire6[2].IN1
dataa_0[3] => sub_wire6[3].IN1
dataa_0[4] => sub_wire6[4].IN1
dataa_0[5] => sub_wire6[5].IN1
dataa_0[6] => sub_wire6[6].IN1
dataa_0[7] => sub_wire6[7].IN1
datab_0[0] => sub_wire2[0].IN1
datab_0[1] => sub_wire2[1].IN1
datab_0[2] => sub_wire2[2].IN1
datab_0[3] => sub_wire2[3].IN1
datab_0[4] => sub_wire2[4].IN1
datab_0[5] => sub_wire2[5].IN1
datab_0[6] => sub_wire2[6].IN1
datab_0[7] => sub_wire2[7].IN1
datab_1[0] => sub_wire2[8].IN1
datab_1[1] => sub_wire2[9].IN1
datab_1[2] => sub_wire2[10].IN1
datab_1[3] => sub_wire2[11].IN1
datab_1[4] => sub_wire2[12].IN1
datab_1[5] => sub_wire2[13].IN1
datab_1[6] => sub_wire2[14].IN1
datab_1[7] => sub_wire2[15].IN1
datab_2[0] => sub_wire2[16].IN1
datab_2[1] => sub_wire2[17].IN1
datab_2[2] => sub_wire2[18].IN1
datab_2[3] => sub_wire2[19].IN1
datab_2[4] => sub_wire2[20].IN1
datab_2[5] => sub_wire2[21].IN1
datab_2[6] => sub_wire2[22].IN1
datab_2[7] => sub_wire2[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_fk74:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_fk74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_fk74:auto_generated.dataa[0]
dataa[1] => mult_add_fk74:auto_generated.dataa[1]
dataa[2] => mult_add_fk74:auto_generated.dataa[2]
dataa[3] => mult_add_fk74:auto_generated.dataa[3]
dataa[4] => mult_add_fk74:auto_generated.dataa[4]
dataa[5] => mult_add_fk74:auto_generated.dataa[5]
dataa[6] => mult_add_fk74:auto_generated.dataa[6]
dataa[7] => mult_add_fk74:auto_generated.dataa[7]
dataa[8] => mult_add_fk74:auto_generated.dataa[8]
dataa[9] => mult_add_fk74:auto_generated.dataa[9]
dataa[10] => mult_add_fk74:auto_generated.dataa[10]
dataa[11] => mult_add_fk74:auto_generated.dataa[11]
dataa[12] => mult_add_fk74:auto_generated.dataa[12]
dataa[13] => mult_add_fk74:auto_generated.dataa[13]
dataa[14] => mult_add_fk74:auto_generated.dataa[14]
dataa[15] => mult_add_fk74:auto_generated.dataa[15]
dataa[16] => mult_add_fk74:auto_generated.dataa[16]
dataa[17] => mult_add_fk74:auto_generated.dataa[17]
dataa[18] => mult_add_fk74:auto_generated.dataa[18]
dataa[19] => mult_add_fk74:auto_generated.dataa[19]
dataa[20] => mult_add_fk74:auto_generated.dataa[20]
dataa[21] => mult_add_fk74:auto_generated.dataa[21]
dataa[22] => mult_add_fk74:auto_generated.dataa[22]
dataa[23] => mult_add_fk74:auto_generated.dataa[23]
datab[0] => mult_add_fk74:auto_generated.datab[0]
datab[1] => mult_add_fk74:auto_generated.datab[1]
datab[2] => mult_add_fk74:auto_generated.datab[2]
datab[3] => mult_add_fk74:auto_generated.datab[3]
datab[4] => mult_add_fk74:auto_generated.datab[4]
datab[5] => mult_add_fk74:auto_generated.datab[5]
datab[6] => mult_add_fk74:auto_generated.datab[6]
datab[7] => mult_add_fk74:auto_generated.datab[7]
datab[8] => mult_add_fk74:auto_generated.datab[8]
datab[9] => mult_add_fk74:auto_generated.datab[9]
datab[10] => mult_add_fk74:auto_generated.datab[10]
datab[11] => mult_add_fk74:auto_generated.datab[11]
datab[12] => mult_add_fk74:auto_generated.datab[12]
datab[13] => mult_add_fk74:auto_generated.datab[13]
datab[14] => mult_add_fk74:auto_generated.datab[14]
datab[15] => mult_add_fk74:auto_generated.datab[15]
datab[16] => mult_add_fk74:auto_generated.datab[16]
datab[17] => mult_add_fk74:auto_generated.datab[17]
datab[18] => mult_add_fk74:auto_generated.datab[18]
datab[19] => mult_add_fk74:auto_generated.datab[19]
datab[20] => mult_add_fk74:auto_generated.datab[20]
datab[21] => mult_add_fk74:auto_generated.datab[21]
datab[22] => mult_add_fk74:auto_generated.datab[22]
datab[23] => mult_add_fk74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_fk74:auto_generated.result[0]
result[1] <= mult_add_fk74:auto_generated.result[1]
result[2] <= mult_add_fk74:auto_generated.result[2]
result[3] <= mult_add_fk74:auto_generated.result[3]
result[4] <= mult_add_fk74:auto_generated.result[4]
result[5] <= mult_add_fk74:auto_generated.result[5]
result[6] <= mult_add_fk74:auto_generated.result[6]
result[7] <= mult_add_fk74:auto_generated.result[7]
result[8] <= mult_add_fk74:auto_generated.result[8]
result[9] <= mult_add_fk74:auto_generated.result[9]
result[10] <= mult_add_fk74:auto_generated.result[10]
result[11] <= mult_add_fk74:auto_generated.result[11]
result[12] <= mult_add_fk74:auto_generated.result[12]
result[13] <= mult_add_fk74:auto_generated.result[13]
result[14] <= mult_add_fk74:auto_generated.result[14]
result[15] <= mult_add_fk74:auto_generated.result[15]
result[16] <= mult_add_fk74:auto_generated.result[16]
result[17] <= mult_add_fk74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
aclr3 => ded_mult_1ba1:ded_mult1.aclr[3]
aclr3 => ded_mult_1ba1:ded_mult2.aclr[3]
aclr3 => ded_mult_3f91:ded_mult3.aclr[3]
aclr3 => dffe8a[17].IN0
clock0 => ded_mult_1ba1:ded_mult1.clock[0]
clock0 => ded_mult_1ba1:ded_mult2.clock[0]
clock0 => ded_mult_3f91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_1ba1:ded_mult1.dataa[0]
dataa[1] => ded_mult_1ba1:ded_mult1.dataa[1]
dataa[2] => ded_mult_1ba1:ded_mult1.dataa[2]
dataa[3] => ded_mult_1ba1:ded_mult1.dataa[3]
dataa[4] => ded_mult_1ba1:ded_mult1.dataa[4]
dataa[5] => ded_mult_1ba1:ded_mult1.dataa[5]
dataa[6] => ded_mult_1ba1:ded_mult1.dataa[6]
dataa[7] => ded_mult_1ba1:ded_mult1.dataa[7]
dataa[8] => ~NO_FANOUT~
dataa[9] => ~NO_FANOUT~
dataa[10] => ~NO_FANOUT~
dataa[11] => ~NO_FANOUT~
dataa[12] => ~NO_FANOUT~
dataa[13] => ~NO_FANOUT~
dataa[14] => ~NO_FANOUT~
dataa[15] => ~NO_FANOUT~
dataa[16] => ~NO_FANOUT~
dataa[17] => ~NO_FANOUT~
dataa[18] => ~NO_FANOUT~
dataa[19] => ~NO_FANOUT~
dataa[20] => ~NO_FANOUT~
dataa[21] => ~NO_FANOUT~
dataa[22] => ~NO_FANOUT~
dataa[23] => ~NO_FANOUT~
datab[0] => ded_mult_1ba1:ded_mult1.datab[0]
datab[1] => ded_mult_1ba1:ded_mult1.datab[1]
datab[2] => ded_mult_1ba1:ded_mult1.datab[2]
datab[3] => ded_mult_1ba1:ded_mult1.datab[3]
datab[4] => ded_mult_1ba1:ded_mult1.datab[4]
datab[5] => ded_mult_1ba1:ded_mult1.datab[5]
datab[6] => ded_mult_1ba1:ded_mult1.datab[6]
datab[7] => ded_mult_1ba1:ded_mult1.datab[7]
datab[8] => ded_mult_1ba1:ded_mult2.datab[0]
datab[9] => ded_mult_1ba1:ded_mult2.datab[1]
datab[10] => ded_mult_1ba1:ded_mult2.datab[2]
datab[11] => ded_mult_1ba1:ded_mult2.datab[3]
datab[12] => ded_mult_1ba1:ded_mult2.datab[4]
datab[13] => ded_mult_1ba1:ded_mult2.datab[5]
datab[14] => ded_mult_1ba1:ded_mult2.datab[6]
datab[15] => ded_mult_1ba1:ded_mult2.datab[7]
datab[16] => ded_mult_3f91:ded_mult3.datab[0]
datab[17] => ded_mult_3f91:ded_mult3.datab[1]
datab[18] => ded_mult_3f91:ded_mult3.datab[2]
datab[19] => ded_mult_3f91:ded_mult3.datab[3]
datab[20] => ded_mult_3f91:ded_mult3.datab[4]
datab[21] => ded_mult_3f91:ded_mult3.datab[5]
datab[22] => ded_mult_3f91:ded_mult3.datab[6]
datab[23] => ded_mult_3f91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult11.ACLR
aclr[3] => mac_out12.ACLR
clock[0] => mac_mult11.CLK
clock[0] => mac_out12.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult11.DATAA
dataa[1] => mac_mult11.DATAA1
dataa[2] => mac_mult11.DATAA2
dataa[3] => mac_mult11.DATAA3
dataa[4] => mac_mult11.DATAA4
dataa[5] => mac_mult11.DATAA5
dataa[6] => mac_mult11.DATAA6
dataa[7] => mac_mult11.DATAA7
datab[0] => mac_mult11.DATAB
datab[1] => mac_mult11.DATAB1
datab[2] => mac_mult11.DATAB2
datab[3] => mac_mult11.DATAB3
datab[4] => mac_mult11.DATAB4
datab[5] => mac_mult11.DATAB5
datab[6] => mac_mult11.DATAB6
datab[7] => mac_mult11.DATAB7
ena[0] => mac_mult11.ENA
ena[0] => mac_out12.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x1
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire6[0].IN1
dataa_0[1] => sub_wire6[1].IN1
dataa_0[2] => sub_wire6[2].IN1
dataa_0[3] => sub_wire6[3].IN1
dataa_0[4] => sub_wire6[4].IN1
dataa_0[5] => sub_wire6[5].IN1
dataa_0[6] => sub_wire6[6].IN1
dataa_0[7] => sub_wire6[7].IN1
datab_0[0] => sub_wire2[0].IN1
datab_0[1] => sub_wire2[1].IN1
datab_0[2] => sub_wire2[2].IN1
datab_0[3] => sub_wire2[3].IN1
datab_0[4] => sub_wire2[4].IN1
datab_0[5] => sub_wire2[5].IN1
datab_0[6] => sub_wire2[6].IN1
datab_0[7] => sub_wire2[7].IN1
datab_1[0] => sub_wire2[8].IN1
datab_1[1] => sub_wire2[9].IN1
datab_1[2] => sub_wire2[10].IN1
datab_1[3] => sub_wire2[11].IN1
datab_1[4] => sub_wire2[12].IN1
datab_1[5] => sub_wire2[13].IN1
datab_1[6] => sub_wire2[14].IN1
datab_1[7] => sub_wire2[15].IN1
datab_2[0] => sub_wire2[16].IN1
datab_2[1] => sub_wire2[17].IN1
datab_2[2] => sub_wire2[18].IN1
datab_2[3] => sub_wire2[19].IN1
datab_2[4] => sub_wire2[20].IN1
datab_2[5] => sub_wire2[21].IN1
datab_2[6] => sub_wire2[22].IN1
datab_2[7] => sub_wire2[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_fk74:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_fk74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_fk74:auto_generated.dataa[0]
dataa[1] => mult_add_fk74:auto_generated.dataa[1]
dataa[2] => mult_add_fk74:auto_generated.dataa[2]
dataa[3] => mult_add_fk74:auto_generated.dataa[3]
dataa[4] => mult_add_fk74:auto_generated.dataa[4]
dataa[5] => mult_add_fk74:auto_generated.dataa[5]
dataa[6] => mult_add_fk74:auto_generated.dataa[6]
dataa[7] => mult_add_fk74:auto_generated.dataa[7]
dataa[8] => mult_add_fk74:auto_generated.dataa[8]
dataa[9] => mult_add_fk74:auto_generated.dataa[9]
dataa[10] => mult_add_fk74:auto_generated.dataa[10]
dataa[11] => mult_add_fk74:auto_generated.dataa[11]
dataa[12] => mult_add_fk74:auto_generated.dataa[12]
dataa[13] => mult_add_fk74:auto_generated.dataa[13]
dataa[14] => mult_add_fk74:auto_generated.dataa[14]
dataa[15] => mult_add_fk74:auto_generated.dataa[15]
dataa[16] => mult_add_fk74:auto_generated.dataa[16]
dataa[17] => mult_add_fk74:auto_generated.dataa[17]
dataa[18] => mult_add_fk74:auto_generated.dataa[18]
dataa[19] => mult_add_fk74:auto_generated.dataa[19]
dataa[20] => mult_add_fk74:auto_generated.dataa[20]
dataa[21] => mult_add_fk74:auto_generated.dataa[21]
dataa[22] => mult_add_fk74:auto_generated.dataa[22]
dataa[23] => mult_add_fk74:auto_generated.dataa[23]
datab[0] => mult_add_fk74:auto_generated.datab[0]
datab[1] => mult_add_fk74:auto_generated.datab[1]
datab[2] => mult_add_fk74:auto_generated.datab[2]
datab[3] => mult_add_fk74:auto_generated.datab[3]
datab[4] => mult_add_fk74:auto_generated.datab[4]
datab[5] => mult_add_fk74:auto_generated.datab[5]
datab[6] => mult_add_fk74:auto_generated.datab[6]
datab[7] => mult_add_fk74:auto_generated.datab[7]
datab[8] => mult_add_fk74:auto_generated.datab[8]
datab[9] => mult_add_fk74:auto_generated.datab[9]
datab[10] => mult_add_fk74:auto_generated.datab[10]
datab[11] => mult_add_fk74:auto_generated.datab[11]
datab[12] => mult_add_fk74:auto_generated.datab[12]
datab[13] => mult_add_fk74:auto_generated.datab[13]
datab[14] => mult_add_fk74:auto_generated.datab[14]
datab[15] => mult_add_fk74:auto_generated.datab[15]
datab[16] => mult_add_fk74:auto_generated.datab[16]
datab[17] => mult_add_fk74:auto_generated.datab[17]
datab[18] => mult_add_fk74:auto_generated.datab[18]
datab[19] => mult_add_fk74:auto_generated.datab[19]
datab[20] => mult_add_fk74:auto_generated.datab[20]
datab[21] => mult_add_fk74:auto_generated.datab[21]
datab[22] => mult_add_fk74:auto_generated.datab[22]
datab[23] => mult_add_fk74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_fk74:auto_generated.result[0]
result[1] <= mult_add_fk74:auto_generated.result[1]
result[2] <= mult_add_fk74:auto_generated.result[2]
result[3] <= mult_add_fk74:auto_generated.result[3]
result[4] <= mult_add_fk74:auto_generated.result[4]
result[5] <= mult_add_fk74:auto_generated.result[5]
result[6] <= mult_add_fk74:auto_generated.result[6]
result[7] <= mult_add_fk74:auto_generated.result[7]
result[8] <= mult_add_fk74:auto_generated.result[8]
result[9] <= mult_add_fk74:auto_generated.result[9]
result[10] <= mult_add_fk74:auto_generated.result[10]
result[11] <= mult_add_fk74:auto_generated.result[11]
result[12] <= mult_add_fk74:auto_generated.result[12]
result[13] <= mult_add_fk74:auto_generated.result[13]
result[14] <= mult_add_fk74:auto_generated.result[14]
result[15] <= mult_add_fk74:auto_generated.result[15]
result[16] <= mult_add_fk74:auto_generated.result[16]
result[17] <= mult_add_fk74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
aclr3 => ded_mult_1ba1:ded_mult1.aclr[3]
aclr3 => ded_mult_1ba1:ded_mult2.aclr[3]
aclr3 => ded_mult_3f91:ded_mult3.aclr[3]
aclr3 => dffe8a[17].IN0
clock0 => ded_mult_1ba1:ded_mult1.clock[0]
clock0 => ded_mult_1ba1:ded_mult2.clock[0]
clock0 => ded_mult_3f91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_1ba1:ded_mult1.dataa[0]
dataa[1] => ded_mult_1ba1:ded_mult1.dataa[1]
dataa[2] => ded_mult_1ba1:ded_mult1.dataa[2]
dataa[3] => ded_mult_1ba1:ded_mult1.dataa[3]
dataa[4] => ded_mult_1ba1:ded_mult1.dataa[4]
dataa[5] => ded_mult_1ba1:ded_mult1.dataa[5]
dataa[6] => ded_mult_1ba1:ded_mult1.dataa[6]
dataa[7] => ded_mult_1ba1:ded_mult1.dataa[7]
dataa[8] => ~NO_FANOUT~
dataa[9] => ~NO_FANOUT~
dataa[10] => ~NO_FANOUT~
dataa[11] => ~NO_FANOUT~
dataa[12] => ~NO_FANOUT~
dataa[13] => ~NO_FANOUT~
dataa[14] => ~NO_FANOUT~
dataa[15] => ~NO_FANOUT~
dataa[16] => ~NO_FANOUT~
dataa[17] => ~NO_FANOUT~
dataa[18] => ~NO_FANOUT~
dataa[19] => ~NO_FANOUT~
dataa[20] => ~NO_FANOUT~
dataa[21] => ~NO_FANOUT~
dataa[22] => ~NO_FANOUT~
dataa[23] => ~NO_FANOUT~
datab[0] => ded_mult_1ba1:ded_mult1.datab[0]
datab[1] => ded_mult_1ba1:ded_mult1.datab[1]
datab[2] => ded_mult_1ba1:ded_mult1.datab[2]
datab[3] => ded_mult_1ba1:ded_mult1.datab[3]
datab[4] => ded_mult_1ba1:ded_mult1.datab[4]
datab[5] => ded_mult_1ba1:ded_mult1.datab[5]
datab[6] => ded_mult_1ba1:ded_mult1.datab[6]
datab[7] => ded_mult_1ba1:ded_mult1.datab[7]
datab[8] => ded_mult_1ba1:ded_mult2.datab[0]
datab[9] => ded_mult_1ba1:ded_mult2.datab[1]
datab[10] => ded_mult_1ba1:ded_mult2.datab[2]
datab[11] => ded_mult_1ba1:ded_mult2.datab[3]
datab[12] => ded_mult_1ba1:ded_mult2.datab[4]
datab[13] => ded_mult_1ba1:ded_mult2.datab[5]
datab[14] => ded_mult_1ba1:ded_mult2.datab[6]
datab[15] => ded_mult_1ba1:ded_mult2.datab[7]
datab[16] => ded_mult_3f91:ded_mult3.datab[0]
datab[17] => ded_mult_3f91:ded_mult3.datab[1]
datab[18] => ded_mult_3f91:ded_mult3.datab[2]
datab[19] => ded_mult_3f91:ded_mult3.datab[3]
datab[20] => ded_mult_3f91:ded_mult3.datab[4]
datab[21] => ded_mult_3f91:ded_mult3.datab[5]
datab[22] => ded_mult_3f91:ded_mult3.datab[6]
datab[23] => ded_mult_3f91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult11.ACLR
aclr[3] => mac_out12.ACLR
clock[0] => mac_mult11.CLK
clock[0] => mac_out12.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult11.DATAA
dataa[1] => mac_mult11.DATAA1
dataa[2] => mac_mult11.DATAA2
dataa[3] => mac_mult11.DATAA3
dataa[4] => mac_mult11.DATAA4
dataa[5] => mac_mult11.DATAA5
dataa[6] => mac_mult11.DATAA6
dataa[7] => mac_mult11.DATAA7
datab[0] => mac_mult11.DATAB
datab[1] => mac_mult11.DATAB1
datab[2] => mac_mult11.DATAB2
datab[3] => mac_mult11.DATAB3
datab[4] => mac_mult11.DATAB4
datab[5] => mac_mult11.DATAB5
datab[6] => mac_mult11.DATAB6
datab[7] => mac_mult11.DATAB7
ena[0] => mac_mult11.ENA
ena[0] => mac_out12.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x2
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire6[0].IN1
dataa_0[1] => sub_wire6[1].IN1
dataa_0[2] => sub_wire6[2].IN1
dataa_0[3] => sub_wire6[3].IN1
dataa_0[4] => sub_wire6[4].IN1
dataa_0[5] => sub_wire6[5].IN1
dataa_0[6] => sub_wire6[6].IN1
dataa_0[7] => sub_wire6[7].IN1
datab_0[0] => sub_wire2[0].IN1
datab_0[1] => sub_wire2[1].IN1
datab_0[2] => sub_wire2[2].IN1
datab_0[3] => sub_wire2[3].IN1
datab_0[4] => sub_wire2[4].IN1
datab_0[5] => sub_wire2[5].IN1
datab_0[6] => sub_wire2[6].IN1
datab_0[7] => sub_wire2[7].IN1
datab_1[0] => sub_wire2[8].IN1
datab_1[1] => sub_wire2[9].IN1
datab_1[2] => sub_wire2[10].IN1
datab_1[3] => sub_wire2[11].IN1
datab_1[4] => sub_wire2[12].IN1
datab_1[5] => sub_wire2[13].IN1
datab_1[6] => sub_wire2[14].IN1
datab_1[7] => sub_wire2[15].IN1
datab_2[0] => sub_wire2[16].IN1
datab_2[1] => sub_wire2[17].IN1
datab_2[2] => sub_wire2[18].IN1
datab_2[3] => sub_wire2[19].IN1
datab_2[4] => sub_wire2[20].IN1
datab_2[5] => sub_wire2[21].IN1
datab_2[6] => sub_wire2[22].IN1
datab_2[7] => sub_wire2[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_fk74:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_fk74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_fk74:auto_generated.dataa[0]
dataa[1] => mult_add_fk74:auto_generated.dataa[1]
dataa[2] => mult_add_fk74:auto_generated.dataa[2]
dataa[3] => mult_add_fk74:auto_generated.dataa[3]
dataa[4] => mult_add_fk74:auto_generated.dataa[4]
dataa[5] => mult_add_fk74:auto_generated.dataa[5]
dataa[6] => mult_add_fk74:auto_generated.dataa[6]
dataa[7] => mult_add_fk74:auto_generated.dataa[7]
dataa[8] => mult_add_fk74:auto_generated.dataa[8]
dataa[9] => mult_add_fk74:auto_generated.dataa[9]
dataa[10] => mult_add_fk74:auto_generated.dataa[10]
dataa[11] => mult_add_fk74:auto_generated.dataa[11]
dataa[12] => mult_add_fk74:auto_generated.dataa[12]
dataa[13] => mult_add_fk74:auto_generated.dataa[13]
dataa[14] => mult_add_fk74:auto_generated.dataa[14]
dataa[15] => mult_add_fk74:auto_generated.dataa[15]
dataa[16] => mult_add_fk74:auto_generated.dataa[16]
dataa[17] => mult_add_fk74:auto_generated.dataa[17]
dataa[18] => mult_add_fk74:auto_generated.dataa[18]
dataa[19] => mult_add_fk74:auto_generated.dataa[19]
dataa[20] => mult_add_fk74:auto_generated.dataa[20]
dataa[21] => mult_add_fk74:auto_generated.dataa[21]
dataa[22] => mult_add_fk74:auto_generated.dataa[22]
dataa[23] => mult_add_fk74:auto_generated.dataa[23]
datab[0] => mult_add_fk74:auto_generated.datab[0]
datab[1] => mult_add_fk74:auto_generated.datab[1]
datab[2] => mult_add_fk74:auto_generated.datab[2]
datab[3] => mult_add_fk74:auto_generated.datab[3]
datab[4] => mult_add_fk74:auto_generated.datab[4]
datab[5] => mult_add_fk74:auto_generated.datab[5]
datab[6] => mult_add_fk74:auto_generated.datab[6]
datab[7] => mult_add_fk74:auto_generated.datab[7]
datab[8] => mult_add_fk74:auto_generated.datab[8]
datab[9] => mult_add_fk74:auto_generated.datab[9]
datab[10] => mult_add_fk74:auto_generated.datab[10]
datab[11] => mult_add_fk74:auto_generated.datab[11]
datab[12] => mult_add_fk74:auto_generated.datab[12]
datab[13] => mult_add_fk74:auto_generated.datab[13]
datab[14] => mult_add_fk74:auto_generated.datab[14]
datab[15] => mult_add_fk74:auto_generated.datab[15]
datab[16] => mult_add_fk74:auto_generated.datab[16]
datab[17] => mult_add_fk74:auto_generated.datab[17]
datab[18] => mult_add_fk74:auto_generated.datab[18]
datab[19] => mult_add_fk74:auto_generated.datab[19]
datab[20] => mult_add_fk74:auto_generated.datab[20]
datab[21] => mult_add_fk74:auto_generated.datab[21]
datab[22] => mult_add_fk74:auto_generated.datab[22]
datab[23] => mult_add_fk74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_fk74:auto_generated.result[0]
result[1] <= mult_add_fk74:auto_generated.result[1]
result[2] <= mult_add_fk74:auto_generated.result[2]
result[3] <= mult_add_fk74:auto_generated.result[3]
result[4] <= mult_add_fk74:auto_generated.result[4]
result[5] <= mult_add_fk74:auto_generated.result[5]
result[6] <= mult_add_fk74:auto_generated.result[6]
result[7] <= mult_add_fk74:auto_generated.result[7]
result[8] <= mult_add_fk74:auto_generated.result[8]
result[9] <= mult_add_fk74:auto_generated.result[9]
result[10] <= mult_add_fk74:auto_generated.result[10]
result[11] <= mult_add_fk74:auto_generated.result[11]
result[12] <= mult_add_fk74:auto_generated.result[12]
result[13] <= mult_add_fk74:auto_generated.result[13]
result[14] <= mult_add_fk74:auto_generated.result[14]
result[15] <= mult_add_fk74:auto_generated.result[15]
result[16] <= mult_add_fk74:auto_generated.result[16]
result[17] <= mult_add_fk74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
aclr3 => ded_mult_1ba1:ded_mult1.aclr[3]
aclr3 => ded_mult_1ba1:ded_mult2.aclr[3]
aclr3 => ded_mult_3f91:ded_mult3.aclr[3]
aclr3 => dffe8a[17].IN0
clock0 => ded_mult_1ba1:ded_mult1.clock[0]
clock0 => ded_mult_1ba1:ded_mult2.clock[0]
clock0 => ded_mult_3f91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_1ba1:ded_mult1.dataa[0]
dataa[1] => ded_mult_1ba1:ded_mult1.dataa[1]
dataa[2] => ded_mult_1ba1:ded_mult1.dataa[2]
dataa[3] => ded_mult_1ba1:ded_mult1.dataa[3]
dataa[4] => ded_mult_1ba1:ded_mult1.dataa[4]
dataa[5] => ded_mult_1ba1:ded_mult1.dataa[5]
dataa[6] => ded_mult_1ba1:ded_mult1.dataa[6]
dataa[7] => ded_mult_1ba1:ded_mult1.dataa[7]
dataa[8] => ~NO_FANOUT~
dataa[9] => ~NO_FANOUT~
dataa[10] => ~NO_FANOUT~
dataa[11] => ~NO_FANOUT~
dataa[12] => ~NO_FANOUT~
dataa[13] => ~NO_FANOUT~
dataa[14] => ~NO_FANOUT~
dataa[15] => ~NO_FANOUT~
dataa[16] => ~NO_FANOUT~
dataa[17] => ~NO_FANOUT~
dataa[18] => ~NO_FANOUT~
dataa[19] => ~NO_FANOUT~
dataa[20] => ~NO_FANOUT~
dataa[21] => ~NO_FANOUT~
dataa[22] => ~NO_FANOUT~
dataa[23] => ~NO_FANOUT~
datab[0] => ded_mult_1ba1:ded_mult1.datab[0]
datab[1] => ded_mult_1ba1:ded_mult1.datab[1]
datab[2] => ded_mult_1ba1:ded_mult1.datab[2]
datab[3] => ded_mult_1ba1:ded_mult1.datab[3]
datab[4] => ded_mult_1ba1:ded_mult1.datab[4]
datab[5] => ded_mult_1ba1:ded_mult1.datab[5]
datab[6] => ded_mult_1ba1:ded_mult1.datab[6]
datab[7] => ded_mult_1ba1:ded_mult1.datab[7]
datab[8] => ded_mult_1ba1:ded_mult2.datab[0]
datab[9] => ded_mult_1ba1:ded_mult2.datab[1]
datab[10] => ded_mult_1ba1:ded_mult2.datab[2]
datab[11] => ded_mult_1ba1:ded_mult2.datab[3]
datab[12] => ded_mult_1ba1:ded_mult2.datab[4]
datab[13] => ded_mult_1ba1:ded_mult2.datab[5]
datab[14] => ded_mult_1ba1:ded_mult2.datab[6]
datab[15] => ded_mult_1ba1:ded_mult2.datab[7]
datab[16] => ded_mult_3f91:ded_mult3.datab[0]
datab[17] => ded_mult_3f91:ded_mult3.datab[1]
datab[18] => ded_mult_3f91:ded_mult3.datab[2]
datab[19] => ded_mult_3f91:ded_mult3.datab[3]
datab[20] => ded_mult_3f91:ded_mult3.datab[4]
datab[21] => ded_mult_3f91:ded_mult3.datab[5]
datab[22] => ded_mult_3f91:ded_mult3.datab[6]
datab[23] => ded_mult_3f91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult11.ACLR
aclr[3] => mac_out12.ACLR
clock[0] => mac_mult11.CLK
clock[0] => mac_out12.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult11.DATAA
dataa[1] => mac_mult11.DATAA1
dataa[2] => mac_mult11.DATAA2
dataa[3] => mac_mult11.DATAA3
dataa[4] => mac_mult11.DATAA4
dataa[5] => mac_mult11.DATAA5
dataa[6] => mac_mult11.DATAA6
dataa[7] => mac_mult11.DATAA7
datab[0] => mac_mult11.DATAB
datab[1] => mac_mult11.DATAB1
datab[2] => mac_mult11.DATAB2
datab[3] => mac_mult11.DATAB3
datab[4] => mac_mult11.DATAB4
datab[5] => mac_mult11.DATAB5
datab[6] => mac_mult11.DATAB6
datab[7] => mac_mult11.DATAB7
ena[0] => mac_mult11.ENA
ena[0] => mac_out12.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y0
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire6[0].IN1
dataa_0[1] => sub_wire6[1].IN1
dataa_0[2] => sub_wire6[2].IN1
dataa_0[3] => sub_wire6[3].IN1
dataa_0[4] => sub_wire6[4].IN1
dataa_0[5] => sub_wire6[5].IN1
dataa_0[6] => sub_wire6[6].IN1
dataa_0[7] => sub_wire6[7].IN1
datab_0[0] => sub_wire2[0].IN1
datab_0[1] => sub_wire2[1].IN1
datab_0[2] => sub_wire2[2].IN1
datab_0[3] => sub_wire2[3].IN1
datab_0[4] => sub_wire2[4].IN1
datab_0[5] => sub_wire2[5].IN1
datab_0[6] => sub_wire2[6].IN1
datab_0[7] => sub_wire2[7].IN1
datab_1[0] => sub_wire2[8].IN1
datab_1[1] => sub_wire2[9].IN1
datab_1[2] => sub_wire2[10].IN1
datab_1[3] => sub_wire2[11].IN1
datab_1[4] => sub_wire2[12].IN1
datab_1[5] => sub_wire2[13].IN1
datab_1[6] => sub_wire2[14].IN1
datab_1[7] => sub_wire2[15].IN1
datab_2[0] => sub_wire2[16].IN1
datab_2[1] => sub_wire2[17].IN1
datab_2[2] => sub_wire2[18].IN1
datab_2[3] => sub_wire2[19].IN1
datab_2[4] => sub_wire2[20].IN1
datab_2[5] => sub_wire2[21].IN1
datab_2[6] => sub_wire2[22].IN1
datab_2[7] => sub_wire2[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_fk74:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_fk74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_fk74:auto_generated.dataa[0]
dataa[1] => mult_add_fk74:auto_generated.dataa[1]
dataa[2] => mult_add_fk74:auto_generated.dataa[2]
dataa[3] => mult_add_fk74:auto_generated.dataa[3]
dataa[4] => mult_add_fk74:auto_generated.dataa[4]
dataa[5] => mult_add_fk74:auto_generated.dataa[5]
dataa[6] => mult_add_fk74:auto_generated.dataa[6]
dataa[7] => mult_add_fk74:auto_generated.dataa[7]
dataa[8] => mult_add_fk74:auto_generated.dataa[8]
dataa[9] => mult_add_fk74:auto_generated.dataa[9]
dataa[10] => mult_add_fk74:auto_generated.dataa[10]
dataa[11] => mult_add_fk74:auto_generated.dataa[11]
dataa[12] => mult_add_fk74:auto_generated.dataa[12]
dataa[13] => mult_add_fk74:auto_generated.dataa[13]
dataa[14] => mult_add_fk74:auto_generated.dataa[14]
dataa[15] => mult_add_fk74:auto_generated.dataa[15]
dataa[16] => mult_add_fk74:auto_generated.dataa[16]
dataa[17] => mult_add_fk74:auto_generated.dataa[17]
dataa[18] => mult_add_fk74:auto_generated.dataa[18]
dataa[19] => mult_add_fk74:auto_generated.dataa[19]
dataa[20] => mult_add_fk74:auto_generated.dataa[20]
dataa[21] => mult_add_fk74:auto_generated.dataa[21]
dataa[22] => mult_add_fk74:auto_generated.dataa[22]
dataa[23] => mult_add_fk74:auto_generated.dataa[23]
datab[0] => mult_add_fk74:auto_generated.datab[0]
datab[1] => mult_add_fk74:auto_generated.datab[1]
datab[2] => mult_add_fk74:auto_generated.datab[2]
datab[3] => mult_add_fk74:auto_generated.datab[3]
datab[4] => mult_add_fk74:auto_generated.datab[4]
datab[5] => mult_add_fk74:auto_generated.datab[5]
datab[6] => mult_add_fk74:auto_generated.datab[6]
datab[7] => mult_add_fk74:auto_generated.datab[7]
datab[8] => mult_add_fk74:auto_generated.datab[8]
datab[9] => mult_add_fk74:auto_generated.datab[9]
datab[10] => mult_add_fk74:auto_generated.datab[10]
datab[11] => mult_add_fk74:auto_generated.datab[11]
datab[12] => mult_add_fk74:auto_generated.datab[12]
datab[13] => mult_add_fk74:auto_generated.datab[13]
datab[14] => mult_add_fk74:auto_generated.datab[14]
datab[15] => mult_add_fk74:auto_generated.datab[15]
datab[16] => mult_add_fk74:auto_generated.datab[16]
datab[17] => mult_add_fk74:auto_generated.datab[17]
datab[18] => mult_add_fk74:auto_generated.datab[18]
datab[19] => mult_add_fk74:auto_generated.datab[19]
datab[20] => mult_add_fk74:auto_generated.datab[20]
datab[21] => mult_add_fk74:auto_generated.datab[21]
datab[22] => mult_add_fk74:auto_generated.datab[22]
datab[23] => mult_add_fk74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_fk74:auto_generated.result[0]
result[1] <= mult_add_fk74:auto_generated.result[1]
result[2] <= mult_add_fk74:auto_generated.result[2]
result[3] <= mult_add_fk74:auto_generated.result[3]
result[4] <= mult_add_fk74:auto_generated.result[4]
result[5] <= mult_add_fk74:auto_generated.result[5]
result[6] <= mult_add_fk74:auto_generated.result[6]
result[7] <= mult_add_fk74:auto_generated.result[7]
result[8] <= mult_add_fk74:auto_generated.result[8]
result[9] <= mult_add_fk74:auto_generated.result[9]
result[10] <= mult_add_fk74:auto_generated.result[10]
result[11] <= mult_add_fk74:auto_generated.result[11]
result[12] <= mult_add_fk74:auto_generated.result[12]
result[13] <= mult_add_fk74:auto_generated.result[13]
result[14] <= mult_add_fk74:auto_generated.result[14]
result[15] <= mult_add_fk74:auto_generated.result[15]
result[16] <= mult_add_fk74:auto_generated.result[16]
result[17] <= mult_add_fk74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
aclr3 => ded_mult_1ba1:ded_mult1.aclr[3]
aclr3 => ded_mult_1ba1:ded_mult2.aclr[3]
aclr3 => ded_mult_3f91:ded_mult3.aclr[3]
aclr3 => dffe8a[17].IN0
clock0 => ded_mult_1ba1:ded_mult1.clock[0]
clock0 => ded_mult_1ba1:ded_mult2.clock[0]
clock0 => ded_mult_3f91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_1ba1:ded_mult1.dataa[0]
dataa[1] => ded_mult_1ba1:ded_mult1.dataa[1]
dataa[2] => ded_mult_1ba1:ded_mult1.dataa[2]
dataa[3] => ded_mult_1ba1:ded_mult1.dataa[3]
dataa[4] => ded_mult_1ba1:ded_mult1.dataa[4]
dataa[5] => ded_mult_1ba1:ded_mult1.dataa[5]
dataa[6] => ded_mult_1ba1:ded_mult1.dataa[6]
dataa[7] => ded_mult_1ba1:ded_mult1.dataa[7]
dataa[8] => ~NO_FANOUT~
dataa[9] => ~NO_FANOUT~
dataa[10] => ~NO_FANOUT~
dataa[11] => ~NO_FANOUT~
dataa[12] => ~NO_FANOUT~
dataa[13] => ~NO_FANOUT~
dataa[14] => ~NO_FANOUT~
dataa[15] => ~NO_FANOUT~
dataa[16] => ~NO_FANOUT~
dataa[17] => ~NO_FANOUT~
dataa[18] => ~NO_FANOUT~
dataa[19] => ~NO_FANOUT~
dataa[20] => ~NO_FANOUT~
dataa[21] => ~NO_FANOUT~
dataa[22] => ~NO_FANOUT~
dataa[23] => ~NO_FANOUT~
datab[0] => ded_mult_1ba1:ded_mult1.datab[0]
datab[1] => ded_mult_1ba1:ded_mult1.datab[1]
datab[2] => ded_mult_1ba1:ded_mult1.datab[2]
datab[3] => ded_mult_1ba1:ded_mult1.datab[3]
datab[4] => ded_mult_1ba1:ded_mult1.datab[4]
datab[5] => ded_mult_1ba1:ded_mult1.datab[5]
datab[6] => ded_mult_1ba1:ded_mult1.datab[6]
datab[7] => ded_mult_1ba1:ded_mult1.datab[7]
datab[8] => ded_mult_1ba1:ded_mult2.datab[0]
datab[9] => ded_mult_1ba1:ded_mult2.datab[1]
datab[10] => ded_mult_1ba1:ded_mult2.datab[2]
datab[11] => ded_mult_1ba1:ded_mult2.datab[3]
datab[12] => ded_mult_1ba1:ded_mult2.datab[4]
datab[13] => ded_mult_1ba1:ded_mult2.datab[5]
datab[14] => ded_mult_1ba1:ded_mult2.datab[6]
datab[15] => ded_mult_1ba1:ded_mult2.datab[7]
datab[16] => ded_mult_3f91:ded_mult3.datab[0]
datab[17] => ded_mult_3f91:ded_mult3.datab[1]
datab[18] => ded_mult_3f91:ded_mult3.datab[2]
datab[19] => ded_mult_3f91:ded_mult3.datab[3]
datab[20] => ded_mult_3f91:ded_mult3.datab[4]
datab[21] => ded_mult_3f91:ded_mult3.datab[5]
datab[22] => ded_mult_3f91:ded_mult3.datab[6]
datab[23] => ded_mult_3f91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult11.ACLR
aclr[3] => mac_out12.ACLR
clock[0] => mac_mult11.CLK
clock[0] => mac_out12.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult11.DATAA
dataa[1] => mac_mult11.DATAA1
dataa[2] => mac_mult11.DATAA2
dataa[3] => mac_mult11.DATAA3
dataa[4] => mac_mult11.DATAA4
dataa[5] => mac_mult11.DATAA5
dataa[6] => mac_mult11.DATAA6
dataa[7] => mac_mult11.DATAA7
datab[0] => mac_mult11.DATAB
datab[1] => mac_mult11.DATAB1
datab[2] => mac_mult11.DATAB2
datab[3] => mac_mult11.DATAB3
datab[4] => mac_mult11.DATAB4
datab[5] => mac_mult11.DATAB5
datab[6] => mac_mult11.DATAB6
datab[7] => mac_mult11.DATAB7
ena[0] => mac_mult11.ENA
ena[0] => mac_out12.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y1
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire6[0].IN1
dataa_0[1] => sub_wire6[1].IN1
dataa_0[2] => sub_wire6[2].IN1
dataa_0[3] => sub_wire6[3].IN1
dataa_0[4] => sub_wire6[4].IN1
dataa_0[5] => sub_wire6[5].IN1
dataa_0[6] => sub_wire6[6].IN1
dataa_0[7] => sub_wire6[7].IN1
datab_0[0] => sub_wire2[0].IN1
datab_0[1] => sub_wire2[1].IN1
datab_0[2] => sub_wire2[2].IN1
datab_0[3] => sub_wire2[3].IN1
datab_0[4] => sub_wire2[4].IN1
datab_0[5] => sub_wire2[5].IN1
datab_0[6] => sub_wire2[6].IN1
datab_0[7] => sub_wire2[7].IN1
datab_1[0] => sub_wire2[8].IN1
datab_1[1] => sub_wire2[9].IN1
datab_1[2] => sub_wire2[10].IN1
datab_1[3] => sub_wire2[11].IN1
datab_1[4] => sub_wire2[12].IN1
datab_1[5] => sub_wire2[13].IN1
datab_1[6] => sub_wire2[14].IN1
datab_1[7] => sub_wire2[15].IN1
datab_2[0] => sub_wire2[16].IN1
datab_2[1] => sub_wire2[17].IN1
datab_2[2] => sub_wire2[18].IN1
datab_2[3] => sub_wire2[19].IN1
datab_2[4] => sub_wire2[20].IN1
datab_2[5] => sub_wire2[21].IN1
datab_2[6] => sub_wire2[22].IN1
datab_2[7] => sub_wire2[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_fk74:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_fk74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_fk74:auto_generated.dataa[0]
dataa[1] => mult_add_fk74:auto_generated.dataa[1]
dataa[2] => mult_add_fk74:auto_generated.dataa[2]
dataa[3] => mult_add_fk74:auto_generated.dataa[3]
dataa[4] => mult_add_fk74:auto_generated.dataa[4]
dataa[5] => mult_add_fk74:auto_generated.dataa[5]
dataa[6] => mult_add_fk74:auto_generated.dataa[6]
dataa[7] => mult_add_fk74:auto_generated.dataa[7]
dataa[8] => mult_add_fk74:auto_generated.dataa[8]
dataa[9] => mult_add_fk74:auto_generated.dataa[9]
dataa[10] => mult_add_fk74:auto_generated.dataa[10]
dataa[11] => mult_add_fk74:auto_generated.dataa[11]
dataa[12] => mult_add_fk74:auto_generated.dataa[12]
dataa[13] => mult_add_fk74:auto_generated.dataa[13]
dataa[14] => mult_add_fk74:auto_generated.dataa[14]
dataa[15] => mult_add_fk74:auto_generated.dataa[15]
dataa[16] => mult_add_fk74:auto_generated.dataa[16]
dataa[17] => mult_add_fk74:auto_generated.dataa[17]
dataa[18] => mult_add_fk74:auto_generated.dataa[18]
dataa[19] => mult_add_fk74:auto_generated.dataa[19]
dataa[20] => mult_add_fk74:auto_generated.dataa[20]
dataa[21] => mult_add_fk74:auto_generated.dataa[21]
dataa[22] => mult_add_fk74:auto_generated.dataa[22]
dataa[23] => mult_add_fk74:auto_generated.dataa[23]
datab[0] => mult_add_fk74:auto_generated.datab[0]
datab[1] => mult_add_fk74:auto_generated.datab[1]
datab[2] => mult_add_fk74:auto_generated.datab[2]
datab[3] => mult_add_fk74:auto_generated.datab[3]
datab[4] => mult_add_fk74:auto_generated.datab[4]
datab[5] => mult_add_fk74:auto_generated.datab[5]
datab[6] => mult_add_fk74:auto_generated.datab[6]
datab[7] => mult_add_fk74:auto_generated.datab[7]
datab[8] => mult_add_fk74:auto_generated.datab[8]
datab[9] => mult_add_fk74:auto_generated.datab[9]
datab[10] => mult_add_fk74:auto_generated.datab[10]
datab[11] => mult_add_fk74:auto_generated.datab[11]
datab[12] => mult_add_fk74:auto_generated.datab[12]
datab[13] => mult_add_fk74:auto_generated.datab[13]
datab[14] => mult_add_fk74:auto_generated.datab[14]
datab[15] => mult_add_fk74:auto_generated.datab[15]
datab[16] => mult_add_fk74:auto_generated.datab[16]
datab[17] => mult_add_fk74:auto_generated.datab[17]
datab[18] => mult_add_fk74:auto_generated.datab[18]
datab[19] => mult_add_fk74:auto_generated.datab[19]
datab[20] => mult_add_fk74:auto_generated.datab[20]
datab[21] => mult_add_fk74:auto_generated.datab[21]
datab[22] => mult_add_fk74:auto_generated.datab[22]
datab[23] => mult_add_fk74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_fk74:auto_generated.result[0]
result[1] <= mult_add_fk74:auto_generated.result[1]
result[2] <= mult_add_fk74:auto_generated.result[2]
result[3] <= mult_add_fk74:auto_generated.result[3]
result[4] <= mult_add_fk74:auto_generated.result[4]
result[5] <= mult_add_fk74:auto_generated.result[5]
result[6] <= mult_add_fk74:auto_generated.result[6]
result[7] <= mult_add_fk74:auto_generated.result[7]
result[8] <= mult_add_fk74:auto_generated.result[8]
result[9] <= mult_add_fk74:auto_generated.result[9]
result[10] <= mult_add_fk74:auto_generated.result[10]
result[11] <= mult_add_fk74:auto_generated.result[11]
result[12] <= mult_add_fk74:auto_generated.result[12]
result[13] <= mult_add_fk74:auto_generated.result[13]
result[14] <= mult_add_fk74:auto_generated.result[14]
result[15] <= mult_add_fk74:auto_generated.result[15]
result[16] <= mult_add_fk74:auto_generated.result[16]
result[17] <= mult_add_fk74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
aclr3 => ded_mult_1ba1:ded_mult1.aclr[3]
aclr3 => ded_mult_1ba1:ded_mult2.aclr[3]
aclr3 => ded_mult_3f91:ded_mult3.aclr[3]
aclr3 => dffe8a[17].IN0
clock0 => ded_mult_1ba1:ded_mult1.clock[0]
clock0 => ded_mult_1ba1:ded_mult2.clock[0]
clock0 => ded_mult_3f91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_1ba1:ded_mult1.dataa[0]
dataa[1] => ded_mult_1ba1:ded_mult1.dataa[1]
dataa[2] => ded_mult_1ba1:ded_mult1.dataa[2]
dataa[3] => ded_mult_1ba1:ded_mult1.dataa[3]
dataa[4] => ded_mult_1ba1:ded_mult1.dataa[4]
dataa[5] => ded_mult_1ba1:ded_mult1.dataa[5]
dataa[6] => ded_mult_1ba1:ded_mult1.dataa[6]
dataa[7] => ded_mult_1ba1:ded_mult1.dataa[7]
dataa[8] => ~NO_FANOUT~
dataa[9] => ~NO_FANOUT~
dataa[10] => ~NO_FANOUT~
dataa[11] => ~NO_FANOUT~
dataa[12] => ~NO_FANOUT~
dataa[13] => ~NO_FANOUT~
dataa[14] => ~NO_FANOUT~
dataa[15] => ~NO_FANOUT~
dataa[16] => ~NO_FANOUT~
dataa[17] => ~NO_FANOUT~
dataa[18] => ~NO_FANOUT~
dataa[19] => ~NO_FANOUT~
dataa[20] => ~NO_FANOUT~
dataa[21] => ~NO_FANOUT~
dataa[22] => ~NO_FANOUT~
dataa[23] => ~NO_FANOUT~
datab[0] => ded_mult_1ba1:ded_mult1.datab[0]
datab[1] => ded_mult_1ba1:ded_mult1.datab[1]
datab[2] => ded_mult_1ba1:ded_mult1.datab[2]
datab[3] => ded_mult_1ba1:ded_mult1.datab[3]
datab[4] => ded_mult_1ba1:ded_mult1.datab[4]
datab[5] => ded_mult_1ba1:ded_mult1.datab[5]
datab[6] => ded_mult_1ba1:ded_mult1.datab[6]
datab[7] => ded_mult_1ba1:ded_mult1.datab[7]
datab[8] => ded_mult_1ba1:ded_mult2.datab[0]
datab[9] => ded_mult_1ba1:ded_mult2.datab[1]
datab[10] => ded_mult_1ba1:ded_mult2.datab[2]
datab[11] => ded_mult_1ba1:ded_mult2.datab[3]
datab[12] => ded_mult_1ba1:ded_mult2.datab[4]
datab[13] => ded_mult_1ba1:ded_mult2.datab[5]
datab[14] => ded_mult_1ba1:ded_mult2.datab[6]
datab[15] => ded_mult_1ba1:ded_mult2.datab[7]
datab[16] => ded_mult_3f91:ded_mult3.datab[0]
datab[17] => ded_mult_3f91:ded_mult3.datab[1]
datab[18] => ded_mult_3f91:ded_mult3.datab[2]
datab[19] => ded_mult_3f91:ded_mult3.datab[3]
datab[20] => ded_mult_3f91:ded_mult3.datab[4]
datab[21] => ded_mult_3f91:ded_mult3.datab[5]
datab[22] => ded_mult_3f91:ded_mult3.datab[6]
datab[23] => ded_mult_3f91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult11.ACLR
aclr[3] => mac_out12.ACLR
clock[0] => mac_mult11.CLK
clock[0] => mac_out12.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult11.DATAA
dataa[1] => mac_mult11.DATAA1
dataa[2] => mac_mult11.DATAA2
dataa[3] => mac_mult11.DATAA3
dataa[4] => mac_mult11.DATAA4
dataa[5] => mac_mult11.DATAA5
dataa[6] => mac_mult11.DATAA6
dataa[7] => mac_mult11.DATAA7
datab[0] => mac_mult11.DATAB
datab[1] => mac_mult11.DATAB1
datab[2] => mac_mult11.DATAB2
datab[3] => mac_mult11.DATAB3
datab[4] => mac_mult11.DATAB4
datab[5] => mac_mult11.DATAB5
datab[6] => mac_mult11.DATAB6
datab[7] => mac_mult11.DATAB7
ena[0] => mac_mult11.ENA
ena[0] => mac_out12.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y2
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire6[0].IN1
dataa_0[1] => sub_wire6[1].IN1
dataa_0[2] => sub_wire6[2].IN1
dataa_0[3] => sub_wire6[3].IN1
dataa_0[4] => sub_wire6[4].IN1
dataa_0[5] => sub_wire6[5].IN1
dataa_0[6] => sub_wire6[6].IN1
dataa_0[7] => sub_wire6[7].IN1
datab_0[0] => sub_wire2[0].IN1
datab_0[1] => sub_wire2[1].IN1
datab_0[2] => sub_wire2[2].IN1
datab_0[3] => sub_wire2[3].IN1
datab_0[4] => sub_wire2[4].IN1
datab_0[5] => sub_wire2[5].IN1
datab_0[6] => sub_wire2[6].IN1
datab_0[7] => sub_wire2[7].IN1
datab_1[0] => sub_wire2[8].IN1
datab_1[1] => sub_wire2[9].IN1
datab_1[2] => sub_wire2[10].IN1
datab_1[3] => sub_wire2[11].IN1
datab_1[4] => sub_wire2[12].IN1
datab_1[5] => sub_wire2[13].IN1
datab_1[6] => sub_wire2[14].IN1
datab_1[7] => sub_wire2[15].IN1
datab_2[0] => sub_wire2[16].IN1
datab_2[1] => sub_wire2[17].IN1
datab_2[2] => sub_wire2[18].IN1
datab_2[3] => sub_wire2[19].IN1
datab_2[4] => sub_wire2[20].IN1
datab_2[5] => sub_wire2[21].IN1
datab_2[6] => sub_wire2[22].IN1
datab_2[7] => sub_wire2[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_fk74:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_fk74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_fk74:auto_generated.dataa[0]
dataa[1] => mult_add_fk74:auto_generated.dataa[1]
dataa[2] => mult_add_fk74:auto_generated.dataa[2]
dataa[3] => mult_add_fk74:auto_generated.dataa[3]
dataa[4] => mult_add_fk74:auto_generated.dataa[4]
dataa[5] => mult_add_fk74:auto_generated.dataa[5]
dataa[6] => mult_add_fk74:auto_generated.dataa[6]
dataa[7] => mult_add_fk74:auto_generated.dataa[7]
dataa[8] => mult_add_fk74:auto_generated.dataa[8]
dataa[9] => mult_add_fk74:auto_generated.dataa[9]
dataa[10] => mult_add_fk74:auto_generated.dataa[10]
dataa[11] => mult_add_fk74:auto_generated.dataa[11]
dataa[12] => mult_add_fk74:auto_generated.dataa[12]
dataa[13] => mult_add_fk74:auto_generated.dataa[13]
dataa[14] => mult_add_fk74:auto_generated.dataa[14]
dataa[15] => mult_add_fk74:auto_generated.dataa[15]
dataa[16] => mult_add_fk74:auto_generated.dataa[16]
dataa[17] => mult_add_fk74:auto_generated.dataa[17]
dataa[18] => mult_add_fk74:auto_generated.dataa[18]
dataa[19] => mult_add_fk74:auto_generated.dataa[19]
dataa[20] => mult_add_fk74:auto_generated.dataa[20]
dataa[21] => mult_add_fk74:auto_generated.dataa[21]
dataa[22] => mult_add_fk74:auto_generated.dataa[22]
dataa[23] => mult_add_fk74:auto_generated.dataa[23]
datab[0] => mult_add_fk74:auto_generated.datab[0]
datab[1] => mult_add_fk74:auto_generated.datab[1]
datab[2] => mult_add_fk74:auto_generated.datab[2]
datab[3] => mult_add_fk74:auto_generated.datab[3]
datab[4] => mult_add_fk74:auto_generated.datab[4]
datab[5] => mult_add_fk74:auto_generated.datab[5]
datab[6] => mult_add_fk74:auto_generated.datab[6]
datab[7] => mult_add_fk74:auto_generated.datab[7]
datab[8] => mult_add_fk74:auto_generated.datab[8]
datab[9] => mult_add_fk74:auto_generated.datab[9]
datab[10] => mult_add_fk74:auto_generated.datab[10]
datab[11] => mult_add_fk74:auto_generated.datab[11]
datab[12] => mult_add_fk74:auto_generated.datab[12]
datab[13] => mult_add_fk74:auto_generated.datab[13]
datab[14] => mult_add_fk74:auto_generated.datab[14]
datab[15] => mult_add_fk74:auto_generated.datab[15]
datab[16] => mult_add_fk74:auto_generated.datab[16]
datab[17] => mult_add_fk74:auto_generated.datab[17]
datab[18] => mult_add_fk74:auto_generated.datab[18]
datab[19] => mult_add_fk74:auto_generated.datab[19]
datab[20] => mult_add_fk74:auto_generated.datab[20]
datab[21] => mult_add_fk74:auto_generated.datab[21]
datab[22] => mult_add_fk74:auto_generated.datab[22]
datab[23] => mult_add_fk74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_fk74:auto_generated.result[0]
result[1] <= mult_add_fk74:auto_generated.result[1]
result[2] <= mult_add_fk74:auto_generated.result[2]
result[3] <= mult_add_fk74:auto_generated.result[3]
result[4] <= mult_add_fk74:auto_generated.result[4]
result[5] <= mult_add_fk74:auto_generated.result[5]
result[6] <= mult_add_fk74:auto_generated.result[6]
result[7] <= mult_add_fk74:auto_generated.result[7]
result[8] <= mult_add_fk74:auto_generated.result[8]
result[9] <= mult_add_fk74:auto_generated.result[9]
result[10] <= mult_add_fk74:auto_generated.result[10]
result[11] <= mult_add_fk74:auto_generated.result[11]
result[12] <= mult_add_fk74:auto_generated.result[12]
result[13] <= mult_add_fk74:auto_generated.result[13]
result[14] <= mult_add_fk74:auto_generated.result[14]
result[15] <= mult_add_fk74:auto_generated.result[15]
result[16] <= mult_add_fk74:auto_generated.result[16]
result[17] <= mult_add_fk74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
aclr3 => ded_mult_1ba1:ded_mult1.aclr[3]
aclr3 => ded_mult_1ba1:ded_mult2.aclr[3]
aclr3 => ded_mult_3f91:ded_mult3.aclr[3]
aclr3 => dffe8a[17].IN0
clock0 => ded_mult_1ba1:ded_mult1.clock[0]
clock0 => ded_mult_1ba1:ded_mult2.clock[0]
clock0 => ded_mult_3f91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_1ba1:ded_mult1.dataa[0]
dataa[1] => ded_mult_1ba1:ded_mult1.dataa[1]
dataa[2] => ded_mult_1ba1:ded_mult1.dataa[2]
dataa[3] => ded_mult_1ba1:ded_mult1.dataa[3]
dataa[4] => ded_mult_1ba1:ded_mult1.dataa[4]
dataa[5] => ded_mult_1ba1:ded_mult1.dataa[5]
dataa[6] => ded_mult_1ba1:ded_mult1.dataa[6]
dataa[7] => ded_mult_1ba1:ded_mult1.dataa[7]
dataa[8] => ~NO_FANOUT~
dataa[9] => ~NO_FANOUT~
dataa[10] => ~NO_FANOUT~
dataa[11] => ~NO_FANOUT~
dataa[12] => ~NO_FANOUT~
dataa[13] => ~NO_FANOUT~
dataa[14] => ~NO_FANOUT~
dataa[15] => ~NO_FANOUT~
dataa[16] => ~NO_FANOUT~
dataa[17] => ~NO_FANOUT~
dataa[18] => ~NO_FANOUT~
dataa[19] => ~NO_FANOUT~
dataa[20] => ~NO_FANOUT~
dataa[21] => ~NO_FANOUT~
dataa[22] => ~NO_FANOUT~
dataa[23] => ~NO_FANOUT~
datab[0] => ded_mult_1ba1:ded_mult1.datab[0]
datab[1] => ded_mult_1ba1:ded_mult1.datab[1]
datab[2] => ded_mult_1ba1:ded_mult1.datab[2]
datab[3] => ded_mult_1ba1:ded_mult1.datab[3]
datab[4] => ded_mult_1ba1:ded_mult1.datab[4]
datab[5] => ded_mult_1ba1:ded_mult1.datab[5]
datab[6] => ded_mult_1ba1:ded_mult1.datab[6]
datab[7] => ded_mult_1ba1:ded_mult1.datab[7]
datab[8] => ded_mult_1ba1:ded_mult2.datab[0]
datab[9] => ded_mult_1ba1:ded_mult2.datab[1]
datab[10] => ded_mult_1ba1:ded_mult2.datab[2]
datab[11] => ded_mult_1ba1:ded_mult2.datab[3]
datab[12] => ded_mult_1ba1:ded_mult2.datab[4]
datab[13] => ded_mult_1ba1:ded_mult2.datab[5]
datab[14] => ded_mult_1ba1:ded_mult2.datab[6]
datab[15] => ded_mult_1ba1:ded_mult2.datab[7]
datab[16] => ded_mult_3f91:ded_mult3.datab[0]
datab[17] => ded_mult_3f91:ded_mult3.datab[1]
datab[18] => ded_mult_3f91:ded_mult3.datab[2]
datab[19] => ded_mult_3f91:ded_mult3.datab[3]
datab[20] => ded_mult_3f91:ded_mult3.datab[4]
datab[21] => ded_mult_3f91:ded_mult3.datab[5]
datab[22] => ded_mult_3f91:ded_mult3.datab[6]
datab[23] => ded_mult_3f91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult11.ACLR
aclr[3] => mac_out12.ACLR
clock[0] => mac_mult11.CLK
clock[0] => mac_out12.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult11.DATAA
dataa[1] => mac_mult11.DATAA1
dataa[2] => mac_mult11.DATAA2
dataa[3] => mac_mult11.DATAA3
dataa[4] => mac_mult11.DATAA4
dataa[5] => mac_mult11.DATAA5
dataa[6] => mac_mult11.DATAA6
dataa[7] => mac_mult11.DATAA7
datab[0] => mac_mult11.DATAB
datab[1] => mac_mult11.DATAB1
datab[2] => mac_mult11.DATAB2
datab[3] => mac_mult11.DATAB3
datab[4] => mac_mult11.DATAB4
datab[5] => mac_mult11.DATAB5
datab[6] => mac_mult11.DATAB6
datab[7] => mac_mult11.DATAB7
ena[0] => mac_mult11.ENA
ena[0] => mac_out12.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|uart_sdram_tft_sobel|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|PA_3:pa0
clock => clock.IN1
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data1x[0] => sub_wire2[18].IN1
data1x[1] => sub_wire2[19].IN1
data1x[2] => sub_wire2[20].IN1
data1x[3] => sub_wire2[21].IN1
data1x[4] => sub_wire2[22].IN1
data1x[5] => sub_wire2[23].IN1
data1x[6] => sub_wire2[24].IN1
data1x[7] => sub_wire2[25].IN1
data1x[8] => sub_wire2[26].IN1
data1x[9] => sub_wire2[27].IN1
data1x[10] => sub_wire2[28].IN1
data1x[11] => sub_wire2[29].IN1
data1x[12] => sub_wire2[30].IN1
data1x[13] => sub_wire2[31].IN1
data1x[14] => sub_wire2[32].IN1
data1x[15] => sub_wire2[33].IN1
data1x[16] => sub_wire2[34].IN1
data1x[17] => sub_wire2[35].IN1
data2x[0] => sub_wire2[36].IN1
data2x[1] => sub_wire2[37].IN1
data2x[2] => sub_wire2[38].IN1
data2x[3] => sub_wire2[39].IN1
data2x[4] => sub_wire2[40].IN1
data2x[5] => sub_wire2[41].IN1
data2x[6] => sub_wire2[42].IN1
data2x[7] => sub_wire2[43].IN1
data2x[8] => sub_wire2[44].IN1
data2x[9] => sub_wire2[45].IN1
data2x[10] => sub_wire2[46].IN1
data2x[11] => sub_wire2[47].IN1
data2x[12] => sub_wire2[48].IN1
data2x[13] => sub_wire2[49].IN1
data2x[14] => sub_wire2[50].IN1
data2x[15] => sub_wire2[51].IN1
data2x[16] => sub_wire2[52].IN1
data2x[17] => sub_wire2[53].IN1
result[0] <= parallel_add:parallel_add_component.result
result[1] <= parallel_add:parallel_add_component.result
result[2] <= parallel_add:parallel_add_component.result
result[3] <= parallel_add:parallel_add_component.result
result[4] <= parallel_add:parallel_add_component.result
result[5] <= parallel_add:parallel_add_component.result
result[6] <= parallel_add:parallel_add_component.result
result[7] <= parallel_add:parallel_add_component.result
result[8] <= parallel_add:parallel_add_component.result
result[9] <= parallel_add:parallel_add_component.result
result[10] <= parallel_add:parallel_add_component.result
result[11] <= parallel_add:parallel_add_component.result
result[12] <= parallel_add:parallel_add_component.result
result[13] <= parallel_add:parallel_add_component.result
result[14] <= parallel_add:parallel_add_component.result
result[15] <= parallel_add:parallel_add_component.result
result[16] <= parallel_add:parallel_add_component.result
result[17] <= parallel_add:parallel_add_component.result
result[18] <= parallel_add:parallel_add_component.result
result[19] <= parallel_add:parallel_add_component.result


|uart_sdram_tft_sobel|sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component
data[0][0] => par_add_n9f:auto_generated.data[0]
data[0][1] => par_add_n9f:auto_generated.data[1]
data[0][2] => par_add_n9f:auto_generated.data[2]
data[0][3] => par_add_n9f:auto_generated.data[3]
data[0][4] => par_add_n9f:auto_generated.data[4]
data[0][5] => par_add_n9f:auto_generated.data[5]
data[0][6] => par_add_n9f:auto_generated.data[6]
data[0][7] => par_add_n9f:auto_generated.data[7]
data[0][8] => par_add_n9f:auto_generated.data[8]
data[0][9] => par_add_n9f:auto_generated.data[9]
data[0][10] => par_add_n9f:auto_generated.data[10]
data[0][11] => par_add_n9f:auto_generated.data[11]
data[0][12] => par_add_n9f:auto_generated.data[12]
data[0][13] => par_add_n9f:auto_generated.data[13]
data[0][14] => par_add_n9f:auto_generated.data[14]
data[0][15] => par_add_n9f:auto_generated.data[15]
data[0][16] => par_add_n9f:auto_generated.data[16]
data[0][17] => par_add_n9f:auto_generated.data[17]
data[1][0] => par_add_n9f:auto_generated.data[18]
data[1][1] => par_add_n9f:auto_generated.data[19]
data[1][2] => par_add_n9f:auto_generated.data[20]
data[1][3] => par_add_n9f:auto_generated.data[21]
data[1][4] => par_add_n9f:auto_generated.data[22]
data[1][5] => par_add_n9f:auto_generated.data[23]
data[1][6] => par_add_n9f:auto_generated.data[24]
data[1][7] => par_add_n9f:auto_generated.data[25]
data[1][8] => par_add_n9f:auto_generated.data[26]
data[1][9] => par_add_n9f:auto_generated.data[27]
data[1][10] => par_add_n9f:auto_generated.data[28]
data[1][11] => par_add_n9f:auto_generated.data[29]
data[1][12] => par_add_n9f:auto_generated.data[30]
data[1][13] => par_add_n9f:auto_generated.data[31]
data[1][14] => par_add_n9f:auto_generated.data[32]
data[1][15] => par_add_n9f:auto_generated.data[33]
data[1][16] => par_add_n9f:auto_generated.data[34]
data[1][17] => par_add_n9f:auto_generated.data[35]
data[2][0] => par_add_n9f:auto_generated.data[36]
data[2][1] => par_add_n9f:auto_generated.data[37]
data[2][2] => par_add_n9f:auto_generated.data[38]
data[2][3] => par_add_n9f:auto_generated.data[39]
data[2][4] => par_add_n9f:auto_generated.data[40]
data[2][5] => par_add_n9f:auto_generated.data[41]
data[2][6] => par_add_n9f:auto_generated.data[42]
data[2][7] => par_add_n9f:auto_generated.data[43]
data[2][8] => par_add_n9f:auto_generated.data[44]
data[2][9] => par_add_n9f:auto_generated.data[45]
data[2][10] => par_add_n9f:auto_generated.data[46]
data[2][11] => par_add_n9f:auto_generated.data[47]
data[2][12] => par_add_n9f:auto_generated.data[48]
data[2][13] => par_add_n9f:auto_generated.data[49]
data[2][14] => par_add_n9f:auto_generated.data[50]
data[2][15] => par_add_n9f:auto_generated.data[51]
data[2][16] => par_add_n9f:auto_generated.data[52]
data[2][17] => par_add_n9f:auto_generated.data[53]
clock => par_add_n9f:auto_generated.clock
clken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
result[0] <= par_add_n9f:auto_generated.result[0]
result[1] <= par_add_n9f:auto_generated.result[1]
result[2] <= par_add_n9f:auto_generated.result[2]
result[3] <= par_add_n9f:auto_generated.result[3]
result[4] <= par_add_n9f:auto_generated.result[4]
result[5] <= par_add_n9f:auto_generated.result[5]
result[6] <= par_add_n9f:auto_generated.result[6]
result[7] <= par_add_n9f:auto_generated.result[7]
result[8] <= par_add_n9f:auto_generated.result[8]
result[9] <= par_add_n9f:auto_generated.result[9]
result[10] <= par_add_n9f:auto_generated.result[10]
result[11] <= par_add_n9f:auto_generated.result[11]
result[12] <= par_add_n9f:auto_generated.result[12]
result[13] <= par_add_n9f:auto_generated.result[13]
result[14] <= par_add_n9f:auto_generated.result[14]
result[15] <= par_add_n9f:auto_generated.result[15]
result[16] <= par_add_n9f:auto_generated.result[16]
result[17] <= par_add_n9f:auto_generated.result[17]
result[18] <= par_add_n9f:auto_generated.result[18]
result[19] <= par_add_n9f:auto_generated.result[19]


|uart_sdram_tft_sobel|sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
data[0] => dffe1.DATAIN
data[1] => dffe3.DATAIN
data[2] => dffe5.DATAIN
data[3] => dffe7.DATAIN
data[4] => dffe9.DATAIN
data[5] => dffe11.DATAIN
data[6] => dffe13.DATAIN
data[7] => dffe15.DATAIN
data[8] => dffe17.DATAIN
data[9] => dffe19.DATAIN
data[10] => dffe21.DATAIN
data[11] => dffe23.DATAIN
data[12] => dffe25.DATAIN
data[13] => dffe27.DATAIN
data[14] => dffe29.DATAIN
data[15] => dffe31.DATAIN
data[16] => dffe33.DATAIN
data[17] => sft51a[0].IN0
data[18] => sft43a[0].DATAIN
data[19] => sft43a[1].DATAIN
data[20] => sft43a[2].DATAIN
data[21] => sft43a[3].DATAIN
data[22] => sft43a[4].DATAIN
data[23] => sft43a[5].DATAIN
data[24] => sft43a[6].DATAIN
data[25] => sft43a[7].DATAIN
data[26] => sft43a[8].DATAIN
data[27] => sft43a[9].DATAIN
data[28] => sft43a[10].DATAIN
data[29] => sft43a[11].DATAIN
data[30] => sft43a[12].DATAIN
data[31] => sft43a[13].DATAIN
data[32] => sft43a[14].DATAIN
data[33] => sft43a[15].DATAIN
data[34] => sft43a[16].DATAIN
data[35] => sft43a[17].IN0
data[36] => sft42a[0].DATAIN
data[37] => sft42a[1].DATAIN
data[38] => sft42a[2].DATAIN
data[39] => sft42a[3].DATAIN
data[40] => sft42a[4].DATAIN
data[41] => sft42a[5].DATAIN
data[42] => sft42a[6].DATAIN
data[43] => sft42a[7].DATAIN
data[44] => sft42a[8].DATAIN
data[45] => sft42a[9].DATAIN
data[46] => sft42a[10].DATAIN
data[47] => sft42a[11].DATAIN
data[48] => sft42a[12].DATAIN
data[49] => sft42a[13].DATAIN
data[50] => sft42a[14].DATAIN
data[51] => sft42a[15].DATAIN
data[52] => sft42a[16].DATAIN
data[53] => sft42a[17].IN0
result[0] <= sft48a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft48a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft48a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft48a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft48a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft48a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft48a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft48a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft48a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft48a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft48a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft48a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft48a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft48a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft48a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft48a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft48a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft48a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft48a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft48a[19].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|PA_3:pa1
clock => clock.IN1
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data1x[0] => sub_wire2[18].IN1
data1x[1] => sub_wire2[19].IN1
data1x[2] => sub_wire2[20].IN1
data1x[3] => sub_wire2[21].IN1
data1x[4] => sub_wire2[22].IN1
data1x[5] => sub_wire2[23].IN1
data1x[6] => sub_wire2[24].IN1
data1x[7] => sub_wire2[25].IN1
data1x[8] => sub_wire2[26].IN1
data1x[9] => sub_wire2[27].IN1
data1x[10] => sub_wire2[28].IN1
data1x[11] => sub_wire2[29].IN1
data1x[12] => sub_wire2[30].IN1
data1x[13] => sub_wire2[31].IN1
data1x[14] => sub_wire2[32].IN1
data1x[15] => sub_wire2[33].IN1
data1x[16] => sub_wire2[34].IN1
data1x[17] => sub_wire2[35].IN1
data2x[0] => sub_wire2[36].IN1
data2x[1] => sub_wire2[37].IN1
data2x[2] => sub_wire2[38].IN1
data2x[3] => sub_wire2[39].IN1
data2x[4] => sub_wire2[40].IN1
data2x[5] => sub_wire2[41].IN1
data2x[6] => sub_wire2[42].IN1
data2x[7] => sub_wire2[43].IN1
data2x[8] => sub_wire2[44].IN1
data2x[9] => sub_wire2[45].IN1
data2x[10] => sub_wire2[46].IN1
data2x[11] => sub_wire2[47].IN1
data2x[12] => sub_wire2[48].IN1
data2x[13] => sub_wire2[49].IN1
data2x[14] => sub_wire2[50].IN1
data2x[15] => sub_wire2[51].IN1
data2x[16] => sub_wire2[52].IN1
data2x[17] => sub_wire2[53].IN1
result[0] <= parallel_add:parallel_add_component.result
result[1] <= parallel_add:parallel_add_component.result
result[2] <= parallel_add:parallel_add_component.result
result[3] <= parallel_add:parallel_add_component.result
result[4] <= parallel_add:parallel_add_component.result
result[5] <= parallel_add:parallel_add_component.result
result[6] <= parallel_add:parallel_add_component.result
result[7] <= parallel_add:parallel_add_component.result
result[8] <= parallel_add:parallel_add_component.result
result[9] <= parallel_add:parallel_add_component.result
result[10] <= parallel_add:parallel_add_component.result
result[11] <= parallel_add:parallel_add_component.result
result[12] <= parallel_add:parallel_add_component.result
result[13] <= parallel_add:parallel_add_component.result
result[14] <= parallel_add:parallel_add_component.result
result[15] <= parallel_add:parallel_add_component.result
result[16] <= parallel_add:parallel_add_component.result
result[17] <= parallel_add:parallel_add_component.result
result[18] <= parallel_add:parallel_add_component.result
result[19] <= parallel_add:parallel_add_component.result


|uart_sdram_tft_sobel|sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component
data[0][0] => par_add_n9f:auto_generated.data[0]
data[0][1] => par_add_n9f:auto_generated.data[1]
data[0][2] => par_add_n9f:auto_generated.data[2]
data[0][3] => par_add_n9f:auto_generated.data[3]
data[0][4] => par_add_n9f:auto_generated.data[4]
data[0][5] => par_add_n9f:auto_generated.data[5]
data[0][6] => par_add_n9f:auto_generated.data[6]
data[0][7] => par_add_n9f:auto_generated.data[7]
data[0][8] => par_add_n9f:auto_generated.data[8]
data[0][9] => par_add_n9f:auto_generated.data[9]
data[0][10] => par_add_n9f:auto_generated.data[10]
data[0][11] => par_add_n9f:auto_generated.data[11]
data[0][12] => par_add_n9f:auto_generated.data[12]
data[0][13] => par_add_n9f:auto_generated.data[13]
data[0][14] => par_add_n9f:auto_generated.data[14]
data[0][15] => par_add_n9f:auto_generated.data[15]
data[0][16] => par_add_n9f:auto_generated.data[16]
data[0][17] => par_add_n9f:auto_generated.data[17]
data[1][0] => par_add_n9f:auto_generated.data[18]
data[1][1] => par_add_n9f:auto_generated.data[19]
data[1][2] => par_add_n9f:auto_generated.data[20]
data[1][3] => par_add_n9f:auto_generated.data[21]
data[1][4] => par_add_n9f:auto_generated.data[22]
data[1][5] => par_add_n9f:auto_generated.data[23]
data[1][6] => par_add_n9f:auto_generated.data[24]
data[1][7] => par_add_n9f:auto_generated.data[25]
data[1][8] => par_add_n9f:auto_generated.data[26]
data[1][9] => par_add_n9f:auto_generated.data[27]
data[1][10] => par_add_n9f:auto_generated.data[28]
data[1][11] => par_add_n9f:auto_generated.data[29]
data[1][12] => par_add_n9f:auto_generated.data[30]
data[1][13] => par_add_n9f:auto_generated.data[31]
data[1][14] => par_add_n9f:auto_generated.data[32]
data[1][15] => par_add_n9f:auto_generated.data[33]
data[1][16] => par_add_n9f:auto_generated.data[34]
data[1][17] => par_add_n9f:auto_generated.data[35]
data[2][0] => par_add_n9f:auto_generated.data[36]
data[2][1] => par_add_n9f:auto_generated.data[37]
data[2][2] => par_add_n9f:auto_generated.data[38]
data[2][3] => par_add_n9f:auto_generated.data[39]
data[2][4] => par_add_n9f:auto_generated.data[40]
data[2][5] => par_add_n9f:auto_generated.data[41]
data[2][6] => par_add_n9f:auto_generated.data[42]
data[2][7] => par_add_n9f:auto_generated.data[43]
data[2][8] => par_add_n9f:auto_generated.data[44]
data[2][9] => par_add_n9f:auto_generated.data[45]
data[2][10] => par_add_n9f:auto_generated.data[46]
data[2][11] => par_add_n9f:auto_generated.data[47]
data[2][12] => par_add_n9f:auto_generated.data[48]
data[2][13] => par_add_n9f:auto_generated.data[49]
data[2][14] => par_add_n9f:auto_generated.data[50]
data[2][15] => par_add_n9f:auto_generated.data[51]
data[2][16] => par_add_n9f:auto_generated.data[52]
data[2][17] => par_add_n9f:auto_generated.data[53]
clock => par_add_n9f:auto_generated.clock
clken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
result[0] <= par_add_n9f:auto_generated.result[0]
result[1] <= par_add_n9f:auto_generated.result[1]
result[2] <= par_add_n9f:auto_generated.result[2]
result[3] <= par_add_n9f:auto_generated.result[3]
result[4] <= par_add_n9f:auto_generated.result[4]
result[5] <= par_add_n9f:auto_generated.result[5]
result[6] <= par_add_n9f:auto_generated.result[6]
result[7] <= par_add_n9f:auto_generated.result[7]
result[8] <= par_add_n9f:auto_generated.result[8]
result[9] <= par_add_n9f:auto_generated.result[9]
result[10] <= par_add_n9f:auto_generated.result[10]
result[11] <= par_add_n9f:auto_generated.result[11]
result[12] <= par_add_n9f:auto_generated.result[12]
result[13] <= par_add_n9f:auto_generated.result[13]
result[14] <= par_add_n9f:auto_generated.result[14]
result[15] <= par_add_n9f:auto_generated.result[15]
result[16] <= par_add_n9f:auto_generated.result[16]
result[17] <= par_add_n9f:auto_generated.result[17]
result[18] <= par_add_n9f:auto_generated.result[18]
result[19] <= par_add_n9f:auto_generated.result[19]


|uart_sdram_tft_sobel|sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
data[0] => dffe1.DATAIN
data[1] => dffe3.DATAIN
data[2] => dffe5.DATAIN
data[3] => dffe7.DATAIN
data[4] => dffe9.DATAIN
data[5] => dffe11.DATAIN
data[6] => dffe13.DATAIN
data[7] => dffe15.DATAIN
data[8] => dffe17.DATAIN
data[9] => dffe19.DATAIN
data[10] => dffe21.DATAIN
data[11] => dffe23.DATAIN
data[12] => dffe25.DATAIN
data[13] => dffe27.DATAIN
data[14] => dffe29.DATAIN
data[15] => dffe31.DATAIN
data[16] => dffe33.DATAIN
data[17] => sft51a[0].IN0
data[18] => sft43a[0].DATAIN
data[19] => sft43a[1].DATAIN
data[20] => sft43a[2].DATAIN
data[21] => sft43a[3].DATAIN
data[22] => sft43a[4].DATAIN
data[23] => sft43a[5].DATAIN
data[24] => sft43a[6].DATAIN
data[25] => sft43a[7].DATAIN
data[26] => sft43a[8].DATAIN
data[27] => sft43a[9].DATAIN
data[28] => sft43a[10].DATAIN
data[29] => sft43a[11].DATAIN
data[30] => sft43a[12].DATAIN
data[31] => sft43a[13].DATAIN
data[32] => sft43a[14].DATAIN
data[33] => sft43a[15].DATAIN
data[34] => sft43a[16].DATAIN
data[35] => sft43a[17].IN0
data[36] => sft42a[0].DATAIN
data[37] => sft42a[1].DATAIN
data[38] => sft42a[2].DATAIN
data[39] => sft42a[3].DATAIN
data[40] => sft42a[4].DATAIN
data[41] => sft42a[5].DATAIN
data[42] => sft42a[6].DATAIN
data[43] => sft42a[7].DATAIN
data[44] => sft42a[8].DATAIN
data[45] => sft42a[9].DATAIN
data[46] => sft42a[10].DATAIN
data[47] => sft42a[11].DATAIN
data[48] => sft42a[12].DATAIN
data[49] => sft42a[13].DATAIN
data[50] => sft42a[14].DATAIN
data[51] => sft42a[15].DATAIN
data[52] => sft42a[16].DATAIN
data[53] => sft42a[17].IN0
result[0] <= sft48a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft48a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft48a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft48a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft48a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft48a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft48a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft48a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft48a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft48a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft48a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft48a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft48a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft48a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft48a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft48a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft48a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft48a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft48a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft48a[19].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0
clk => clk.IN1
radical[0] => radical[0].IN1
radical[1] => radical[1].IN1
radical[2] => radical[2].IN1
radical[3] => radical[3].IN1
radical[4] => radical[4].IN1
radical[5] => radical[5].IN1
radical[6] => radical[6].IN1
radical[7] => radical[7].IN1
radical[8] => radical[8].IN1
radical[9] => radical[9].IN1
radical[10] => radical[10].IN1
radical[11] => radical[11].IN1
radical[12] => radical[12].IN1
radical[13] => radical[13].IN1
radical[14] => radical[14].IN1
radical[15] => radical[15].IN1
radical[16] => radical[16].IN1
radical[17] => radical[17].IN1
radical[18] => radical[18].IN1
radical[19] => radical[19].IN1
radical[20] => radical[20].IN1
radical[21] => radical[21].IN1
radical[22] => radical[22].IN1
radical[23] => radical[23].IN1
radical[24] => radical[24].IN1
radical[25] => radical[25].IN1
radical[26] => radical[26].IN1
radical[27] => radical[27].IN1
radical[28] => radical[28].IN1
radical[29] => radical[29].IN1
radical[30] => radical[30].IN1
radical[31] => radical[31].IN1
q[0] <= altsqrt:ALTSQRT_component.q
q[1] <= altsqrt:ALTSQRT_component.q
q[2] <= altsqrt:ALTSQRT_component.q
q[3] <= altsqrt:ALTSQRT_component.q
q[4] <= altsqrt:ALTSQRT_component.q
q[5] <= altsqrt:ALTSQRT_component.q
q[6] <= altsqrt:ALTSQRT_component.q
q[7] <= altsqrt:ALTSQRT_component.q
q[8] <= altsqrt:ALTSQRT_component.q
q[9] <= altsqrt:ALTSQRT_component.q
q[10] <= altsqrt:ALTSQRT_component.q
q[11] <= altsqrt:ALTSQRT_component.q
q[12] <= altsqrt:ALTSQRT_component.q
q[13] <= altsqrt:ALTSQRT_component.q
q[14] <= altsqrt:ALTSQRT_component.q
q[15] <= altsqrt:ALTSQRT_component.q
remainder[0] <= altsqrt:ALTSQRT_component.remainder
remainder[1] <= altsqrt:ALTSQRT_component.remainder
remainder[2] <= altsqrt:ALTSQRT_component.remainder
remainder[3] <= altsqrt:ALTSQRT_component.remainder
remainder[4] <= altsqrt:ALTSQRT_component.remainder
remainder[5] <= altsqrt:ALTSQRT_component.remainder
remainder[6] <= altsqrt:ALTSQRT_component.remainder
remainder[7] <= altsqrt:ALTSQRT_component.remainder
remainder[8] <= altsqrt:ALTSQRT_component.remainder
remainder[9] <= altsqrt:ALTSQRT_component.remainder
remainder[10] <= altsqrt:ALTSQRT_component.remainder
remainder[11] <= altsqrt:ALTSQRT_component.remainder
remainder[12] <= altsqrt:ALTSQRT_component.remainder
remainder[13] <= altsqrt:ALTSQRT_component.remainder
remainder[14] <= altsqrt:ALTSQRT_component.remainder
remainder[15] <= altsqrt:ALTSQRT_component.remainder
remainder[16] <= altsqrt:ALTSQRT_component.remainder


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component
radical[0] => dffpipe:a_delay.d[0]
radical[1] => dffpipe:a_delay.d[1]
radical[2] => dffpipe:a_delay.d[2]
radical[3] => dffpipe:a_delay.d[3]
radical[4] => dffpipe:a_delay.d[4]
radical[5] => dffpipe:a_delay.d[5]
radical[6] => dffpipe:a_delay.d[6]
radical[7] => dffpipe:a_delay.d[7]
radical[8] => dffpipe:a_delay.d[8]
radical[9] => dffpipe:a_delay.d[9]
radical[10] => dffpipe:a_delay.d[10]
radical[11] => dffpipe:a_delay.d[11]
radical[12] => dffpipe:a_delay.d[12]
radical[13] => dffpipe:a_delay.d[13]
radical[14] => dffpipe:a_delay.d[14]
radical[15] => dffpipe:a_delay.d[15]
radical[16] => dffpipe:a_delay.d[16]
radical[17] => dffpipe:a_delay.d[17]
radical[18] => dffpipe:a_delay.d[18]
radical[19] => dffpipe:a_delay.d[19]
radical[20] => dffpipe:a_delay.d[20]
radical[21] => dffpipe:a_delay.d[21]
radical[22] => dffpipe:a_delay.d[22]
radical[23] => dffpipe:a_delay.d[23]
radical[24] => dffpipe:a_delay.d[24]
radical[25] => dffpipe:a_delay.d[25]
radical[26] => dffpipe:a_delay.d[26]
radical[27] => dffpipe:a_delay.d[27]
radical[28] => dffpipe:a_delay.d[28]
radical[29] => dffpipe:a_delay.d[29]
radical[30] => dffpipe:a_delay.d[30]
radical[31] => dffpipe:a_delay.d[31]
clk => dffpipe:b_dffe[15].clock
clk => dffpipe:b_dffe[14].clock
clk => dffpipe:b_dffe[13].clock
clk => dffpipe:b_dffe[12].clock
clk => dffpipe:b_dffe[11].clock
clk => dffpipe:b_dffe[10].clock
clk => dffpipe:b_dffe[9].clock
clk => dffpipe:b_dffe[8].clock
clk => dffpipe:b_dffe[7].clock
clk => dffpipe:b_dffe[6].clock
clk => dffpipe:b_dffe[5].clock
clk => dffpipe:b_dffe[4].clock
clk => dffpipe:b_dffe[3].clock
clk => dffpipe:b_dffe[2].clock
clk => dffpipe:b_dffe[1].clock
clk => dffpipe:b_dffe[0].clock
clk => dffpipe:r_dffe[15].clock
clk => dffpipe:r_dffe[14].clock
clk => dffpipe:r_dffe[13].clock
clk => dffpipe:r_dffe[12].clock
clk => dffpipe:r_dffe[11].clock
clk => dffpipe:r_dffe[10].clock
clk => dffpipe:r_dffe[9].clock
clk => dffpipe:r_dffe[8].clock
clk => dffpipe:r_dffe[7].clock
clk => dffpipe:r_dffe[6].clock
clk => dffpipe:r_dffe[5].clock
clk => dffpipe:r_dffe[4].clock
clk => dffpipe:r_dffe[3].clock
clk => dffpipe:r_dffe[2].clock
clk => dffpipe:r_dffe[1].clock
clk => dffpipe:r_dffe[0].clock
clk => dffpipe:a_delay.clock
clk => dffpipe:q_final_dff.clock
clk => dffpipe:r_final_dff.clock
ena => dffpipe:b_dffe[15].ena
ena => dffpipe:b_dffe[14].ena
ena => dffpipe:b_dffe[13].ena
ena => dffpipe:b_dffe[12].ena
ena => dffpipe:b_dffe[11].ena
ena => dffpipe:b_dffe[10].ena
ena => dffpipe:b_dffe[9].ena
ena => dffpipe:b_dffe[8].ena
ena => dffpipe:b_dffe[7].ena
ena => dffpipe:b_dffe[6].ena
ena => dffpipe:b_dffe[5].ena
ena => dffpipe:b_dffe[4].ena
ena => dffpipe:b_dffe[3].ena
ena => dffpipe:b_dffe[2].ena
ena => dffpipe:b_dffe[1].ena
ena => dffpipe:b_dffe[0].ena
ena => dffpipe:r_dffe[15].ena
ena => dffpipe:r_dffe[14].ena
ena => dffpipe:r_dffe[13].ena
ena => dffpipe:r_dffe[12].ena
ena => dffpipe:r_dffe[11].ena
ena => dffpipe:r_dffe[10].ena
ena => dffpipe:r_dffe[9].ena
ena => dffpipe:r_dffe[8].ena
ena => dffpipe:r_dffe[7].ena
ena => dffpipe:r_dffe[6].ena
ena => dffpipe:r_dffe[5].ena
ena => dffpipe:r_dffe[4].ena
ena => dffpipe:r_dffe[3].ena
ena => dffpipe:r_dffe[2].ena
ena => dffpipe:r_dffe[1].ena
ena => dffpipe:r_dffe[0].ena
ena => dffpipe:a_delay.ena
ena => dffpipe:q_final_dff.ena
ena => dffpipe:r_final_dff.ena
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
q[0] <= dffpipe:q_final_dff.q[0]
q[1] <= dffpipe:q_final_dff.q[1]
q[2] <= dffpipe:q_final_dff.q[2]
q[3] <= dffpipe:q_final_dff.q[3]
q[4] <= dffpipe:q_final_dff.q[4]
q[5] <= dffpipe:q_final_dff.q[5]
q[6] <= dffpipe:q_final_dff.q[6]
q[7] <= dffpipe:q_final_dff.q[7]
q[8] <= dffpipe:q_final_dff.q[8]
q[9] <= dffpipe:q_final_dff.q[9]
q[10] <= dffpipe:q_final_dff.q[10]
q[11] <= dffpipe:q_final_dff.q[11]
q[12] <= dffpipe:q_final_dff.q[12]
q[13] <= dffpipe:q_final_dff.q[13]
q[14] <= dffpipe:q_final_dff.q[14]
q[15] <= dffpipe:q_final_dff.q[15]
remainder[0] <= dffpipe:r_final_dff.q[0]
remainder[1] <= dffpipe:r_final_dff.q[1]
remainder[2] <= dffpipe:r_final_dff.q[2]
remainder[3] <= dffpipe:r_final_dff.q[3]
remainder[4] <= dffpipe:r_final_dff.q[4]
remainder[5] <= dffpipe:r_final_dff.q[5]
remainder[6] <= dffpipe:r_final_dff.q[6]
remainder[7] <= dffpipe:r_final_dff.q[7]
remainder[8] <= dffpipe:r_final_dff.q[8]
remainder[9] <= dffpipe:r_final_dff.q[9]
remainder[10] <= dffpipe:r_final_dff.q[10]
remainder[11] <= dffpipe:r_final_dff.q[11]
remainder[12] <= dffpipe:r_final_dff.q[12]
remainder[13] <= dffpipe:r_final_dff.q[13]
remainder[14] <= dffpipe:r_final_dff.q[14]
remainder[15] <= dffpipe:r_final_dff.q[15]
remainder[16] <= dffpipe:r_final_dff.q[16]


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]
dataa[0] => add_sub_vqc:auto_generated.dataa[0]
dataa[1] => add_sub_vqc:auto_generated.dataa[1]
dataa[2] => add_sub_vqc:auto_generated.dataa[2]
dataa[3] => add_sub_vqc:auto_generated.dataa[3]
dataa[4] => add_sub_vqc:auto_generated.dataa[4]
dataa[5] => add_sub_vqc:auto_generated.dataa[5]
dataa[6] => add_sub_vqc:auto_generated.dataa[6]
dataa[7] => add_sub_vqc:auto_generated.dataa[7]
dataa[8] => add_sub_vqc:auto_generated.dataa[8]
dataa[9] => add_sub_vqc:auto_generated.dataa[9]
dataa[10] => add_sub_vqc:auto_generated.dataa[10]
dataa[11] => add_sub_vqc:auto_generated.dataa[11]
dataa[12] => add_sub_vqc:auto_generated.dataa[12]
dataa[13] => add_sub_vqc:auto_generated.dataa[13]
dataa[14] => add_sub_vqc:auto_generated.dataa[14]
dataa[15] => add_sub_vqc:auto_generated.dataa[15]
dataa[16] => add_sub_vqc:auto_generated.dataa[16]
dataa[17] => add_sub_vqc:auto_generated.dataa[17]
datab[0] => add_sub_vqc:auto_generated.datab[0]
datab[1] => add_sub_vqc:auto_generated.datab[1]
datab[2] => add_sub_vqc:auto_generated.datab[2]
datab[3] => add_sub_vqc:auto_generated.datab[3]
datab[4] => add_sub_vqc:auto_generated.datab[4]
datab[5] => add_sub_vqc:auto_generated.datab[5]
datab[6] => add_sub_vqc:auto_generated.datab[6]
datab[7] => add_sub_vqc:auto_generated.datab[7]
datab[8] => add_sub_vqc:auto_generated.datab[8]
datab[9] => add_sub_vqc:auto_generated.datab[9]
datab[10] => add_sub_vqc:auto_generated.datab[10]
datab[11] => add_sub_vqc:auto_generated.datab[11]
datab[12] => add_sub_vqc:auto_generated.datab[12]
datab[13] => add_sub_vqc:auto_generated.datab[13]
datab[14] => add_sub_vqc:auto_generated.datab[14]
datab[15] => add_sub_vqc:auto_generated.datab[15]
datab[16] => add_sub_vqc:auto_generated.datab[16]
datab[17] => add_sub_vqc:auto_generated.datab[17]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_vqc:auto_generated.result[0]
result[1] <= add_sub_vqc:auto_generated.result[1]
result[2] <= add_sub_vqc:auto_generated.result[2]
result[3] <= add_sub_vqc:auto_generated.result[3]
result[4] <= add_sub_vqc:auto_generated.result[4]
result[5] <= add_sub_vqc:auto_generated.result[5]
result[6] <= add_sub_vqc:auto_generated.result[6]
result[7] <= add_sub_vqc:auto_generated.result[7]
result[8] <= add_sub_vqc:auto_generated.result[8]
result[9] <= add_sub_vqc:auto_generated.result[9]
result[10] <= add_sub_vqc:auto_generated.result[10]
result[11] <= add_sub_vqc:auto_generated.result[11]
result[12] <= add_sub_vqc:auto_generated.result[12]
result[13] <= add_sub_vqc:auto_generated.result[13]
result[14] <= add_sub_vqc:auto_generated.result[14]
result[15] <= add_sub_vqc:auto_generated.result[15]
result[16] <= add_sub_vqc:auto_generated.result[16]
result[17] <= add_sub_vqc:auto_generated.result[17]
cout <= add_sub_vqc:auto_generated.cout
overflow <= <GND>


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]|add_sub_vqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN37
dataa[1] => op_1.IN35
dataa[2] => op_1.IN33
dataa[3] => op_1.IN31
dataa[4] => op_1.IN29
dataa[5] => op_1.IN27
dataa[6] => op_1.IN25
dataa[7] => op_1.IN23
dataa[8] => op_1.IN21
dataa[9] => op_1.IN19
dataa[10] => op_1.IN17
dataa[11] => op_1.IN15
dataa[12] => op_1.IN13
dataa[13] => op_1.IN11
dataa[14] => op_1.IN9
dataa[15] => op_1.IN7
dataa[16] => op_1.IN5
dataa[17] => op_1.IN3
datab[0] => op_1.IN38
datab[1] => op_1.IN36
datab[2] => op_1.IN34
datab[3] => op_1.IN32
datab[4] => op_1.IN30
datab[5] => op_1.IN28
datab[6] => op_1.IN26
datab[7] => op_1.IN24
datab[8] => op_1.IN22
datab[9] => op_1.IN20
datab[10] => op_1.IN18
datab[11] => op_1.IN16
datab[12] => op_1.IN14
datab[13] => op_1.IN12
datab[14] => op_1.IN10
datab[15] => op_1.IN8
datab[16] => op_1.IN6
datab[17] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]
dataa[0] => add_sub_uqc:auto_generated.dataa[0]
dataa[1] => add_sub_uqc:auto_generated.dataa[1]
dataa[2] => add_sub_uqc:auto_generated.dataa[2]
dataa[3] => add_sub_uqc:auto_generated.dataa[3]
dataa[4] => add_sub_uqc:auto_generated.dataa[4]
dataa[5] => add_sub_uqc:auto_generated.dataa[5]
dataa[6] => add_sub_uqc:auto_generated.dataa[6]
dataa[7] => add_sub_uqc:auto_generated.dataa[7]
dataa[8] => add_sub_uqc:auto_generated.dataa[8]
dataa[9] => add_sub_uqc:auto_generated.dataa[9]
dataa[10] => add_sub_uqc:auto_generated.dataa[10]
dataa[11] => add_sub_uqc:auto_generated.dataa[11]
dataa[12] => add_sub_uqc:auto_generated.dataa[12]
dataa[13] => add_sub_uqc:auto_generated.dataa[13]
dataa[14] => add_sub_uqc:auto_generated.dataa[14]
dataa[15] => add_sub_uqc:auto_generated.dataa[15]
dataa[16] => add_sub_uqc:auto_generated.dataa[16]
datab[0] => add_sub_uqc:auto_generated.datab[0]
datab[1] => add_sub_uqc:auto_generated.datab[1]
datab[2] => add_sub_uqc:auto_generated.datab[2]
datab[3] => add_sub_uqc:auto_generated.datab[3]
datab[4] => add_sub_uqc:auto_generated.datab[4]
datab[5] => add_sub_uqc:auto_generated.datab[5]
datab[6] => add_sub_uqc:auto_generated.datab[6]
datab[7] => add_sub_uqc:auto_generated.datab[7]
datab[8] => add_sub_uqc:auto_generated.datab[8]
datab[9] => add_sub_uqc:auto_generated.datab[9]
datab[10] => add_sub_uqc:auto_generated.datab[10]
datab[11] => add_sub_uqc:auto_generated.datab[11]
datab[12] => add_sub_uqc:auto_generated.datab[12]
datab[13] => add_sub_uqc:auto_generated.datab[13]
datab[14] => add_sub_uqc:auto_generated.datab[14]
datab[15] => add_sub_uqc:auto_generated.datab[15]
datab[16] => add_sub_uqc:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uqc:auto_generated.result[0]
result[1] <= add_sub_uqc:auto_generated.result[1]
result[2] <= add_sub_uqc:auto_generated.result[2]
result[3] <= add_sub_uqc:auto_generated.result[3]
result[4] <= add_sub_uqc:auto_generated.result[4]
result[5] <= add_sub_uqc:auto_generated.result[5]
result[6] <= add_sub_uqc:auto_generated.result[6]
result[7] <= add_sub_uqc:auto_generated.result[7]
result[8] <= add_sub_uqc:auto_generated.result[8]
result[9] <= add_sub_uqc:auto_generated.result[9]
result[10] <= add_sub_uqc:auto_generated.result[10]
result[11] <= add_sub_uqc:auto_generated.result[11]
result[12] <= add_sub_uqc:auto_generated.result[12]
result[13] <= add_sub_uqc:auto_generated.result[13]
result[14] <= add_sub_uqc:auto_generated.result[14]
result[15] <= add_sub_uqc:auto_generated.result[15]
result[16] <= add_sub_uqc:auto_generated.result[16]
cout <= add_sub_uqc:auto_generated.cout
overflow <= <GND>


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]|add_sub_uqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN35
dataa[1] => op_1.IN33
dataa[2] => op_1.IN31
dataa[3] => op_1.IN29
dataa[4] => op_1.IN27
dataa[5] => op_1.IN25
dataa[6] => op_1.IN23
dataa[7] => op_1.IN21
dataa[8] => op_1.IN19
dataa[9] => op_1.IN17
dataa[10] => op_1.IN15
dataa[11] => op_1.IN13
dataa[12] => op_1.IN11
dataa[13] => op_1.IN9
dataa[14] => op_1.IN7
dataa[15] => op_1.IN5
dataa[16] => op_1.IN3
datab[0] => op_1.IN36
datab[1] => op_1.IN34
datab[2] => op_1.IN32
datab[3] => op_1.IN30
datab[4] => op_1.IN28
datab[5] => op_1.IN26
datab[6] => op_1.IN24
datab[7] => op_1.IN22
datab[8] => op_1.IN20
datab[9] => op_1.IN18
datab[10] => op_1.IN16
datab[11] => op_1.IN14
datab[12] => op_1.IN12
datab[13] => op_1.IN10
datab[14] => op_1.IN8
datab[15] => op_1.IN6
datab[16] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]
dataa[0] => add_sub_tqc:auto_generated.dataa[0]
dataa[1] => add_sub_tqc:auto_generated.dataa[1]
dataa[2] => add_sub_tqc:auto_generated.dataa[2]
dataa[3] => add_sub_tqc:auto_generated.dataa[3]
dataa[4] => add_sub_tqc:auto_generated.dataa[4]
dataa[5] => add_sub_tqc:auto_generated.dataa[5]
dataa[6] => add_sub_tqc:auto_generated.dataa[6]
dataa[7] => add_sub_tqc:auto_generated.dataa[7]
dataa[8] => add_sub_tqc:auto_generated.dataa[8]
dataa[9] => add_sub_tqc:auto_generated.dataa[9]
dataa[10] => add_sub_tqc:auto_generated.dataa[10]
dataa[11] => add_sub_tqc:auto_generated.dataa[11]
dataa[12] => add_sub_tqc:auto_generated.dataa[12]
dataa[13] => add_sub_tqc:auto_generated.dataa[13]
dataa[14] => add_sub_tqc:auto_generated.dataa[14]
dataa[15] => add_sub_tqc:auto_generated.dataa[15]
datab[0] => add_sub_tqc:auto_generated.datab[0]
datab[1] => add_sub_tqc:auto_generated.datab[1]
datab[2] => add_sub_tqc:auto_generated.datab[2]
datab[3] => add_sub_tqc:auto_generated.datab[3]
datab[4] => add_sub_tqc:auto_generated.datab[4]
datab[5] => add_sub_tqc:auto_generated.datab[5]
datab[6] => add_sub_tqc:auto_generated.datab[6]
datab[7] => add_sub_tqc:auto_generated.datab[7]
datab[8] => add_sub_tqc:auto_generated.datab[8]
datab[9] => add_sub_tqc:auto_generated.datab[9]
datab[10] => add_sub_tqc:auto_generated.datab[10]
datab[11] => add_sub_tqc:auto_generated.datab[11]
datab[12] => add_sub_tqc:auto_generated.datab[12]
datab[13] => add_sub_tqc:auto_generated.datab[13]
datab[14] => add_sub_tqc:auto_generated.datab[14]
datab[15] => add_sub_tqc:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_tqc:auto_generated.result[0]
result[1] <= add_sub_tqc:auto_generated.result[1]
result[2] <= add_sub_tqc:auto_generated.result[2]
result[3] <= add_sub_tqc:auto_generated.result[3]
result[4] <= add_sub_tqc:auto_generated.result[4]
result[5] <= add_sub_tqc:auto_generated.result[5]
result[6] <= add_sub_tqc:auto_generated.result[6]
result[7] <= add_sub_tqc:auto_generated.result[7]
result[8] <= add_sub_tqc:auto_generated.result[8]
result[9] <= add_sub_tqc:auto_generated.result[9]
result[10] <= add_sub_tqc:auto_generated.result[10]
result[11] <= add_sub_tqc:auto_generated.result[11]
result[12] <= add_sub_tqc:auto_generated.result[12]
result[13] <= add_sub_tqc:auto_generated.result[13]
result[14] <= add_sub_tqc:auto_generated.result[14]
result[15] <= add_sub_tqc:auto_generated.result[15]
cout <= add_sub_tqc:auto_generated.cout
overflow <= <GND>


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]|add_sub_tqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]
dataa[0] => add_sub_sqc:auto_generated.dataa[0]
dataa[1] => add_sub_sqc:auto_generated.dataa[1]
dataa[2] => add_sub_sqc:auto_generated.dataa[2]
dataa[3] => add_sub_sqc:auto_generated.dataa[3]
dataa[4] => add_sub_sqc:auto_generated.dataa[4]
dataa[5] => add_sub_sqc:auto_generated.dataa[5]
dataa[6] => add_sub_sqc:auto_generated.dataa[6]
dataa[7] => add_sub_sqc:auto_generated.dataa[7]
dataa[8] => add_sub_sqc:auto_generated.dataa[8]
dataa[9] => add_sub_sqc:auto_generated.dataa[9]
dataa[10] => add_sub_sqc:auto_generated.dataa[10]
dataa[11] => add_sub_sqc:auto_generated.dataa[11]
dataa[12] => add_sub_sqc:auto_generated.dataa[12]
dataa[13] => add_sub_sqc:auto_generated.dataa[13]
dataa[14] => add_sub_sqc:auto_generated.dataa[14]
datab[0] => add_sub_sqc:auto_generated.datab[0]
datab[1] => add_sub_sqc:auto_generated.datab[1]
datab[2] => add_sub_sqc:auto_generated.datab[2]
datab[3] => add_sub_sqc:auto_generated.datab[3]
datab[4] => add_sub_sqc:auto_generated.datab[4]
datab[5] => add_sub_sqc:auto_generated.datab[5]
datab[6] => add_sub_sqc:auto_generated.datab[6]
datab[7] => add_sub_sqc:auto_generated.datab[7]
datab[8] => add_sub_sqc:auto_generated.datab[8]
datab[9] => add_sub_sqc:auto_generated.datab[9]
datab[10] => add_sub_sqc:auto_generated.datab[10]
datab[11] => add_sub_sqc:auto_generated.datab[11]
datab[12] => add_sub_sqc:auto_generated.datab[12]
datab[13] => add_sub_sqc:auto_generated.datab[13]
datab[14] => add_sub_sqc:auto_generated.datab[14]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_sqc:auto_generated.result[0]
result[1] <= add_sub_sqc:auto_generated.result[1]
result[2] <= add_sub_sqc:auto_generated.result[2]
result[3] <= add_sub_sqc:auto_generated.result[3]
result[4] <= add_sub_sqc:auto_generated.result[4]
result[5] <= add_sub_sqc:auto_generated.result[5]
result[6] <= add_sub_sqc:auto_generated.result[6]
result[7] <= add_sub_sqc:auto_generated.result[7]
result[8] <= add_sub_sqc:auto_generated.result[8]
result[9] <= add_sub_sqc:auto_generated.result[9]
result[10] <= add_sub_sqc:auto_generated.result[10]
result[11] <= add_sub_sqc:auto_generated.result[11]
result[12] <= add_sub_sqc:auto_generated.result[12]
result[13] <= add_sub_sqc:auto_generated.result[13]
result[14] <= add_sub_sqc:auto_generated.result[14]
cout <= add_sub_sqc:auto_generated.cout
overflow <= <GND>


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN31
dataa[1] => op_1.IN29
dataa[2] => op_1.IN27
dataa[3] => op_1.IN25
dataa[4] => op_1.IN23
dataa[5] => op_1.IN21
dataa[6] => op_1.IN19
dataa[7] => op_1.IN17
dataa[8] => op_1.IN15
dataa[9] => op_1.IN13
dataa[10] => op_1.IN11
dataa[11] => op_1.IN9
dataa[12] => op_1.IN7
dataa[13] => op_1.IN5
dataa[14] => op_1.IN3
datab[0] => op_1.IN32
datab[1] => op_1.IN30
datab[2] => op_1.IN28
datab[3] => op_1.IN26
datab[4] => op_1.IN24
datab[5] => op_1.IN22
datab[6] => op_1.IN20
datab[7] => op_1.IN18
datab[8] => op_1.IN16
datab[9] => op_1.IN14
datab[10] => op_1.IN12
datab[11] => op_1.IN10
datab[12] => op_1.IN8
datab[13] => op_1.IN6
datab[14] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]
dataa[0] => add_sub_rqc:auto_generated.dataa[0]
dataa[1] => add_sub_rqc:auto_generated.dataa[1]
dataa[2] => add_sub_rqc:auto_generated.dataa[2]
dataa[3] => add_sub_rqc:auto_generated.dataa[3]
dataa[4] => add_sub_rqc:auto_generated.dataa[4]
dataa[5] => add_sub_rqc:auto_generated.dataa[5]
dataa[6] => add_sub_rqc:auto_generated.dataa[6]
dataa[7] => add_sub_rqc:auto_generated.dataa[7]
dataa[8] => add_sub_rqc:auto_generated.dataa[8]
dataa[9] => add_sub_rqc:auto_generated.dataa[9]
dataa[10] => add_sub_rqc:auto_generated.dataa[10]
dataa[11] => add_sub_rqc:auto_generated.dataa[11]
dataa[12] => add_sub_rqc:auto_generated.dataa[12]
dataa[13] => add_sub_rqc:auto_generated.dataa[13]
datab[0] => add_sub_rqc:auto_generated.datab[0]
datab[1] => add_sub_rqc:auto_generated.datab[1]
datab[2] => add_sub_rqc:auto_generated.datab[2]
datab[3] => add_sub_rqc:auto_generated.datab[3]
datab[4] => add_sub_rqc:auto_generated.datab[4]
datab[5] => add_sub_rqc:auto_generated.datab[5]
datab[6] => add_sub_rqc:auto_generated.datab[6]
datab[7] => add_sub_rqc:auto_generated.datab[7]
datab[8] => add_sub_rqc:auto_generated.datab[8]
datab[9] => add_sub_rqc:auto_generated.datab[9]
datab[10] => add_sub_rqc:auto_generated.datab[10]
datab[11] => add_sub_rqc:auto_generated.datab[11]
datab[12] => add_sub_rqc:auto_generated.datab[12]
datab[13] => add_sub_rqc:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_rqc:auto_generated.result[0]
result[1] <= add_sub_rqc:auto_generated.result[1]
result[2] <= add_sub_rqc:auto_generated.result[2]
result[3] <= add_sub_rqc:auto_generated.result[3]
result[4] <= add_sub_rqc:auto_generated.result[4]
result[5] <= add_sub_rqc:auto_generated.result[5]
result[6] <= add_sub_rqc:auto_generated.result[6]
result[7] <= add_sub_rqc:auto_generated.result[7]
result[8] <= add_sub_rqc:auto_generated.result[8]
result[9] <= add_sub_rqc:auto_generated.result[9]
result[10] <= add_sub_rqc:auto_generated.result[10]
result[11] <= add_sub_rqc:auto_generated.result[11]
result[12] <= add_sub_rqc:auto_generated.result[12]
result[13] <= add_sub_rqc:auto_generated.result[13]
cout <= add_sub_rqc:auto_generated.cout
overflow <= <GND>


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN29
dataa[1] => op_1.IN27
dataa[2] => op_1.IN25
dataa[3] => op_1.IN23
dataa[4] => op_1.IN21
dataa[5] => op_1.IN19
dataa[6] => op_1.IN17
dataa[7] => op_1.IN15
dataa[8] => op_1.IN13
dataa[9] => op_1.IN11
dataa[10] => op_1.IN9
dataa[11] => op_1.IN7
dataa[12] => op_1.IN5
dataa[13] => op_1.IN3
datab[0] => op_1.IN30
datab[1] => op_1.IN28
datab[2] => op_1.IN26
datab[3] => op_1.IN24
datab[4] => op_1.IN22
datab[5] => op_1.IN20
datab[6] => op_1.IN18
datab[7] => op_1.IN16
datab[8] => op_1.IN14
datab[9] => op_1.IN12
datab[10] => op_1.IN10
datab[11] => op_1.IN8
datab[12] => op_1.IN6
datab[13] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]
dataa[0] => add_sub_qqc:auto_generated.dataa[0]
dataa[1] => add_sub_qqc:auto_generated.dataa[1]
dataa[2] => add_sub_qqc:auto_generated.dataa[2]
dataa[3] => add_sub_qqc:auto_generated.dataa[3]
dataa[4] => add_sub_qqc:auto_generated.dataa[4]
dataa[5] => add_sub_qqc:auto_generated.dataa[5]
dataa[6] => add_sub_qqc:auto_generated.dataa[6]
dataa[7] => add_sub_qqc:auto_generated.dataa[7]
dataa[8] => add_sub_qqc:auto_generated.dataa[8]
dataa[9] => add_sub_qqc:auto_generated.dataa[9]
dataa[10] => add_sub_qqc:auto_generated.dataa[10]
dataa[11] => add_sub_qqc:auto_generated.dataa[11]
dataa[12] => add_sub_qqc:auto_generated.dataa[12]
datab[0] => add_sub_qqc:auto_generated.datab[0]
datab[1] => add_sub_qqc:auto_generated.datab[1]
datab[2] => add_sub_qqc:auto_generated.datab[2]
datab[3] => add_sub_qqc:auto_generated.datab[3]
datab[4] => add_sub_qqc:auto_generated.datab[4]
datab[5] => add_sub_qqc:auto_generated.datab[5]
datab[6] => add_sub_qqc:auto_generated.datab[6]
datab[7] => add_sub_qqc:auto_generated.datab[7]
datab[8] => add_sub_qqc:auto_generated.datab[8]
datab[9] => add_sub_qqc:auto_generated.datab[9]
datab[10] => add_sub_qqc:auto_generated.datab[10]
datab[11] => add_sub_qqc:auto_generated.datab[11]
datab[12] => add_sub_qqc:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qqc:auto_generated.result[0]
result[1] <= add_sub_qqc:auto_generated.result[1]
result[2] <= add_sub_qqc:auto_generated.result[2]
result[3] <= add_sub_qqc:auto_generated.result[3]
result[4] <= add_sub_qqc:auto_generated.result[4]
result[5] <= add_sub_qqc:auto_generated.result[5]
result[6] <= add_sub_qqc:auto_generated.result[6]
result[7] <= add_sub_qqc:auto_generated.result[7]
result[8] <= add_sub_qqc:auto_generated.result[8]
result[9] <= add_sub_qqc:auto_generated.result[9]
result[10] <= add_sub_qqc:auto_generated.result[10]
result[11] <= add_sub_qqc:auto_generated.result[11]
result[12] <= add_sub_qqc:auto_generated.result[12]
cout <= add_sub_qqc:auto_generated.cout
overflow <= <GND>


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN27
dataa[1] => op_1.IN25
dataa[2] => op_1.IN23
dataa[3] => op_1.IN21
dataa[4] => op_1.IN19
dataa[5] => op_1.IN17
dataa[6] => op_1.IN15
dataa[7] => op_1.IN13
dataa[8] => op_1.IN11
dataa[9] => op_1.IN9
dataa[10] => op_1.IN7
dataa[11] => op_1.IN5
dataa[12] => op_1.IN3
datab[0] => op_1.IN28
datab[1] => op_1.IN26
datab[2] => op_1.IN24
datab[3] => op_1.IN22
datab[4] => op_1.IN20
datab[5] => op_1.IN18
datab[6] => op_1.IN16
datab[7] => op_1.IN14
datab[8] => op_1.IN12
datab[9] => op_1.IN10
datab[10] => op_1.IN8
datab[11] => op_1.IN6
datab[12] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]
dataa[0] => add_sub_pqc:auto_generated.dataa[0]
dataa[1] => add_sub_pqc:auto_generated.dataa[1]
dataa[2] => add_sub_pqc:auto_generated.dataa[2]
dataa[3] => add_sub_pqc:auto_generated.dataa[3]
dataa[4] => add_sub_pqc:auto_generated.dataa[4]
dataa[5] => add_sub_pqc:auto_generated.dataa[5]
dataa[6] => add_sub_pqc:auto_generated.dataa[6]
dataa[7] => add_sub_pqc:auto_generated.dataa[7]
dataa[8] => add_sub_pqc:auto_generated.dataa[8]
dataa[9] => add_sub_pqc:auto_generated.dataa[9]
dataa[10] => add_sub_pqc:auto_generated.dataa[10]
dataa[11] => add_sub_pqc:auto_generated.dataa[11]
datab[0] => add_sub_pqc:auto_generated.datab[0]
datab[1] => add_sub_pqc:auto_generated.datab[1]
datab[2] => add_sub_pqc:auto_generated.datab[2]
datab[3] => add_sub_pqc:auto_generated.datab[3]
datab[4] => add_sub_pqc:auto_generated.datab[4]
datab[5] => add_sub_pqc:auto_generated.datab[5]
datab[6] => add_sub_pqc:auto_generated.datab[6]
datab[7] => add_sub_pqc:auto_generated.datab[7]
datab[8] => add_sub_pqc:auto_generated.datab[8]
datab[9] => add_sub_pqc:auto_generated.datab[9]
datab[10] => add_sub_pqc:auto_generated.datab[10]
datab[11] => add_sub_pqc:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pqc:auto_generated.result[0]
result[1] <= add_sub_pqc:auto_generated.result[1]
result[2] <= add_sub_pqc:auto_generated.result[2]
result[3] <= add_sub_pqc:auto_generated.result[3]
result[4] <= add_sub_pqc:auto_generated.result[4]
result[5] <= add_sub_pqc:auto_generated.result[5]
result[6] <= add_sub_pqc:auto_generated.result[6]
result[7] <= add_sub_pqc:auto_generated.result[7]
result[8] <= add_sub_pqc:auto_generated.result[8]
result[9] <= add_sub_pqc:auto_generated.result[9]
result[10] <= add_sub_pqc:auto_generated.result[10]
result[11] <= add_sub_pqc:auto_generated.result[11]
cout <= add_sub_pqc:auto_generated.cout
overflow <= <GND>


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN25
dataa[1] => op_1.IN23
dataa[2] => op_1.IN21
dataa[3] => op_1.IN19
dataa[4] => op_1.IN17
dataa[5] => op_1.IN15
dataa[6] => op_1.IN13
dataa[7] => op_1.IN11
dataa[8] => op_1.IN9
dataa[9] => op_1.IN7
dataa[10] => op_1.IN5
dataa[11] => op_1.IN3
datab[0] => op_1.IN26
datab[1] => op_1.IN24
datab[2] => op_1.IN22
datab[3] => op_1.IN20
datab[4] => op_1.IN18
datab[5] => op_1.IN16
datab[6] => op_1.IN14
datab[7] => op_1.IN12
datab[8] => op_1.IN10
datab[9] => op_1.IN8
datab[10] => op_1.IN6
datab[11] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]
dataa[0] => add_sub_oqc:auto_generated.dataa[0]
dataa[1] => add_sub_oqc:auto_generated.dataa[1]
dataa[2] => add_sub_oqc:auto_generated.dataa[2]
dataa[3] => add_sub_oqc:auto_generated.dataa[3]
dataa[4] => add_sub_oqc:auto_generated.dataa[4]
dataa[5] => add_sub_oqc:auto_generated.dataa[5]
dataa[6] => add_sub_oqc:auto_generated.dataa[6]
dataa[7] => add_sub_oqc:auto_generated.dataa[7]
dataa[8] => add_sub_oqc:auto_generated.dataa[8]
dataa[9] => add_sub_oqc:auto_generated.dataa[9]
dataa[10] => add_sub_oqc:auto_generated.dataa[10]
datab[0] => add_sub_oqc:auto_generated.datab[0]
datab[1] => add_sub_oqc:auto_generated.datab[1]
datab[2] => add_sub_oqc:auto_generated.datab[2]
datab[3] => add_sub_oqc:auto_generated.datab[3]
datab[4] => add_sub_oqc:auto_generated.datab[4]
datab[5] => add_sub_oqc:auto_generated.datab[5]
datab[6] => add_sub_oqc:auto_generated.datab[6]
datab[7] => add_sub_oqc:auto_generated.datab[7]
datab[8] => add_sub_oqc:auto_generated.datab[8]
datab[9] => add_sub_oqc:auto_generated.datab[9]
datab[10] => add_sub_oqc:auto_generated.datab[10]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_oqc:auto_generated.result[0]
result[1] <= add_sub_oqc:auto_generated.result[1]
result[2] <= add_sub_oqc:auto_generated.result[2]
result[3] <= add_sub_oqc:auto_generated.result[3]
result[4] <= add_sub_oqc:auto_generated.result[4]
result[5] <= add_sub_oqc:auto_generated.result[5]
result[6] <= add_sub_oqc:auto_generated.result[6]
result[7] <= add_sub_oqc:auto_generated.result[7]
result[8] <= add_sub_oqc:auto_generated.result[8]
result[9] <= add_sub_oqc:auto_generated.result[9]
result[10] <= add_sub_oqc:auto_generated.result[10]
cout <= add_sub_oqc:auto_generated.cout
overflow <= <GND>


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]
dataa[0] => add_sub_nqc:auto_generated.dataa[0]
dataa[1] => add_sub_nqc:auto_generated.dataa[1]
dataa[2] => add_sub_nqc:auto_generated.dataa[2]
dataa[3] => add_sub_nqc:auto_generated.dataa[3]
dataa[4] => add_sub_nqc:auto_generated.dataa[4]
dataa[5] => add_sub_nqc:auto_generated.dataa[5]
dataa[6] => add_sub_nqc:auto_generated.dataa[6]
dataa[7] => add_sub_nqc:auto_generated.dataa[7]
dataa[8] => add_sub_nqc:auto_generated.dataa[8]
dataa[9] => add_sub_nqc:auto_generated.dataa[9]
datab[0] => add_sub_nqc:auto_generated.datab[0]
datab[1] => add_sub_nqc:auto_generated.datab[1]
datab[2] => add_sub_nqc:auto_generated.datab[2]
datab[3] => add_sub_nqc:auto_generated.datab[3]
datab[4] => add_sub_nqc:auto_generated.datab[4]
datab[5] => add_sub_nqc:auto_generated.datab[5]
datab[6] => add_sub_nqc:auto_generated.datab[6]
datab[7] => add_sub_nqc:auto_generated.datab[7]
datab[8] => add_sub_nqc:auto_generated.datab[8]
datab[9] => add_sub_nqc:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_nqc:auto_generated.result[0]
result[1] <= add_sub_nqc:auto_generated.result[1]
result[2] <= add_sub_nqc:auto_generated.result[2]
result[3] <= add_sub_nqc:auto_generated.result[3]
result[4] <= add_sub_nqc:auto_generated.result[4]
result[5] <= add_sub_nqc:auto_generated.result[5]
result[6] <= add_sub_nqc:auto_generated.result[6]
result[7] <= add_sub_nqc:auto_generated.result[7]
result[8] <= add_sub_nqc:auto_generated.result[8]
result[9] <= add_sub_nqc:auto_generated.result[9]
cout <= add_sub_nqc:auto_generated.cout
overflow <= <GND>


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN21
dataa[1] => op_1.IN19
dataa[2] => op_1.IN17
dataa[3] => op_1.IN15
dataa[4] => op_1.IN13
dataa[5] => op_1.IN11
dataa[6] => op_1.IN9
dataa[7] => op_1.IN7
dataa[8] => op_1.IN5
dataa[9] => op_1.IN3
datab[0] => op_1.IN22
datab[1] => op_1.IN20
datab[2] => op_1.IN18
datab[3] => op_1.IN16
datab[4] => op_1.IN14
datab[5] => op_1.IN12
datab[6] => op_1.IN10
datab[7] => op_1.IN8
datab[8] => op_1.IN6
datab[9] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]
dataa[0] => add_sub_fpc:auto_generated.dataa[0]
dataa[1] => add_sub_fpc:auto_generated.dataa[1]
dataa[2] => add_sub_fpc:auto_generated.dataa[2]
dataa[3] => add_sub_fpc:auto_generated.dataa[3]
dataa[4] => add_sub_fpc:auto_generated.dataa[4]
dataa[5] => add_sub_fpc:auto_generated.dataa[5]
dataa[6] => add_sub_fpc:auto_generated.dataa[6]
dataa[7] => add_sub_fpc:auto_generated.dataa[7]
dataa[8] => add_sub_fpc:auto_generated.dataa[8]
datab[0] => add_sub_fpc:auto_generated.datab[0]
datab[1] => add_sub_fpc:auto_generated.datab[1]
datab[2] => add_sub_fpc:auto_generated.datab[2]
datab[3] => add_sub_fpc:auto_generated.datab[3]
datab[4] => add_sub_fpc:auto_generated.datab[4]
datab[5] => add_sub_fpc:auto_generated.datab[5]
datab[6] => add_sub_fpc:auto_generated.datab[6]
datab[7] => add_sub_fpc:auto_generated.datab[7]
datab[8] => add_sub_fpc:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_fpc:auto_generated.result[0]
result[1] <= add_sub_fpc:auto_generated.result[1]
result[2] <= add_sub_fpc:auto_generated.result[2]
result[3] <= add_sub_fpc:auto_generated.result[3]
result[4] <= add_sub_fpc:auto_generated.result[4]
result[5] <= add_sub_fpc:auto_generated.result[5]
result[6] <= add_sub_fpc:auto_generated.result[6]
result[7] <= add_sub_fpc:auto_generated.result[7]
result[8] <= add_sub_fpc:auto_generated.result[8]
cout <= add_sub_fpc:auto_generated.cout
overflow <= <GND>


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]
dataa[0] => add_sub_epc:auto_generated.dataa[0]
dataa[1] => add_sub_epc:auto_generated.dataa[1]
dataa[2] => add_sub_epc:auto_generated.dataa[2]
dataa[3] => add_sub_epc:auto_generated.dataa[3]
dataa[4] => add_sub_epc:auto_generated.dataa[4]
dataa[5] => add_sub_epc:auto_generated.dataa[5]
dataa[6] => add_sub_epc:auto_generated.dataa[6]
dataa[7] => add_sub_epc:auto_generated.dataa[7]
datab[0] => add_sub_epc:auto_generated.datab[0]
datab[1] => add_sub_epc:auto_generated.datab[1]
datab[2] => add_sub_epc:auto_generated.datab[2]
datab[3] => add_sub_epc:auto_generated.datab[3]
datab[4] => add_sub_epc:auto_generated.datab[4]
datab[5] => add_sub_epc:auto_generated.datab[5]
datab[6] => add_sub_epc:auto_generated.datab[6]
datab[7] => add_sub_epc:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_epc:auto_generated.result[0]
result[1] <= add_sub_epc:auto_generated.result[1]
result[2] <= add_sub_epc:auto_generated.result[2]
result[3] <= add_sub_epc:auto_generated.result[3]
result[4] <= add_sub_epc:auto_generated.result[4]
result[5] <= add_sub_epc:auto_generated.result[5]
result[6] <= add_sub_epc:auto_generated.result[6]
result[7] <= add_sub_epc:auto_generated.result[7]
cout <= add_sub_epc:auto_generated.cout
overflow <= <GND>


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]
dataa[0] => add_sub_dpc:auto_generated.dataa[0]
dataa[1] => add_sub_dpc:auto_generated.dataa[1]
dataa[2] => add_sub_dpc:auto_generated.dataa[2]
dataa[3] => add_sub_dpc:auto_generated.dataa[3]
dataa[4] => add_sub_dpc:auto_generated.dataa[4]
dataa[5] => add_sub_dpc:auto_generated.dataa[5]
dataa[6] => add_sub_dpc:auto_generated.dataa[6]
datab[0] => add_sub_dpc:auto_generated.datab[0]
datab[1] => add_sub_dpc:auto_generated.datab[1]
datab[2] => add_sub_dpc:auto_generated.datab[2]
datab[3] => add_sub_dpc:auto_generated.datab[3]
datab[4] => add_sub_dpc:auto_generated.datab[4]
datab[5] => add_sub_dpc:auto_generated.datab[5]
datab[6] => add_sub_dpc:auto_generated.datab[6]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_dpc:auto_generated.result[0]
result[1] <= add_sub_dpc:auto_generated.result[1]
result[2] <= add_sub_dpc:auto_generated.result[2]
result[3] <= add_sub_dpc:auto_generated.result[3]
result[4] <= add_sub_dpc:auto_generated.result[4]
result[5] <= add_sub_dpc:auto_generated.result[5]
result[6] <= add_sub_dpc:auto_generated.result[6]
cout <= add_sub_dpc:auto_generated.cout
overflow <= <GND>


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]
dataa[0] => add_sub_cpc:auto_generated.dataa[0]
dataa[1] => add_sub_cpc:auto_generated.dataa[1]
dataa[2] => add_sub_cpc:auto_generated.dataa[2]
dataa[3] => add_sub_cpc:auto_generated.dataa[3]
dataa[4] => add_sub_cpc:auto_generated.dataa[4]
dataa[5] => add_sub_cpc:auto_generated.dataa[5]
datab[0] => add_sub_cpc:auto_generated.datab[0]
datab[1] => add_sub_cpc:auto_generated.datab[1]
datab[2] => add_sub_cpc:auto_generated.datab[2]
datab[3] => add_sub_cpc:auto_generated.datab[3]
datab[4] => add_sub_cpc:auto_generated.datab[4]
datab[5] => add_sub_cpc:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_cpc:auto_generated.result[0]
result[1] <= add_sub_cpc:auto_generated.result[1]
result[2] <= add_sub_cpc:auto_generated.result[2]
result[3] <= add_sub_cpc:auto_generated.result[3]
result[4] <= add_sub_cpc:auto_generated.result[4]
result[5] <= add_sub_cpc:auto_generated.result[5]
cout <= add_sub_cpc:auto_generated.cout
overflow <= <GND>


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN13
dataa[1] => op_1.IN11
dataa[2] => op_1.IN9
dataa[3] => op_1.IN7
dataa[4] => op_1.IN5
dataa[5] => op_1.IN3
datab[0] => op_1.IN14
datab[1] => op_1.IN12
datab[2] => op_1.IN10
datab[3] => op_1.IN8
datab[4] => op_1.IN6
datab[5] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]
dataa[0] => add_sub_bpc:auto_generated.dataa[0]
dataa[1] => add_sub_bpc:auto_generated.dataa[1]
dataa[2] => add_sub_bpc:auto_generated.dataa[2]
dataa[3] => add_sub_bpc:auto_generated.dataa[3]
dataa[4] => add_sub_bpc:auto_generated.dataa[4]
datab[0] => add_sub_bpc:auto_generated.datab[0]
datab[1] => add_sub_bpc:auto_generated.datab[1]
datab[2] => add_sub_bpc:auto_generated.datab[2]
datab[3] => add_sub_bpc:auto_generated.datab[3]
datab[4] => add_sub_bpc:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_bpc:auto_generated.result[0]
result[1] <= add_sub_bpc:auto_generated.result[1]
result[2] <= add_sub_bpc:auto_generated.result[2]
result[3] <= add_sub_bpc:auto_generated.result[3]
result[4] <= add_sub_bpc:auto_generated.result[4]
cout <= add_sub_bpc:auto_generated.cout
overflow <= <GND>


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]
dataa[0] => add_sub_apc:auto_generated.dataa[0]
dataa[1] => add_sub_apc:auto_generated.dataa[1]
dataa[2] => add_sub_apc:auto_generated.dataa[2]
dataa[3] => add_sub_apc:auto_generated.dataa[3]
datab[0] => add_sub_apc:auto_generated.datab[0]
datab[1] => add_sub_apc:auto_generated.datab[1]
datab[2] => add_sub_apc:auto_generated.datab[2]
datab[3] => add_sub_apc:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_apc:auto_generated.result[0]
result[1] <= add_sub_apc:auto_generated.result[1]
result[2] <= add_sub_apc:auto_generated.result[2]
result[3] <= add_sub_apc:auto_generated.result[3]
cout <= add_sub_apc:auto_generated.cout
overflow <= <GND>


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN9
dataa[1] => op_1.IN7
dataa[2] => op_1.IN5
dataa[3] => op_1.IN3
datab[0] => op_1.IN10
datab[1] => op_1.IN8
datab[2] => op_1.IN6
datab[3] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]
dataa[0] => add_sub_8pc:auto_generated.dataa[0]
dataa[1] => add_sub_8pc:auto_generated.dataa[1]
datab[0] => add_sub_8pc:auto_generated.datab[0]
datab[1] => add_sub_8pc:auto_generated.datab[1]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8pc:auto_generated.result[0]
result[1] <= add_sub_8pc:auto_generated.result[1]
cout <= add_sub_8pc:auto_generated.cout
overflow <= <GND>


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay
clock => sr[0][31].CLK
clock => sr[0][30].CLK
clock => sr[0][29].CLK
clock => sr[0][28].CLK
clock => sr[0][27].CLK
clock => sr[0][26].CLK
clock => sr[0][25].CLK
clock => sr[0][24].CLK
clock => sr[0][23].CLK
clock => sr[0][22].CLK
clock => sr[0][21].CLK
clock => sr[0][20].CLK
clock => sr[0][19].CLK
clock => sr[0][18].CLK
clock => sr[0][17].CLK
clock => sr[0][16].CLK
clock => sr[0][15].CLK
clock => sr[0][14].CLK
clock => sr[0][13].CLK
clock => sr[0][12].CLK
clock => sr[0][11].CLK
clock => sr[0][10].CLK
clock => sr[0][9].CLK
clock => sr[0][8].CLK
clock => sr[0][7].CLK
clock => sr[0][6].CLK
clock => sr[0][5].CLK
clock => sr[0][4].CLK
clock => sr[0][3].CLK
clock => sr[0][2].CLK
clock => sr[0][1].CLK
clock => sr[0][0].CLK
d[0] => pq[0][0].DATAIN
d[0] => sr[0][0].IN0
d[1] => pq[0][1].DATAIN
d[1] => sr[0][1].IN0
d[2] => pq[0][2].DATAIN
d[2] => sr[0][2].IN0
d[3] => pq[0][3].DATAIN
d[3] => sr[0][3].IN0
d[4] => pq[0][4].DATAIN
d[4] => sr[0][4].IN0
d[5] => pq[0][5].DATAIN
d[5] => sr[0][5].IN0
d[6] => pq[0][6].DATAIN
d[6] => sr[0][6].IN0
d[7] => pq[0][7].DATAIN
d[7] => sr[0][7].IN0
d[8] => pq[0][8].DATAIN
d[8] => sr[0][8].IN0
d[9] => pq[0][9].DATAIN
d[9] => sr[0][9].IN0
d[10] => pq[0][10].DATAIN
d[10] => sr[0][10].IN0
d[11] => pq[0][11].DATAIN
d[11] => sr[0][11].IN0
d[12] => pq[0][12].DATAIN
d[12] => sr[0][12].IN0
d[13] => pq[0][13].DATAIN
d[13] => sr[0][13].IN0
d[14] => pq[0][14].DATAIN
d[14] => sr[0][14].IN0
d[15] => pq[0][15].DATAIN
d[15] => sr[0][15].IN0
d[16] => pq[0][16].DATAIN
d[16] => sr[0][16].IN0
d[17] => pq[0][17].DATAIN
d[17] => sr[0][17].IN0
d[18] => pq[0][18].DATAIN
d[18] => sr[0][18].IN0
d[19] => pq[0][19].DATAIN
d[19] => sr[0][19].IN0
d[20] => pq[0][20].DATAIN
d[20] => sr[0][20].IN0
d[21] => pq[0][21].DATAIN
d[21] => sr[0][21].IN0
d[22] => pq[0][22].DATAIN
d[22] => sr[0][22].IN0
d[23] => pq[0][23].DATAIN
d[23] => sr[0][23].IN0
d[24] => pq[0][24].DATAIN
d[24] => sr[0][24].IN0
d[25] => pq[0][25].DATAIN
d[25] => sr[0][25].IN0
d[26] => pq[0][26].DATAIN
d[26] => sr[0][26].IN0
d[27] => pq[0][27].DATAIN
d[27] => sr[0][27].IN0
d[28] => pq[0][28].DATAIN
d[28] => sr[0][28].IN0
d[29] => pq[0][29].DATAIN
d[29] => sr[0][29].IN0
d[30] => pq[0][30].DATAIN
d[30] => sr[0][30].IN0
d[31] => pq[0][31].DATAIN
d[31] => sr[0][31].IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
pq[0][17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
pq[0][18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
pq[0][19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
pq[0][20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
pq[0][21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
pq[0][22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
pq[0][23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
pq[0][24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
pq[0][25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
pq[0][26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
pq[0][27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
pq[0][28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
pq[0][29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
pq[0][30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
pq[0][31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE
pq[1][0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
pq[1][1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
pq[1][2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
pq[1][3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
pq[1][4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
pq[1][5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
pq[1][6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
pq[1][7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
pq[1][8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
pq[1][9] <= sr[0][9].DB_MAX_OUTPUT_PORT_TYPE
pq[1][10] <= sr[0][10].DB_MAX_OUTPUT_PORT_TYPE
pq[1][11] <= sr[0][11].DB_MAX_OUTPUT_PORT_TYPE
pq[1][12] <= sr[0][12].DB_MAX_OUTPUT_PORT_TYPE
pq[1][13] <= sr[0][13].DB_MAX_OUTPUT_PORT_TYPE
pq[1][14] <= sr[0][14].DB_MAX_OUTPUT_PORT_TYPE
pq[1][15] <= sr[0][15].DB_MAX_OUTPUT_PORT_TYPE
pq[1][16] <= sr[0][16].DB_MAX_OUTPUT_PORT_TYPE
pq[1][17] <= sr[0][17].DB_MAX_OUTPUT_PORT_TYPE
pq[1][18] <= sr[0][18].DB_MAX_OUTPUT_PORT_TYPE
pq[1][19] <= sr[0][19].DB_MAX_OUTPUT_PORT_TYPE
pq[1][20] <= sr[0][20].DB_MAX_OUTPUT_PORT_TYPE
pq[1][21] <= sr[0][21].DB_MAX_OUTPUT_PORT_TYPE
pq[1][22] <= sr[0][22].DB_MAX_OUTPUT_PORT_TYPE
pq[1][23] <= sr[0][23].DB_MAX_OUTPUT_PORT_TYPE
pq[1][24] <= sr[0][24].DB_MAX_OUTPUT_PORT_TYPE
pq[1][25] <= sr[0][25].DB_MAX_OUTPUT_PORT_TYPE
pq[1][26] <= sr[0][26].DB_MAX_OUTPUT_PORT_TYPE
pq[1][27] <= sr[0][27].DB_MAX_OUTPUT_PORT_TYPE
pq[1][28] <= sr[0][28].DB_MAX_OUTPUT_PORT_TYPE
pq[1][29] <= sr[0][29].DB_MAX_OUTPUT_PORT_TYPE
pq[1][30] <= sr[0][30].DB_MAX_OUTPUT_PORT_TYPE
pq[1][31] <= sr[0][31].DB_MAX_OUTPUT_PORT_TYPE
ena => sr[0][31].ENA
ena => sr[0][30].ENA
ena => sr[0][29].ENA
ena => sr[0][28].ENA
ena => sr[0][27].ENA
ena => sr[0][26].ENA
ena => sr[0][25].ENA
ena => sr[0][24].ENA
ena => sr[0][23].ENA
ena => sr[0][22].ENA
ena => sr[0][21].ENA
ena => sr[0][20].ENA
ena => sr[0][19].ENA
ena => sr[0][18].ENA
ena => sr[0][17].ENA
ena => sr[0][16].ENA
ena => sr[0][15].ENA
ena => sr[0][14].ENA
ena => sr[0][13].ENA
ena => sr[0][12].ENA
ena => sr[0][11].ENA
ena => sr[0][10].ENA
ena => sr[0][9].ENA
ena => sr[0][8].ENA
ena => sr[0][7].ENA
ena => sr[0][6].ENA
ena => sr[0][5].ENA
ena => sr[0][4].ENA
ena => sr[0][3].ENA
ena => sr[0][2].ENA
ena => sr[0][1].ENA
ena => sr[0][0].ENA
sclr => _.IN0
clrn => sr[0][31].ACLR
clrn => sr[0][30].ACLR
clrn => sr[0][29].ACLR
clrn => sr[0][28].ACLR
clrn => sr[0][27].ACLR
clrn => sr[0][26].ACLR
clrn => sr[0][25].ACLR
clrn => sr[0][24].ACLR
clrn => sr[0][23].ACLR
clrn => sr[0][22].ACLR
clrn => sr[0][21].ACLR
clrn => sr[0][20].ACLR
clrn => sr[0][19].ACLR
clrn => sr[0][18].ACLR
clrn => sr[0][17].ACLR
clrn => sr[0][16].ACLR
clrn => sr[0][15].ACLR
clrn => sr[0][14].ACLR
clrn => sr[0][13].ACLR
clrn => sr[0][12].ACLR
clrn => sr[0][11].ACLR
clrn => sr[0][10].ACLR
clrn => sr[0][9].ACLR
clrn => sr[0][8].ACLR
clrn => sr[0][7].ACLR
clrn => sr[0][6].ACLR
clrn => sr[0][5].ACLR
clrn => sr[0][4].ACLR
clrn => sr[0][3].ACLR
clrn => sr[0][2].ACLR
clrn => sr[0][1].ACLR
clrn => sr[0][0].ACLR
prn => sr[0][31].PRESET
prn => sr[0][30].PRESET
prn => sr[0][29].PRESET
prn => sr[0][28].PRESET
prn => sr[0][27].PRESET
prn => sr[0][26].PRESET
prn => sr[0][25].PRESET
prn => sr[0][24].PRESET
prn => sr[0][23].PRESET
prn => sr[0][22].PRESET
prn => sr[0][21].PRESET
prn => sr[0][20].PRESET
prn => sr[0][19].PRESET
prn => sr[0][18].PRESET
prn => sr[0][17].PRESET
prn => sr[0][16].PRESET
prn => sr[0][15].PRESET
prn => sr[0][14].PRESET
prn => sr[0][13].PRESET
prn => sr[0][12].PRESET
prn => sr[0][11].PRESET
prn => sr[0][10].PRESET
prn => sr[0][9].PRESET
prn => sr[0][8].PRESET
prn => sr[0][7].PRESET
prn => sr[0][6].PRESET
prn => sr[0][5].PRESET
prn => sr[0][4].PRESET
prn => sr[0][3].PRESET
prn => sr[0][2].PRESET
prn => sr[0][1].PRESET
prn => sr[0][0].PRESET


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
d[16] => pq[0][16].DATAIN
d[16] => q[16].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
clock => sr[0][8].CLK
clock => sr[0][7].CLK
clock => sr[0][6].CLK
clock => sr[0][5].CLK
clock => sr[0][4].CLK
clock => sr[0][3].CLK
clock => sr[0][2].CLK
clock => sr[0][1].CLK
clock => sr[0][0].CLK
d[0] => pq[0][0].DATAIN
d[0] => sr[0][0].IN0
d[1] => pq[0][1].DATAIN
d[1] => sr[0][1].IN0
d[2] => pq[0][2].DATAIN
d[2] => sr[0][2].IN0
d[3] => pq[0][3].DATAIN
d[3] => sr[0][3].IN0
d[4] => pq[0][4].DATAIN
d[4] => sr[0][4].IN0
d[5] => pq[0][5].DATAIN
d[5] => sr[0][5].IN0
d[6] => pq[0][6].DATAIN
d[6] => sr[0][6].IN0
d[7] => pq[0][7].DATAIN
d[7] => sr[0][7].IN0
d[8] => pq[0][8].DATAIN
d[8] => sr[0][8].IN0
q[0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[1][0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
pq[1][1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
pq[1][2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
pq[1][3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
pq[1][4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
pq[1][5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
pq[1][6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
pq[1][7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
pq[1][8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
ena => sr[0][8].ENA
ena => sr[0][7].ENA
ena => sr[0][6].ENA
ena => sr[0][5].ENA
ena => sr[0][4].ENA
ena => sr[0][3].ENA
ena => sr[0][2].ENA
ena => sr[0][1].ENA
ena => sr[0][0].ENA
sclr => _.IN0
clrn => sr[0][8].ACLR
clrn => sr[0][7].ACLR
clrn => sr[0][6].ACLR
clrn => sr[0][5].ACLR
clrn => sr[0][4].ACLR
clrn => sr[0][3].ACLR
clrn => sr[0][2].ACLR
clrn => sr[0][1].ACLR
clrn => sr[0][0].ACLR
prn => sr[0][8].PRESET
prn => sr[0][7].PRESET
prn => sr[0][6].PRESET
prn => sr[0][5].PRESET
prn => sr[0][4].PRESET
prn => sr[0][3].PRESET
prn => sr[0][2].PRESET
prn => sr[0][1].PRESET
prn => sr[0][0].PRESET


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
d[16] => pq[0][16].DATAIN
d[16] => q[16].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
clock => sr[0][8].CLK
clock => sr[0][7].CLK
clock => sr[0][6].CLK
clock => sr[0][5].CLK
clock => sr[0][4].CLK
clock => sr[0][3].CLK
clock => sr[0][2].CLK
clock => sr[0][1].CLK
clock => sr[0][0].CLK
d[0] => pq[0][0].DATAIN
d[0] => sr[0][0].IN0
d[1] => pq[0][1].DATAIN
d[1] => sr[0][1].IN0
d[2] => pq[0][2].DATAIN
d[2] => sr[0][2].IN0
d[3] => pq[0][3].DATAIN
d[3] => sr[0][3].IN0
d[4] => pq[0][4].DATAIN
d[4] => sr[0][4].IN0
d[5] => pq[0][5].DATAIN
d[5] => sr[0][5].IN0
d[6] => pq[0][6].DATAIN
d[6] => sr[0][6].IN0
d[7] => pq[0][7].DATAIN
d[7] => sr[0][7].IN0
d[8] => pq[0][8].DATAIN
d[8] => sr[0][8].IN0
q[0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[1][0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
pq[1][1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
pq[1][2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
pq[1][3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
pq[1][4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
pq[1][5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
pq[1][6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
pq[1][7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
pq[1][8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
ena => sr[0][8].ENA
ena => sr[0][7].ENA
ena => sr[0][6].ENA
ena => sr[0][5].ENA
ena => sr[0][4].ENA
ena => sr[0][3].ENA
ena => sr[0][2].ENA
ena => sr[0][1].ENA
ena => sr[0][0].ENA
sclr => _.IN0
clrn => sr[0][8].ACLR
clrn => sr[0][7].ACLR
clrn => sr[0][6].ACLR
clrn => sr[0][5].ACLR
clrn => sr[0][4].ACLR
clrn => sr[0][3].ACLR
clrn => sr[0][2].ACLR
clrn => sr[0][1].ACLR
clrn => sr[0][0].ACLR
prn => sr[0][8].PRESET
prn => sr[0][7].PRESET
prn => sr[0][6].PRESET
prn => sr[0][5].PRESET
prn => sr[0][4].PRESET
prn => sr[0][3].PRESET
prn => sr[0][2].PRESET
prn => sr[0][1].PRESET
prn => sr[0][0].PRESET


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|uart_sdram_tft_sobel|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
d[16] => pq[0][16].DATAIN
d[16] => q[16].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


