[{"DBLP title": "Automated generation of directed tests for transition coverage in cache coherence protocols.", "DBLP authors": ["Xiaoke Qin", "Prabhat Mishra"], "year": 2012, "MAG papers": [{"PaperId": 2064769333, "PaperTitle": "automated generation of directed tests for transition coverage in cache coherence protocols", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "On ESL verification of memory consistency for system-on-chip multiprocessing.", "DBLP authors": ["Eberle A. Rambo", "Olav P. Henschel", "Luiz C. V. dos Santos"], "year": 2012, "MAG papers": [{"PaperId": 2164954753, "PaperTitle": "on esl verification of memory consistency for system on chip multiprocessing", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["universidade federal de santa catarina", "universidade federal de santa catarina", "universidade federal de santa catarina"]}], "source": "ES"}, {"DBLP title": "Generating instruction streams using abstract CSP.", "DBLP authors": ["Yoav Katz", "Michal Rimon", "Avi Ziv"], "year": 2012, "MAG papers": [{"PaperId": 2042932158, "PaperTitle": "generating instruction streams using abstract csp", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "A cycle-approximate, mixed-ISA simulator for the KAHRISMA architecture.", "DBLP authors": ["Timo Stripf", "Ralf K\u00f6nig", "J\u00fcrgen Becker"], "year": 2012, "MAG papers": [{"PaperId": 2084767355, "PaperTitle": "a cycle approximate mixed isa simulator for the kahrisma architecture", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "A clustering-based scheme for concurrent trace in debugging NoC-based multicore systems.", "DBLP authors": ["Jianliang Gao", "Jianxin Wang", "Yinhe Han", "Lei Zhang", "Xiaowei Li"], "year": 2012, "MAG papers": [{"PaperId": 2098137565, "PaperTitle": "a clustering based scheme for concurrent trace in debugging noc based multicore systems", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "central south university", "chinese academy of sciences", "central south university"]}], "source": "ES"}, {"DBLP title": "CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory.", "DBLP authors": ["Ke Chen", "Sheng Li", "Naveen Muralimanohar", "Jung Ho Ahn", "Jay B. Brockman", "Norman P. Jouppi"], "year": 2012, "MAG papers": [{"PaperId": 2150909864, "PaperTitle": "cacti 3dd architecture level modeling for 3d die stacked dram main memory", "Year": 2012, "CitationCount": 85, "EstimatedCitation": 143, "Affiliations": ["university of notre dame", "hewlett packard", "hewlett packard", "university of notre dame", "hewlett packard", "seoul national university"]}], "source": "ES"}, {"DBLP title": "TagTM - accelerating STMs with hardware tags for fast meta-data access.", "DBLP authors": ["Srdjan Stipic", "Sasa Tomic", "Ferad Zyulkyarov", "Adri\u00e1n Cristal", "Osman S. \u00dcnsal", "Mateo Valero"], "year": 2012, "MAG papers": [{"PaperId": 2025252760, "PaperTitle": "tagtm accelerating stms with hardware tags for fast meta data access", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["barcelona supercomputing center", "barcelona supercomputing center", "barcelona supercomputing center", "spanish national research council", "barcelona supercomputing center", "barcelona supercomputing center", "barcelona supercomputing center"]}], "source": "ES"}, {"DBLP title": "Enabling dynamic assertion-based verification of embedded software through model-driven design.", "DBLP authors": ["Giuseppe Di Guglielmo", "Luigi Di Guglielmo", "Franco Fummi", "Graziano Pravadelli"], "year": 2012, "MAG papers": [{"PaperId": 2075752285, "PaperTitle": "enabling dynamic assertion based verification of embedded software through model driven design", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of verona", "university of verona", "university of verona", "university of verona"]}], "source": "ES"}, {"DBLP title": "Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design.", "DBLP authors": ["Yu-Ting Chen", "Jason Cong", "Hui Huang", "Bin Liu", "Chunyue Liu", "Miodrag Potkonjak", "Glenn Reinman"], "year": 2012, "MAG papers": [{"PaperId": 2096867266, "PaperTitle": "dynamically reconfigurable hybrid cache an energy efficient last level cache design", "Year": 2012, "CitationCount": 37, "EstimatedCitation": 71, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "DRAM selection and configuration for real-time mobile systems.", "DBLP authors": ["Manil Dev Gomony", "Christian Weis", "Benny Akesson", "Norbert Wehn", "Kees Goossens"], "year": 2012, "MAG papers": [{"PaperId": 2046995247, "PaperTitle": "dram selection and configuration for real time mobile systems", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["eindhoven university of technology", "kaiserslautern university of technology", "eindhoven university of technology", "eindhoven university of technology", "kaiserslautern university of technology"]}], "source": "ES"}, {"DBLP title": "Using timing analysis for the design of future switched based Ethernet automotive networks.", "DBLP authors": ["Jonas Rox", "Rolf Ernst", "Paolo Giusto"], "year": 2012, "MAG papers": [{"PaperId": 2027818471, "PaperTitle": "using timing analysis for the design of future switched based ethernet automotive networks", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["braunschweig university of technology", "braunschweig university of technology", "general motors"]}], "source": "ES"}, {"DBLP title": "Fair energy resource allocation by minority game algorithm for smart buildings.", "DBLP authors": ["Chun Zhang", "Wei Wu", "Hantao Huang", "Hao Yu"], "year": 2012, "MAG papers": [{"PaperId": 2095492137, "PaperTitle": "fair energy resource allocation by minority game algorithm for smart buildings", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "On demand dependent deactivation of automotive ECUs.", "DBLP authors": ["Christoph Schmutzler", "Martin Simons", "J\u00fcrgen Becker"], "year": 2012, "MAG papers": [{"PaperId": 2082359090, "PaperTitle": "on demand dependent deactivation of automotive ecus", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["daimler ag", "daimler ag", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Smart power unit with ultra low power radio trigger capabilities for wireless sensor networks.", "DBLP authors": ["Michele Magno", "Stevan Jovica Marinkovic", "Davide Brunelli", "Emanuel M. Popovici", "Brendan O'Flynn", "Luca Benini"], "year": 2012, "MAG papers": [{"PaperId": 2138530276, "PaperTitle": "smart power unit with ultra low power radio trigger capabilities for wireless sensor networks", "Year": 2012, "CitationCount": 39, "EstimatedCitation": 54, "Affiliations": ["university of trento", "university college cork", "university of bologna", "university college cork", "university of bologna", "university of trento"]}], "source": "ES"}, {"DBLP title": "IR-drop analysis of graphene-based power distribution networks.", "DBLP authors": ["Sandeep Miryala", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "year": 2012, "MAG papers": [{"PaperId": 2099040262, "PaperTitle": "ir drop analysis of graphene based power distribution networks", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Off-path leakage power aware routing for SRAM-based FPGAs.", "DBLP authors": ["Keheng Huang", "Yu Hu", "Xiaowei Li", "Bo Liu", "Hongjin Liu", "Jian Gong"], "year": 2012, "MAG papers": [{"PaperId": 2064377623, "PaperTitle": "off path leakage power aware routing for sram based fpgas", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, "chinese academy of sciences", null, "chinese academy of sciences", null, "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Stability and yield-oriented ultra-low-power embedded 6T SRAM cell design optimization.", "DBLP authors": ["Adam Makosiej", "Olivier Thomas", "Andrei Vladimirescu", "Amara Amara"], "year": 2012, "MAG papers": [{"PaperId": 2064046671, "PaperTitle": "stability and yield oriented ultra low power embedded 6t sram cell design optimization", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["institut superieur d electronique de paris", "institut superieur d electronique de paris", "institut superieur d electronique de paris", null]}], "source": "ES"}, {"DBLP title": "Post-synthesis leakage power minimization.", "DBLP authors": ["Mohammad Rahman", "Carl Sechen"], "year": 2012, "MAG papers": [{"PaperId": 1966544059, "PaperTitle": "post synthesis leakage power minimization", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of texas at dallas", "university of texas at dallas"]}], "source": "ES"}, {"DBLP title": "Fast and lightweight support for nested parallelism on cluster-based embedded many-cores.", "DBLP authors": ["Andrea Marongiu", "Paolo Burgio", "Luca Benini"], "year": 2012, "MAG papers": [{"PaperId": 1995433361, "PaperTitle": "fast and lightweight support for nested parallelism on cluster based embedded many cores", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["university of bologna", "university of bologna", "university of bologna"]}], "source": "ES"}, {"DBLP title": "A divide and conquer based distributed run-time mapping methodology for many-core platforms.", "DBLP authors": ["Iraklis Anagnostopoulos", "Alexandros Bartzas", "Georgios Kathareios", "Dimitrios Soudris"], "year": 2012, "MAG papers": [{"PaperId": 2135287094, "PaperTitle": "a divide and conquer based distributed run time mapping methodology for many core platforms", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["national technical university of athens", "national technical university of athens", "national technical university of athens", "national technical university of athens"]}], "source": "ES"}, {"DBLP title": "Dual Greedy: Adaptive garbage collection for page-mapping solid-state disks.", "DBLP authors": ["Wen-Huei Lin", "Li-Pin Chang"], "year": 2012, "MAG papers": [{"PaperId": 2078878163, "PaperTitle": "dual greedy adaptive garbage collection for page mapping solid state disks", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "EDA solutions to new-defect detection in advanced process technologies.", "DBLP authors": ["Erik Jan Marinissen", "Gilbert Vandling", "Sandeep Kumar Goel", "Friedrich Hapke", "Jason Rivers", "Nikolaus Mittermaier", "Swapnil Bahl"], "year": 2012, "MAG papers": [{"PaperId": 2093049780, "PaperTitle": "eda solutions to new defect detection in advanced process technologies", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["katholieke universiteit leuven", "stmicroelectronics", "mentor graphics", "tsmc", "synopsys", "advanced micro devices", "cadence design systems"]}], "source": "ES"}, {"DBLP title": "Beyond CMOS - benchmarking for future technologies.", "DBLP authors": ["Clivia M. Sotomayor Torres", "Jouni Ahopelto", "Mart W. M. Graef", "R. M. Popp", "Wolfgang Rosenstiel"], "year": 2012, "MAG papers": [{"PaperId": 2105887281, "PaperTitle": "beyond cmos benchmarking for future technologies", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, "catalan institute of nanotechnology", "delft university of technology", null]}], "source": "ES"}, {"DBLP title": "Accurately timed transaction level models for virtual prototyping at high abstraction level.", "DBLP authors": ["Kun Lu", "Daniel Mueller-Gritschneder", "Ulf Schlichtmann"], "year": 2012, "MAG papers": [{"PaperId": 2012868342, "PaperTitle": "accurately timed transaction level models for virtual prototyping at high abstraction level", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["technische universitat munchen", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Out-of-order parallel simulation for ESL design.", "DBLP authors": ["Weiwei Chen", "Xu Han", "Rainer D\u00f6mer"], "year": 2012, "MAG papers": [{"PaperId": 2156685634, "PaperTitle": "out of order parallel simulation for esl design", "Year": 2012, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "A probabilistic analysis method for functional qualification under Mutation Analysis.", "DBLP authors": ["Hsiu-Yi Lin", "Chun-Yao Wang", "Shih-Chieh Chang", "Yung-Chih Chen", "Hsuan-Ming Chou", "Ching-Yi Huang", "Yen-Chi Yang", "Chun-Chien Shen"], "year": 2012, "MAG papers": [{"PaperId": 2050551095, "PaperTitle": "a probabilistic analysis method for functional qualification under mutation analysis", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["national tsing hua university", "national tsing hua university", "chung yuan christian university", "national tsing hua university", "national tsing hua university", "national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Approximating checkers for simulation acceleration.", "DBLP authors": ["Biruk Mammo", "Debapriya Chatterjee", "Dmitry Pidan", "Amir Nahir", "Avi Ziv", "Ronny Morad", "Valeria Bertacco"], "year": 2012, "MAG papers": [{"PaperId": 2158595253, "PaperTitle": "approximating checkers for simulation acceleration", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of michigan", "ibm", "ibm", "ibm", "university of michigan", "university of michigan", "ibm"]}], "source": "ES"}, {"DBLP title": "Multiple-source and multiple-destination charge migration in hybrid electrical energy storage systems.", "DBLP authors": ["Yanzhi Wang", "Qing Xie", "Massoud Pedram", "Younghyun Kim", "Naehyuck Chang", "Massimo Poncino"], "year": 2012, "MAG papers": [{"PaperId": 2128812061, "PaperTitle": "multiple source and multiple destination charge migration in hybrid electrical energy storage systems", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["seoul national university", "university of southern california", "university of southern california", "university of southern california", "polytechnic university of turin", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Benefits of green energy and proportionality in high speed wide area networks connecting data centers.", "DBLP authors": ["Baris Aksanli", "Tajana Simunic Rosing", "Inder Monga"], "year": 2012, "MAG papers": [{"PaperId": 2046843820, "PaperTitle": "benefits of green energy and proportionality in high speed wide area networks connecting data centers", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of california san diego", "university of california san diego", "lawrence berkeley national laboratory"]}], "source": "ES"}, {"DBLP title": "Quantifying the impact of frequency scaling on the energy efficiency of the single-chip cloud computer.", "DBLP authors": ["Andrea Bartolini", "MohammadSadegh Sadri", "John-Nicholas Furst", "Ayse Kivilcim Coskun", "Luca Benini"], "year": 2012, "MAG papers": [{"PaperId": 2069197500, "PaperTitle": "quantifying the impact of frequency scaling on the energy efficiency of the single chip cloud computer", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of bologna", "university of bologna", "university of bologna", "boston university", "boston university"]}], "source": "ES"}, {"DBLP title": "Neighbor-aware dynamic thermal management for multi-core platform.", "DBLP authors": ["Guanglei Liu", "Ming Fan", "Gang Quan"], "year": 2012, "MAG papers": [{"PaperId": 1982322667, "PaperTitle": "neighbor aware dynamic thermal management for multi core platform", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["florida international university", "florida international university", "florida international university"]}], "source": "ES"}, {"DBLP title": "Playing games with scenario- and resource-aware SDF graphs through policy iteration.", "DBLP authors": ["Yang Yang", "Marc Geilen", "Twan Basten", "Sander Stuijk", "Henk Corporaal"], "year": 2012, "MAG papers": [{"PaperId": 2043684354, "PaperTitle": "playing games with scenario and resource aware sdf graphs through policy iteration", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "Verifying timing synchronization constraints in distributed embedded architectures.", "DBLP authors": ["A. C. Rajeev", "Swarup Mohalik", "S. Ramesh"], "year": 2012, "MAG papers": [{"PaperId": 2048444802, "PaperTitle": "verifying timing synchronization constraints in distributed embedded architectures", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["general motors", "general motors", "general motors"]}], "source": "ES"}, {"DBLP title": "Task implementation of synchronous finite state machines.", "DBLP authors": ["Marco Di Natale", "Haibo Zeng"], "year": 2012, "MAG papers": [{"PaperId": 2003449769, "PaperTitle": "task implementation of synchronous finite state machines", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["mcgill university", null]}], "source": "ES"}, {"DBLP title": "NBTI mitigation by optimized NOP assignment and insertion.", "DBLP authors": ["Farshad Firouzi", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "year": 2012, "MAG papers": [{"PaperId": 2062997244, "PaperTitle": "nbti mitigation by optimized nop assignment and insertion", "Year": 2012, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "An accurate Single Event Effect digital design flow for reliable system level design.", "DBLP authors": ["Julian J. H. Pontes", "Ney Calazans", "Pascal Vivet"], "year": 2012, "MAG papers": [{"PaperId": 2016926482, "PaperTitle": "an accurate single event effect digital design flow for reliable system level design", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["pontificia universidade catolica do rio grande do sul", "pontificia universidade catolica do rio grande do sul", null]}], "source": "ES"}, {"DBLP title": "Cross entropy minimization for efficient estimation of SRAM failure rate.", "DBLP authors": ["Mohammed Abdul Shahid"], "year": 2012, "MAG papers": [{"PaperId": 2012727745, "PaperTitle": "cross entropy minimization for efficient estimation of sram failure rate", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Experimentally driven verification of synthetic biological circuits.", "DBLP authors": ["Boyan Yordanov", "Evan Appleton", "Rishi Ganguly", "Ebru Aydin Gol", "Swati Banerjee Carr", "Swapnil Bhatia", "Traci Haddock", "Calin Belta", "Douglas Densmore"], "year": 2012, "MAG papers": [{"PaperId": 2039437622, "PaperTitle": "experimentally driven verification of synthetic biological circuits", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["boston university", "boston university", "boston university", "boston university", "boston university", "boston university", "microsoft", "boston university", "microsoft"]}], "source": "ES"}, {"DBLP title": "Genetic/bio design automation for (re-)engineering biological systems.", "DBLP authors": ["Soha Hassoun"], "year": 2012, "MAG papers": [{"PaperId": 2086535359, "PaperTitle": "genetic bio design automation for re engineering biological systems", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["tufts university"]}], "source": "ES"}, {"DBLP title": "Fast cycle estimation methodology for instruction-level emulator.", "DBLP authors": ["David Thach", "Yutaka Tamiya", "Shinya Kuwamura", "Atsushi Ike"], "year": 2012, "MAG papers": [{"PaperId": 2079081748, "PaperTitle": "fast cycle estimation methodology for instruction level emulator", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["fujitsu", "fujitsu", "fujitsu", "fujitsu"]}], "source": "ES"}, {"DBLP title": "Verification coverage of embedded multicore applications.", "DBLP authors": ["Etem Deniz", "Alper Sen", "Jim Holt"], "year": 2012, "MAG papers": [{"PaperId": 1976660964, "PaperTitle": "verification coverage of embedded multicore applications", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["freescale semiconductor", "bogazici university", "bogazici university"]}], "source": "ES"}, {"DBLP title": "Hazard driven test generation for SMT processors.", "DBLP authors": ["Padmaraj Singh", "Vijaykrishnan Narayanan", "David L. Landis"], "year": 2012, "MAG papers": [{"PaperId": 2042344108, "PaperTitle": "hazard driven test generation for smt processors", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["pennsylvania state university", "carnegie mellon university", "nvidia"]}], "source": "ES"}, {"DBLP title": "Extending the lifetime of NAND flash memory by salvaging bad blocks.", "DBLP authors": ["Chundong Wang", "Weng-Fai Wong"], "year": 2012, "MAG papers": [{"PaperId": 2013880944, "PaperTitle": "extending the lifetime of nand flash memory by salvaging bad blocks", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["national university of singapore", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "A case study on the application of real phase-change RAM to main memory subsystem.", "DBLP authors": ["Suknam Kwon", "Dongki Kim", "Youngsik Kim", "Sungjoo Yoo", "Sunggu Lee"], "year": 2012, "MAG papers": [{"PaperId": 2808791701, "PaperTitle": "a case study on the application of real phase change ram to main memory subsystem", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null]}, {"PaperId": 1971441083, "PaperTitle": "a case study on the application of real phase change ram to main memory subsystem", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology"]}], "source": "ES"}, {"DBLP title": "A high-performance dense block matching solution for automotive 6D-vision.", "DBLP authors": ["Henning Sahlbach", "Sean Whitty", "Rolf Ernst"], "year": 2012, "MAG papers": [{"PaperId": 1994826957, "PaperTitle": "a high performance dense block matching solution for automotive 6d vision", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["braunschweig university of technology", "braunschweig university of technology", "braunschweig university of technology"]}], "source": "ES"}, {"DBLP title": "Optimization intensive energy harvesting.", "DBLP authors": ["Mahsan Rofouei", "Mohammad Ali Ghodrat", "Miodrag Potkonjak", "Alfonso Martinez-Nova"], "year": 2012, "MAG papers": [{"PaperId": 1989395680, "PaperTitle": "optimization intensive energy harvesting", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of extremadura", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Designing FlexRay-based automotive architectures: A holistic OEM approach.", "DBLP authors": ["Paul Milbredt", "Michael Gla\u00df", "Martin Lukasiewycz", "Andreas Steininger", "J\u00fcrgen Teich"], "year": 2012, "MAG papers": [{"PaperId": 1985056879, "PaperTitle": "designing flexray based automotive architectures a holistic oem approach", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of erlangen nuremberg", "vienna university of technology", "university of erlangen nuremberg", "audi", null]}], "source": "ES"}, {"DBLP title": "Virtualized on-chip distributed computing for heterogeneous reconfigurable multi-core systems.", "DBLP authors": ["Stephan Werner", "Oliver Oey", "Diana G\u00f6hringer", "Michael H\u00fcbner", "J\u00fcrgen Becker"], "year": 2012, "MAG papers": [{"PaperId": 2150907660, "PaperTitle": "virtualized on chip distributed computing for heterogeneous reconfigurable multi core systems", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", null, "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "VaMV: Variability-aware Memory Virtualization.", "DBLP authors": ["Luis Angel D. Bathen", "Nikil D. Dutt", "Alex Nicolau", "Puneet Gupta"], "year": 2012, "MAG papers": [{"PaperId": 2046988195, "PaperTitle": "vamv variability aware memory virtualization", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Hybrid simulation for extensible processor cores.", "DBLP authors": ["Jovana Jovic", "Sergey Yakoushkin", "Luis Gabriel Murillo", "Juan Fernando Eusse", "Rainer Leupers", "Gerd Ascheid"], "year": 2012, "MAG papers": [{"PaperId": 1990601362, "PaperTitle": "hybrid simulation for extensible processor cores", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university", "rwth aachen university"]}], "source": "ES"}, {"DBLP title": "Leveraging reconfigurability to raise productivity in FPGA functional debug.", "DBLP authors": ["Zissis Poulos", "Yu-Shen Yang", "Jason Anderson", "Andreas G. Veneris", "Bao Le"], "year": 2012, "MAG papers": [{"PaperId": 2078347625, "PaperTitle": "leveraging reconfigurability to raise productivity in fpga functional debug", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of toronto", "university of toronto", null, "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "MOUSSE: Scaling modelling and verification to complex Heterogeneous Embedded Systems evolution.", "DBLP authors": ["Markus Becker", "Gilles B. Defo", "Franco Fummi", "Wolfgang M\u00fcller", "Graziano Pravadelli", "Sara Vinco"], "year": 2012, "MAG papers": [{"PaperId": 2108472550, "PaperTitle": "mousse scaling modelling and verification to complex heterogeneous embedded systems evolution", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of verona", "university of verona", "university of verona", "university of paderborn", "university of paderborn", "university of paderborn"]}], "source": "ES"}, {"DBLP title": "Run-time power-gating in caches of GPUs for leakage energy savings.", "DBLP authors": ["Yue Wang", "Soumyaroop Roy", "Nagarajan Ranganathan"], "year": 2012, "MAG papers": [{"PaperId": 2110014487, "PaperTitle": "run time power gating in caches of gpus for leakage energy savings", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["university of south florida", "advanced micro devices", "university of south florida"]}], "source": "ES"}, {"DBLP title": "Automatic generation of functional models for embedded processor extensions.", "DBLP authors": ["Fei Sun"], "year": 2012, "MAG papers": [{"PaperId": 1973573607, "PaperTitle": "automatic generation of functional models for embedded processor extensions", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tensilica"]}], "source": "ES"}, {"DBLP title": "An integrated test generation tool for enhanced coverage of Simulink/Stateflow models.", "DBLP authors": ["Prakash Peranandam", "Sachin Raviram", "Manoranjan Satpathy", "Anand Yeolekar", "Ambar A. Gadkari", "S. Ramesh"], "year": 2012, "MAG papers": [{"PaperId": 2118834741, "PaperTitle": "an integrated test generation tool for enhanced coverage of simulink stateflow models", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["general motors", "general motors", "general motors", "general motors", "general motors", "general motors"]}], "source": "ES"}, {"DBLP title": "Model driven resource usage simulation for critical embedded systems.", "DBLP authors": ["Micha\u00ebl Lafaye", "Laurent Pautet", "Etienne Borde", "Marc Gatti", "David Faura"], "year": 2012, "MAG papers": [{"PaperId": 2037321718, "PaperTitle": "model driven resource usage simulation for critical embedded systems", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["telecom paristech", "telecom paristech", "thales group", "thales group", "telecom paristech"]}], "source": "ES"}, {"DBLP title": "RAG: An efficient reliability analysis of logic circuits on graphics processing units.", "DBLP authors": ["Min Li", "Michael S. Hsiao"], "year": 2012, "MAG papers": [{"PaperId": 1982030254, "PaperTitle": "rag an efficient reliability analysis of logic circuits on graphics processing units", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["virginia tech", "virginia tech"]}], "source": "ES"}, {"DBLP title": "Worst-case delay analysis of Variable Bit-Rate flows in network-on-chip with aggregate scheduling.", "DBLP authors": ["Fahimeh Jafari", "Axel Jantsch", "Zhonghai Lu"], "year": 2012, "MAG papers": [{"PaperId": 2105208574, "PaperTitle": "worst case delay analysis of variable bit rate flows in network on chip with aggregate scheduling", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["royal institute of technology", "royal institute of technology", "royal institute of technology"]}], "source": "ES"}, {"DBLP title": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "DBLP authors": ["Giorgos Dimitrakopoulos", "Emmanouil Kalligeros"], "year": 2012, "MAG papers": [{"PaperId": 2078628466, "PaperTitle": "dynamic priority arbiter and multiplexer soft macros for on chip networks switches", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["democritus university of thrace", "university of the aegean"]}], "source": "ES"}, {"DBLP title": "Low power aging-aware register file design by duty cycle balancing.", "DBLP authors": ["Shuai Wang", "Tao Jin", "Chuanlei Zheng", "Guangshan Duan"], "year": 2012, "MAG papers": [{"PaperId": 2129817078, "PaperTitle": "low power aging aware register file design by duty cycle balancing", "Year": 2012, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["nanjing university", "nanjing university", "nanjing university", "nanjing university"]}], "source": "ES"}, {"DBLP title": "PowerAdviser: An RTL power platform for interactive sequential optimizations.", "DBLP authors": ["Nainala Vyagrheswarudu", "Subrangshu Das", "Abhishek Ranjan"], "year": 2012, "MAG papers": [{"PaperId": 2095626820, "PaperTitle": "poweradviser an rtl power platform for interactive sequential optimizations", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["texas instruments", null, "texas instruments"]}], "source": "ES"}, {"DBLP title": "Towards parallel execution of IEC 61131 industrial cyber-physical systems applications.", "DBLP authors": ["Arquimedes Canedo", "Mohammad Abdullah Al Faruque"], "year": 2012, "MAG papers": [{"PaperId": 2001069728, "PaperTitle": "towards parallel execution of iec 61131 industrial cyber physical systems applications", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "A scan pattern debugger for partial scan industrial designs.", "DBLP authors": ["Kameshwar Chandrasekar", "Supratik K. Misra", "Sanjay Sengupta", "Michael S. Hsiao"], "year": 2012, "MAG papers": [{"PaperId": 2114867605, "PaperTitle": "a scan pattern debugger for partial scan industrial designs", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["intel", "virginia tech", "intel", "virginia tech"]}], "source": "ES"}, {"DBLP title": "FAST-GP: An RTL functional verification framework based on fault simulation on GP-GPUs.", "DBLP authors": ["Nicola Bombieri", "Franco Fummi", "Valerio Guarnieri"], "year": 2012, "MAG papers": [{"PaperId": 2029853006, "PaperTitle": "fast gp an rtl functional verification framework based on fault simulation on gp gpus", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of verona", "university of verona", "university of verona"]}], "source": "ES"}, {"DBLP title": "Exploiting binary translation for fast ASIP design space exploration on FPGAs.", "DBLP authors": ["Sebastiano Pomata", "Paolo Meloni", "Giuseppe Tuveri", "Luigi Raffo", "Menno Lindwer"], "year": 2012, "MAG papers": [{"PaperId": 2000467977, "PaperTitle": "exploiting binary translation for fast asip design space exploration on fpgas", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of cagliari", "university of cagliari", "intel", "university of cagliari", "university of cagliari"]}], "source": "ES"}, {"DBLP title": "Design of a low-energy data processing architecture for WSN nodes.", "DBLP authors": ["Cedric Walravens", "Wim Dehaene"], "year": 2012, "MAG papers": [{"PaperId": 2018982473, "PaperTitle": "design of a low energy data processing architecture for wsn nodes", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Application-specific power-efficient approach for reducing register file vulnerability.", "DBLP authors": ["Hamed Tabkhi", "Gunar Schirner"], "year": 2012, "MAG papers": [{"PaperId": 2165166058, "PaperTitle": "application specific power efficient approach for reducing register file vulnerability", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["northeastern university", "northeastern university"]}], "source": "ES"}, {"DBLP title": "On-line scheduling of target sensitive periodic tasks with the gravitational task model.", "DBLP authors": ["Raphael Guerra", "Gerhard Fohler"], "year": 2012, "MAG papers": [{"PaperId": 2021997526, "PaperTitle": "on line scheduling of target sensitive periodic tasks with the gravitational task model", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["kaiserslautern university of technology", "kaiserslautern university of technology"]}], "source": "ES"}, {"DBLP title": "Online scheduling for multi-core shared reconfigurable fabric.", "DBLP authors": ["Liang Chen", "Thomas Marconi", "Tulika Mitra"], "year": 2012, "MAG papers": [{"PaperId": 2088406542, "PaperTitle": "online scheduling for multi core shared reconfigurable fabric", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["national university of singapore", "national university of singapore", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "SCFIT: A FPGA-based fault injection technique for SEU fault model.", "DBLP authors": ["Abbas Mohammadi", "Mojtaba Ebrahimi", "Alireza Ejlali", "Seyed Ghassem Miremadi"], "year": 2012, "MAG papers": [{"PaperId": 2016985604, "PaperTitle": "scfit a fpga based fault injection technique for seu fault model", "Year": 2012, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["sharif university of technology", "sharif university of technology", "sharif university of technology", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "QBf-based boolean function bi-decomposition.", "DBLP authors": ["Huan Chen", "Mikol\u00e1s Janota", "Jo\u00e3o Marques-Silva"], "year": 2012, "MAG papers": [{"PaperId": 2113408440, "PaperTitle": "qbf based boolean function bi decomposition", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university college dublin", "inesc id", null]}], "source": "ES"}, {"DBLP title": "Automatic transition between structural system views in a safety relevant embedded systems development process.", "DBLP authors": ["Christian Ellen", "Christoph Etzien", "Markus Oertel"], "year": 2012, "MAG papers": [{"PaperId": 2141840827, "PaperTitle": "automatic transition between structural system views in a safety relevant embedded systems development process", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["offis", "offis", "offis"]}], "source": "ES"}, {"DBLP title": "Towards new applications of multi-function logic: Image multi-filtering.", "DBLP authors": ["Luk\u00e1s Sekanina", "Vojtech Salajka"], "year": 2012, "MAG papers": [{"PaperId": 2077035877, "PaperTitle": "towards new applications of multi function logic image multi filtering", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["brno university of technology", "brno university of technology"]}], "source": "ES"}, {"DBLP title": "Memory-map selection for firm real-time SDRAM controllers.", "DBLP authors": ["Sven Goossens", "Tim Kouters", "Benny Akesson", "Kees Goossens"], "year": 2012, "MAG papers": [{"PaperId": 2130320819, "PaperTitle": "memory map selection for firm real time sdram controllers", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "Real-time implementation and performance optimization of 3D sound localization on GPUs.", "DBLP authors": ["Yun Liang", "Zheng Cui", "Shengkui Zhao", "Kyle Rupnow", "Yihao Zhang", "Douglas L. Jones", "Deming Chen"], "year": 2012, "MAG papers": [{"PaperId": 2012110315, "PaperTitle": "real time implementation and performance optimization of 3d sound localization on gpus", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": [null, null, null, "university of illinois at urbana champaign", null, "university of illinois at urbana champaign", "sun yat sen university"]}], "source": "ES"}, {"DBLP title": "Impact of TSV area on the dynamic range and frame rate performance of 3D-integrated image sensors.", "DBLP authors": ["Adi Xhakoni", "David San Segundo Bello", "Georges G. E. Gielen"], "year": 2012, "MAG papers": [{"PaperId": 2066994000, "PaperTitle": "impact of tsv area on the dynamic range and frame rate performance of 3d integrated image sensors", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Minimizing the latency of quantum circuits during mapping to the ion-trap circuit fabric.", "DBLP authors": ["Mohammad Javad Dousti", "Massoud Pedram"], "year": 2012, "MAG papers": [{"PaperId": 2035643685, "PaperTitle": "minimizing the latency of quantum circuits during mapping to the ion trap circuit fabric", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Voltage propagation method for 3-D power grid analysis.", "DBLP authors": ["Cheng Zhang", "Vasilis F. Pavlidis", "Giovanni De Micheli"], "year": 2012, "MAG papers": [{"PaperId": 2122506842, "PaperTitle": "voltage propagation method for 3 d power grid analysis", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Yield optimization for radio frequency receiver at system level.", "DBLP authors": ["Sergey A. Nazin", "Dominique Morche", "Alexandre Reinhardt"], "year": 2012, "MAG papers": [{"PaperId": 2056676754, "PaperTitle": "yield optimization for radio frequency receiver at system level", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Parallel statistical analysis of analog circuits by GPU-accelerated graph-based approach.", "DBLP authors": ["Xuexin Liu", "Sheldon X.-D. Tan", "Hai Wang"], "year": 2012, "MAG papers": [{"PaperId": 1966643957, "PaperTitle": "parallel statistical analysis of analog circuits by gpu accelerated graph based approach", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california riverside", "university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Automated critical device identification for configurable analogue transistors.", "DBLP authors": ["Robert Rudolf", "Pouya Taatizadeh", "Reuben Wilcock", "Peter R. Wilson"], "year": 2012, "MAG papers": [{"PaperId": 2123321356, "PaperTitle": "automated critical device identification for configurable analogue transistors", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of southampton", "university of southampton", "university of southampton", "university of southampton"]}], "source": "ES"}, {"DBLP title": "Analysis of multi-domain scenarios for optimized dynamic power management strategies.", "DBLP authors": ["Jochen Zimmermann", "Oliver Bringmann", "Wolfgang Rosenstiel"], "year": 2012, "MAG papers": [{"PaperId": 2051182251, "PaperTitle": "analysis of multi domain scenarios for optimized dynamic power management strategies", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "PUF-based secure test wrapper design for cryptographic SoC testing.", "DBLP authors": ["Amitabh Das", "\u00dcnal Ko\u00e7abas", "Ahmad-Reza Sadeghi", "Ingrid Verbauwhede"], "year": 2012, "MAG papers": [{"PaperId": 2040080049, "PaperTitle": "puf based secure test wrapper design for cryptographic soc testing", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["technische universitat darmstadt", "katholieke universiteit leuven", "technische universitat darmstadt", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Analysis of instruction-level vulnerability to dynamic voltage and temperature variations.", "DBLP authors": ["Abbas Rahimi", "Luca Benini", "Rajesh K. Gupta"], "year": 2012, "MAG papers": [{"PaperId": 2054291882, "PaperTitle": "analysis of instruction level vulnerability to dynamic voltage and temperature variations", "Year": 2012, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["university of california san diego", "university of california san diego", "university of bologna"]}], "source": "ES"}, {"DBLP title": "CrashTest'ing SWAT: Accurate, gate-level evaluation of symptom-based resiliency solutions.", "DBLP authors": ["Andrea Pellegrini", "Robert Smolinski", "Lei Chen", "Xin Fu", "Siva Kumar Sastry Hari", "Junhao Jiang", "Sarita V. Adve", "Todd M. Austin", "Valeria Bertacco"], "year": 2012, "MAG papers": [{"PaperId": 2038366891, "PaperTitle": "crashtest ing swat accurate gate level evaluation of symptom based resiliency solutions", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["university of illinois at urbana champaign", "university of michigan", "university of illinois at urbana champaign", "university of michigan", "university of michigan", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of michigan"]}], "source": "ES"}, {"DBLP title": "A hybrid HW-SW approach for intermittent error mitigation in streaming-based embedded systems.", "DBLP authors": ["Mohamed M. Sabry", "David Atienza", "Francky Catthoor"], "year": 2012, "MAG papers": [{"PaperId": 2027357736, "PaperTitle": "a hybrid hw sw approach for intermittent error mitigation in streaming based embedded systems", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["ecole polytechnique federale de lausanne", "katholieke universiteit leuven", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Probabilistic response time bound for CAN messages with arbitrary deadlines.", "DBLP authors": ["Philip Axer", "Maurice Sebastian", "Rolf Ernst"], "year": 2012, "MAG papers": [{"PaperId": 1984851297, "PaperTitle": "probabilistic response time bound for can messages with arbitrary deadlines", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["braunschweig university of technology", "braunschweig university of technology", "braunschweig university of technology"]}], "source": "ES"}, {"DBLP title": "Exploring pausible clocking based GALS design for 40-nm system integration.", "DBLP authors": ["Xin Fan", "Milos Krstic", "Eckhard Grass", "Birgit Sanders", "Christoph Heer"], "year": 2012, "MAG papers": [{"PaperId": 2017925780, "PaperTitle": "exploring pausible clocking based gals design for 40 nm system integration", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": [null, "intel mobile communications", "intel mobile communications", null, null]}], "source": "ES"}, {"DBLP title": "Static analysis of asynchronous clock domain crossings.", "DBLP authors": ["Shubhyant Chaturvedi"], "year": 2012, "MAG papers": [{"PaperId": 1996072625, "PaperTitle": "static analysis of asynchronous clock domain crossings", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["advanced micro devices"]}], "source": "ES"}, {"DBLP title": "A scalable GPU-based approach to accelerate the multiple-choice knapsack problem.", "DBLP authors": ["Bharath Suri", "Unmesh D. Bordoloi", "Petru Eles"], "year": 2012, "MAG papers": [{"PaperId": 2033571944, "PaperTitle": "a scalable gpu based approach to accelerate the multiple choice knapsack problem", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["linkoping university", null, "linkoping university"]}], "source": "ES"}, {"DBLP title": "Enhancing non-linear kernels by an optimized memory hierarchy in a High Level Synthesis flow.", "DBLP authors": ["St\u00e9phane Mancini", "Fr\u00e9d\u00e9ric Rousseau"], "year": 2012, "MAG papers": [{"PaperId": 2163690240, "PaperTitle": "enhancing non linear kernels by an optimized memory hierarchy in a high level synthesis flow", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "Workload-aware voltage regulator optimization for power efficient multi-core processors.", "DBLP authors": ["Abhishek A. Sinkar", "Hao Wang", "Nam Sung Kim"], "year": 2012, "MAG papers": [{"PaperId": 1981543340, "PaperTitle": "workload aware voltage regulator optimization for power efficient multi core processors", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "An energy efficient DRAM subsystem for 3D integrated SoCs.", "DBLP authors": ["Christian Weis", "Igor Loi", "Luca Benini", "Norbert Wehn"], "year": 2012, "MAG papers": [{"PaperId": 2029945810, "PaperTitle": "an energy efficient dram subsystem for 3d integrated socs", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["kaiserslautern university of technology", "kaiserslautern university of technology", "university of bologna", "university of bologna"]}], "source": "ES"}, {"DBLP title": "Eliminating invariants in UML/OCL models.", "DBLP authors": ["Mathias Soeken", "Robert Wille", "Rolf Drechsler"], "year": 2012, "MAG papers": [{"PaperId": 1991014831, "PaperTitle": "eliminating invariants in uml ocl models", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of bremen", "university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "On-chip source synchronous interface timing test scheme with calibration.", "DBLP authors": ["Hyunjin Kim", "Jacob A. Abraham"], "year": 2012, "MAG papers": [{"PaperId": 2057739756, "PaperTitle": "on chip source synchronous interface timing test scheme with calibration", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Efficient variation-aware EM-semiconductor coupled solver for the TSV structures in 3D IC.", "DBLP authors": ["Yuanzhe Xu", "Wenjian Yu", "Quan Chen", "Lijun Jiang", "Ngai Wong"], "year": 2012, "MAG papers": [{"PaperId": 2147409311, "PaperTitle": "efficient variation aware em semiconductor coupled solver for the tsv structures in 3d ic", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of hong kong", "tsinghua university", "university of hong kong", "university of hong kong", "university of hong kong"]}], "source": "ES"}, {"DBLP title": "Verifying jitter in an analog and mixed signal design using dynamic time warping.", "DBLP authors": ["Rajeev Narayanan", "Alaeddine Daghar", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar"], "year": 2012, "MAG papers": [{"PaperId": 1977187109, "PaperTitle": "verifying jitter in an analog and mixed signal design using dynamic time warping", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["concordia university", "concordia university", "concordia university", "concordia university"]}], "source": "ES"}, {"DBLP title": "MEDS: Mockup Electronic Data Sheets for automated testing of cyber-physical systems using digital mockups.", "DBLP authors": ["Bailey Miller", "Frank Vahid", "Tony Givargis"], "year": 2012, "MAG papers": [{"PaperId": 2075117343, "PaperTitle": "meds mockup electronic data sheets for automated testing of cyber physical systems using digital mockups", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of california irvine", "university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Component-based and aspect-oriented methodology and tool for Real-Time Embedded Control Systems Design.", "DBLP authors": ["R\u00e9dha Hamouche", "R\u00e9my Kocik"], "year": 2012, "MAG papers": [{"PaperId": 2062587411, "PaperTitle": "component based and aspect oriented methodology and tool for real time embedded control systems design", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of paris", "university of paris"]}], "source": "ES"}, {"DBLP title": "Cyber-physical cloud computing: The binding and migration problem.", "DBLP authors": ["Christoph M. Kirsch", "Eloi Pereira", "Raja Sengupta", "Hao Chen", "Robert Hansen", "Jiangchuan Huang", "Florian Landolt", "Michael Lippautz", "Andreas Rottmann", "Ryan Swick", "Rainer Trummer", "D. Vizzini"], "year": 2012, "MAG papers": [{"PaperId": 2065829723, "PaperTitle": "cyber physical cloud computing the binding and migration problem", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of salzburg", "university of salzburg", "university of california berkeley", "university of california berkeley", "university of salzburg", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of salzburg", "university of california berkeley", "university of salzburg"]}], "source": "ES"}, {"DBLP title": "An adaptive approach for online fault management in many-core architectures.", "DBLP authors": ["Cristiana Bolchini", "Antonio Miele", "Donatella Sciuto"], "year": 2012, "MAG papers": [{"PaperId": 2166054877, "PaperTitle": "an adaptive approach for online fault management in many core architectures", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan"]}], "source": "ES"}, {"DBLP title": "An hybrid architecture to detect transient faults in microprocessors: An experimental validation.", "DBLP authors": ["Salvatore Campagna", "Massimo Violante"], "year": 2012, "MAG papers": [{"PaperId": 2133236894, "PaperTitle": "an hybrid architecture to detect transient faults in microprocessors an experimental validation", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Evaluation of a new RFID system performance monitoring approach.", "DBLP authors": ["Gilles Fritz", "Vincent Beroulle", "Oum-El-Kheir Aktouf", "David H\u00e9ly"], "year": 2012, "MAG papers": [{"PaperId": 1987092351, "PaperTitle": "evaluation of a new rfid system performance monitoring approach", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "A framework for simulating hybrid MTJ/CMOS circuits: Atoms to system approach.", "DBLP authors": ["Georgios Panagopoulos", "Charles Augustine", "Kaushik Roy"], "year": 2012, "MAG papers": [{"PaperId": 2134697089, "PaperTitle": "a framework for simulating hybrid mtj cmos circuits atoms to system approach", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "A block-level flash memory management scheme for reducing write activities in PCM-based embedded systems.", "DBLP authors": ["Duo Liu", "Tianzheng Wang", "Yi Wang", "Zhiwei Qin", "Zili Shao"], "year": 2012, "MAG papers": [{"PaperId": 2076594788, "PaperTitle": "a block level flash memory management scheme for reducing write activities in pcm based embedded systems", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["hong kong polytechnic university", "hong kong polytechnic university", "hong kong polytechnic university", "hong kong polytechnic university", "hong kong polytechnic university"]}], "source": "ES"}, {"DBLP title": "Architecting a common-source-line array for bipolar non-volatile memory devices.", "DBLP authors": ["Bo Zhao", "Jun Yang", "Youtao Zhang", "Yiran Chen", "Hai Li"], "year": 2012, "MAG papers": [{"PaperId": 2042147384, "PaperTitle": "architecting a common source line array for bipolar non volatile memory devices", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of pittsburgh", "new york university", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Layout-aware optimization of stt mrams.", "DBLP authors": ["Sumeet Kumar Gupta", "Sang Phill Park", "Niladri Narayan Mojumder", "Kaushik Roy"], "year": 2012, "MAG papers": [{"PaperId": 2171779727, "PaperTitle": "layout aware optimization of stt mrams", "Year": 2012, "CitationCount": 36, "EstimatedCitation": 62, "Affiliations": ["purdue university", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Characterization of the bistable ring PUF.", "DBLP authors": ["Qingqing Chen", "Gy\u00f6rgy Csaba", "Paolo Lugli", "Ulf Schlichtmann", "Ulrich R\u00fchrmair"], "year": 2012, "MAG papers": [{"PaperId": 1968644410, "PaperTitle": "characterization of the bistable ring puf", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["technische universitat munchen", "university of notre dame", "technische universitat munchen", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "An operational matrix-based algorithm for simulating linear and fractional differential circuits.", "DBLP authors": ["Yuanzhe Wang", "Haotian Liu", "Grantham K. H. Pang", "Ngai Wong"], "year": 2012, "MAG papers": [{"PaperId": 2157824099, "PaperTitle": "an operational matrix based algorithm for simulating linear and fractional differential circuits", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of hong kong", "university of hong kong", "university of hong kong", "university of hong kong"]}], "source": "ES"}, {"DBLP title": "A flexible and fast software implementation of the FFT on the BPE platform.", "DBLP authors": ["Teo Cupaiuolo", "Daniele Lo Iacono"], "year": 2012, "MAG papers": [{"PaperId": 1971567836, "PaperTitle": "a flexible and fast software implementation of the fft on the bpe platform", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["stmicroelectronics", "stmicroelectronics"]}], "source": "ES"}, {"DBLP title": "Hierarchical propagation of geometric constraints for full-custom physical design of ICs.", "DBLP authors": ["Maximilian Mittag", "Andreas Krinke", "G\u00f6ran Jerke", "Wolfgang Rosenstiel"], "year": 2012, "MAG papers": [{"PaperId": 2060455162, "PaperTitle": "hierarchical propagation of geometric constraints for full custom physical design of ics", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["bosch", "dresden university of technology", "university of tubingen", "bosch"]}], "source": "ES"}, {"DBLP title": "Double-patterning friendly grid-based detailed routing with online conflict resolution.", "DBLP authors": ["Islam S. Abed", "Amr G. Wassal"], "year": 2012, "MAG papers": [{"PaperId": 2004640679, "PaperTitle": "double patterning friendly grid based detailed routing with online conflict resolution", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["mentor graphics", "cairo university"]}], "source": "ES"}, {"DBLP title": "Design and analysis of via-configurable routing fabrics for structured ASICs.", "DBLP authors": ["Hsin-Pei Tsai", "Rung-Bin Lin", "Liang-Chi Lai"], "year": 2012, "MAG papers": [{"PaperId": 2017531916, "PaperTitle": "design and analysis of via configurable routing fabrics for structured asics", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["yuan ze university", "yuan ze university", "yuan ze university"]}], "source": "ES"}, {"DBLP title": "Variation-aware leakage power model extraction for system-level hierarchical power analysis.", "DBLP authors": ["Yang Xu", "Bing Li", "Ralph Hasholzner", "Bernhard Rohfleisch", "Christian Haubelt", "J\u00fcrgen Teich"], "year": 2012, "MAG papers": [{"PaperId": 2015930828, "PaperTitle": "variation aware leakage power model extraction for system level hierarchical power analysis", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["technische universitat munchen", "university of erlangen nuremberg", "intel mobile communications", "intel mobile communications", "intel mobile communications", "university of erlangen nuremberg"]}], "source": "ES"}, {"DBLP title": "Runtime power estimator calibration for high-performance microprocessors.", "DBLP authors": ["Hai Wang", "Sheldon X.-D. Tan", "Xuexin Liu", "Ashish Gupta"], "year": 2012, "MAG papers": [{"PaperId": 2003581009, "PaperTitle": "runtime power estimator calibration for high performance microprocessors", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["intel", "university of california riverside", "university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Estimation based power and supply voltage management for future RF-powered multi-core smart cards.", "DBLP authors": ["Norbert Druml", "Christian Steger", "Reinhold Weiss", "Andreas Genser", "Josef Haid"], "year": 2012, "MAG papers": [{"PaperId": 2071465301, "PaperTitle": "estimation based power and supply voltage management for future rf powered multi core smart cards", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["graz university of technology", "graz university of technology", "graz university of technology", "infineon technologies", "infineon technologies"]}], "source": "ES"}, {"DBLP title": "Application-specific memory partitioning for joint energy and lifetime optimization.", "DBLP authors": ["Haroon Mahmood", "Massimo Poncino", "Mirko Loghi", "Enrico Macii"], "year": 2012, "MAG papers": [{"PaperId": 2088304689, "PaperTitle": "application specific memory partitioning for joint energy and lifetime optimization", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", null, "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Hybrid source-level simulation of data caches using abstract cache models.", "DBLP authors": ["Stefan Stattelmann", "Gernot Gebhard", "Christoph Cullmann", "Oliver Bringmann", "Wolfgang Rosenstiel"], "year": 2012, "MAG papers": [{"PaperId": 1981735283, "PaperTitle": "hybrid source level simulation of data caches using abstract cache models", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["forschungszentrum informatik", null, "forschungszentrum informatik", "university of tubingen", null]}], "source": "ES"}, {"DBLP title": "Accurate source-level simulation of embedded software with respect to compiler optimizations.", "DBLP authors": ["Zhonglei Wang", "J\u00f6rg Henkel"], "year": 2012, "MAG papers": [{"PaperId": 2168455462, "PaperTitle": "accurate source level simulation of embedded software with respect to compiler optimizations", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Scheduling for register file energy minimization in explicit datapath architectures.", "DBLP authors": ["Dongrui She", "Yifan He", "Bart Mesman", "Henk Corporaal"], "year": 2012, "MAG papers": [{"PaperId": 2002384794, "PaperTitle": "scheduling for register file energy minimization in explicit datapath architectures", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "Multi-objective aware extraction of task-level parallelism using genetic algorithms.", "DBLP authors": ["Daniel Cordes", "Peter Marwedel"], "year": 2012, "MAG papers": [{"PaperId": 2022936893, "PaperTitle": "multi objective aware extraction of task level parallelism using genetic algorithms", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["technical university of dortmund", "technical university of dortmund"]}], "source": "ES"}, {"DBLP title": "RTL analysis and modifications for improving at-speed test.", "DBLP authors": ["Kai-Hui Chang", "Hong-Zu Chou", "Igor L. Markov"], "year": 2012, "MAG papers": [{"PaperId": 1965494789, "PaperTitle": "rtl analysis and modifications for improving at speed test", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, "university of michigan", null]}], "source": "ES"}, {"DBLP title": "Test generation for clock-domain crossing faults in integrated circuits.", "DBLP authors": ["Naghmeh Karimi", "Krishnendu Chakrabarty", "Pallav Gupta", "Srinivas Patil"], "year": 2012, "MAG papers": [{"PaperId": 1999390703, "PaperTitle": "test generation for clock domain crossing faults in integrated circuits", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["duke university", "intel", "intel", "duke university"]}], "source": "ES"}, {"DBLP title": "A new SBST algorithm for testing the register file of VLIW processors.", "DBLP authors": ["Davide Sabena", "Matteo Sonza Reorda", "Luca Sterpone"], "year": 2012, "MAG papers": [{"PaperId": 2158650060, "PaperTitle": "a new sbst algorithm for testing the register file of vliw processors", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "On the optimality of K longest path generation algorithm under memory constraints.", "DBLP authors": ["Jie Jiang", "Matthias Sauer", "Alexander Czutro", "Bernd Becker", "Ilia Polian"], "year": 2012, "MAG papers": [{"PaperId": 1998238661, "PaperTitle": "on the optimality of k longest path generation algorithm under memory constraints", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": [null, null, "university of passau", "university of passau", null]}], "source": "ES"}, {"DBLP title": "A closed-loop system for artifact mitigation in ambulatory electrocardiogram monitoring.", "DBLP authors": ["Mohammed Shoaib", "Gene Marsh", "Harinath Garudadri", "Somdeb Majumdar"], "year": 2012, "MAG papers": [{"PaperId": 2031471285, "PaperTitle": "a closed loop system for artifact mitigation in ambulatory electrocardiogram monitoring", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["qualcomm", "qualcomm", "princeton university", "qualcomm"]}], "source": "ES"}, {"DBLP title": "Enabling advanced inference on sensor nodes through direct use of compressively-sensed signals.", "DBLP authors": ["Mohammed Shoaib", "Niraj K. Jha", "Naveen Verma"], "year": 2012, "MAG papers": [{"PaperId": 2073419740, "PaperTitle": "enabling advanced inference on sensor nodes through direct use of compressively sensed signals", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["princeton university", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "A multi-parameter bio-electric ASIC sensor with integrated 2-wire data transmission protocol for wearable healthcare system.", "DBLP authors": ["Geng Yang", "Jian Chen", "Fredrik Jonsson", "Hannu Tenhunen", "Li-Rong Zheng"], "year": 2012, "MAG papers": [{"PaperId": 2116983094, "PaperTitle": "a multi parameter bio electric asic sensor with integrated 2 wire data transmission protocol for wearable healthcare system", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["royal institute of technology", "royal institute of technology", "royal institute of technology", "royal institute of technology", "royal institute of technology"]}], "source": "ES"}, {"DBLP title": "Energy-efficient branch prediction with Compiler-guided History Stack.", "DBLP authors": ["Mingxing Tan", "Xianhua Liu", "Zichao Xie", "Dong Tong", "Xu Cheng"], "year": 2012, "MAG papers": [{"PaperId": 2044916033, "PaperTitle": "energy efficient branch prediction with compiler guided history stack", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["peking university", "peking university", "peking university", "peking university", "peking university"]}], "source": "ES"}, {"DBLP title": "Toward virtualizing branch direction prediction.", "DBLP authors": ["Maryam Sadooghi-Alvandi", "Kaveh Aasaraai", "Andreas Moshovos"], "year": 2012, "MAG papers": [{"PaperId": 1971292113, "PaperTitle": "toward virtualizing branch direction prediction", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of toronto", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "S/DC: A storage and energy efficient data prefetcher.", "DBLP authors": ["Xianglei Dang", "Xiaoyin Wang", "Dong Tong", "Junlin Lu", "Jiangfang Yi", "Keyi Wang"], "year": 2012, "MAG papers": [{"PaperId": 2026936329, "PaperTitle": "s dc a storage and energy efficient data prefetcher", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["peking university", "peking university", "peking university", "peking university", "peking university", "peking university"]}], "source": "ES"}, {"DBLP title": "An architecture-level approach for mitigating the impact of process variations on extensible processors.", "DBLP authors": ["Mehdi Kamal", "Ali Afzali-Kusha", "Saeed Safari", "Massoud Pedram"], "year": 2012, "MAG papers": [{"PaperId": 2011129874, "PaperTitle": "an architecture level approach for mitigating the impact of process variations on extensible processors", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of tehran", "university of tehran", "university of tehran", "university of southern california"]}], "source": "ES"}, {"DBLP title": "PCASA: Probabilistic control-adjusted Selective Allocation for shared caches.", "DBLP authors": ["Konstantinos Aisopos", "Jaideep Moses", "Ramesh Illikkal", "Ravishankar R. Iyer", "Donald Newell"], "year": 2012, "MAG papers": [{"PaperId": 1999611795, "PaperTitle": "pcasa probabilistic control adjusted selective allocation for shared caches", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["intel", "intel", "princeton university", "intel", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Dynamic Directories: A mechanism for reducing on-chip interconnect power in multicores.", "DBLP authors": ["Abhishek Das", "Matthew Schuchhardt", "Nikos Hardavellas", "Gokhan Memik", "Alok N. Choudhary"], "year": 2012, "MAG papers": [{"PaperId": 1969357983, "PaperTitle": "dynamic directories a mechanism for reducing on chip interconnect power in multicores", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["northwestern university", "northwestern university", "northwestern university", "northwestern university", "intel"]}], "source": "ES"}, {"DBLP title": "Dynamic cache management in multi-core architectures through run-time adaptation.", "DBLP authors": ["Fazal Hameed", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2012, "MAG papers": [{"PaperId": 1969707023, "PaperTitle": "dynamic cache management in multi core architectures through run time adaptation", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Design of a collective communication infrastructure for barrier synchronization in cluster-based nanoscale MPSoCs.", "DBLP authors": ["Jos\u00e9 L. Abell\u00e1n", "Juan Fern\u00e1ndez Peinador", "Manuel E. Acacio", "Davide Bertozzi", "Daniele Bortolotti", "Andrea Marongiu", "Luca Benini"], "year": 2012, "MAG papers": [{"PaperId": 1996762828, "PaperTitle": "design of a collective communication infrastructure for barrier synchronization in cluster based nanoscale mpsocs", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of murcia", "university of ferrara", "university of bologna", "university of murcia", "university of bologna", "university of murcia", "university of bologna"]}], "source": "ES"}, {"DBLP title": "Preemption delay analysis for floating non-preemptive region scheduling.", "DBLP authors": ["Jos\u00e9 Marinho", "Vincent N\u00e9lis", "Stefan M. Petters", "Isabelle Puaut"], "year": 2012, "MAG papers": [{"PaperId": 2127139412, "PaperTitle": "preemption delay analysis for floating non preemptive region scheduling", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["oporto polytechnic institute", "oporto polytechnic institute", "university of rennes", "oporto polytechnic institute"]}], "source": "ES"}, {"DBLP title": "Harmonic semi-partitioned scheduling for fixed-priority real-time tasks on multi-core platform.", "DBLP authors": ["Ming Fan", "Gang Quan"], "year": 2012, "MAG papers": [{"PaperId": 2014554712, "PaperTitle": "harmonic semi partitioned scheduling for fixed priority real time tasks on multi core platform", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["florida international university", "florida international university"]}], "source": "ES"}, {"DBLP title": "Static scheduling of a Time-Triggered Network-on-Chip based on SMT solving.", "DBLP authors": ["Jia Huang", "Jan Olaf Blech", "Andreas Raabe", "Christian Buckl", "Alois Knoll"], "year": 2012, "MAG papers": [{"PaperId": 2154704061, "PaperTitle": "static scheduling of a time triggered network on chip based on smt solving", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": [null, null, null, "technische universitat munchen", null]}], "source": "ES"}, {"DBLP title": "Formal analysis of sporadic overload in real-time systems.", "DBLP authors": ["Sophie Quinton", "Matthias Hanke", "Rolf Ernst"], "year": 2012, "MAG papers": [{"PaperId": 2080059420, "PaperTitle": "formal analysis of sporadic overload in real time systems", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["braunschweig university of technology", "braunschweig university of technology", "braunschweig university of technology"]}], "source": "ES"}, {"DBLP title": "Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis.", "DBLP authors": ["Yu Cai", "Erich F. Haratsch", "Onur Mutlu", "Ken Mai"], "year": 2012, "MAG papers": [{"PaperId": 2129821171, "PaperTitle": "error patterns in mlc nand flash memory measurement characterization and analysis", "Year": 2012, "CitationCount": 197, "EstimatedCitation": 285, "Affiliations": ["carnegie mellon university", "lsi corporation", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Modeling and testing of interference faults in the nano NAND Flash memory.", "DBLP authors": ["Jin Zha", "Xiaole Cui", "Chung-Len Lee"], "year": 2012, "MAG papers": [{"PaperId": 2003400782, "PaperTitle": "modeling and testing of interference faults in the nano nand flash memory", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["peking university", "peking university", "peking university"]}], "source": "ES"}, {"DBLP title": "Impact of resistive-open defects on the heat current of TAS-MRAM architectures.", "DBLP authors": ["Joao Azevedo", "Arnaud Virazel", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Aida Todri-Sanial", "G. Prenat", "J\u00e9r\u00e9my Alvarez-Herault", "Ken Mackay"], "year": 2012, "MAG papers": [{"PaperId": 1971526186, "PaperTitle": "impact of resistive open defects on the heat current of tas mram architectures", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of montpellier", "university of montpellier", "university of montpellier", null, "university of montpellier", "crocus technology", "university of montpellier", "university of montpellier", "crocus technology"]}], "source": "ES"}, {"DBLP title": "TempoMP: Integrated prediction and management of temperature in heterogeneous MPSoCs.", "DBLP authors": ["Shervin Sharifi", "Raid Zuhair Ayoub", "Tajana Simunic Rosing"], "year": 2012, "MAG papers": [{"PaperId": 1968490821, "PaperTitle": "tempomp integrated prediction and management of temperature in heterogeneous mpsocs", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Thermal balancing of liquid-cooled 3D-MPSoCs using channel modulation.", "DBLP authors": ["Mohamed M. Sabry", "Arvind Sridhar", "David Atienza"], "year": 2012, "MAG papers": [{"PaperId": 2128705133, "PaperTitle": "thermal balancing of liquid cooled 3d mpsocs using channel modulation", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Statistical thermal modeling and optimization considering leakage power variations.", "DBLP authors": ["Da-Cheng Juan", "Yi-Lin Chuang", "Diana Marculescu", "Yao-Wen Chang"], "year": 2012, "MAG papers": [{"PaperId": 2018077132, "PaperTitle": "statistical thermal modeling and optimization considering leakage power variations", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["carnegie mellon university", "national taiwan university", "tsmc", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Analysis and runtime management of 3D systems with stacked DRAM for boosting energy efficiency.", "DBLP authors": ["Jie Meng", "Ayse Kivilcim Coskun"], "year": 2012, "MAG papers": [{"PaperId": 2022186439, "PaperTitle": "analysis and runtime management of 3d systems with stacked dram for boosting energy efficiency", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["boston university", "boston university"]}], "source": "ES"}, {"DBLP title": "A guiding coverage metric for formal verification.", "DBLP authors": ["Finn Haedicke", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2012, "MAG papers": [{"PaperId": 2131811951, "PaperTitle": "a guiding coverage metric for formal verification", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of bremen", "university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "Verification of partial designs using incremental QBF solving.", "DBLP authors": ["Paolo Marin", "Christian Miller", "Matthew D. T. Lewis", "Bernd Becker"], "year": 2012, "MAG papers": [{"PaperId": 2127087219, "PaperTitle": "verification of partial designs using incremental qbf solving", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of freiburg", "university of freiburg", "university of freiburg", "university of freiburg"]}], "source": "ES"}, {"DBLP title": "Non-solution implications using reverse domination in a modern SAT-based debugging environment.", "DBLP authors": ["Bao Le", "Hratch Mangassarian", "Brian Keng", "Andreas G. Veneris"], "year": 2012, "MAG papers": [{"PaperId": 2051096547, "PaperTitle": "non solution implications using reverse domination in a modern sat based debugging environment", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of toronto", "university of toronto", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Optimizing performance analysis for synchronous dataflow graphs with shared resources.", "DBLP authors": ["Daniel Thiele", "Rolf Ernst"], "year": 2012, "MAG papers": [{"PaperId": 2068933284, "PaperTitle": "optimizing performance analysis for synchronous dataflow graphs with shared resources", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["braunschweig university of technology", "braunschweig university of technology"]}], "source": "ES"}, {"DBLP title": "Compositional system-level design exploration with planning of high-level synthesis.", "DBLP authors": ["Hung-Yi Liu", "Michele Petracca", "Luca P. Carloni"], "year": 2012, "MAG papers": [{"PaperId": 2046679083, "PaperTitle": "compositional system level design exploration with planning of high level synthesis", "Year": 2012, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["columbia university", "columbia university", "columbia university"]}], "source": "ES"}, {"DBLP title": "Correct-by-construction multi-component SoC design.", "DBLP authors": ["Roopak Sinha", "Partha S. Roop", "Zoran Salcic", "Samik Basu"], "year": 2012, "MAG papers": [{"PaperId": 2106698590, "PaperTitle": "correct by construction multi component soc design", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["iowa state university", "university of auckland", "french institute for research in computer science and automation", "university of auckland"]}], "source": "ES"}, {"DBLP title": "Model checking of Scenario-Aware Dataflow with CADP.", "DBLP authors": ["Bart D. Theelen", "Joost-Pieter Katoen", "Hao Wu"], "year": 2012, "MAG papers": [{"PaperId": 2145231220, "PaperTitle": "model checking of scenario aware dataflow with cadp", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["rwth aachen university", "rwth aachen university", null]}], "source": "ES"}, {"DBLP title": "An instruction scratchpad memory allocation for the precision timed architecture.", "DBLP authors": ["Aayush Prakash", "Hiren D. Patel"], "year": 2012, "MAG papers": [{"PaperId": 2047172496, "PaperTitle": "an instruction scratchpad memory allocation for the precision timed architecture", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of waterloo", "university of waterloo"]}], "source": "ES"}, {"DBLP title": "Bounding WCET of applications using SDRAM with Priority Based Budget Scheduling in MPSoCs.", "DBLP authors": ["Hardik Shah", "Andreas Raabe", "Alois Knoll"], "year": 2012, "MAG papers": [{"PaperId": 2092411063, "PaperTitle": "bounding wcet of applications using sdram with priority based budget scheduling in mpsocs", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": [null, "technische universitat munchen", null]}], "source": "ES"}, {"DBLP title": "Time analysable synchronisation techniques for parallelised hard real-time applications.", "DBLP authors": ["Mike Gerdes", "Florian Kluge", "Theo Ungerer", "Christine Rochange", "Pascal Sainrat"], "year": 2012, "MAG papers": [{"PaperId": 1973865014, "PaperTitle": "time analysable synchronisation techniques for parallelised hard real time applications", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of augsburg", "university of augsburg", "university of augsburg", "university of toulouse", "university of toulouse"]}], "source": "ES"}, {"DBLP title": "Design for test and reliability in ultimate CMOS.", "DBLP authors": ["Michael Nicolaidis", "Lorena Anghel", "Nacer-Eddine Zergainoh", "Yervant Zorian", "Tanay Karnik", "Keith A. Bowman", "James Tschanz", "Shih-Lien Lu", "Carlos Tokunaga", "Arijit Raychowdhury", "Muhammad M. Khellah", "Jaydeep Kulkarni", "Vivek De", "Dimiter Avresky"], "year": 2012, "MAG papers": [{"PaperId": 2000179885, "PaperTitle": "design for test and reliability in ultimate cmos", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["centre national de la recherche scientifique", "intel", "centre national de la recherche scientifique", "intel", "intel", "intel", "synopsys", "intel", "intel", "intel", null, "intel", "intel", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "Virtual platforms: Breaking new grounds.", "DBLP authors": ["Rainer Leupers", "Grant Martin", "Roman Plyaskin", "Andreas Herkersdorf", "Frank Schirrmeister", "Tim Kogel", "Martin Vaupel"], "year": 2012, "MAG papers": [{"PaperId": 2131139339, "PaperTitle": "virtual platforms breaking new grounds", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["synopsys", "technische universitat munchen", "rwth aachen university", "cadence design systems", "bosch", "technische universitat munchen", "tensilica"]}], "source": "ES"}, {"DBLP title": "An FPGA-based accelerator for cortical object classification.", "DBLP authors": ["Mi Sun Park", "Srinidhi Kestur", "Jagdish Sabarad", "Vijaykrishnan Narayanan", "Mary Jane Irwin"], "year": 2012, "MAG papers": [{"PaperId": 2105726859, "PaperTitle": "an fpga based accelerator for cortical object classification", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Power-efficient error-resiliency for H.264/AVC Context-Adaptive Variable Length Coding.", "DBLP authors": ["Muhammad Shafique", "Bruno Zatt", "Semeen Rehman", "Florian Kriebel", "J\u00f6rg Henkel"], "year": 2012, "MAG papers": [{"PaperId": 2001306581, "PaperTitle": "power efficient error resiliency for h 264 avc context adaptive variable length coding", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Towards accurate hardware stereo correspondence: A real-time FPGA implementation of a segmentation-based adaptive support weight algorithm.", "DBLP authors": ["Christos Ttofis", "Theocharis Theocharides"], "year": 2012, "MAG papers": [{"PaperId": 2047519801, "PaperTitle": "towards accurate hardware stereo correspondence a real time fpga implementation of a segmentation based adaptive support weight algorithm", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["university of cyprus", "university of cyprus"]}], "source": "ES"}, {"DBLP title": "An FPGA-based parallel processor for Black-Scholes option pricing using finite differences schemes.", "DBLP authors": ["Georgios Chatziparaskevas", "Andreas Brokalakis", "Ioannis Papaefstathiou"], "year": 2012, "MAG papers": [{"PaperId": 2082697835, "PaperTitle": "an fpga based parallel processor for black scholes option pricing using finite differences schemes", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of crete", "university of crete", "university of crete"]}], "source": "ES"}, {"DBLP title": "A SAT-based fitness function for evolutionary optimization of polymorphic circuits.", "DBLP authors": ["Luk\u00e1s Sekanina", "Zdenek Vas\u00edcek"], "year": 2012, "MAG papers": [{"PaperId": 1967341062, "PaperTitle": "a sat based fitness function for evolutionary optimization of polymorphic circuits", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["brno university of technology", "brno university of technology"]}], "source": "ES"}, {"DBLP title": "Mach-Zehnder interferometer based design of all optical reversible binary adder.", "DBLP authors": ["Saurabh Kotiyal", "Himanshu Thapliyal", "Nagarajan Ranganathan"], "year": 2012, "MAG papers": [{"PaperId": 2018888996, "PaperTitle": "mach zehnder interferometer based design of all optical reversible binary adder", "Year": 2012, "CitationCount": 40, "EstimatedCitation": 62, "Affiliations": ["university of south florida", "duke university", "university of south florida"]}], "source": "ES"}, {"DBLP title": "Weighted area technique for electromechanically enabled logic computation with cantilever-based NEMS switches.", "DBLP authors": ["Shruti Patil", "Min-Woo Jang", "Chia-Ling Chen", "Dongjin Lee", "Zhijang Ye", "Walter E. Partlo", "David J. Lilja", "Stephen A. Campbell", "Tianhong Cui"], "year": 2012, "MAG papers": [{"PaperId": 2085205417, "PaperTitle": "weighted area technique for electromechanically enabled logic computation with cantilever based nems switches", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Response-surface-based design space exploration and optimisation of wireless sensor nodes with tunable energy harvesters.", "DBLP authors": ["Leran Wang", "Tom J. Kazmierski", "Bashir M. Al-Hashimi", "Mansour Aloufi", "Joseph Wenninger"], "year": 2012, "MAG papers": [{"PaperId": 2126064678, "PaperTitle": "response surface based design space exploration and optimisation of wireless sensor nodes with tunable energy harvesters", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of southampton", "university of southampton", "university of southampton", "vienna university of technology", "university of southampton"]}], "source": "ES"}, {"DBLP title": "Holistic modeling of embedded systems with multi-discipline feedback: Application to a Precollision Mitigation Braking System.", "DBLP authors": ["Antoine L\u00e9v\u00eaque", "Fran\u00e7ois P\u00eacheux", "Marie-Minerve Lou\u00ebrat", "Hassan Aboushady", "Fabio Cenni", "Serge Scotti", "Abdelbasset Massouri", "Laurent Clavier"], "year": 2012, "MAG papers": [{"PaperId": 2037313696, "PaperTitle": "holistic modeling of embedded systems with multi discipline feedback application to a precollision mitigation braking system", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["pierre and marie curie university", "centre national de la recherche scientifique", "pierre and marie curie university", "pierre and marie curie university", "stmicroelectronics", "centre national de la recherche scientifique", "pierre and marie curie university", "stmicroelectronics"]}], "source": "ES"}, {"DBLP title": "Hierarchical analog circuit reliability analysis using multivariate nonlinear regression and active learning sample selection.", "DBLP authors": ["Elie Maricau", "Dimitri de Jonghe", "Georges G. E. Gielen"], "year": 2012, "MAG papers": [{"PaperId": 2018973767, "PaperTitle": "hierarchical analog circuit reliability analysis using multivariate nonlinear regression and active learning sample selection", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "A fast analog circuit yield estimation method for medium and high dimensional problems.", "DBLP authors": ["Bo Liu", "Jarir Messaoudi", "Georges G. E. Gielen"], "year": 2012, "MAG papers": [{"PaperId": 2050817722, "PaperTitle": "a fast analog circuit yield estimation method for medium and high dimensional problems", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Fast isomorphism testing for a graph-based analog circuit synthesis framework.", "DBLP authors": ["Markus Meissner", "Oliver Mitea", "Linda Luy", "Lars Hedrich"], "year": 2012, "MAG papers": [{"PaperId": 2170873330, "PaperTitle": "fast isomorphism testing for a graph based analog circuit synthesis framework", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["goethe university frankfurt", "goethe university frankfurt", "goethe university frankfurt", "goethe university frankfurt"]}], "source": "ES"}, {"DBLP title": "Design of streaming applications on MPSoCs using abstract clocks.", "DBLP authors": ["Abdoulaye Gamati\u00e9"], "year": 2012, "MAG papers": [{"PaperId": 2091097681, "PaperTitle": "design of streaming applications on mpsocs using abstract clocks", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "SPDF: A schedulable parametric data-flow MoC.", "DBLP authors": ["Pascal Fradet", "Alain Girault", "Peter Poplavko"], "year": 2012, "MAG papers": [{"PaperId": 2046382262, "PaperTitle": "spdf a schedulable parametric data flow moc", "Year": 2012, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["french institute for research in computer science and automation", "french institute for research in computer science and automation", "french institute for research in computer science and automation"]}], "source": "ES"}, {"DBLP title": "Modeling static-order schedules in synchronous dataflow graphs.", "DBLP authors": ["Morteza Damavandpeyma", "Sander Stuijk", "Twan Basten", "Marc Geilen", "Henk Corporaal"], "year": 2012, "MAG papers": [{"PaperId": 2808180663, "PaperTitle": "modeling static order schedules in synchronous dataflow graphs", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": [null, null, null, null, null]}, {"PaperId": 2157113056, "PaperTitle": "modeling static order schedules in synchronous dataflow graphs", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "Design space pruning through hybrid analysis in system-level design space exploration.", "DBLP authors": ["Roberta Piscitelli", "Andy D. Pimentel"], "year": 2012, "MAG papers": [{"PaperId": 2022253644, "PaperTitle": "design space pruning through hybrid analysis in system level design space exploration", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of amsterdam", "university of amsterdam"]}], "source": "ES"}, {"DBLP title": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "DBLP authors": ["Michael Richter", "Krishnendu Chakrabarty"], "year": 2012, "MAG papers": [{"PaperId": 2026282245, "PaperTitle": "test pin count reduction for noc based test delivery in multicore socs", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of potsdam", "duke university"]}], "source": "ES"}, {"DBLP title": "On effective TSV repair for 3D-stacked ICs.", "DBLP authors": ["Li Jiang", "Qiang Xu", "Bill Eklow"], "year": 2012, "MAG papers": [{"PaperId": 2010009884, "PaperTitle": "on effective tsv repair for 3d stacked ics", "Year": 2012, "CitationCount": 67, "EstimatedCitation": 90, "Affiliations": ["the chinese university of hong kong", "cisco systems inc", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "DfT schemes for resistive open defects in RRAMs.", "DBLP authors": ["Nor Zaidi Haron", "Said Hamdioui"], "year": 2012, "MAG papers": [{"PaperId": 2022318845, "PaperTitle": "dft schemes for resistive open defects in rrams", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["delft university of technology", "universiti teknikal malaysia melaka"]}], "source": "ES"}, {"DBLP title": "Timing Modeling with AUTOSAR - Current state and future directions.", "DBLP authors": ["Marie-Agn\u00e8s Peraldi-Frati", "Hans Blom", "Daniel Karlsson", "Stefan Kuntz"], "year": 2012, "MAG papers": [{"PaperId": 2068427110, "PaperTitle": "timing modeling with autosar current state and future directions", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["volvo", "continental automotive systems", "volvo", "university of nice sophia antipolis"]}], "source": "ES"}, {"DBLP title": "Challenges and new trends in probabilistic timing analysis.", "DBLP authors": ["Sophie Quinton", "Rolf Ernst", "Dominique Bertrand", "Patrick Meumeu Yomsi"], "year": 2012, "MAG papers": [{"PaperId": 2076385713, "PaperTitle": "challenges and new trends in probabilistic timing analysis", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["braunschweig university of technology", "french institute for research in computer science and automation", "braunschweig university of technology", "french institute for research in computer science and automation"]}], "source": "ES"}, {"DBLP title": "Reli: Hardware/software Checkpoint and Recovery scheme for embedded processors.", "DBLP authors": ["Tuo Li", "Roshan G. Ragel", "Sri Parameswaran"], "year": 2012, "MAG papers": [{"PaperId": 1995958648, "PaperTitle": "reli hardware software checkpoint and recovery scheme for embedded processors", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of peradeniya", "university of new south wales", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "A cross-layer approach for new reliability-performance trade-offs in MLC NAND flash memories.", "DBLP authors": ["Cristian Zambelli", "Marco Indaco", "Michele Fabiano", "Stefano Di Carlo", "Paolo Prinetto", "Piero Olivo", "Davide Bertozzi"], "year": 2012, "MAG papers": [{"PaperId": 2057465504, "PaperTitle": "a cross layer approach for new reliability performance trade offs in mlc nand flash memories", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "university of ferrara", "university of ferrara", "university of ferrara", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "A resilient architecture for low latency communication in shared-L1 processor clusters.", "DBLP authors": ["Mohammad Reza Kakoee", "Igor Loi", "Luca Benini"], "year": 2012, "MAG papers": [{"PaperId": 2010562435, "PaperTitle": "a resilient architecture for low latency communication in shared l1 processor clusters", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of bologna", "university of bologna", "university of bologna"]}], "source": "ES"}, {"DBLP title": "Performance-reliability tradeoff analysis for multithreaded applications.", "DBLP authors": ["Isil Oz", "Haluk Rahmi Topcuoglu", "Mahmut T. Kandemir", "Oguz Tosun"], "year": 2012, "MAG papers": [{"PaperId": 2129506420, "PaperTitle": "performance reliability tradeoff analysis for multithreaded applications", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["bogazici university", "bogazici university", "marmara university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Efficient Gr\u00f6bner basis reductions for formal verification of galois field multipliers.", "DBLP authors": ["Jinpeng Lv", "Priyank Kalla", "Florian Enescu"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "Scalable progress verification in credit-based flow-control systems.", "DBLP authors": ["Sayak Ray", "Robert K. Brayton"], "year": 2012, "MAG papers": [{"PaperId": 1995387037, "PaperTitle": "scalable progress verification in credit based flow control systems", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Formal methods for ranking counterexamples through assumption mining.", "DBLP authors": ["Srobona Mitra", "Ansuman Banerjee", "Pallab Dasgupta"], "year": 2012, "MAG papers": [{"PaperId": 2103698396, "PaperTitle": "formal methods for ranking counterexamples through assumption mining", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["indian statistical institute", "indian institute of technology kharagpur", "indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "Transistor-level gate model based statistical timing analysis considering correlations.", "DBLP authors": ["Qin Tang", "Amir Zjajo", "Michel Berkelaar", "Nick van der Meijs"], "year": 2012, "MAG papers": [{"PaperId": 1994201500, "PaperTitle": "transistor level gate model based statistical timing analysis considering correlations", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["delft university of technology", "delft university of technology", "delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "Current source modeling for power and timing analysis at different supply voltages.", "DBLP authors": ["Christoph Knoth", "Hela Jedda", "Ulf Schlichtmann"], "year": 2012, "MAG papers": [{"PaperId": 2066034484, "PaperTitle": "current source modeling for power and timing analysis at different supply voltages", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["technische universitat munchen", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Clock skew scheduling for timing speculation.", "DBLP authors": ["Rong Ye", "Feng Yuan", "Hai Zhou", "Qiang Xu"], "year": 2012, "MAG papers": [{"PaperId": 2019936202, "PaperTitle": "clock skew scheduling for timing speculation", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong", "northwestern university", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "Robust and flexible mapping for real-time distributed applications during the early design phases.", "DBLP authors": ["Junhe Gan", "Paul Pop", "Flavius Gruian", "Jan Madsen"], "year": 2012, "MAG papers": [{"PaperId": 2048859059, "PaperTitle": "robust and flexible mapping for real time distributed applications during the early design phases", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["technical university of denmark", "lund university", "technical university of denmark", "technical university of denmark"]}], "source": "ES"}, {"DBLP title": "A methodology for automated design of hard-real-time embedded streaming systems.", "DBLP authors": ["Mohamed Bamakhrama", "Jiali Teddy Zhai", "Hristo Nikolov", "Todor P. Stefanov"], "year": 2012, "MAG papers": [{"PaperId": 2052270458, "PaperTitle": "a methodology for automated design of hard real time embedded streaming systems", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["leiden university", "leiden university", "leiden university", "leiden university"]}], "source": "ES"}, {"DBLP title": "Co-design techniques for distributed real-time embedded systems with communication security constraints.", "DBLP authors": ["Ke Jiang", "Petru Eles", "Zebo Peng"], "year": 2012, "MAG papers": [{"PaperId": 2078162636, "PaperTitle": "co design techniques for distributed real time embedded systems with communication security constraints", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["linkoping university", "linkoping university", "linkoping university"]}], "source": "ES"}, {"DBLP title": "Logic encryption: A fault analysis perspective.", "DBLP authors": ["Jeyavijayan Rajendran", "Youngok Pino", "Ozgur Sinanoglu", "Ramesh Karri"], "year": 2012, "MAG papers": [{"PaperId": 1970852936, "PaperTitle": "logic encryption a fault analysis perspective", "Year": 2012, "CitationCount": 56, "EstimatedCitation": 85, "Affiliations": ["new york university", "air force research laboratory", "new york university", "new york university abu dhabi"]}], "source": "ES"}, {"DBLP title": "Low-cost implementations of on-the-fly tests for random number generators.", "DBLP authors": ["Filip Veljkovic", "Vladimir Rozic", "Ingrid Verbauwhede"], "year": 2012, "MAG papers": [{"PaperId": 2001667261, "PaperTitle": "low cost implementations of on the fly tests for random number generators", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Post-deployment trust evaluation in wireless cryptographic ICs.", "DBLP authors": ["Yier Jin", "Dzmitry Maliuk", "Yiorgos Makris"], "year": 2012, "MAG papers": [{"PaperId": 2105938985, "PaperTitle": "post deployment trust evaluation in wireless cryptographic ics", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["yale university", "yale university", "university of texas at dallas"]}], "source": "ES"}, {"DBLP title": "Power management of multi-core chips: Challenges and pitfalls.", "DBLP authors": ["Pradip Bose", "Alper Buyuktosunoglu", "John A. Darringer", "Meeta Sharma Gupta", "Michael B. Healy", "Hans M. Jacobson", "Indira Nair", "Jude A. Rivers", "Jeonghee Shin", "Augusto Vega", "Alan J. Weger"], "year": 2012, "MAG papers": [{"PaperId": 1995330024, "PaperTitle": "power management of multi core chips challenges and pitfalls", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator.", "DBLP authors": ["Luca Benini", "Eric Flamand", "Didier Fuin", "Diego Melpignano"], "year": 2012, "MAG papers": [{"PaperId": 2054613700, "PaperTitle": "p2012 building an ecosystem for a scalable modular and high efficiency embedded computing accelerator", "Year": 2012, "CitationCount": 146, "EstimatedCitation": 233, "Affiliations": ["university of bologna", "stmicroelectronics", "stmicroelectronics", "stmicroelectronics"]}], "source": "ES"}, {"DBLP title": "Multi-core architecture design for ultra-low-power wearable health monitoring systems.", "DBLP authors": ["Ahmed Yasir Dogan", "Jeremy Constantin", "Martino Ruggiero", "Andreas Burg", "David Atienza"], "year": 2012, "MAG papers": [{"PaperId": 2074044013, "PaperTitle": "multi core architecture design for ultra low power wearable health monitoring systems", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["ecole polytechnique federale de lausanne", "university of bologna", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Reducing the energy cost of computing through efficient co-scheduling of parallel workloads.", "DBLP authors": ["Can Hankendi", "Ayse Kivilcim Coskun"], "year": 2012, "MAG papers": [{"PaperId": 2140146587, "PaperTitle": "reducing the energy cost of computing through efficient co scheduling of parallel workloads", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["boston university", "boston university"]}], "source": "ES"}, {"DBLP title": "SAFER PATH: Security architecture using fragmented execution and replication for protection against trojaned hardware.", "DBLP authors": ["Mark R. Beaumont", "Bradley D. Hopkins", "Tristan Newby"], "year": 2012, "MAG papers": [{"PaperId": 2101295550, "PaperTitle": "safer path security architecture using fragmented execution and replication for protection against trojaned hardware", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["defence science and technology organisation", "defence science and technology organisation", "defence science and technology organisation"]}], "source": "ES"}, {"DBLP title": "ASIC implementations of five SHA-3 finalists.", "DBLP authors": ["Xu Guo", "Meeta Srivastav", "Sinan Huang", "Dinesh Ganta", "Michael B. Henry", "Leyla Nazhandali", "Patrick Schaumont"], "year": 2012, "MAG papers": [{"PaperId": 2000572467, "PaperTitle": "asic implementations of five sha 3 finalists", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["virginia tech", "virginia tech", "virginia tech", "virginia tech", "virginia tech", "virginia tech", "virginia tech"]}], "source": "ES"}, {"DBLP title": "Side channel analysis of the SHA-3 finalists.", "DBLP authors": ["Michael Zohner", "Michael Kasper", "Marc St\u00f6ttinger", "Sorin A. Huss"], "year": 2012, "MAG papers": [{"PaperId": 2036927889, "PaperTitle": "side channel analysis of the sha 3 finalists", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["technische universitat darmstadt", "technische universitat darmstadt", "fraunhofer society", "technische universitat darmstadt"]}], "source": "ES"}, {"DBLP title": "Combining module selection and replication for throughput-driven streaming programs.", "DBLP authors": ["Jason Cong", "Muhuan Huang", "Bin Liu", "Peng Zhang", "Yi Zou"], "year": 2012, "MAG papers": [{"PaperId": 1969338303, "PaperTitle": "combining module selection and replication for throughput driven streaming programs", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Exploiting area/delay tradeoffs in high-level synthesis.", "DBLP authors": ["Alex Kondratyev", "Luciano Lavagno", "Mike Meyer", "Yosinori Watanabe"], "year": 2012, "MAG papers": [{"PaperId": 1976754731, "PaperTitle": "exploiting area delay tradeoffs in high level synthesis", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["cadence design systems", "cadence design systems", "cadence design systems", "cadence design systems"]}], "source": "ES"}, {"DBLP title": "Predicting best design trade-offs: A case study in processor customization.", "DBLP authors": ["Marcela Zuluaga", "Edwin V. Bonilla", "Nigel P. Topham"], "year": 2012, "MAG papers": [{"PaperId": 2144044349, "PaperTitle": "predicting best design trade offs a case study in processor customization", "Year": 2012, "CitationCount": 55, "EstimatedCitation": 89, "Affiliations": ["australian national university", "eth zurich", "university of edinburgh"]}], "source": "ES"}, {"DBLP title": "Automatic design of low-power encoders using reversible circuit synthesis.", "DBLP authors": ["Robert Wille", "Rolf Drechsler", "Christof Osewold", "Alberto Garc\u00eda Ortiz"], "year": 2012, "MAG papers": [{"PaperId": 1969464533, "PaperTitle": "automatic design of low power encoders using reversible circuit synthesis", "Year": 2012, "CitationCount": 41, "EstimatedCitation": 55, "Affiliations": ["university of bremen", "university of bremen", "university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "Ultra low power litho friendly local assist circuitry for variability resilient 8T SRAM.", "DBLP authors": ["Vibhu Sharma", "Stefan Cosemans", "Maryam Ashouei", "Jos Huisken", "Francky Catthoor", "Wim Dehaene"], "year": 2012, "MAG papers": [{"PaperId": 1967843310, "PaperTitle": "ultra low power litho friendly local assist circuitry for variability resilient 8t sram", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["imec", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "imec", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Sliding-Mode Control to Compensate PVT Variations in dual core systems.", "DBLP authors": ["Hamid Reza Pourshaghaghi", "Hamed Fatemi", "Jos\u00e9 Pineda de Gyvez"], "year": 2012, "MAG papers": [{"PaperId": 2122206294, "PaperTitle": "sliding mode control to compensate pvt variations in dual core systems", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["eindhoven university of technology", "eindhoven university of technology", "nxp semiconductors"]}], "source": "ES"}, {"DBLP title": "MAPG: Memory access power gating.", "DBLP authors": ["Kwangok Jeong", "Andrew B. Kahng", "Seokhyeong Kang", "Tajana Simunic Rosing", "Richard D. Strong"], "year": 2012, "MAG papers": [{"PaperId": 1965635593, "PaperTitle": "mapg memory access power gating", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "State of health aware charge management in hybrid electrical energy storage systems.", "DBLP authors": ["Qing Xie", "Xue Lin", "Yanzhi Wang", "Massoud Pedram", "Donghwa Shin", "Naehyuck Chang"], "year": 2012, "MAG papers": [{"PaperId": 2066065373, "PaperTitle": "state of health aware charge management in hybrid electrical energy storage systems", "Year": 2012, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": ["seoul national university", "university of southern california", "university of southern california", "seoul national university", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Automated construction of a cycle-approximate transaction level model of a memory controller.", "DBLP authors": ["Vladimir Todorov", "Daniel Mueller-Gritschneder", "Helmut Reinig", "Ulf Schlichtmann"], "year": 2012, "MAG papers": [{"PaperId": 2030081791, "PaperTitle": "automated construction of a cycle approximate transaction level model of a memory controller", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["intel mobile communications", "technische universitat munchen", "technische universitat munchen", "intel mobile communications"]}], "source": "ES"}, {"DBLP title": "Refinement of UML/MARTE models for the design of networked embedded systems.", "DBLP authors": ["Emad Samuel Malki Ebeid", "Franco Fummi", "Davide Quaglia", "Francesco Stefanni"], "year": 2012, "MAG papers": [{"PaperId": 2007073181, "PaperTitle": "refinement of uml marte models for the design of networked embedded systems", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of verona", "university of verona", "university of verona", "university of verona"]}], "source": "ES"}, {"DBLP title": "Debugging of inconsistent UML/OCL models.", "DBLP authors": ["Robert Wille", "Mathias Soeken", "Rolf Drechsler"], "year": 2012, "MAG papers": [{"PaperId": 1990416428, "PaperTitle": "debugging of inconsistent uml ocl models", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["university of bremen", "university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "An analytical technique for characterization of transceiver IQ imbalances in the loop-back mode.", "DBLP authors": ["Afsaneh Nassery", "Sule Ozev"], "year": 2012, "MAG papers": [{"PaperId": 2096952729, "PaperTitle": "an analytical technique for characterization of transceiver iq imbalances in the loop back mode", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Testing RF circuits with true non-intrusive built-in sensors.", "DBLP authors": ["Louay Abdallah", "Haralampos-G. D. Stratigopoulos", "Salvador Mir", "Josep Altet"], "year": 2012, "MAG papers": [{"PaperId": 2059015836, "PaperTitle": "testing rf circuits with true non intrusive built in sensors", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["centre national de la recherche scientifique", "polytechnic university of catalonia", "centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "Monitoring active filters under automotive aging scenarios with embedded instrument.", "DBLP authors": ["Jinbo Wan", "Hans G. Kerkhoff"], "year": 2012, "MAG papers": [{"PaperId": 2019789749, "PaperTitle": "monitoring active filters under automotive aging scenarios with embedded instrument", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of twente", "university of twente"]}], "source": "ES"}, {"DBLP title": "ITRS 2011 Analog EDA Challenges and Approaches.", "DBLP authors": ["Helmut Graeb"], "year": 2012, "MAG papers": [{"PaperId": 2040379086, "PaperTitle": "itrs 2011 analog eda challenges and approaches", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "UWB: Innovative architectures enable disruptive low power wireless applications.", "DBLP authors": ["Dominique Morche", "Micha\u00ebl Pelissier", "Gilles Masson", "Pierre Vincent"], "year": 2012, "MAG papers": [{"PaperId": 2019080812, "PaperTitle": "uwb innovative architectures enable disruptive low power wireless applications", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Pathways to servers of the future.", "DBLP authors": ["Gerhard P. Fettweis", "Wolfgang E. Nagel", "Wolfgang Lehner"], "year": 2012, "MAG papers": [{"PaperId": 2035337136, "PaperTitle": "pathways to servers of the future", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["dresden university of technology"]}, {"PaperId": 1978019144, "PaperTitle": "pathways to servers of the future", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["dresden university of technology", "dresden university of technology", "dresden university of technology"]}], "source": "ES"}, {"DBLP title": "Amplitude demodulation-based EM analysis of different RSA implementations.", "DBLP authors": ["Guilherme Perin", "Lionel Torres", "Pascal Benoit", "Philippe Maurine"], "year": 2012, "MAG papers": [{"PaperId": 2049197955, "PaperTitle": "amplitude demodulation based em analysis of different rsa implementations", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of montpellier", "university of montpellier", "university of montpellier", "university of montpellier"]}], "source": "ES"}, {"DBLP title": "RSM: A small and fast countermeasure for AES, secure against 1st and 2nd-order zero-offset SCAs.", "DBLP authors": ["Maxime Nassar", "Youssef Souissi", "Sylvain Guilley", "Jean-Luc Danger"], "year": 2012, "MAG papers": [{"PaperId": 2084934620, "PaperTitle": "rsm a small and fast countermeasure for aes secure against 1st and 2nd order zero offset scas", "Year": 2012, "CitationCount": 49, "EstimatedCitation": 92, "Affiliations": ["telecom paristech", "telecom paristech", "telecom paristech", "telecom paristech"]}], "source": "ES"}, {"DBLP title": "Revealing side-channel issues of complex circuits by enhanced leakage models.", "DBLP authors": ["Annelie Heuser", "Werner Schindler", "Marc St\u00f6ttinger"], "year": 2012, "MAG papers": [{"PaperId": 1987273567, "PaperTitle": "revealing side channel issues of complex circuits by enhanced leakage models", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["technische universitat darmstadt", "german office for information security", "technische universitat darmstadt"]}], "source": "ES"}, {"DBLP title": "3DHLS: Incorporating high-level synthesis in physical planning of three-dimensional (3D) ICs.", "DBLP authors": ["Yibo Chen", "Guangyu Sun", "Qiaosha Zou", "Yuan Xie"], "year": 2012, "MAG papers": [{"PaperId": 2013391748, "PaperTitle": "3dhls incorporating high level synthesis in physical planning of three dimensional 3d ics", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "peking university", "synopsys"]}], "source": "ES"}, {"DBLP title": "Multi-token resource sharing for pipelined asynchronous systems.", "DBLP authors": ["John Hansen", "Montek Singh"], "year": 2012, "MAG papers": [{"PaperId": 2115133112, "PaperTitle": "multi token resource sharing for pipelined asynchronous systems", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of north carolina at chapel hill", "university of north carolina at chapel hill"]}], "source": "ES"}, {"DBLP title": "Design of low-complexity digital finite impulse response filters on FPGAs.", "DBLP authors": ["Levent Aksoy", "Eduardo Costa", "Paulo F. Flores", "Jos\u00e9 C. Monteiro"], "year": 2012, "MAG papers": [{"PaperId": 1987583464, "PaperTitle": "design of low complexity digital finite impulse response filters on fpgas", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["inesc id", "inesc id", null, "inesc id"]}], "source": "ES"}, {"DBLP title": "An efficient framework for passive compact dynamical modeling of multiport linear systems.", "DBLP authors": ["Zohaib Mahmood", "Roberto Suaya", "Luca Daniel"], "year": 2012, "MAG papers": [{"PaperId": 1990808615, "PaperTitle": "an efficient framework for passive compact dynamical modeling of multiport linear systems", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["mentor graphics", "massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Analysis and design of sub-harmonically injection locked oscillators.", "DBLP authors": ["Arkosnato Neogy", "Jaijeet S. Roychowdhury"], "year": 2012, "MAG papers": [{"PaperId": 2040425395, "PaperTitle": "analysis and design of sub harmonically injection locked oscillators", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Design of an intrinsically-linear double-VCO-based ADC with 2nd-order noise shaping.", "DBLP authors": ["Peng Gao", "Xinpeng Xing", "Jan Craninckx", "Georges G. E. Gielen"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "Large signal simulation of integrated inductors on semi-conducting substrates.", "DBLP authors": ["Wim Schoenmaker", "Michael Matthes", "Bart De Smedt", "Sascha Baumanns", "Caren Tischendorf", "Rick Janssen"], "year": 2012, "MAG papers": [{"PaperId": 1967615905, "PaperTitle": "large signal simulation of integrated inductors on semi conducting substrates", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of cologne", "katholieke universiteit leuven", "katholieke universiteit leuven", "university of cologne", "university of cologne", "nxp semiconductors"]}], "source": "ES"}, {"DBLP title": "Time-triggered implementations of mixed-criticality automotive software.", "DBLP authors": ["Dip Goswami", "Martin Lukasiewycz", "Reinhard Schneider", "Samarjit Chakraborty"], "year": 2012, "MAG papers": [{"PaperId": 2011588388, "PaperTitle": "time triggered implementations of mixed criticality automotive software", "Year": 2012, "CitationCount": 38, "EstimatedCitation": 68, "Affiliations": ["technische universitat munchen", null, "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Timing analysis of cyber-physical applications for hybrid communication protocols.", "DBLP authors": ["Alejandro Masrur", "Dip Goswami", "Samarjit Chakraborty", "Jian-Jia Chen", "Anuradha Annaswamy", "Ansuman Banerjee"], "year": 2012, "MAG papers": [{"PaperId": 2109617459, "PaperTitle": "timing analysis of cyber physical applications for hybrid communication protocols", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["massachusetts institute of technology", "technische universitat munchen", "technische universitat munchen", "indian statistical institute", "karlsruhe institute of technology", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "A cyberphysical synthesis approach for error recovery in digital microfluidic biochips.", "DBLP authors": ["Yan Luo", "Krishnendu Chakrabarty", "Tsung-Yi Ho"], "year": 2012, "MAG papers": [{"PaperId": 1966788972, "PaperTitle": "a cyberphysical synthesis approach for error recovery in digital microfluidic biochips", "Year": 2012, "CitationCount": 32, "EstimatedCitation": 56, "Affiliations": ["duke university", "duke university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "Predictive control of networked control systems over differentiated services lossy networks.", "DBLP authors": ["Riccardo Muradore", "Davide Quaglia", "Paolo Fiorini"], "year": 2012, "MAG papers": [{"PaperId": 2036186881, "PaperTitle": "predictive control of networked control systems over differentiated services lossy networks", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of verona", "university of verona", "university of verona"]}], "source": "ES"}, {"DBLP title": "Input vector monitoring on line concurrent BIST based on multilevel decoding logic.", "DBLP authors": ["Ioannis Voyiatzis"], "year": 2012, "MAG papers": [{"PaperId": 2090624562, "PaperTitle": "input vector monitoring on line concurrent bist based on multilevel decoding logic", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["technological educational institute of athens"]}], "source": "ES"}, {"DBLP title": "High performance reliable variable latency carry select addition.", "DBLP authors": ["Kai Du", "Peter J. Varman", "Kartik Mohanram"], "year": 2012, "MAG papers": [{"PaperId": 2099042481, "PaperTitle": "high performance reliable variable latency carry select addition", "Year": 2012, "CitationCount": 57, "EstimatedCitation": 114, "Affiliations": ["rice university", "university of pittsburgh", "rice university"]}], "source": "ES"}, {"DBLP title": "Salvaging chips with caches beyond repair.", "DBLP authors": ["Hsunwei Hsiung", "Byeongju Cha", "Sandeep K. Gupta"], "year": 2012, "MAG papers": [{"PaperId": 2073217565, "PaperTitle": "salvaging chips with caches beyond repair", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Mitigating lifetime underestimation: A system-level approach considering temperature variations and correlations between failure mechanisms.", "DBLP authors": ["Kai-Chiang Wu", "Ming-Chao Lee", "Diana Marculescu", "Shih-Chieh Chang"], "year": 2012, "MAG papers": [{"PaperId": 2163863306, "PaperTitle": "mitigating lifetime underestimation a system level approach considering temperature variations and correlations between failure mechanisms", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["national tsing hua university", "carnegie mellon university", "carnegie mellon university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Challenges and emerging solutions in testing TSV-based 2 1 over 2D- and 3D-stacked ICs.", "DBLP authors": ["Erik Jan Marinissen"], "year": 2012, "MAG papers": [{"PaperId": 2118898957, "PaperTitle": "challenges and emerging solutions in testing tsv based 2 1 over 2d and 3d stacked ics", "Year": 2012, "CitationCount": 58, "EstimatedCitation": 89, "Affiliations": ["katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "DBLP authors": ["Radu Andrei Stefan", "Anca Mariana Molnos", "Jude Angelo Ambrose", "Kees Goossens"], "year": 2012, "MAG papers": [{"PaperId": 2088479706, "PaperTitle": "a tdm noc supporting qos multicast and fast connection set up", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["eindhoven university of technology", "university of new south wales", "eindhoven university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "Parallel probing: Dynamic and constant time setup procedure in circuit switching NoC.", "DBLP authors": ["Shaoteng Liu", "Axel Jantsch", "Zhonghai Lu"], "year": 2012, "MAG papers": [{"PaperId": 2048083982, "PaperTitle": "parallel probing dynamic and constant time setup procedure in circuit switching noc", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["royal institute of technology", "royal institute of technology", "royal institute of technology"]}], "source": "ES"}, {"DBLP title": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "DBLP authors": ["Zhiliang Qian", "Ying Fei Teh", "Chi-Ying Tsui"], "year": 2012, "MAG papers": [{"PaperId": 2159913711, "PaperTitle": "a flit level speedup scheme for network on chips using self reconfigurable bi directional channels", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Spintronic memristor based temperature sensor design with CMOS current reference.", "DBLP authors": ["Xiuyuan Bi", "Chao Zhang", "Hai Li", "Yiran Chen", "Robinson E. Pino"], "year": 2012, "MAG papers": [{"PaperId": 1985458705, "PaperTitle": "spintronic memristor based temperature sensor design with cmos current reference", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["air force research laboratory", "university of pittsburgh", "new york university", "new york university", "new york university"]}], "source": "ES"}, {"DBLP title": "3D-FlashMap: A physical-location-aware block mapping strategy for 3D NAND flash memory.", "DBLP authors": ["Yi Wang", "Luis Angel D. Bathen", "Zili Shao", "Nikil D. Dutt"], "year": 2012, "MAG papers": [{"PaperId": 2087220331, "PaperTitle": "3d flashmap a physical location aware block mapping strategy for 3d nand flash memory", "Year": 2012, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": ["university of california irvine", "university of california irvine", "hong kong polytechnic university", "hong kong polytechnic university"]}], "source": "ES"}, {"DBLP title": "Asymmetry of MTJ switching and its implication to STT-RAM designs.", "DBLP authors": ["Yaojun Zhang", "Xiaobin Wang", "Yong Li", "Alex K. Jones", "Yiran Chen"], "year": 2012, "MAG papers": [{"PaperId": 1976146176, "PaperTitle": "asymmetry of mtj switching and its implication to stt ram designs", "Year": 2012, "CitationCount": 39, "EstimatedCitation": 68, "Affiliations": ["university of pittsburgh", "seagate technology", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Comparative analysis of SRAM memories used as PUF primitives.", "DBLP authors": ["Geert Jan Schrijen", "Vincent van der Leest"], "year": 2012, "MAG papers": [{"PaperId": 2034547981, "PaperTitle": "comparative analysis of sram memories used as puf primitives", "Year": 2012, "CitationCount": 36, "EstimatedCitation": 57, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Comparison of Self-Timed Ring and Inverter Ring Oscillators as entropy sources in FPGAs.", "DBLP authors": ["Abdelkarim Cherkaoui", "Viktor Fischer", "Alain Aubert", "Laurent Fesquet"], "year": 2012, "MAG papers": [{"PaperId": 2010631932, "PaperTitle": "comparison of self timed ring and inverter ring oscillators as entropy sources in fpgas", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "A sensor-assisted self-authentication framework for hardware trojan detection.", "DBLP authors": ["Min Li", "Azadeh Davoodi", "Mohammad Tehranipoor"], "year": 2012, "MAG papers": [{"PaperId": 2011717513, "PaperTitle": "a sensor assisted self authentication framework for hardware trojan detection", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["university of connecticut", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Towards improving simulation of analog circuits using model order reduction.", "DBLP authors": ["Henda Aridhi", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar"], "year": 2012, "MAG papers": [{"PaperId": 2031725584, "PaperTitle": "towards improving simulation of analog circuits using model order reduction", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["concordia university", "concordia university", "concordia university"]}], "source": "ES"}, {"DBLP title": "Efficiency evaluation of parametric failure mitigation techniques for reliable SRAM operation.", "DBLP authors": ["Elena I. Vatajelu", "Joan Figueras"], "year": 2012, "MAG papers": [{"PaperId": 2112679926, "PaperTitle": "efficiency evaluation of parametric failure mitigation techniques for reliable sram operation", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "A GPU-accelerated envelope-following method for switching power converter simulation.", "DBLP authors": ["Xuexin Liu", "Sheldon X.-D. Tan", "Hai Wang", "Hao Yu"], "year": 2012, "MAG papers": [{"PaperId": 2056364227, "PaperTitle": "a gpu accelerated envelope following method for switching power converter simulation", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of california riverside", "university of california riverside", "university of california riverside", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Simulation of the steady state of oscillators in the time domain.", "DBLP authors": ["Hans Georg Brachtendorf", "Kai Bittner", "Rainer Laur"], "year": 2012, "MAG papers": [{"PaperId": 2050867603, "PaperTitle": "simulation of the steady state of oscillators in the time domain", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, "university of bremen", null]}], "source": "ES"}, {"DBLP title": "Nano-Electro-Mechanical relays for FPGA routing: Experimental demonstration and a design technique.", "DBLP authors": ["Chen Chen", "W. Scott Lee", "Roozbeh Parsa", "Soogine Chong", "J. Provine", "Jeff Watt", "Roger T. Howe", "H.-S. Philip Wong", "Subhasish Mitra"], "year": 2012, "MAG papers": [{"PaperId": 1974370851, "PaperTitle": "nano electro mechanical relays for fpga routing experimental demonstration and a design technique", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["stanford university", "altera", "stanford university", "stanford university", "stanford university", "stanford university", "stanford university", "stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "State-based full predication for low power coarse-grained reconfigurable architecture.", "DBLP authors": ["Kyuseung Han", "Seongsik Park", "Kiyoung Choi"], "year": 2012, "MAG papers": [{"PaperId": 2047823179, "PaperTitle": "state based full predication for low power coarse grained reconfigurable architecture", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "UPaRC - Ultra-fast power-aware reconfiguration controller.", "DBLP authors": ["Robin Bonamy", "Hung-Manh Pham", "S\u00e9bastien Pillement", "Daniel Chillet"], "year": 2012, "MAG papers": [{"PaperId": 2127434273, "PaperTitle": "uparc ultra fast power aware reconfiguration controller", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of rennes", "university of rennes", "university of rennes", "university of rennes"]}], "source": "ES"}, {"DBLP title": "Using multi-objective design space exploration to enable run-time resource management for reconfigurable architectures.", "DBLP authors": ["Giovanni Mariani", "Vlad Mihai Sima", "Gianluca Palermo", "Vittorio Zaccaria", "Cristina Silvano", "Koen Bertels"], "year": 2012, "MAG papers": [{"PaperId": 2121190549, "PaperTitle": "using multi objective design space exploration to enable run time resource management for reconfigurable architectures", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["delft university of technology", "polytechnic university of milan", "polytechnic university of milan", "delft university of technology", "polytechnic university of milan", "university of lugano"]}], "source": "ES"}, {"DBLP title": "VLSI legalization with minimum perturbation by iterative augmentation.", "DBLP authors": ["Ulrich Brenner"], "year": 2012, "MAG papers": [{"PaperId": 2036894913, "PaperTitle": "vlsi legalization with minimum perturbation by iterative augmentation", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of bonn"]}], "source": "ES"}, {"DBLP title": "Agglomerative-based flip-flop merging with signal wirelength optimization.", "DBLP authors": ["Shih-Ying Liu", "Chieh-Jui Lee", "Hung-Ming Chen"], "year": 2012, "MAG papers": [{"PaperId": 1965415531, "PaperTitle": "agglomerative based flip flop merging with signal wirelength optimization", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Fixed origin corner square inspection layout regularity metric.", "DBLP authors": ["Marc Pons", "Marc-Nicolas Morgan", "Christian Piguet"], "year": 2012, "MAG papers": [{"PaperId": 2042245870, "PaperTitle": "fixed origin corner square inspection layout regularity metric", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["polytechnic university of catalonia", null, null]}], "source": "ES"}, {"DBLP title": "Programmability and performance portability aspects of heterogeneous multi-/manycore systems.", "DBLP authors": ["Christoph W. Kessler", "Usman Dastgeer", "Samuel Thibault", "Raymond Namyst", "Andrew Richards", "Uwe Dolinsky", "Siegfried Benkner", "Jesper Larsson Tr\u00e4ff", "Sabri Pllana"], "year": 2012, "MAG papers": [{"PaperId": 1996092188, "PaperTitle": "programmability and performance portability aspects of heterogeneous multi manycore systems", "Year": 2012, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["university of bordeaux", "university of vienna", "university of vienna", "university of vienna", "university of bordeaux", null, "linkoping university", "linkoping university", null]}], "source": "ES"}, {"DBLP title": "Towards a wireless medical smart card.", "DBLP authors": ["Stefan Krone", "Bjoern Almeroth", "Falko Guderian", "Gerhard P. Fettweis"], "year": 2012, "MAG papers": [{"PaperId": 2138250863, "PaperTitle": "towards a wireless medical smart card", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology"]}], "source": "ES"}, {"DBLP title": "A fast, source-synchronous ring-based network-on-chip design.", "DBLP authors": ["Ayan Mandal", "Sunil P. Khatri", "Rabi N. Mahapatra"], "year": 2012, "MAG papers": [{"PaperId": 2018562346, "PaperTitle": "a fast source synchronous ring based network on chip design", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["texas a m university", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Area efficient asynchronous SDM routers using 2-stage Clos switches.", "DBLP authors": ["Wei Song", "Doug A. Edwards", "Jim D. Garside", "William J. Bainbridge"], "year": 2012, "MAG papers": [{"PaperId": 2121166225, "PaperTitle": "area efficient asynchronous sdm routers using 2 stage clos switches", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of manchester", "university of manchester", "university of manchester", "university of manchester"]}], "source": "ES"}, {"DBLP title": "Power-efficient calibration and reconfiguration for on-chip optical communication.", "DBLP authors": ["Yan Zheng", "Peter Lisherness", "Ming Gao", "Jock Bovington", "Shiyuan Yang", "Kwang-Ting Cheng"], "year": 2012, "MAG papers": [{"PaperId": 2164328719, "PaperTitle": "power efficient calibration and reconfiguration for on chip optical communication", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Modeling and design exploration of FBDRAM as on-chip memory.", "DBLP authors": ["Guangyu Sun", "Cong Xu", "Yuan Xie"], "year": 2012, "MAG papers": [{"PaperId": 1985558483, "PaperTitle": "modeling and design exploration of fbdram as on chip memory", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["peking university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Bloom filter-based dynamic wear leveling for phase-change RAM.", "DBLP authors": ["Joosung Yun", "Sunggu Lee", "Sungjoo Yoo"], "year": 2012, "MAG papers": [{"PaperId": 2014265395, "PaperTitle": "bloom filter based dynamic wear leveling for phase change ram", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology"]}, {"PaperId": 2809461278, "PaperTitle": "bloom filter based dynamic wear leveling for phase change ram", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "A compression-based area-efficient recovery architecture for nonvolatile processors.", "DBLP authors": ["Yiqun Wang", "Yongpan Liu", "Yumeng Liu", "Daming Zhang", "Shuangchen Li", "Baiko Sai", "Mei-Fang Chiang", "Huazhong Yang"], "year": 2012, "MAG papers": [{"PaperId": 2026002397, "PaperTitle": "a compression based area efficient recovery architecture for nonvolatile processors", "Year": 2012, "CitationCount": 37, "EstimatedCitation": 61, "Affiliations": ["tsinghua university", "rohm", "rohm", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "A Network-on-Chip-based turbo/LDPC decoder architecture.", "DBLP authors": ["Carlo Condo", "Maurizio Martina", "Guido Masera"], "year": 2012, "MAG papers": [{"PaperId": 1972490573, "PaperTitle": "a network on chip based turbo ldpc decoder architecture", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "A complexity adaptive channel estimator for low power.", "DBLP authors": ["Zhibin Yu", "C. H. van Berkel", "Hong Li"], "year": 2012, "MAG papers": [{"PaperId": 2109535288, "PaperTitle": "a complexity adaptive channel estimator for low power", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["nxp semiconductors", "eindhoven university of technology", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "A high performance split-radix FFT with constant geometry architecture.", "DBLP authors": ["Joyce Kwong", "Manish Goel"], "year": 2012, "MAG papers": [{"PaperId": 2022824051, "PaperTitle": "a high performance split radix fft with constant geometry architecture", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Selective flexibility: Breaking the rigidity of datapath merging.", "DBLP authors": ["Mirjana Stojilovic", "David Novo", "Lazar Saranovac", "Philip Brisk", "Paolo Ienne"], "year": 2012, "MAG papers": [{"PaperId": 2016779997, "PaperTitle": "selective flexibility breaking the rigidity of datapath merging", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of california riverside", "ecole polytechnique federale de lausanne", "university of belgrade", "ecole polytechnique federale de lausanne", "university of belgrade"]}], "source": "ES"}, {"DBLP title": "An out-of-order superscalar processor on FPGA: The ReOrder Buffer design.", "DBLP authors": ["Mathieu Rosiere", "Jean Lou Desbarbieux", "Nathalie Drach", "Franck Wajsb\u00fcrt"], "year": 2012, "MAG papers": [{"PaperId": 1991826962, "PaperTitle": "an out of order superscalar processor on fpga the reorder buffer design", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["pierre and marie curie university", "pierre and marie curie university", "pierre and marie curie university", "pierre and marie curie university"]}], "source": "ES"}, {"DBLP title": "Partial online-synthesis for mixed-grained reconfigurable architectures.", "DBLP authors": ["Artjom Grudnitsky", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2012, "MAG papers": [{"PaperId": 2037582595, "PaperTitle": "partial online synthesis for mixed grained reconfigurable architectures", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "DBLP authors": ["Hung-Lin Chao", "Yean-Ru Chen", "Sheng-Ya Tong", "Pao-Ann Hsiung", "Sao-Jie Chen"], "year": 2012, "MAG papers": [{"PaperId": 2006534586, "PaperTitle": "congestion aware scheduling for noc based reconfigurable systems", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["national taiwan university", "national chung cheng university", "national chung cheng university", "national chung cheng university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Multi-patch generation for multi-error logic rectification by interpolation with cofactor reduction.", "DBLP authors": ["Kai-Fu Tang", "Po-Kai Huang", "Chun-Nan Chou", "Chung-Yang Huang"], "year": 2012, "MAG papers": [{"PaperId": 2167406527, "PaperTitle": "multi patch generation for multi error logic rectification by interpolation with cofactor reduction", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Almost every wire is removable: A modeling and solution for removing any circuit wire.", "DBLP authors": ["Xiaoqing Yang", "Tak-Kei Lam", "Wai-Chung Tang", "Yu-Liang Wu"], "year": 2012, "MAG papers": [{"PaperId": 2080530976, "PaperTitle": "almost every wire is removable a modeling and solution for removing any circuit wire", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "Mapping into LUT structures.", "DBLP authors": ["Sayak Ray", "Alan Mishchenko", "Niklas E\u00e9n", "Robert K. Brayton", "Stephen Jang", "Chao Chen"], "year": 2012, "MAG papers": [{"PaperId": 2078644645, "PaperTitle": "mapping into lut structures", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of california berkeley", "university of california berkeley", "university of california berkeley", null, "university of california berkeley", null]}], "source": "ES"}, {"DBLP title": "Row-shift decompositions for index generation functions.", "DBLP authors": ["Tsutomu Sasao"], "year": 2012, "MAG papers": [{"PaperId": 2098392236, "PaperTitle": "row shift decompositions for index generation functions", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["kyushu institute of technology"]}], "source": "ES"}, {"DBLP title": "Custom on-chip sensors for post-silicon failing path isolation in the presence of process variations.", "DBLP authors": ["Min Li", "Azadeh Davoodi", "Lin Xie"], "year": 2012, "MAG papers": [{"PaperId": 2005222434, "PaperTitle": "custom on chip sensors for post silicon failing path isolation in the presence of process variations", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["cadence design systems", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "On effective flip-chip routing via pseudo single redistribution layer.", "DBLP authors": ["Hsin-Wu Hsu", "Meng-Ling Chen", "Hung-Ming Chen", "Hung-Chun Li", "Shi-Hao Chen"], "year": 2012, "MAG papers": [{"PaperId": 2003676682, "PaperTitle": "on effective flip chip routing via pseudo single redistribution layer", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, "global unichip corporation", "global unichip corporation", null]}], "source": "ES"}, {"DBLP title": "AIR (Aerial Image Retargeting): A novel technique for in-fab automatic model-based retargeting-for-yield.", "DBLP authors": ["Ayman Yehia Hamouda", "Mohab Anis", "Karim S. Karim"], "year": 2012, "MAG papers": [{"PaperId": 2045911878, "PaperTitle": "air aerial image retargeting a novel technique for in fab automatic model based retargeting for yield", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["american university in cairo", "university of waterloo", "globalfoundries"]}], "source": "ES"}, {"DBLP title": "Layout-Driven Robustness Analysis for misaligned Carbon Nanotubes in CNTFET-based standard cells.", "DBLP authors": ["Matthias Beste", "Mehdi Baradaran Tahoori"], "year": 2012, "MAG papers": [{"PaperId": 2140637974, "PaperTitle": "layout driven robustness analysis for misaligned carbon nanotubes in cntfet based standard cells", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}]