# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../nexys4_ddr_vga.srcs/sources_1/new/debounce_btn.vhd" \
"../../../../nexys4_ddr_vga.srcs/sim_1/new/tb_debounce_btn.vhd" \

# Do not sort compile order
nosort
