<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CAT2 Peripheral Driver Library: cy_stc_dsadc_achan_config_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CAT2 Peripheral Driver Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structcy__stc__dsadc__achan__config__t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">cy_stc_dsadc_achan_config_t Struct Reference<div class="ingroups"><a class="el" href="group__group__dsadc.html">DSADC        (Delta-Sigma ADC)</a> &raquo; <a class="el" href="group__group__dsadc__data__structures.html">Data Structures</a> &raquo; <a class="el" href="group__group__data__analog__chan.html">ACHAN Data Settings</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p>Configure the selected Analog Channel. </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a351d2f1923c4d227b185c5307dfa4b93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__enum__achan.html#ga4dc776fa7b4fc0a6e5a4e5bc387c6441">cy_en_dsadc_achan_aaf_cutoff_freq_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#a351d2f1923c4d227b185c5307dfa4b93">aafCutoffFreq</a></td></tr>
<tr class="memdesc:a351d2f1923c4d227b185c5307dfa4b93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the anti-aliasing filter cut-off frequency.  <a href="#a351d2f1923c4d227b185c5307dfa4b93">More...</a><br /></td></tr>
<tr class="separator:a351d2f1923c4d227b185c5307dfa4b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d94c7b082e44924bbe2b6c15dddf8b"><td class="memItemLeft" align="right" valign="top"><a id="a18d94c7b082e44924bbe2b6c15dddf8b"></a>
<a class="el" href="group__group__enum__achan.html#ga49d2e91a7d05771d05a6c9faf954e53c">cy_en_dsadc_achan_circuit_chopping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#a18d94c7b082e44924bbe2b6c15dddf8b">aafDisconnectCount</a></td></tr>
<tr class="memdesc:a18d94c7b082e44924bbe2b6c15dddf8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the cycle that disconnects the AAF for the set number of clock cycles after a Fchop clock edge. <br /></td></tr>
<tr class="separator:a18d94c7b082e44924bbe2b6c15dddf8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a045da892304681fe77c85303cd233f2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__enum__achan.html#ga688660ef95f1aa15daba4249db501e34">cy_en_dsadc_buffer_power_level_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#a045da892304681fe77c85303cd233f2a">bufferPowerLevel</a></td></tr>
<tr class="memdesc:a045da892304681fe77c85303cd233f2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the buffer Power Levels.  <a href="#a045da892304681fe77c85303cd233f2a">More...</a><br /></td></tr>
<tr class="separator:a045da892304681fe77c85303cd233f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0afc6ebedebc07b519716415384935bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__enum__achan.html#gac802f0ce9b37fe6ba71258e22d60e75c">cy_en_dsadc_achan_modulator_comp_power_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#a0afc6ebedebc07b519716415384935bd">compPower</a></td></tr>
<tr class="memdesc:a0afc6ebedebc07b519716415384935bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the chopping clock frequency.  <a href="#a0afc6ebedebc07b519716415384935bd">More...</a><br /></td></tr>
<tr class="separator:a0afc6ebedebc07b519716415384935bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d7cf4d200c5547e0858cf5752e00feb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__enum__common.html#gaec39b87226f26271b996bc230212a8b6">cy_en_dsadc_chopping_clock_divider_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#a9d7cf4d200c5547e0858cf5752e00feb">datapathChoppingDivider</a></td></tr>
<tr class="memdesc:a9d7cf4d200c5547e0858cf5752e00feb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the power control for the quantizer block.  <a href="#a9d7cf4d200c5547e0858cf5752e00feb">More...</a><br /></td></tr>
<tr class="separator:a9d7cf4d200c5547e0858cf5752e00feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a622893860e5210dbb8e9e90965263da0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__enum__achan.html#ga09e6e24fe8d7bb356292f8b89b89dd4f">cy_en_dsadc_dem_mode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#a622893860e5210dbb8e9e90965263da0">demMode</a></td></tr>
<tr class="memdesc:a622893860e5210dbb8e9e90965263da0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the dynamic element matching (DEM) mode.  <a href="#a622893860e5210dbb8e9e90965263da0">More...</a><br /></td></tr>
<tr class="separator:a622893860e5210dbb8e9e90965263da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e528d86e90a4a2df5de9e5f1e4a5834"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__enum__achan.html#ga45524f1ded9e9dfc97e449003cebb0a2">cy_en_dsadc_achan_modulator_first_stage_power_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#a4e528d86e90a4a2df5de9e5f1e4a5834">firstStagePower</a></td></tr>
<tr class="memdesc:a4e528d86e90a4a2df5de9e5f1e4a5834"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the First stage Opamp power level.  <a href="#a4e528d86e90a4a2df5de9e5f1e4a5834">More...</a><br /></td></tr>
<tr class="separator:a4e528d86e90a4a2df5de9e5f1e4a5834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63f4486c3a1d984277cbdc03b3e9b60d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__enum__common.html#gaec39b87226f26271b996bc230212a8b6">cy_en_dsadc_chopping_clock_divider_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#a63f4486c3a1d984277cbdc03b3e9b60d">modulatorChoppingDivider</a></td></tr>
<tr class="memdesc:a63f4486c3a1d984277cbdc03b3e9b60d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the modulator chopping clock frequency.  <a href="#a63f4486c3a1d984277cbdc03b3e9b60d">More...</a><br /></td></tr>
<tr class="separator:a63f4486c3a1d984277cbdc03b3e9b60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3563503955ff4a0a98a13d011e0f1a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__enum__achan.html#gad0e92e2cf5d809e44bd9b49b3bc61d1a">cy_en_dsadc_achan_modulator_non_overlap_delay_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#ad3563503955ff4a0a98a13d011e0f1a5">nonOverlapDelay</a></td></tr>
<tr class="memdesc:ad3563503955ff4a0a98a13d011e0f1a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the Non-Overlap delay of clock phases.  <a href="#ad3563503955ff4a0a98a13d011e0f1a5">More...</a><br /></td></tr>
<tr class="separator:ad3563503955ff4a0a98a13d011e0f1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a97b3bfc853263ce634bbd802890aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__enum__achan.html#gaa1ef111dadfc14ef91037d985cda115e">cy_en_dsadc_pga_power_level_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#aa2a97b3bfc853263ce634bbd802890aa">pgaPowerLevel</a></td></tr>
<tr class="memdesc:aa2a97b3bfc853263ce634bbd802890aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the PGA power level.  <a href="#aa2a97b3bfc853263ce634bbd802890aa">More...</a><br /></td></tr>
<tr class="separator:aa2a97b3bfc853263ce634bbd802890aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b175d80b65044c0aea52004aa78deb4"><td class="memItemLeft" align="right" valign="top"><a id="a0b175d80b65044c0aea52004aa78deb4"></a>
<a class="el" href="group__group__enum__achan.html#ga2f77ad8d3a7253d10ad5330ffcdc211d">cy_en_dsadc_achan_trigger_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#a0b175d80b65044c0aea52004aa78deb4">primaryTrigger</a></td></tr>
<tr class="memdesc:a0b175d80b65044c0aea52004aa78deb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the primary trigger source for the ACHAN. <br /></td></tr>
<tr class="separator:a0b175d80b65044c0aea52004aa78deb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada2f52dc6908a7c64f0ecff9e8faa788"><td class="memItemLeft" align="right" valign="top"><a id="ada2f52dc6908a7c64f0ecff9e8faa788"></a>
<a class="el" href="group__group__enum__achan.html#ga2f77ad8d3a7253d10ad5330ffcdc211d">cy_en_dsadc_achan_trigger_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#ada2f52dc6908a7c64f0ecff9e8faa788">secondaryTrigger</a></td></tr>
<tr class="memdesc:ada2f52dc6908a7c64f0ecff9e8faa788"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the secondary trigger source for the ACHAN. <br /></td></tr>
<tr class="separator:ada2f52dc6908a7c64f0ecff9e8faa788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a498df2110d7ae4daea2c2f7f570f51c4"><td class="memItemLeft" align="right" valign="top"><a id="a498df2110d7ae4daea2c2f7f570f51c4"></a>
<a class="el" href="group__group__enum__achan.html#ga49937e1907b2ff2a6b483af1b415666c">cy_en_dsadc_achan_modulator_second_third_stage_power_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#a498df2110d7ae4daea2c2f7f570f51c4">secondThirdStagePower</a></td></tr>
<tr class="memdesc:a498df2110d7ae4daea2c2f7f570f51c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the power level for the second and third integrator stages. <br /></td></tr>
<tr class="separator:a498df2110d7ae4daea2c2f7f570f51c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09997ef44a93eda2103010920a64b21f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__enum__achan.html#ga5ec94c0238fe9f59a857be6a7eba2cef">cy_en_dsadc_achan_modulator_summer_power_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#a09997ef44a93eda2103010920a64b21f">summerPower</a></td></tr>
<tr class="memdesc:a09997ef44a93eda2103010920a64b21f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the power level for the summer block.  <a href="#a09997ef44a93eda2103010920a64b21f">More...</a><br /></td></tr>
<tr class="separator:a09997ef44a93eda2103010920a64b21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe888bade40168daf5df897a401a12c9"><td class="memItemLeft" align="right" valign="top"><a id="afe888bade40168daf5df897a401a12c9"></a>
<a class="el" href="group__group__enum__achan.html#ga68542f02bc29198be230907a0482dc07">cy_en_dsadc_achan_trigger_synchronized_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#afe888bade40168daf5df897a401a12c9">syncPrimaryTrigger</a></td></tr>
<tr class="memdesc:afe888bade40168daf5df897a401a12c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable to synchronize the trigger signal to the delta-sigma modulator (DSM) clock domain, or bypass clock domain synchronization of the trigger signal. <br /></td></tr>
<tr class="separator:afe888bade40168daf5df897a401a12c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93530a67dc506c296ab913f089b07714"><td class="memItemLeft" align="right" valign="top"><a id="a93530a67dc506c296ab913f089b07714"></a>
<a class="el" href="group__group__enum__achan.html#ga68542f02bc29198be230907a0482dc07">cy_en_dsadc_achan_trigger_synchronized_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#a93530a67dc506c296ab913f089b07714">syncSecondaryTrigger</a></td></tr>
<tr class="memdesc:a93530a67dc506c296ab913f089b07714"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable to synchronize the trigger signal to the DSM clock domain, or bypass clock domain synchronization of the trigger signal. <br /></td></tr>
<tr class="separator:a93530a67dc506c296ab913f089b07714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa54e064c4f17a1b6c59faf4d58a8a87b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__enum__achan.html#gab2a2df22c375ac6ffa659fce09001b84">cy_en_dsadc_achan_pump_clock_source_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#aa54e064c4f17a1b6c59faf4d58a8a87b">pumpClock</a></td></tr>
<tr class="memdesc:aa54e064c4f17a1b6c59faf4d58a8a87b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The pump clock frequency is set based off the source clock frequency.  <a href="#aa54e064c4f17a1b6c59faf4d58a8a87b">More...</a><br /></td></tr>
<tr class="separator:aa54e064c4f17a1b6c59faf4d58a8a87b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3631328ca8f9ee1a37f8a7f63ded572a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__enum__achan.html#ga8923d8d764a46f359b7b66831619ea73">cy_en_dsadc_achan_reference_vcm_power_level_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#a3631328ca8f9ee1a37f8a7f63ded572a">vcmPowerLevel</a></td></tr>
<tr class="memdesc:a3631328ca8f9ee1a37f8a7f63ded572a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the power level for the voltage reference buffer.  <a href="#a3631328ca8f9ee1a37f8a7f63ded572a">More...</a><br /></td></tr>
<tr class="separator:a3631328ca8f9ee1a37f8a7f63ded572a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a456697b2a0bf79609a01e91d896f5edf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__enum__achan.html#gafd4cfd9bf2d000d55b20116222bf0fc3">cy_en_dsadc_achan_reference_vref_power_level_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#a456697b2a0bf79609a01e91d896f5edf">vrefPower</a></td></tr>
<tr class="memdesc:a456697b2a0bf79609a01e91d896f5edf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the positive pump power level.  <a href="#a456697b2a0bf79609a01e91d896f5edf">More...</a><br /></td></tr>
<tr class="separator:a456697b2a0bf79609a01e91d896f5edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad72a4b2f8c7e67bc409bbebad2b3cb1c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#ad72a4b2f8c7e67bc409bbebad2b3cb1c">overloadDetectThr</a></td></tr>
<tr class="memdesc:ad72a4b2f8c7e67bc409bbebad2b3cb1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the overload detect threshold.  <a href="#ad72a4b2f8c7e67bc409bbebad2b3cb1c">More...</a><br /></td></tr>
<tr class="separator:ad72a4b2f8c7e67bc409bbebad2b3cb1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaafa6eaf4f20fdc5650162965b90b133"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#aaafa6eaf4f20fdc5650162965b90b133">enableDem</a></td></tr>
<tr class="memdesc:aaafa6eaf4f20fdc5650162965b90b133"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable dynamic element matching (DEM).  <a href="#aaafa6eaf4f20fdc5650162965b90b133">More...</a><br /></td></tr>
<tr class="separator:aaafa6eaf4f20fdc5650162965b90b133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7b49b76e16194b425c43b40b4f8c2bd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#ac7b49b76e16194b425c43b40b4f8c2bd">enableReset1</a></td></tr>
<tr class="memdesc:ac7b49b76e16194b425c43b40b4f8c2bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable 1st stage integrating capacitance to be reset.  <a href="#ac7b49b76e16194b425c43b40b4f8c2bd">More...</a><br /></td></tr>
<tr class="separator:ac7b49b76e16194b425c43b40b4f8c2bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0215b07d6a39b8a6704e2cfce0f293a8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#a0215b07d6a39b8a6704e2cfce0f293a8">enableReset2</a></td></tr>
<tr class="memdesc:a0215b07d6a39b8a6704e2cfce0f293a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable 2nd stage integrating capacitance to be reset.  <a href="#a0215b07d6a39b8a6704e2cfce0f293a8">More...</a><br /></td></tr>
<tr class="separator:a0215b07d6a39b8a6704e2cfce0f293a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b2cb8ec5df292abf20592ca48aff77"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#a80b2cb8ec5df292abf20592ca48aff77">enableReset3</a></td></tr>
<tr class="memdesc:a80b2cb8ec5df292abf20592ca48aff77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable 3rd stage integrating capacitance to be reset.  <a href="#a80b2cb8ec5df292abf20592ca48aff77">More...</a><br /></td></tr>
<tr class="separator:a80b2cb8ec5df292abf20592ca48aff77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584344ffa4773f169e1f172e786449af"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#a584344ffa4773f169e1f172e786449af">enableSecIntegrChopping</a></td></tr>
<tr class="memdesc:a584344ffa4773f169e1f172e786449af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the 2nd stage circuit chopping.  <a href="#a584344ffa4773f169e1f172e786449af">More...</a><br /></td></tr>
<tr class="separator:a584344ffa4773f169e1f172e786449af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fe1581e233a5688038a84a7bef0ad01"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dsadc__achan__config__t.html#a5fe1581e233a5688038a84a7bef0ad01">useOverloadDetection</a></td></tr>
<tr class="memdesc:a5fe1581e233a5688038a84a7bef0ad01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable / Configure the overload detection circuitry.  <a href="#a5fe1581e233a5688038a84a7bef0ad01">More...</a><br /></td></tr>
<tr class="separator:a5fe1581e233a5688038a84a7bef0ad01"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a351d2f1923c4d227b185c5307dfa4b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a351d2f1923c4d227b185c5307dfa4b93">&#9670;&nbsp;</a></span>aafCutoffFreq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__enum__achan.html#ga4dc776fa7b4fc0a6e5a4e5bc387c6441">cy_en_dsadc_achan_aaf_cutoff_freq_t</a> cy_stc_dsadc_achan_config_t::aafCutoffFreq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the anti-aliasing filter cut-off frequency. </p>

</div>
</div>
<a id="a045da892304681fe77c85303cd233f2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a045da892304681fe77c85303cd233f2a">&#9670;&nbsp;</a></span>bufferPowerLevel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__enum__achan.html#ga688660ef95f1aa15daba4249db501e34">cy_en_dsadc_buffer_power_level_t</a> cy_stc_dsadc_achan_config_t::bufferPowerLevel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the buffer Power Levels. </p>

</div>
</div>
<a id="a0afc6ebedebc07b519716415384935bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0afc6ebedebc07b519716415384935bd">&#9670;&nbsp;</a></span>compPower</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__enum__achan.html#gac802f0ce9b37fe6ba71258e22d60e75c">cy_en_dsadc_achan_modulator_comp_power_t</a> cy_stc_dsadc_achan_config_t::compPower</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the chopping clock frequency. </p>

</div>
</div>
<a id="a9d7cf4d200c5547e0858cf5752e00feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d7cf4d200c5547e0858cf5752e00feb">&#9670;&nbsp;</a></span>datapathChoppingDivider</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__enum__common.html#gaec39b87226f26271b996bc230212a8b6">cy_en_dsadc_chopping_clock_divider_t</a> cy_stc_dsadc_achan_config_t::datapathChoppingDivider</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the power control for the quantizer block. </p>

</div>
</div>
<a id="a622893860e5210dbb8e9e90965263da0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a622893860e5210dbb8e9e90965263da0">&#9670;&nbsp;</a></span>demMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__enum__achan.html#ga09e6e24fe8d7bb356292f8b89b89dd4f">cy_en_dsadc_dem_mode_t</a> cy_stc_dsadc_achan_config_t::demMode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the dynamic element matching (DEM) mode. </p>

</div>
</div>
<a id="a4e528d86e90a4a2df5de9e5f1e4a5834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e528d86e90a4a2df5de9e5f1e4a5834">&#9670;&nbsp;</a></span>firstStagePower</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__enum__achan.html#ga45524f1ded9e9dfc97e449003cebb0a2">cy_en_dsadc_achan_modulator_first_stage_power_t</a> cy_stc_dsadc_achan_config_t::firstStagePower</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the First stage Opamp power level. </p>

</div>
</div>
<a id="a63f4486c3a1d984277cbdc03b3e9b60d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63f4486c3a1d984277cbdc03b3e9b60d">&#9670;&nbsp;</a></span>modulatorChoppingDivider</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__enum__common.html#gaec39b87226f26271b996bc230212a8b6">cy_en_dsadc_chopping_clock_divider_t</a> cy_stc_dsadc_achan_config_t::modulatorChoppingDivider</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the modulator chopping clock frequency. </p>

</div>
</div>
<a id="ad3563503955ff4a0a98a13d011e0f1a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3563503955ff4a0a98a13d011e0f1a5">&#9670;&nbsp;</a></span>nonOverlapDelay</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__enum__achan.html#gad0e92e2cf5d809e44bd9b49b3bc61d1a">cy_en_dsadc_achan_modulator_non_overlap_delay_t</a> cy_stc_dsadc_achan_config_t::nonOverlapDelay</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the Non-Overlap delay of clock phases. </p>

</div>
</div>
<a id="aa2a97b3bfc853263ce634bbd802890aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2a97b3bfc853263ce634bbd802890aa">&#9670;&nbsp;</a></span>pgaPowerLevel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__enum__achan.html#gaa1ef111dadfc14ef91037d985cda115e">cy_en_dsadc_pga_power_level_t</a> cy_stc_dsadc_achan_config_t::pgaPowerLevel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the PGA power level. </p>

</div>
</div>
<a id="a09997ef44a93eda2103010920a64b21f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09997ef44a93eda2103010920a64b21f">&#9670;&nbsp;</a></span>summerPower</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__enum__achan.html#ga5ec94c0238fe9f59a857be6a7eba2cef">cy_en_dsadc_achan_modulator_summer_power_t</a> cy_stc_dsadc_achan_config_t::summerPower</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the power level for the summer block. </p>

</div>
</div>
<a id="aa54e064c4f17a1b6c59faf4d58a8a87b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa54e064c4f17a1b6c59faf4d58a8a87b">&#9670;&nbsp;</a></span>pumpClock</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__enum__achan.html#gab2a2df22c375ac6ffa659fce09001b84">cy_en_dsadc_achan_pump_clock_source_t</a> cy_stc_dsadc_achan_config_t::pumpClock</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The pump clock frequency is set based off the source clock frequency. </p>
<p>If the source clock frequency is 48 MHz, then this should be <a class="el" href="group__group__enum__achan.html#ggab2a2df22c375ac6ffa659fce09001b84abf6d28a8b76911d7367621a7be594f90">CY_DSADC_ACHAN_PUMP_CLOCK_SOURCE_48MHZ</a>. If the source clock frequency is 24 MHz, then this should be set to <a class="el" href="group__group__enum__achan.html#ggab2a2df22c375ac6ffa659fce09001b84a1bba28f1bb70d556d2f0262018c9bf83">CY_DSADC_ACHAN_PUMP_CLOCK_SOURCE_24MHZ</a>. These are the only two valid source clock frequencies for the ADC. </p>

</div>
</div>
<a id="a3631328ca8f9ee1a37f8a7f63ded572a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3631328ca8f9ee1a37f8a7f63ded572a">&#9670;&nbsp;</a></span>vcmPowerLevel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__enum__achan.html#ga8923d8d764a46f359b7b66831619ea73">cy_en_dsadc_achan_reference_vcm_power_level_t</a> cy_stc_dsadc_achan_config_t::vcmPowerLevel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the power level for the voltage reference buffer. </p>

</div>
</div>
<a id="a456697b2a0bf79609a01e91d896f5edf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a456697b2a0bf79609a01e91d896f5edf">&#9670;&nbsp;</a></span>vrefPower</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__enum__achan.html#gafd4cfd9bf2d000d55b20116222bf0fc3">cy_en_dsadc_achan_reference_vref_power_level_t</a> cy_stc_dsadc_achan_config_t::vrefPower</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the positive pump power level. </p>

</div>
</div>
<a id="ad72a4b2f8c7e67bc409bbebad2b3cb1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad72a4b2f8c7e67bc409bbebad2b3cb1c">&#9670;&nbsp;</a></span>overloadDetectThr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_dsadc_achan_config_t::overloadDetectThr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the overload detect threshold. </p>

</div>
</div>
<a id="aaafa6eaf4f20fdc5650162965b90b133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaafa6eaf4f20fdc5650162965b90b133">&#9670;&nbsp;</a></span>enableDem</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool cy_stc_dsadc_achan_config_t::enableDem</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable or disable dynamic element matching (DEM). </p>

</div>
</div>
<a id="ac7b49b76e16194b425c43b40b4f8c2bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7b49b76e16194b425c43b40b4f8c2bd">&#9670;&nbsp;</a></span>enableReset1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool cy_stc_dsadc_achan_config_t::enableReset1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable or disable 1st stage integrating capacitance to be reset. </p>

</div>
</div>
<a id="a0215b07d6a39b8a6704e2cfce0f293a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0215b07d6a39b8a6704e2cfce0f293a8">&#9670;&nbsp;</a></span>enableReset2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool cy_stc_dsadc_achan_config_t::enableReset2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable or disable 2nd stage integrating capacitance to be reset. </p>

</div>
</div>
<a id="a80b2cb8ec5df292abf20592ca48aff77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80b2cb8ec5df292abf20592ca48aff77">&#9670;&nbsp;</a></span>enableReset3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool cy_stc_dsadc_achan_config_t::enableReset3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable or disable 3rd stage integrating capacitance to be reset. </p>

</div>
</div>
<a id="a584344ffa4773f169e1f172e786449af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a584344ffa4773f169e1f172e786449af">&#9670;&nbsp;</a></span>enableSecIntegrChopping</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool cy_stc_dsadc_achan_config_t::enableSecIntegrChopping</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable or disable the 2nd stage circuit chopping. </p>

</div>
</div>
<a id="a5fe1581e233a5688038a84a7bef0ad01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fe1581e233a5688038a84a7bef0ad01">&#9670;&nbsp;</a></span>useOverloadDetection</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool cy_stc_dsadc_achan_config_t::useOverloadDetection</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable / Configure the overload detection circuitry. </p>
<p>Overload detection can be useful to avoid input saturation. It is recommended to disable overload detection (set this to 'false') while debugging the ADC. Enable overload detection (set this to 'true') is recommended for the final project implementation. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>CAT2 Peripheral Driver Library</b> by <b>Infineon Technologies</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
