$date
    Fri Jun 14 12:46:31 2024
$end
$version
    MyHDL 0.11.46
$end
$timescale
    1ns
$end

$scope module test_sftreg $end
$var reg 1 ! clk $end
$var reg 8 " data_in $end
$var reg 1 # enable $end
$var reg 1 $ load $end
$var reg 1 % reset $end
$var reg 1 & serial_in $end
$var reg 1 ' serial_out $end
$var reg 8 ( shift_reg $end
$scope module shift_register0 $end
$var reg 1 ! clk $end
$var reg 8 " data_in $end
$var reg 1 # enable $end
$var reg 1 $ load $end
$var reg 1 % reset $end
$var reg 1 & serial_in $end
$var reg 1 ' serial_out $end
$var reg 8 ( shift_reg $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
1!
b00000000 "
1#
1$
1%
1&
1'
b00000000 (
$end
0'
0!
0$
0#
#10
1!
0%
