Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May 29 11:27:23 2025
| Host         : DESKTOP-1C6V4N9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_RegisterFile_timing_summary_routed.rpt -pb ALU_RegisterFile_timing_summary_routed.pb -rpx ALU_RegisterFile_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU_RegisterFile
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1142)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3206)
5. checking no_input_delay (21)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1142)
---------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: clk_25M (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: clk_F (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: clk_RR (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: clk_WB (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3206)
---------------------------------------------------
 There are 3206 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3220          inf        0.000                      0                 3220           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3220 Endpoints
Min Delay          3220 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R_Addr_A[0]
                            (input port)
  Destination:            Data_A_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.357ns  (logic 1.454ns (11.764%)  route 10.904ns (88.236%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  R_Addr_A[0] (IN)
                         net (fo=0)                   0.000     0.000    R_Addr_A[0]
    W7                   IBUF (Prop_ibuf_I_O)         0.919     0.919 r  R_Addr_A_IBUF[0]_inst/O
                         net (fo=256, routed)        10.115    11.034    uu1/R_Addr_A_IBUF[0]
    SLICE_X86Y86         LUT6 (Prop_lut6_I4_O)        0.105    11.139 r  uu1/Data_A[10]_i_8/O
                         net (fo=1, routed)           0.000    11.139    uu1/Data_A[10]_i_8_n_0
    SLICE_X86Y86         MUXF7 (Prop_muxf7_I0_O)      0.178    11.317 r  uu1/Data_A_reg[10]_i_3/O
                         net (fo=1, routed)           0.788    12.105    uu1/Data_A_reg[10]_i_3_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I1_O)        0.252    12.357 r  uu1/Data_A[10]_i_1/O
                         net (fo=1, routed)           0.000    12.357    A[10]
    SLICE_X79Y84         FDRE                                         r  Data_A_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_Addr_A[0]
                            (input port)
  Destination:            Data_A_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.279ns  (logic 1.458ns (11.871%)  route 10.822ns (88.129%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  R_Addr_A[0] (IN)
                         net (fo=0)                   0.000     0.000    R_Addr_A[0]
    W7                   IBUF (Prop_ibuf_I_O)         0.919     0.919 r  R_Addr_A_IBUF[0]_inst/O
                         net (fo=256, routed)        10.124    11.043    uu1/R_Addr_A_IBUF[0]
    SLICE_X86Y88         LUT6 (Prop_lut6_I4_O)        0.105    11.148 r  uu1/Data_A[17]_i_13/O
                         net (fo=1, routed)           0.000    11.148    uu1/Data_A[17]_i_13_n_0
    SLICE_X86Y88         MUXF7 (Prop_muxf7_I1_O)      0.182    11.330 r  uu1/Data_A_reg[17]_i_5/O
                         net (fo=1, routed)           0.697    12.027    uu1/Data_A_reg[17]_i_5_n_0
    SLICE_X86Y88         LUT6 (Prop_lut6_I5_O)        0.252    12.279 r  uu1/Data_A[17]_i_1/O
                         net (fo=1, routed)           0.000    12.279    A[17]
    SLICE_X86Y88         FDRE                                         r  Data_A_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_Addr_A[0]
                            (input port)
  Destination:            Data_A_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.108ns  (logic 1.454ns (12.006%)  route 10.654ns (87.994%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  R_Addr_A[0] (IN)
                         net (fo=0)                   0.000     0.000    R_Addr_A[0]
    W7                   IBUF (Prop_ibuf_I_O)         0.919     0.919 r  R_Addr_A_IBUF[0]_inst/O
                         net (fo=256, routed)         9.830    10.749    uu1/R_Addr_A_IBUF[0]
    SLICE_X85Y88         LUT6 (Prop_lut6_I4_O)        0.105    10.854 r  uu1/Data_A[13]_i_10/O
                         net (fo=1, routed)           0.000    10.854    uu1/Data_A[13]_i_10_n_0
    SLICE_X85Y88         MUXF7 (Prop_muxf7_I0_O)      0.178    11.032 r  uu1/Data_A_reg[13]_i_4/O
                         net (fo=1, routed)           0.824    11.856    uu1/Data_A_reg[13]_i_4_n_0
    SLICE_X86Y88         LUT6 (Prop_lut6_I3_O)        0.252    12.108 r  uu1/Data_A[13]_i_1/O
                         net (fo=1, routed)           0.000    12.108    A[13]
    SLICE_X86Y88         FDRE                                         r  Data_A_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_Addr_A[0]
                            (input port)
  Destination:            Data_A_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.491ns  (logic 1.438ns (12.511%)  route 10.054ns (87.489%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  R_Addr_A[0] (IN)
                         net (fo=0)                   0.000     0.000    R_Addr_A[0]
    W7                   IBUF (Prop_ibuf_I_O)         0.919     0.919 r  R_Addr_A_IBUF[0]_inst/O
                         net (fo=256, routed)         9.249    10.168    uu1/R_Addr_A_IBUF[0]
    SLICE_X84Y95         LUT6 (Prop_lut6_I4_O)        0.105    10.273 r  uu1/Data_A[25]_i_10/O
                         net (fo=1, routed)           0.000    10.273    uu1/Data_A[25]_i_10_n_0
    SLICE_X84Y95         MUXF7 (Prop_muxf7_I0_O)      0.173    10.446 r  uu1/Data_A_reg[25]_i_4/O
                         net (fo=1, routed)           0.804    11.250    uu1/Data_A_reg[25]_i_4_n_0
    SLICE_X86Y93         LUT6 (Prop_lut6_I3_O)        0.241    11.491 r  uu1/Data_A[25]_i_1/O
                         net (fo=1, routed)           0.000    11.491    A[25]
    SLICE_X86Y93         FDRE                                         r  Data_A_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_Addr_A[0]
                            (input port)
  Destination:            Data_A_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.442ns  (logic 1.458ns (12.739%)  route 9.985ns (87.261%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  R_Addr_A[0] (IN)
                         net (fo=0)                   0.000     0.000    R_Addr_A[0]
    W7                   IBUF (Prop_ibuf_I_O)         0.919     0.919 r  R_Addr_A_IBUF[0]_inst/O
                         net (fo=256, routed)         9.467    10.386    uu1/R_Addr_A_IBUF[0]
    SLICE_X85Y91         LUT6 (Prop_lut6_I4_O)        0.105    10.491 r  uu1/Data_A[14]_i_13/O
                         net (fo=1, routed)           0.000    10.491    uu1/Data_A[14]_i_13_n_0
    SLICE_X85Y91         MUXF7 (Prop_muxf7_I1_O)      0.182    10.673 r  uu1/Data_A_reg[14]_i_5/O
                         net (fo=1, routed)           0.518    11.190    uu1/Data_A_reg[14]_i_5_n_0
    SLICE_X85Y90         LUT6 (Prop_lut6_I5_O)        0.252    11.442 r  uu1/Data_A[14]_i_1/O
                         net (fo=1, routed)           0.000    11.442    A[14]
    SLICE_X85Y90         FDRE                                         r  Data_A_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_Addr_A[0]
                            (input port)
  Destination:            Data_A_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.179ns  (logic 1.443ns (12.905%)  route 9.737ns (87.095%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  R_Addr_A[0] (IN)
                         net (fo=0)                   0.000     0.000    R_Addr_A[0]
    W7                   IBUF (Prop_ibuf_I_O)         0.919     0.919 r  R_Addr_A_IBUF[0]_inst/O
                         net (fo=256, routed)         9.257    10.176    uu1/R_Addr_A_IBUF[0]
    SLICE_X88Y95         LUT6 (Prop_lut6_I4_O)        0.105    10.281 r  uu1/Data_A[19]_i_9/O
                         net (fo=1, routed)           0.000    10.281    uu1/Data_A[19]_i_9_n_0
    SLICE_X88Y95         MUXF7 (Prop_muxf7_I1_O)      0.178    10.459 r  uu1/Data_A_reg[19]_i_3/O
                         net (fo=1, routed)           0.480    10.938    uu1/Data_A_reg[19]_i_3_n_0
    SLICE_X86Y96         LUT6 (Prop_lut6_I1_O)        0.241    11.179 r  uu1/Data_A[19]_i_1/O
                         net (fo=1, routed)           0.000    11.179    A[19]
    SLICE_X86Y96         FDRE                                         r  Data_A_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_Addr_A[0]
                            (input port)
  Destination:            Data_A_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.690ns  (logic 1.458ns (13.636%)  route 9.232ns (86.364%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  R_Addr_A[0] (IN)
                         net (fo=0)                   0.000     0.000    R_Addr_A[0]
    W7                   IBUF (Prop_ibuf_I_O)         0.919     0.919 r  R_Addr_A_IBUF[0]_inst/O
                         net (fo=256, routed)         8.603     9.522    uu1/R_Addr_A_IBUF[0]
    SLICE_X83Y100        LUT6 (Prop_lut6_I4_O)        0.105     9.627 r  uu1/Data_A[31]_i_11/O
                         net (fo=1, routed)           0.000     9.627    uu1/Data_A[31]_i_11_n_0
    SLICE_X83Y100        MUXF7 (Prop_muxf7_I1_O)      0.182     9.809 r  uu1/Data_A_reg[31]_i_4/O
                         net (fo=1, routed)           0.629    10.438    uu1/Data_A_reg[31]_i_4_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I3_O)        0.252    10.690 r  uu1/Data_A[31]_i_1/O
                         net (fo=1, routed)           0.000    10.690    A[31]
    SLICE_X84Y99         FDRE                                         r  Data_A_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_B_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FR_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.655ns  (logic 1.528ns (14.340%)  route 9.127ns (85.660%))
  Logic Levels:           8  (FDRE=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDRE                         0.000     0.000 r  Data_B_reg[20]/C
    SLICE_X70Y101        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  Data_B_reg[20]/Q
                         net (fo=9, routed)           1.155     1.588    Data_B_reg_n_0_[20]
    SLICE_X76Y97         LUT4 (Prop_lut4_I3_O)        0.125     1.713 r  F[30]_i_36/O
                         net (fo=2, routed)           0.721     2.433    F[30]_i_36_n_0
    SLICE_X76Y97         LUT5 (Prop_lut5_I3_O)        0.264     2.697 f  F[30]_i_12/O
                         net (fo=77, routed)          2.182     4.879    F[30]_i_12_n_0
    SLICE_X82Y88         LUT5 (Prop_lut5_I3_O)        0.124     5.003 r  F[28]_i_12/O
                         net (fo=16, routed)          2.643     7.646    F[28]_i_12_n_0
    SLICE_X79Y98         LUT6 (Prop_lut6_I4_O)        0.267     7.913 f  F[25]_i_4/O
                         net (fo=1, routed)           0.836     8.749    F[25]_i_4_n_0
    SLICE_X79Y100        LUT6 (Prop_lut6_I5_O)        0.105     8.854 f  F[25]_i_1/O
                         net (fo=2, routed)           0.806     9.659    F[25]
    SLICE_X77Y99         LUT6 (Prop_lut6_I2_O)        0.105     9.764 f  FR[3]_i_5/O
                         net (fo=1, routed)           0.786    10.550    FR[3]_i_5_n_0
    SLICE_X73Y97         LUT6 (Prop_lut6_I3_O)        0.105    10.655 r  FR[3]_i_1/O
                         net (fo=1, routed)           0.000    10.655    p_3_out[3]
    SLICE_X73Y97         FDRE                                         r  FR_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_Addr_A[0]
                            (input port)
  Destination:            Data_A_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.298ns  (logic 1.438ns (13.960%)  route 8.861ns (86.040%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  R_Addr_A[0] (IN)
                         net (fo=0)                   0.000     0.000    R_Addr_A[0]
    W7                   IBUF (Prop_ibuf_I_O)         0.919     0.919 r  R_Addr_A_IBUF[0]_inst/O
                         net (fo=256, routed)         7.850     8.769    uu1/R_Addr_A_IBUF[0]
    SLICE_X74Y101        LUT6 (Prop_lut6_I4_O)        0.105     8.874 r  uu1/Data_A[20]_i_10/O
                         net (fo=1, routed)           0.000     8.874    uu1/Data_A[20]_i_10_n_0
    SLICE_X74Y101        MUXF7 (Prop_muxf7_I0_O)      0.173     9.047 r  uu1/Data_A_reg[20]_i_4/O
                         net (fo=1, routed)           1.010    10.057    uu1/Data_A_reg[20]_i_4_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I3_O)        0.241    10.298 r  uu1/Data_A[20]_i_1/O
                         net (fo=1, routed)           0.000    10.298    A[20]
    SLICE_X70Y101        FDRE                                         r  Data_A_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_Addr_A[0]
                            (input port)
  Destination:            Data_A_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.231ns  (logic 1.443ns (14.101%)  route 8.788ns (85.899%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  R_Addr_A[0] (IN)
                         net (fo=0)                   0.000     0.000    R_Addr_A[0]
    W7                   IBUF (Prop_ibuf_I_O)         0.919     0.919 r  R_Addr_A_IBUF[0]_inst/O
                         net (fo=256, routed)         8.088     9.006    uu1/R_Addr_A_IBUF[0]
    SLICE_X80Y101        LUT6 (Prop_lut6_I4_O)        0.105     9.111 r  uu1/Data_A[26]_i_11/O
                         net (fo=1, routed)           0.000     9.111    uu1/Data_A[26]_i_11_n_0
    SLICE_X80Y101        MUXF7 (Prop_muxf7_I1_O)      0.178     9.289 r  uu1/Data_A_reg[26]_i_4/O
                         net (fo=1, routed)           0.700     9.990    uu1/Data_A_reg[26]_i_4_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I3_O)        0.241    10.231 r  uu1/Data_A[26]_i_1/O
                         net (fo=1, routed)           0.000    10.231    A[26]
    SLICE_X78Y100        FDRE                                         r  Data_A_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 F_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            F_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (53.041%)  route 0.165ns (46.959%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y97         FDRE                         0.000     0.000 r  F_reg[16]/C
    SLICE_X79Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  F_reg[16]/Q
                         net (fo=15, routed)          0.110     0.251    F_reg_n_0_[16]
    SLICE_X78Y97         LUT6 (Prop_lut6_I0_O)        0.045     0.296 r  F[16]_i_1/O
                         net (fo=2, routed)           0.055     0.351    F[16]
    SLICE_X79Y97         FDRE                                         r  F_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            F_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE                         0.000     0.000 r  F_reg[2]/C
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  F_reg[2]/Q
                         net (fo=16, routed)          0.167     0.308    F_reg_n_0_[2]
    SLICE_X79Y90         LUT6 (Prop_lut6_I2_O)        0.045     0.353 r  F[2]_i_1/O
                         net (fo=1, routed)           0.000     0.353    F[2]
    SLICE_X79Y90         FDRE                                         r  F_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/uu1/BIT_SEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu2/uu1/BIT_SEL_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.183ns (48.699%)  route 0.193ns (51.301%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y105        FDRE                         0.000     0.000 r  uu2/uu1/BIT_SEL_reg[1]/C
    SLICE_X68Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uu2/uu1/BIT_SEL_reg[1]/Q
                         net (fo=11, routed)          0.193     0.334    uu1/AN_OBUF[1]
    SLICE_X68Y105        LUT4 (Prop_lut4_I0_O)        0.042     0.376 r  uu1/BIT_SEL[2]_i_1/O
                         net (fo=1, routed)           0.000     0.376    uu2/uu1/BIT_SEL_reg[2]_1
    SLICE_X68Y105        FDRE                                         r  uu2/uu1/BIT_SEL_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/uu1/BIT_SEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu2/uu1/BIT_SEL_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.105%)  route 0.193ns (50.895%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y105        FDRE                         0.000     0.000 r  uu2/uu1/BIT_SEL_reg[1]/C
    SLICE_X68Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uu2/uu1/BIT_SEL_reg[1]/Q
                         net (fo=11, routed)          0.193     0.334    uu1/AN_OBUF[1]
    SLICE_X68Y105        LUT3 (Prop_lut3_I2_O)        0.045     0.379 r  uu1/BIT_SEL[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    uu2/uu1/BIT_SEL_reg[1]_1
    SLICE_X68Y105        FDRE                                         r  uu2/uu1/BIT_SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/uu1/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu2/uu1/cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.274ns (69.208%)  route 0.122ns (30.792%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y106        FDRE                         0.000     0.000 r  uu2/uu1/cnt_reg[10]/C
    SLICE_X66Y106        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uu2/uu1/cnt_reg[10]/Q
                         net (fo=3, routed)           0.122     0.286    uu2/uu1/cnt_reg[10]
    SLICE_X66Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.396 r  uu2/uu1/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.396    uu2/uu1/cnt_reg[8]_i_1_n_5
    SLICE_X66Y106        FDRE                                         r  uu2/uu1/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            F_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.768%)  route 0.187ns (47.232%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y93         FDRE                         0.000     0.000 r  F_reg[14]/C
    SLICE_X78Y93         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  F_reg[14]/Q
                         net (fo=16, routed)          0.187     0.351    F_reg_n_0_[14]
    SLICE_X78Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.396 r  F[14]_i_1/O
                         net (fo=1, routed)           0.000     0.396    F[14]
    SLICE_X78Y93         FDRE                                         r  F_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/uu1/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu2/uu1/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE                         0.000     0.000 r  uu2/uu1/cnt_reg[6]/C
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uu2/uu1/cnt_reg[6]/Q
                         net (fo=2, routed)           0.123     0.287    uu2/uu1/cnt_reg[6]
    SLICE_X66Y105        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.397 r  uu2/uu1/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.397    uu2/uu1/cnt_reg[4]_i_1_n_5
    SLICE_X66Y105        FDRE                                         r  uu2/uu1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/uu1/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu2/uu1/cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDRE                         0.000     0.000 r  uu2/uu1/cnt_reg[14]/C
    SLICE_X66Y107        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uu2/uu1/cnt_reg[14]/Q
                         net (fo=2, routed)           0.124     0.288    uu2/uu1/cnt_reg[14]
    SLICE_X66Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.398 r  uu2/uu1/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.398    uu2/uu1/cnt_reg[12]_i_1_n_5
    SLICE_X66Y107        FDRE                                         r  uu2/uu1/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            F_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.186ns (45.096%)  route 0.226ns (54.904%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y100        FDRE                         0.000     0.000 r  F_reg[28]/C
    SLICE_X75Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  F_reg[28]/Q
                         net (fo=16, routed)          0.226     0.367    F_reg_n_0_[28]
    SLICE_X75Y100        LUT6 (Prop_lut6_I0_O)        0.045     0.412 r  F[28]_i_1/O
                         net (fo=1, routed)           0.000     0.412    F[28]
    SLICE_X75Y100        FDRE                                         r  F_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_B_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FR_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.209ns (48.416%)  route 0.223ns (51.584%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE                         0.000     0.000 r  Data_B_reg[31]/C
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Data_B_reg[31]/Q
                         net (fo=10, routed)          0.223     0.387    p_0_in
    SLICE_X82Y99         LUT4 (Prop_lut4_I3_O)        0.045     0.432 r  FR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.432    p_3_out[0]
    SLICE_X82Y99         FDRE                                         r  FR_reg[0]/D
  -------------------------------------------------------------------    -------------------





