{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/zynq_ultra_ps_e_0_pl_resetn0:false|/rst_ps8_0_300M_peripheral_aresetn:false|/zynq_ultra_ps_e_0_pl_clk1:false|",
   "Addressing View_ScaleFactor":"1.0",
   "Addressing View_TopLeft":"-179,-224",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layers":"/zynq_ultra_ps_e_0_pl_resetn0:true|/rst_ps8_0_300M_peripheral_aresetn:true|/zynq_ultra_ps_e_0_pl_clk1:true|",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 3 -x 820 -y 140 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 122 121 123 124 125} -defaultsOSRD -pinDir M_AXI_HPM0_FPD right -pinY M_AXI_HPM0_FPD 40R -pinDir S_AXI_HP0_FPD left -pinY S_AXI_HP0_FPD 0L -pinDir S_AXI_HP2_FPD left -pinY S_AXI_HP2_FPD 20L -pinDir maxihpm0_fpd_aclk left -pinY maxihpm0_fpd_aclk 40L -pinDir saxihp0_fpd_aclk left -pinY saxihp0_fpd_aclk 80L -pinDir saxihp2_fpd_aclk left -pinY saxihp2_fpd_aclk 60L -pinBusDir perif_gdma_clk left -pinBusY perif_gdma_clk 100L -pinDir pl_resetn0 left -pinY pl_resetn0 120L -pinDir pl_clk0 right -pinY pl_clk0 120R
preplace inst axi_dma_0 -pg 1 -lvl 5 -x 1590 -y 60 -swap {31 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 0 18 19 20 21 22 23 24 25 26 27 28 29 30 17 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 54 49 50 51 52 53 48 55 56 57 58 59 61 60 62 63} -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 120L -pinDir M_AXI_MM2S left -pinY M_AXI_MM2S 0L -pinDir M_AXI_S2MM left -pinY M_AXI_S2MM 20L -pinDir M_AXIS_MM2S right -pinY M_AXIS_MM2S 200R -pinDir S_AXIS_S2MM right -pinY S_AXIS_S2MM 180R -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 160L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 140L -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 180L -pinDir axi_resetn left -pinY axi_resetn 200L
preplace inst rst_ps8_0_300M -pg 1 -lvl 1 -x 120 -y 220 -swap {0 2 1} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in right -pinY ext_reset_in 40R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R
preplace inst axi_smc -pg 1 -lvl 2 -x 390 -y 60 -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 0R -pinDir S01_AXI right -pinY S01_AXI 20R -pinDir M00_AXI right -pinY M00_AXI 80R -pinDir M01_AXI right -pinY M01_AXI 100R -pinDir aclk left -pinY aclk 100L -pinDir aresetn left -pinY aresetn 120L
preplace inst smartconnect_0 -pg 1 -lvl 4 -x 1280 -y 180 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 61 60} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir aclk left -pinY aclk 80L -pinDir aresetn left -pinY aresetn 60L
preplace inst MD5_0 -pg 1 -lvl 6 -x 1840 -y 240 -defaultsOSRD -pinDir M00_AXIS left -pinY M00_AXIS 0L -pinDir S00_AXIS left -pinY S00_AXIS 20L -pinDir axis_aclk left -pinY axis_aclk 80L -pinDir axis_resetn left -pinY axis_resetn 100L
preplace netloc rst_ps8_0_300M_peripheral_aresetn 1 1 5 240 340 NJ 340 1140 340 1440 340 N
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 2 N 260 NJ
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 5 260 240 520 320 1120 320 1420 320 N
preplace netloc MD5_0_M00_AXIS 1 5 1 N 240
preplace netloc axi_dma_0_M_AXIS_MM2S 1 5 1 N 260
preplace netloc axi_dma_0_M_AXI_MM2S 1 2 3 NJ 60 NJ 60 N
preplace netloc axi_dma_0_M_AXI_S2MM 1 2 3 NJ 80 NJ 80 N
preplace netloc smartconnect_0_M00_AXI 1 4 1 N 180
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 3 1 N 180
preplace netloc axi_smc_M00_AXI 1 2 1 N 140
preplace netloc axi_smc_M01_AXI 1 2 1 N 160
levelinfo -pg 1 0 120 390 820 1280 1590 1840 1940
pagesize -pg 1 -db -bbox -sgen 0 0 1940 400
",
   "Color Coded_ScaleFactor":"1.0",
   "Color Coded_TopLeft":"-550,-253",
   "Default View_Layers":"/zynq_ultra_ps_e_0_pl_resetn0:true|/rst_ps8_0_300M_peripheral_aresetn:true|/zynq_ultra_ps_e_0_pl_clk1:true|",
   "Default View_Layout":"",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-365,-92",
   "Display-IntfAXI4Lite":"true",
   "Display-IntfAXIStream":"true",
   "Display-IntfTypeAXIMM":"true",
   "Display-PortTypeClock":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"1.0",
   "Grouping and No Loops_TopLeft":"-94,-124",
   "HideNet":"",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/zynq_ultra_ps_e_0_pl_resetn0:false|/rst_ps8_0_300M_peripheral_aresetn:false|/zynq_ultra_ps_e_0_pl_clk1:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 2 -x 610 -y 100 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -x 1350 -y 110 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 3 -x 1060 -y 100 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 1 -x 160 -y 100 -defaultsOSRD
preplace inst MD5_0 -pg 1 -lvl 5 -x 1620 -y 130 -defaultsOSRD
preplace netloc MD5_0_M00_AXIS 1 3 3 1200 190 NJ 190 1740
preplace netloc axi_dma_0_M_AXIS_MM2S 1 4 1 NJ 130
preplace netloc axi_dma_0_M_AXI_MM2S 1 0 5 20 10 NJ 10 NJ 10 NJ 10 1500
preplace netloc axi_dma_0_M_AXI_S2MM 1 0 5 20 200 NJ 200 NJ 200 NJ 200 1500
preplace netloc axi_smc_M00_AXI 1 1 1 N 90
preplace netloc axi_smc_M01_AXI 1 1 1 N 110
preplace netloc ps8_0_axi_periph_M00_AXI 1 3 1 NJ 100
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 2 1 N 100
levelinfo -pg 1 0 160 610 1060 1350 1620 1760
pagesize -pg 1 -db -bbox -sgen 0 0 1760 210
",
   "Interfaces View_ScaleFactor":"1.0",
   "Interfaces View_TopLeft":"-82,-443",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/zynq_ultra_ps_e_0_pl_resetn0:true|/rst_ps8_0_300M_peripheral_aresetn:true|/zynq_ultra_ps_e_0_pl_clk1:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 3 -x 920 -y 160 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 124 123 125 126} -defaultsOSRD -pinDir M_AXI_HPM0_FPD right -pinY M_AXI_HPM0_FPD 0R -pinDir S_AXI_HP0_FPD left -pinY S_AXI_HP0_FPD 0L -pinDir S_AXI_HP1_FPD left -pinY S_AXI_HP1_FPD 20L -pinDir maxihpm0_fpd_aclk left -pinY maxihpm0_fpd_aclk 40L -pinDir saxihp0_fpd_aclk left -pinY saxihp0_fpd_aclk 60L -pinDir saxihp1_fpd_aclk left -pinY saxihp1_fpd_aclk 80L -pinBusDir pl_ps_irq0 left -pinBusY pl_ps_irq0 120L -pinDir pl_resetn0 left -pinY pl_resetn0 100L -pinDir pl_clk0 right -pinY pl_clk0 20R -pinDir pl_clk1 right -pinY pl_clk1 40R
preplace inst axi_dma_0 -pg 1 -lvl 5 -x 1730 -y 60 -swap {31 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 0 18 19 20 21 22 23 24 25 26 27 28 29 30 17 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 54 49 50 51 52 53 48 55 56 57 58 59 60 61 62 63 64 65 66 67} -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 100L -pinDir M_AXI_MM2S left -pinY M_AXI_MM2S 0L -pinDir M_AXI_S2MM left -pinY M_AXI_S2MM 20L -pinDir M_AXIS_MM2S right -pinY M_AXIS_MM2S 140R -pinDir S_AXIS_S2MM right -pinY S_AXIS_S2MM 120R -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 160L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 180L -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 200L -pinDir axi_resetn left -pinY axi_resetn 220L -pinDir mm2s_prmry_reset_out_n right -pinY mm2s_prmry_reset_out_n 160R -pinDir s2mm_prmry_reset_out_n right -pinY s2mm_prmry_reset_out_n 180R -pinDir mm2s_introut right -pinY mm2s_introut 200R -pinDir s2mm_introut right -pinY s2mm_introut 220R
preplace inst ps8_0_axi_periph -pg 1 -lvl 4 -x 1390 -y 160 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 65 61 63 62 64} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 120L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S00_ARESETN left -pinY S00_ARESETN 80L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 100L
preplace inst rst_ps8_0_300M -pg 1 -lvl 1 -x 170 -y 140 -swap {0 9 2 3 4 1 5 6 7 8} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in right -pinY ext_reset_in 120R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 100R
preplace inst axi_smc -pg 1 -lvl 2 -x 490 -y 60 -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 0R -pinDir S01_AXI right -pinY S01_AXI 20R -pinDir M00_AXI right -pinY M00_AXI 100R -pinDir M01_AXI right -pinY M01_AXI 120R -pinDir aclk left -pinY aclk 80L -pinDir aresetn left -pinY aresetn 120L
preplace inst MD5_0 -pg 1 -lvl 6 -x 2000 -y 180 -defaultsOSRD -pinDir M00_AXIS left -pinY M00_AXIS 0L -pinDir S00_AXIS left -pinY S00_AXIS 20L -pinDir axis_aclk left -pinY axis_aclk 160L -pinDir axis_resetn left -pinY axis_resetn 180L
preplace netloc rst_ps8_0_300M_peripheral_aresetn 1 1 5 340 340 NJ 340 1220 360 1560 360 N
preplace netloc zynq_ultra_ps_e_0_pl_clk1 1 1 5 360 240 620 100 1240 340 1540 340 N
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 2 N 260 NJ
preplace netloc MD5_0_M00_AXIS 1 5 1 N 180
preplace netloc axi_dma_0_M_AXIS_MM2S 1 5 1 N 200
preplace netloc axi_dma_0_M_AXI_MM2S 1 2 3 NJ 60 NJ 60 N
preplace netloc axi_dma_0_M_AXI_S2MM 1 2 3 NJ 80 NJ 80 N
preplace netloc axi_smc_M00_AXI 1 2 1 N 160
preplace netloc axi_smc_M01_AXI 1 2 1 N 180
preplace netloc ps8_0_axi_periph_M00_AXI 1 4 1 N 160
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 3 1 N 160
levelinfo -pg 1 0 170 490 920 1390 1730 2000 2100
pagesize -pg 1 -db -bbox -sgen 0 0 2100 420
",
   "No Loops_ScaleFactor":"0.916667",
   "No Loops_TopLeft":"0,-388",
   "PinnedBlocks":"/zynq_ultra_ps_e_0|",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/zynq_ultra_ps_e_0_pl_resetn0:true|/rst_ps8_0_300M_peripheral_aresetn:true|/zynq_ultra_ps_e_0_pl_clk1:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 3 -x 1060 -y 70 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 121 122 123 120 126 124 125} -defaultsOSRD -pinY M_AXI_HPM0_FPD 40R -pinY S_AXI_HP0_FPD 0L -pinY S_AXI_HP1_FPD 20L -pinY maxihpm0_fpd_aclk 60L -pinY saxihp0_fpd_aclk 80L -pinY saxihp1_fpd_aclk 100L -pinBusY pl_ps_irq0 40L -pinY pl_resetn0 100R -pinY pl_clk0 60R -pinY pl_clk1 80R
preplace inst axi_dma_0 -pg 1 -lvl 5 -x 1930 -y 210 -swap {54 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 31 18 19 20 21 22 23 24 25 26 27 28 29 30 17 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 0 55 56 57 58 59 60 61 62 63 64 65 66 67} -defaultsOSRD -pinY S_AXI_LITE 20L -pinY M_AXI_MM2S 20R -pinY M_AXI_S2MM 0R -pinY M_AXIS_MM2S 40R -pinY S_AXIS_S2MM 0L -pinY s_axi_lite_aclk 40L -pinY m_axi_mm2s_aclk 60L -pinY m_axi_s2mm_aclk 80L -pinY axi_resetn 120L -pinY mm2s_prmry_reset_out_n 60R -pinY s2mm_prmry_reset_out_n 80R -pinY mm2s_introut 100R -pinY s2mm_introut 120R
preplace inst ps8_0_axi_periph -pg 1 -lvl 4 -x 1570 -y 110 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 65 61 63 62 64} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 120R -pinY ACLK 20L -pinY ARESETN 120L -pinY S00_ACLK 40L -pinY S00_ARESETN 80L -pinY M00_ACLK 60L -pinY M00_ARESETN 100L
preplace inst rst_ps8_0_300M -pg 1 -lvl 1 -x 210 -y 310 -defaultsOSRD -pinY slowest_sync_clk 0L -pinY ext_reset_in 20L -pinY aux_reset_in 40L -pinY mb_debug_sys_rst 60L -pinY dcm_locked 80L -pinY mb_reset 0R -pinBusY bus_struct_reset 20R -pinBusY peripheral_reset 40R -pinBusY interconnect_aresetn 60R -pinBusY peripheral_aresetn 80R
preplace inst axi_smc -pg 1 -lvl 2 -x 580 -y 390 -swap {16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 0 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104} -defaultsOSRD -pinY S00_AXI 20L -pinY S01_AXI 0L -pinY M00_AXI 0R -pinY M01_AXI 20R -pinY aclk 40L -pinY aresetn 60L
preplace inst MD5_0 -pg 1 -lvl 6 -x 2260 -y 70 -defaultsOSRD -pinY M00_AXIS 0R -pinY S00_AXIS 180L -pinY axis_aclk 200L -pinY axis_resetn 320L
preplace netloc rst_ps8_0_300M_peripheral_aresetn 1 1 5 400 310 NJ 310 1400 330 1740 390 NJ
preplace netloc zynq_ultra_ps_e_0_pl_clk1 1 0 6 40 250 380 330 740 270 1420 310 1740 30 2140J
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 4 20 230 NJ 230 NJ 230 1360
preplace netloc MD5_0_M00_AXIS 1 4 3 1760 10 NJ 10 2380
preplace netloc axi_dma_0_M_AXIS_MM2S 1 5 1 N 250
preplace netloc axi_dma_0_M_AXI_MM2S 1 1 5 420 250 NJ 250 1380J 50 NJ 50 2120
preplace netloc axi_dma_0_M_AXI_S2MM 1 1 5 440 290 NJ 290 NJ 290 1720J 150 2100
preplace netloc axi_smc_M00_AXI 1 2 1 720 70n
preplace netloc axi_smc_M01_AXI 1 2 1 760 90n
preplace netloc ps8_0_axi_periph_M00_AXI 1 4 1 N 230
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 3 1 N 110
levelinfo -pg 1 0 210 580 1060 1570 1930 2260 2400
pagesize -pg 1 -db -bbox -sgen 0 0 2400 510
",
   "Reduced Jogs_ScaleFactor":"0.660417",
   "Reduced Jogs_TopLeft":"0,-575",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 2 -x 720 -y 300 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 5 -x 1850 -y 350 -defaultsOSRD
preplace inst rst_ps8_0_300M -pg 1 -lvl 3 -x 1200 -y 380 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 6 -x 2200 -y 430 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 4 -x 1520 -y 300 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 61 60} -defaultsOSRD
preplace inst MD5_0 -pg 1 -lvl 6 -x 2200 -y 280 -defaultsOSRD
preplace netloc rst_ps8_0_300M_peripheral_aresetn 1 3 3 1380 380 1660 230 2030
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 5 70 410 1030 270 1370 220 1670 220 2060
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 2 1 1020J 300n
preplace netloc MD5_0_M00_AXIS 1 4 3 1680 200 N 200 2350
preplace netloc axi_dma_0_M_AXIS_MM2S 1 5 1 2040 260n
preplace netloc axi_dma_0_M_AXI_MM2S 1 5 1 2050 290n
preplace netloc axi_dma_0_M_AXI_S2MM 1 5 1 2020 310n
preplace netloc axi_smc_M00_AXI 1 1 6 50 530 N 530 N 530 N 530 N 530 2350
preplace netloc axi_smc_M01_AXI 1 1 6 60 520 N 520 N 520 N 520 N 520 2340
preplace netloc smartconnect_0_M00_AXI 1 4 1 N 300
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 2 2 N 280 N
levelinfo -pg 1 0 30 720 1200 1520 1850 2200 2370
pagesize -pg 1 -db -bbox -sgen 0 -220 2370 620
"
}
{
   "da_axi4_cnt":"18",
   "da_board_cnt":"4",
   "da_clkrst_cnt":"33",
   "da_zynq_ultra_ps_e_cnt":"2"
}
