#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Apr 11 12:02:04 2017
# Process ID: 26659
# Current directory: /auto/homes/hc475/P35/rtl
# Command line: vivado
# Log file: /auto/homes/hc475/P35/rtl/vivado.log
# Journal file: /auto/homes/hc475/P35/rtl/vivado.jou
#-----------------------------------------------------------
start_gui
create_project matS /auto/homes/hc475/P35/rtl/matS -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/groups/ecad/xilinx/Vivado2017/Vivado/2016.4/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5849.391 ; gain = 20.980 ; free physical = 3743 ; free virtual = 6096
add_files -scan_for_includes /auto/homes/hc475/P35/rtl/src
add_files -norecurse -scan_for_includes /auto/homes/hc475/P35/rtl/src/src/TB.v
remove_files  {/auto/homes/hc475/P35/rtl/src/__MACOSX/src/._multiple_mat.v /auto/homes/hc475/P35/rtl/src/__MACOSX/src/._p_multiplier.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mat_mul_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav'
xvlog -m64 --relax -prj Mat_mul_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/p_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multple_mat
ERROR: [VRFC 10-46] i is already declared [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:56]
INFO: [VRFC 10-2458] undeclared symbol sum_l2, assumed default net type wire [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:66]
ERROR: [VRFC 10-1280] procedural assignment to a non-register C is not permitted, left-hand side should be reg/integer/time/genvar [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register C is not permitted, left-hand side should be reg/integer/time/genvar [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register C is not permitted, left-hand side should be reg/integer/time/genvar [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register C is not permitted, left-hand side should be reg/integer/time/genvar [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:35]
ERROR: [VRFC 10-818] illegal expression in target [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register D is not permitted, left-hand side should be reg/integer/time/genvar [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:36]
ERROR: [VRFC 10-1280] procedural assignment to a non-register D is not permitted, left-hand side should be reg/integer/time/genvar [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:36]
ERROR: [VRFC 10-1280] procedural assignment to a non-register D is not permitted, left-hand side should be reg/integer/time/genvar [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:36]
ERROR: [VRFC 10-1280] procedural assignment to a non-register D is not permitted, left-hand side should be reg/integer/time/genvar [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:36]
ERROR: [VRFC 10-818] illegal expression in target [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:36]
ERROR: [VRFC 10-1280] procedural assignment to a non-register E is not permitted, left-hand side should be reg/integer/time/genvar [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register D is not permitted, left-hand side should be reg/integer/time/genvar [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register D is not permitted, left-hand side should be reg/integer/time/genvar [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register D is not permitted, left-hand side should be reg/integer/time/genvar [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:37]
ERROR: [VRFC 10-818] illegal expression in target [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:37]
ERROR: [VRFC 10-402] cannot assign to memory sum_l1 directly [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:50]
ERROR: [VRFC 10-1571] wrong element type in unpacked array concatenation [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:50]
ERROR: [VRFC 10-1571] wrong element type in unpacked array concatenation [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:51]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mat_mul_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav'
xvlog -m64 --relax -prj Mat_mul_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/p_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multple_mat
ERROR: [VRFC 10-46] i is already declared [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:56]
INFO: [VRFC 10-2458] undeclared symbol sum_l2, assumed default net type wire [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:66]
ERROR: [VRFC 10-402] cannot assign to memory sum_l1 directly [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:50]
ERROR: [VRFC 10-1571] wrong element type in unpacked array concatenation [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:50]
ERROR: [VRFC 10-1571] wrong element type in unpacked array concatenation [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:51]
ERROR: [VRFC 10-1571] wrong element type in unpacked array concatenation [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:52]
ERROR: [VRFC 10-1571] wrong element type in unpacked array concatenation [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:53]
ERROR: [VRFC 10-91] prod_tm2 is not declared [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:63]
ERROR: [VRFC 10-91] Res1 is not declared [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:70]
ERROR: [VRFC 10-1040] module multple_mat ignored due to previous errors [/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mat_mul_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav'
xvlog -m64 --relax -prj Mat_mul_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/p_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multple_mat
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mul_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /usr/groups/ecad/xilinx/Vivado2017/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto b5eae038f296405f9f3cca1cd3bfbad4 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mat_mul_TB_behav xil_defaultlib.Mat_mul_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port A [/auto/homes/hc475/P35/rtl/src/src/TB.v:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p_multiplier
Compiling module xil_defaultlib.multple_mat_default
Compiling module xil_defaultlib.Mat_mul_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mat_mul_TB_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/xsim.dir/Mat_mul_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/xsim.dir/Mat_mul_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr 11 12:21:04 2017. For additional details about this file, please refer to the WebTalk help file at /usr/groups/ecad/xilinx/Vivado2017/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 12:21:04 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mat_mul_TB_behav -key {Behavioral:sim_1:Functional:Mat_mul_TB} -tclbatch {Mat_mul_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source Mat_mul_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/rtl/src/src/TB.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mat_mul_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 5948.605 ; gain = 50.301 ; free physical = 3485 ; free virtual = 5986
add_wave {{/Mat_mul_TB/mm/A}} {{/Mat_mul_TB/mm/B}} {{/Mat_mul_TB/mm/clk}} {{/Mat_mul_TB/mm/reset}} {{/Mat_mul_TB/mm/A1}} {{/Mat_mul_TB/mm/B1}} {{/Mat_mul_TB/mm/product}} {{/Mat_mul_TB/mm/product2}} {{/Mat_mul_TB/mm/prod_tmp}} {{/Mat_mul_TB/mm/prod_tmp2}} {{/Mat_mul_TB/mm/C}} {{/Mat_mul_TB/mm/D}} {{/Mat_mul_TB/mm/E}} {{/Mat_mul_TB/mm/sum_l1}} {{/Mat_mul_TB/mm/sum_l2}} {{/Mat_mul_TB/mm/Res}} {{/Mat_mul_TB/mm/WIDTH}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mat_mul_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav'
xvlog -m64 --relax -prj Mat_mul_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/p_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multple_mat
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mul_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /usr/groups/ecad/xilinx/Vivado2017/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto b5eae038f296405f9f3cca1cd3bfbad4 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mat_mul_TB_behav xil_defaultlib.Mat_mul_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port A [/auto/homes/hc475/P35/rtl/src/src/TB.v:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p_multiplier
Compiling module xil_defaultlib.multple_mat_default
Compiling module xil_defaultlib.Mat_mul_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mat_mul_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/rtl/src/src/TB.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 5964.906 ; gain = 0.000 ; free physical = 3481 ; free virtual = 5982
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mat_mul_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav'
xvlog -m64 --relax -prj Mat_mul_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/p_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multple_mat
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mul_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /usr/groups/ecad/xilinx/Vivado2017/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto b5eae038f296405f9f3cca1cd3bfbad4 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mat_mul_TB_behav xil_defaultlib.Mat_mul_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port A [/auto/homes/hc475/P35/rtl/src/src/TB.v:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p_multiplier
Compiling module xil_defaultlib.multple_mat_default
Compiling module xil_defaultlib.Mat_mul_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mat_mul_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/rtl/src/src/TB.v" Line 30
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mat_mul_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav'
xvlog -m64 --relax -prj Mat_mul_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/p_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multple_mat
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mul_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /usr/groups/ecad/xilinx/Vivado2017/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto b5eae038f296405f9f3cca1cd3bfbad4 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mat_mul_TB_behav xil_defaultlib.Mat_mul_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port A [/auto/homes/hc475/P35/rtl/src/src/TB.v:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p_multiplier
Compiling module xil_defaultlib.multple_mat_default
Compiling module xil_defaultlib.Mat_mul_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mat_mul_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/rtl/src/src/TB.v" Line 30
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mat_mul_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav'
xvlog -m64 --relax -prj Mat_mul_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/p_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multple_mat
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mul_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /usr/groups/ecad/xilinx/Vivado2017/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto b5eae038f296405f9f3cca1cd3bfbad4 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mat_mul_TB_behav xil_defaultlib.Mat_mul_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p_multiplier
Compiling module xil_defaultlib.multple_mat_default
Compiling module xil_defaultlib.Mat_mul_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mat_mul_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/rtl/src/src/TB.v" Line 30
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mat_mul_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav'
xvlog -m64 --relax -prj Mat_mul_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/p_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multple_mat
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mul_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /usr/groups/ecad/xilinx/Vivado2017/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto b5eae038f296405f9f3cca1cd3bfbad4 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mat_mul_TB_behav xil_defaultlib.Mat_mul_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p_multiplier
Compiling module xil_defaultlib.multple_mat_default
Compiling module xil_defaultlib.Mat_mul_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mat_mul_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/rtl/src/src/TB.v" Line 30
run 300 ns
run 300 ns
launch_runs impl_1 -jobs 2
[Tue Apr 11 12:26:02 2017] Launched synth_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/matS/matS.runs/synth_1/runme.log
[Tue Apr 11 12:26:02 2017] Launched impl_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/matS/matS.runs/impl_1/runme.log
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mat_mul_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav'
xvlog -m64 --relax -prj Mat_mul_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/p_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multple_mat
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mul_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /usr/groups/ecad/xilinx/Vivado2017/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto b5eae038f296405f9f3cca1cd3bfbad4 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mat_mul_TB_behav xil_defaultlib.Mat_mul_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p_multiplier
Compiling module xil_defaultlib.multple_mat_default
Compiling module xil_defaultlib.Mat_mul_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mat_mul_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/rtl/src/src/TB.v" Line 30
run 300 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mat_mul_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav'
xvlog -m64 --relax -prj Mat_mul_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/p_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multple_mat
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mul_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /usr/groups/ecad/xilinx/Vivado2017/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto b5eae038f296405f9f3cca1cd3bfbad4 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mat_mul_TB_behav xil_defaultlib.Mat_mul_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p_multiplier
Compiling module xil_defaultlib.multple_mat_default
Compiling module xil_defaultlib.Mat_mul_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mat_mul_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/rtl/src/src/TB.v" Line 30
run 300 ns
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user nn0 1.0 -dir /auto/homes/hc475/P35/rtl/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:nn0:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:nn0:1.0]
write_peripheral [ipx::find_open_core user.org:user:nn0:1.0]
set_property  ip_repo_paths  /auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_nn0_v1_0 -directory /auto/homes/hc475/P35/rtl/ip_repo /auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/groups/ecad/xilinx/Vivado2017/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
add_files -norecurse -scan_for_includes -copy_to /auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0/src {/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v /auto/homes/hc475/P35/rtl/src/src/p_multiplier.v}
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project matS
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project top /auto/homes/hc475/P35/rtl/top -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/groups/ecad/xilinx/Vivado2017/Vivado/2016.4/data/ip'.
create_bd_design "top"
Wrote  : </auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv user.org:user:nn0:1.0 nn0_0
endgroup
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins nn0_0/S00_AXI]
</nn0_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
make_wrapper -files [get_files /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd] -top
Verilog Output written to : /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top.v
Verilog Output written to : /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top_wrapper.v
Wrote  : </auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd> 
add_files -norecurse /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'top.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top.v
Verilog Output written to : /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top_wrapper.v
WARNING: [xilinx.com:ip:processing_system7:5.5-1] top_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nn0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top.hwdef
[Tue Apr 11 12:39:49 2017] Launched top_processing_system7_0_0_synth_1, top_rst_ps7_0_50M_0_synth_1, top_nn0_0_0_synth_1, top_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
top_processing_system7_0_0_synth_1: /auto/homes/hc475/P35/rtl/top/top.runs/top_processing_system7_0_0_synth_1/runme.log
top_rst_ps7_0_50M_0_synth_1: /auto/homes/hc475/P35/rtl/top/top.runs/top_rst_ps7_0_50M_0_synth_1/runme.log
top_nn0_0_0_synth_1: /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1/runme.log
top_auto_pc_0_synth_1: /auto/homes/hc475/P35/rtl/top/top.runs/top_auto_pc_0_synth_1/runme.log
synth_1: /auto/homes/hc475/P35/rtl/top/top.runs/synth_1/runme.log
[Tue Apr 11 12:39:49 2017] Launched impl_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/top/top.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 6244.273 ; gain = 44.000 ; free physical = 2838 ; free virtual = 5566
file mkdir /auto/homes/hc475/P35/rtl/top/top.sdk
write_hwdef -force  -file /auto/homes/hc475/P35/rtl/top/top.sdk/top_wrapper.hdf
launch_sdk -workspace /auto/homes/hc475/P35/rtl/top/top.sdk -hwspec /auto/homes/hc475/P35/rtl/top/top.sdk/top_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /auto/homes/hc475/P35/rtl/top/top.sdk -hwspec /auto/homes/hc475/P35/rtl/top/top.sdk/top_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
