static void F_1 ( T_1 clock , int * V_1 , int V_2 , int V_3 )\r\n{\r\nif ( * V_1 == 0 )\r\n* V_1 = clock * V_2 / ( 128 * V_3 ) * 1000 ;\r\nF_2 ( L_1 ,\r\nV_2 , * V_1 , V_3 ) ;\r\n}\r\nstruct V_4 F_3 ( T_1 clock )\r\n{\r\nstruct V_4 V_5 ;\r\nT_2 V_6 ;\r\nfor ( V_6 = 0 ; V_7 [ V_6 ] . clock != clock &&\r\nV_7 [ V_6 ] . clock != 0 ; V_6 ++ )\r\n;\r\nV_5 = V_7 [ V_6 ] ;\r\nF_1 ( clock , & V_5 . V_8 , V_5 . V_9 , 32000 ) ;\r\nF_1 ( clock , & V_5 . V_10 , V_5 . V_11 , 44100 ) ;\r\nF_1 ( clock , & V_5 . V_12 , V_5 . V_13 , 48000 ) ;\r\nreturn V_5 ;\r\n}\r\nstatic void F_4 ( struct V_14 * V_15 , T_1 clock )\r\n{\r\nstruct V_16 * V_17 = V_15 -> V_17 ;\r\nstruct V_18 * V_19 = V_17 -> V_20 ;\r\nstruct V_4 V_21 = F_3 ( clock ) ;\r\nstruct V_22 * V_22 = F_5 ( V_15 ) ;\r\nstruct V_23 * V_24 = V_22 -> V_25 ;\r\nT_1 V_26 = V_24 -> V_27 -> V_26 ;\r\nF_6 ( V_28 + V_26 , F_7 ( V_21 . V_8 ) ) ;\r\nF_6 ( V_29 + V_26 , V_21 . V_9 ) ;\r\nF_6 ( V_30 + V_26 , F_8 ( V_21 . V_10 ) ) ;\r\nF_6 ( V_31 + V_26 , V_21 . V_11 ) ;\r\nF_6 ( V_32 + V_26 , F_9 ( V_21 . V_12 ) ) ;\r\nF_6 ( V_33 + V_26 , V_21 . V_13 ) ;\r\n}\r\nstatic void F_10 ( T_3 V_34 ,\r\nT_3 V_35 ,\r\nT_3 V_36 ,\r\nT_3 * V_37 )\r\n{\r\nint V_6 ;\r\nV_37 [ 0 ] = V_34 + V_35 + V_36 ;\r\nfor ( V_6 = 1 ; V_6 <= V_36 ; V_6 ++ )\r\nV_37 [ 0 ] += V_37 [ V_6 ] ;\r\nV_37 [ 0 ] = 0x100 - V_37 [ 0 ] ;\r\n}\r\nstatic void F_11 (\r\nstruct V_14 * V_15 ,\r\nenum V_38 V_39 ,\r\nint V_40 ,\r\nT_3 V_41 ,\r\nT_3 V_42 ,\r\nT_3 V_43 ,\r\nT_3 V_44 ,\r\nT_3 V_45 ,\r\nint V_46 ,\r\nT_3 V_47 ,\r\nT_3 V_48 ,\r\nT_3 V_49 ,\r\nT_3 V_50 ,\r\nT_3 V_51 ,\r\nT_4 V_52 ,\r\nT_4 V_53 ,\r\nT_4 V_54 ,\r\nT_4 V_55\r\n)\r\n{\r\nstruct V_16 * V_17 = V_15 -> V_17 ;\r\nstruct V_18 * V_19 = V_17 -> V_20 ;\r\nstruct V_22 * V_22 = F_5 ( V_15 ) ;\r\nstruct V_23 * V_24 = V_22 -> V_25 ;\r\nT_1 V_26 = V_24 -> V_27 -> V_26 ;\r\nT_3 V_37 [ 14 ] ;\r\nV_37 [ 0x0 ] = 0 ;\r\nV_37 [ 0x1 ] =\r\n( V_42 & 0x3 ) |\r\n( ( V_51 & 0x3 ) << 2 ) |\r\n( ( V_40 & 0x1 ) << 4 ) |\r\n( ( V_39 & 0x3 ) << 5 ) ;\r\nV_37 [ 0x2 ] =\r\n( V_41 & 0xF ) |\r\n( ( V_47 & 0x3 ) << 4 ) |\r\n( ( V_43 & 0x3 ) << 6 ) ;\r\nV_37 [ 0x3 ] =\r\n( V_50 & 0x3 ) |\r\n( ( V_45 & 0x3 ) << 2 ) |\r\n( ( V_44 & 0x7 ) << 4 ) |\r\n( ( V_46 & 0x1 ) << 7 ) ;\r\nV_37 [ 0x4 ] = ( V_48 & 0x7F ) ;\r\nV_37 [ 0x5 ] = ( V_49 & 0xF ) ;\r\nV_37 [ 0x6 ] = ( V_52 & 0xFF ) ;\r\nV_37 [ 0x7 ] = ( V_52 >> 8 ) ;\r\nV_37 [ 0x8 ] = ( V_53 & 0xFF ) ;\r\nV_37 [ 0x9 ] = ( V_53 >> 8 ) ;\r\nV_37 [ 0xA ] = ( V_54 & 0xFF ) ;\r\nV_37 [ 0xB ] = ( V_54 >> 8 ) ;\r\nV_37 [ 0xC ] = ( V_55 & 0xFF ) ;\r\nV_37 [ 0xD ] = ( V_55 >> 8 ) ;\r\nF_10 ( 0x82 , 0x02 , 0x0D , V_37 ) ;\r\nV_37 [ 0x0 ] += 2 ;\r\nF_6 ( V_56 + V_26 ,\r\nV_37 [ 0x0 ] | ( V_37 [ 0x1 ] << 8 ) | ( V_37 [ 0x2 ] << 16 ) | ( V_37 [ 0x3 ] << 24 ) ) ;\r\nF_6 ( V_57 + V_26 ,\r\nV_37 [ 0x4 ] | ( V_37 [ 0x5 ] << 8 ) | ( V_37 [ 0x6 ] << 16 ) | ( V_37 [ 0x7 ] << 24 ) ) ;\r\nF_6 ( V_58 + V_26 ,\r\nV_37 [ 0x8 ] | ( V_37 [ 0x9 ] << 8 ) | ( V_37 [ 0xA ] << 16 ) | ( V_37 [ 0xB ] << 24 ) ) ;\r\nF_6 ( V_59 + V_26 ,\r\nV_37 [ 0xC ] | ( V_37 [ 0xD ] << 8 ) ) ;\r\n}\r\nstatic void F_12 (\r\nstruct V_14 * V_15 ,\r\nT_3 V_60 ,\r\nT_3 V_61 ,\r\nT_3 V_62 ,\r\nT_3 V_63 ,\r\nT_3 V_64 ,\r\nT_3 V_65 ,\r\nT_3 V_66 ,\r\nint V_67\r\n)\r\n{\r\nstruct V_16 * V_17 = V_15 -> V_17 ;\r\nstruct V_18 * V_19 = V_17 -> V_20 ;\r\nstruct V_22 * V_22 = F_5 ( V_15 ) ;\r\nstruct V_23 * V_24 = V_22 -> V_25 ;\r\nT_1 V_26 = V_24 -> V_27 -> V_26 ;\r\nT_3 V_37 [ 11 ] ;\r\nV_37 [ 0x0 ] = 0 ;\r\nV_37 [ 0x1 ] = ( V_60 & 0x7 ) | ( ( V_61 & 0xF ) << 4 ) ;\r\nV_37 [ 0x2 ] = ( V_62 & 0x3 ) | ( ( V_63 & 0x7 ) << 2 ) ;\r\nV_37 [ 0x3 ] = V_64 ;\r\nV_37 [ 0x4 ] = V_65 ;\r\nV_37 [ 0x5 ] = ( ( V_66 & 0xF ) << 3 ) | ( ( V_67 & 0x1 ) << 7 ) ;\r\nV_37 [ 0x6 ] = 0 ;\r\nV_37 [ 0x7 ] = 0 ;\r\nV_37 [ 0x8 ] = 0 ;\r\nV_37 [ 0x9 ] = 0 ;\r\nV_37 [ 0xA ] = 0 ;\r\nF_10 ( 0x84 , 0x01 , 0x0A , V_37 ) ;\r\nF_6 ( V_68 + V_26 ,\r\nV_37 [ 0x0 ] | ( V_37 [ 0x1 ] << 8 ) | ( V_37 [ 0x2 ] << 16 ) | ( V_37 [ 0x3 ] << 24 ) ) ;\r\nF_6 ( V_69 + V_26 ,\r\nV_37 [ 0x4 ] | ( V_37 [ 0x5 ] << 8 ) | ( V_37 [ 0x6 ] << 16 ) | ( V_37 [ 0x8 ] << 24 ) ) ;\r\n}\r\nstatic bool F_13 ( struct V_14 * V_15 )\r\n{\r\nstruct V_16 * V_17 = V_15 -> V_17 ;\r\nstruct V_18 * V_19 = V_17 -> V_20 ;\r\nstruct V_22 * V_22 = F_5 ( V_15 ) ;\r\nstruct V_23 * V_24 = V_22 -> V_25 ;\r\nT_1 V_26 = V_24 -> V_27 -> V_26 ;\r\nreturn ( F_14 ( V_70 + V_26 ) & 0x10 ) != 0 ;\r\n}\r\nint F_15 ( struct V_14 * V_15 )\r\n{\r\nstruct V_22 * V_22 = F_5 ( V_15 ) ;\r\nstruct V_23 * V_24 = V_22 -> V_25 ;\r\nint V_71 , V_72 ;\r\nif ( ! V_24 -> V_27 || ! V_24 -> V_27 -> V_73 )\r\nreturn 0 ;\r\nV_71 = F_13 ( V_15 ) ;\r\nV_72 = V_24 -> V_27 -> V_74 != V_71 ;\r\nV_24 -> V_27 -> V_74 = V_71 ;\r\nreturn V_72 ;\r\n}\r\nstatic void F_16 ( struct V_14 * V_15 )\r\n{\r\nstruct V_16 * V_17 = V_15 -> V_17 ;\r\nstruct V_18 * V_19 = V_17 -> V_20 ;\r\nstruct V_22 * V_22 = F_5 ( V_15 ) ;\r\nstruct V_23 * V_24 = V_22 -> V_25 ;\r\nT_1 V_26 = V_24 -> V_27 -> V_26 ;\r\nbool V_75 = false ;\r\nT_5 V_76 ;\r\nif ( ! V_75 ||\r\nF_13 ( V_15 ) )\r\nV_76 = 0 ;\r\nelse\r\nV_76 = V_77 ;\r\nF_17 ( V_78 + V_26 ,\r\nV_76 , ~ V_77 ) ;\r\n}\r\nvoid F_18 ( struct V_14 * V_15 , struct V_79 * V_80 )\r\n{\r\nstruct V_16 * V_17 = V_15 -> V_17 ;\r\nstruct V_18 * V_19 = V_17 -> V_20 ;\r\nstruct V_22 * V_22 = F_5 ( V_15 ) ;\r\nstruct V_23 * V_24 = V_22 -> V_25 ;\r\nT_1 V_26 ;\r\nif ( ! V_24 -> V_27 -> V_73 )\r\nreturn;\r\nV_26 = V_24 -> V_27 -> V_26 ;\r\nF_19 ( V_15 , V_80 -> clock ) ;\r\nF_6 ( V_81 + V_26 ,\r\nV_82 ) ;\r\nF_6 ( V_83 + V_26 , 0x1000 ) ;\r\nif ( F_20 ( V_19 ) ) {\r\nF_6 ( V_78 + V_26 ,\r\nF_21 ( 1 ) |\r\nF_22 ( 3 ) ) ;\r\nF_6 ( V_84 + V_26 ,\r\nV_85 |\r\nV_86 ) ;\r\n} else {\r\nF_6 ( V_78 + V_26 ,\r\nV_87 |\r\nF_21 ( 1 ) |\r\nF_22 ( 3 ) |\r\nV_88 ) ;\r\n}\r\nF_6 ( V_89 + V_26 ,\r\nV_90 |\r\nV_91 ) ;\r\nF_6 ( V_81 + V_26 ,\r\nV_82 |\r\nV_92 |\r\nV_93 ) ;\r\nF_6 ( V_94 + V_26 ,\r\nV_95 |\r\nV_96 |\r\nV_97 |\r\nV_98 ) ;\r\nF_6 ( V_99 + V_26 ,\r\nF_23 ( 2 ) |\r\nF_24 ( 2 ) ) ;\r\nF_6 ( V_100 + V_26 , 0 ) ;\r\nF_11 ( V_15 , V_101 , 0 , 0 , 0 , 0 ,\r\n0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 ) ;\r\nF_4 ( V_15 , V_80 -> clock ) ;\r\nF_6 ( V_102 + V_26 , 0x00FFFFFF ) ;\r\nF_6 ( V_103 + V_26 , 0x007FFFFF ) ;\r\nF_6 ( V_104 + V_26 , 0x00000001 ) ;\r\nF_6 ( V_105 + V_26 , 0x00000001 ) ;\r\nF_16 ( V_15 ) ;\r\n}\r\nvoid F_25 ( struct V_14 * V_15 )\r\n{\r\nstruct V_16 * V_17 = V_15 -> V_17 ;\r\nstruct V_18 * V_19 = V_17 -> V_20 ;\r\nstruct V_22 * V_22 = F_5 ( V_15 ) ;\r\nstruct V_23 * V_24 = V_22 -> V_25 ;\r\nstruct V_106 V_107 = F_26 ( V_19 ) ;\r\nT_1 V_26 ;\r\nT_1 V_108 ;\r\nif ( ! V_24 -> V_27 || ! V_24 -> V_27 -> V_73 )\r\nreturn;\r\nV_26 = V_24 -> V_27 -> V_26 ;\r\nF_2 ( L_2 ,\r\nF_13 ( V_15 ) ? L_3 : L_4 ,\r\nV_107 . V_109 , V_107 . V_110 , V_107 . V_111 ) ;\r\nF_2 ( L_5 ,\r\n( int ) V_107 . V_112 , ( int ) V_107 . V_113 ) ;\r\nV_108 = 0 ;\r\nif ( V_107 . V_112 & V_114 )\r\nV_108 |= 1 << 0 ;\r\nif ( V_107 . V_112 & V_115 )\r\nV_108 |= 1 << 1 ;\r\nif ( V_107 . V_112 & V_116 )\r\nV_108 |= 1 << 2 ;\r\nif ( V_107 . V_112 & V_117 )\r\nV_108 |= 1 << 3 ;\r\nV_108 |= F_27 ( V_107 . V_113 ) ;\r\nswitch ( V_107 . V_110 ) {\r\ncase 32000 :\r\nV_108 |= F_28 ( 0x3 ) ;\r\nbreak;\r\ncase 44100 :\r\nV_108 |= F_28 ( 0x0 ) ;\r\nbreak;\r\ncase 48000 :\r\nV_108 |= F_28 ( 0x2 ) ;\r\nbreak;\r\ncase 88200 :\r\nV_108 |= F_28 ( 0x8 ) ;\r\nbreak;\r\ncase 96000 :\r\nV_108 |= F_28 ( 0xa ) ;\r\nbreak;\r\ncase 176400 :\r\nV_108 |= F_28 ( 0xc ) ;\r\nbreak;\r\ncase 192000 :\r\nV_108 |= F_28 ( 0xe ) ;\r\nbreak;\r\n}\r\nF_6 ( V_118 + V_26 , V_108 ) ;\r\nV_108 = 0 ;\r\nswitch ( V_107 . V_111 ) {\r\ncase 16 :\r\nV_108 |= F_29 ( 0x2 ) ;\r\nbreak;\r\ncase 20 :\r\nV_108 |= F_29 ( 0x3 ) ;\r\nbreak;\r\ncase 24 :\r\nV_108 |= F_29 ( 0xb ) ;\r\nbreak;\r\n}\r\nif ( V_107 . V_112 & V_119 )\r\nV_108 |= 0x5 << 16 ;\r\nF_17 ( V_120 + V_26 , V_108 , ~ 0x5000f ) ;\r\nF_12 ( V_15 , V_107 . V_109 - 1 , 0 , 0 , 0 , 0 , 0 , 0 ,\r\n0 ) ;\r\nF_16 ( V_15 ) ;\r\n}\r\nvoid F_30 ( struct V_14 * V_15 )\r\n{\r\nstruct V_16 * V_17 = V_15 -> V_17 ;\r\nstruct V_18 * V_19 = V_17 -> V_20 ;\r\nstruct V_22 * V_22 = F_5 ( V_15 ) ;\r\nstruct V_23 * V_24 = V_22 -> V_25 ;\r\nT_1 V_26 ;\r\nT_5 V_121 ;\r\nif ( F_31 ( V_19 ) )\r\nreturn;\r\nif ( V_24 -> V_27 -> V_73 )\r\nreturn;\r\nV_26 = V_24 -> V_27 -> V_26 ;\r\nif ( V_19 -> V_122 >= V_123 && ! F_32 ( V_19 ) ) {\r\nV_121 = V_124 | V_125 ;\r\nswitch ( V_22 -> V_126 ) {\r\ncase V_127 :\r\nF_17 ( V_128 , V_129 ,\r\n~ V_129 ) ;\r\nV_121 |= F_33 ( V_130 ) ;\r\nbreak;\r\ncase V_131 :\r\nF_17 ( V_132 , V_133 ,\r\n~ V_133 ) ;\r\nV_121 |= F_33 ( V_134 ) ;\r\nbreak;\r\ncase V_135 :\r\nF_17 ( V_136 , V_137 , ~ V_137 ) ;\r\nV_121 |= F_33 ( V_138 ) ;\r\nbreak;\r\ncase V_139 :\r\nV_121 |= F_33 ( V_140 ) ;\r\nbreak;\r\ndefault:\r\nF_34 ( V_19 -> V_17 , L_6 ,\r\nV_22 -> V_126 ) ;\r\nbreak;\r\n}\r\nF_6 ( V_141 + V_26 , V_121 ) ;\r\n}\r\nif ( V_19 -> V_142 . V_143 ) {\r\nF_35 ( V_19 , V_24 -> V_27 -> V_144 ) ;\r\n}\r\nV_24 -> V_27 -> V_73 = true ;\r\nF_2 ( L_7 ,\r\nV_26 , V_22 -> V_126 ) ;\r\n}\r\nvoid F_36 ( struct V_14 * V_15 )\r\n{\r\nstruct V_16 * V_17 = V_15 -> V_17 ;\r\nstruct V_18 * V_19 = V_17 -> V_20 ;\r\nstruct V_22 * V_22 = F_5 ( V_15 ) ;\r\nstruct V_23 * V_24 = V_22 -> V_25 ;\r\nT_1 V_26 ;\r\nif ( F_31 ( V_19 ) )\r\nreturn;\r\nif ( ! V_24 || ! V_24 -> V_27 ) {\r\nF_37 ( 1 ) ;\r\nreturn;\r\n}\r\nif ( ! V_24 -> V_27 -> V_73 )\r\nreturn;\r\nV_26 = V_24 -> V_27 -> V_26 ;\r\nF_2 ( L_8 ,\r\nV_26 , V_22 -> V_126 ) ;\r\nF_38 ( V_19 , V_24 -> V_27 -> V_144 ) ;\r\nif ( V_19 -> V_122 >= V_123 && ! F_32 ( V_19 ) ) {\r\nswitch ( V_22 -> V_126 ) {\r\ncase V_127 :\r\nF_17 ( V_128 , 0 ,\r\n~ V_129 ) ;\r\nbreak;\r\ncase V_131 :\r\nF_17 ( V_132 , 0 ,\r\n~ V_133 ) ;\r\nbreak;\r\ncase V_135 :\r\nF_17 ( V_136 , 0 , ~ V_137 ) ;\r\nbreak;\r\ncase V_139 :\r\nbreak;\r\ndefault:\r\nF_34 ( V_19 -> V_17 , L_6 ,\r\nV_22 -> V_126 ) ;\r\nbreak;\r\n}\r\nF_6 ( V_141 + V_26 , V_124 ) ;\r\n}\r\nV_24 -> V_27 -> V_73 = false ;\r\n}
