{"Source Block": ["serv/rtl/serv_mem_if.v@104:148@HdlStmProcess", "\n   assign o_wb_dat = {dat3,dat2,dat1,dat0};\n\n   wire [1:0] dat_sel = i_bytecnt[1] ? i_bytecnt : (i_bytecnt | bytepos);\n\n   always @(posedge i_clk) begin\n      if (dat0_en)\n\tdat0 <= {i_rs2, dat0[7:1]};\n      if (dat1_en)\n\tdat1 <= {i_rs2, dat1[7:1]};\n      if (dat2_en)\n\tdat2 <= {i_rs2, dat2[7:1]};\n      if (dat3_en)\n\tdat3 <= {i_rs2, dat3[7:1]};\n\n      if (wb_en)\n\t{dat3,dat2,dat1,dat0} <= i_wb_rdt;\n\n      if (i_init & !init_r)\n\tmisalign[0] <= (!is_byte & adr);\n      if (init_r & !init_2r)\n\tmisalign[1] <= (is_word & adr);\n      if (!i_en)\n\tmisalign <= 2'b00;\n\n      if (i_en & !en_r)\n        bytepos[0] <= adr;\n      if (en_r & !en_2r)\n        bytepos[1] <= adr;\n\n      if (dat_valid)\n        signbit <= dat_cur;\n\n\n      en_r <= i_en;\n      en_2r <= en_r;\n      init_r <= i_init;\n      init_2r <= init_r;\n      if (wb_en)\n        o_wb_cyc <= 1'b0;\n      else if (init_r & !i_init & !i_trap) begin //Optimize?\n         o_wb_cyc <= 1'b1;\n      end\n   end\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[146, "      if (i_rst) begin\n"], [146, "\t o_wb_cyc <= 1'b0;\n"], [146, "\t init_r <= 1'b0;\n"], [146, "\t init_2r <= 1'b0;\n"], [146, "      end\n"]]}}