{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694194933193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694194933193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 08 11:42:13 2023 " "Processing started: Fri Sep 08 11:42:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694194933193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694194933193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694194933193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694194933575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694194933575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcdascii.v 2 2 " "Found 2 design units, including 2 entities, in source file lcd/lcdascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCDASCII " "Found entity 1: LCDASCII" {  } { { "lcd/lcdascii.v" "" { Text "C:/Arquitectura/monociclo/lcd/lcdascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694194943006 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_ControllerASCII " "Found entity 2: LCD_ControllerASCII" {  } { { "lcd/lcdascii.v" "" { Text "C:/Arquitectura/monociclo/lcd/lcdascii.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694194943006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694194943006 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 divfreq.v(18) " "Verilog HDL Expression warning at divfreq.v(18): truncated literal to match 24 bits" {  } { { "lcd/divfreq.v" "" { Text "C:/Arquitectura/monociclo/lcd/divfreq.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1694194943006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/divfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/divfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 divfreq " "Found entity 1: divfreq" {  } { { "lcd/divfreq.v" "" { Text "C:/Arquitectura/monociclo/lcd/divfreq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694194943006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694194943006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/deco7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/deco7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 deco7seg " "Found entity 1: deco7seg" {  } { { "lcd/deco7seg.v" "" { Text "C:/Arquitectura/monociclo/lcd/deco7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694194943006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694194943006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend/SignExtend.v" "" { Text "C:/Arquitectura/monociclo/SignExtend/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694194943016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694194943016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU/alu.v" "" { Text "C:/Arquitectura/monociclo/ALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694194943016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694194943016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "RegisterFile/regfile.v" "" { Text "C:/Arquitectura/monociclo/RegisterFile/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694194943016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694194943016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/deco.v 1 1 " "Found 1 design units, including 1 entities, in source file decode/deco.v" { { "Info" "ISGN_ENTITY_NAME" "1 deco " "Found entity 1: deco" {  } { { "Decode/deco.v" "" { Text "C:/Arquitectura/monociclo/Decode/deco.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694194943016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694194943016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache/memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file cache/memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "Cache/memoria.v" "" { Text "C:/Arquitectura/monociclo/Cache/memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694194943016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694194943016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo.v 1 1 " "Found 1 design units, including 1 entities, in source file monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "monociclo.v" "" { Text "C:/Arquitectura/monociclo/monociclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694194943026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694194943026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monocilo_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file monocilo_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 monocilo_fpga " "Found entity 1: monocilo_fpga" {  } { { "monocilo_fpga.v" "" { Text "C:/Arquitectura/monociclo/monocilo_fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694194943026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694194943026 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monocilo_fpga " "Elaborating entity \"monocilo_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694194943046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:divisor " "Elaborating entity \"divfreq\" for hierarchy \"divfreq:divisor\"" {  } { { "monocilo_fpga.v" "divisor" { Text "C:/Arquitectura/monociclo/monocilo_fpga.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694194943056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monociclo monociclo:monociclocompleto_debug " "Elaborating entity \"monociclo\" for hierarchy \"monociclo:monociclocompleto_debug\"" {  } { { "monocilo_fpga.v" "monociclocompleto_debug" { Text "C:/Arquitectura/monociclo/monocilo_fpga.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694194943056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 monociclo.v(28) " "Verilog HDL assignment warning at monociclo.v(28): truncated value with size 64 to match size of target (32)" {  } { { "monociclo.v" "" { Text "C:/Arquitectura/monociclo/monociclo.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694194943056 "|monociclo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria monociclo:monociclocompleto_debug\|memoria:icache " "Elaborating entity \"memoria\" for hierarchy \"monociclo:monociclocompleto_debug\|memoria:icache\"" {  } { { "monociclo.v" "icache" { Text "C:/Arquitectura/monociclo/monociclo.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694194943056 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdaddr_r memoria.v(18) " "Verilog HDL or VHDL warning at memoria.v(18): object \"rdaddr_r\" assigned a value but never read" {  } { { "Cache/memoria.v" "" { Text "C:/Arquitectura/monociclo/Cache/memoria.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1694194943056 "|monocilo_fpga|monociclo:monociclocompleto_debug|memoria:icache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco monociclo:monociclocompleto_debug\|deco:decode " "Elaborating entity \"deco\" for hierarchy \"monociclo:monociclocompleto_debug\|deco:decode\"" {  } { { "monociclo.v" "decode" { Text "C:/Arquitectura/monociclo/monociclo.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694194943076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile monociclo:monociclocompleto_debug\|regfile:registerread " "Elaborating entity \"regfile\" for hierarchy \"monociclo:monociclocompleto_debug\|regfile:registerread\"" {  } { { "monociclo.v" "registerread" { Text "C:/Arquitectura/monociclo/monociclo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694194943076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu monociclo:monociclocompleto_debug\|alu:execute " "Elaborating entity \"alu\" for hierarchy \"monociclo:monociclocompleto_debug\|alu:execute\"" {  } { { "monociclo.v" "execute" { Text "C:/Arquitectura/monociclo/monociclo.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694194943076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend monociclo:monociclocompleto_debug\|SignExtend:signex " "Elaborating entity \"SignExtend\" for hierarchy \"monociclo:monociclocompleto_debug\|SignExtend:signex\"" {  } { { "monociclo.v" "signex" { Text "C:/Arquitectura/monociclo/monociclo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694194943087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria monociclo:monociclocompleto_debug\|memoria:dcache " "Elaborating entity \"memoria\" for hierarchy \"monociclo:monociclocompleto_debug\|memoria:dcache\"" {  } { { "monociclo.v" "dcache" { Text "C:/Arquitectura/monociclo/monociclo.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694194943087 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdaddr_r memoria.v(18) " "Verilog HDL or VHDL warning at memoria.v(18): object \"rdaddr_r\" assigned a value but never read" {  } { { "Cache/memoria.v" "" { Text "C:/Arquitectura/monociclo/Cache/memoria.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1694194943087 "|monocilo_fpga|monociclo:monociclocompleto_debug|memoria:dcache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco7seg deco7seg:deco0 " "Elaborating entity \"deco7seg\" for hierarchy \"deco7seg:deco0\"" {  } { { "monocilo_fpga.v" "deco0" { Text "C:/Arquitectura/monociclo/monocilo_fpga.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694194943187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDASCII LCDASCII:lcd_screen " "Elaborating entity \"LCDASCII\" for hierarchy \"LCDASCII:lcd_screen\"" {  } { { "monocilo_fpga.v" "lcd_screen" { Text "C:/Arquitectura/monociclo/monocilo_fpga.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694194943187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_ControllerASCII LCDASCII:lcd_screen\|LCD_ControllerASCII:u0 " "Elaborating entity \"LCD_ControllerASCII\" for hierarchy \"LCDASCII:lcd_screen\|LCD_ControllerASCII:u0\"" {  } { { "lcd/lcdascii.v" "u0" { Text "C:/Arquitectura/monociclo/lcd/lcdascii.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694194943187 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "monociclo:monociclocompleto_debug\|regfile:registerread\|mem " "RAM logic \"monociclo:monociclocompleto_debug\|regfile:registerread\|mem\" is uninferred due to asynchronous read logic" {  } { { "RegisterFile/regfile.v" "mem" { Text "C:/Arquitectura/monociclo/RegisterFile/regfile.v" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1694194943661 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "monociclo:monociclocompleto_debug\|memoria:icache\|mem " "RAM logic \"monociclo:monociclocompleto_debug\|memoria:icache\|mem\" is uninferred due to asynchronous read logic" {  } { { "Cache/memoria.v" "mem" { Text "C:/Arquitectura/monociclo/Cache/memoria.v" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1694194943661 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "monociclo:monociclocompleto_debug\|memoria:dcache\|mem " "RAM logic \"monociclo:monociclocompleto_debug\|memoria:dcache\|mem\" is uninferred due to asynchronous read logic" {  } { { "Cache/memoria.v" "mem" { Text "C:/Arquitectura/monociclo/Cache/memoria.v" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1694194943661 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1694194943661 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Arquitectura/monociclo/db/monociclo.ram0_memoria_5f521753.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Arquitectura/monociclo/db/monociclo.ram0_memoria_5f521753.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1694194943671 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Arquitectura/monociclo/db/monociclo.ram0_regfile_4c9f4da2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Arquitectura/monociclo/db/monociclo.ram0_regfile_4c9f4da2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1694194943946 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd/divfreq.v" "" { Text "C:/Arquitectura/monociclo/lcd/divfreq.v" 5 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1694194944402 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1694194944402 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "monocilo_fpga.v" "" { Text "C:/Arquitectura/monociclo/monocilo_fpga.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694194944720 "|monocilo_fpga|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "monocilo_fpga.v" "" { Text "C:/Arquitectura/monociclo/monocilo_fpga.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694194944720 "|monocilo_fpga|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "monocilo_fpga.v" "" { Text "C:/Arquitectura/monociclo/monocilo_fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694194944720 "|monocilo_fpga|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1694194944720 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694194944805 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1323 " "1323 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1694194945854 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694194946492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694194946492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "623 " "Implemented 623 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694194946613 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694194946613 ""} { "Info" "ICUT_CUT_TM_LCELLS" "552 " "Implemented 552 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694194946613 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694194946613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694194946647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 08 11:42:26 2023 " "Processing ended: Fri Sep 08 11:42:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694194946647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694194946647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694194946647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694194946647 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694194955051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694194955051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 08 11:42:34 2023 " "Processing started: Fri Sep 08 11:42:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694194955051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1694194955051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp monociclo -c monociclo --netlist_type=sgate " "Command: quartus_npp monociclo -c monociclo --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1694194955051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1694194955255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694194955345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 08 11:42:35 2023 " "Processing ended: Fri Sep 08 11:42:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694194955345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694194955345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694194955345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1694194955345 ""}
