INFO-FLOW: Workspace /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline opened at Sat Sep 27 10:28:59 CST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 0.31 sec.
Execute     set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: /data/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /data/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 2.91 sec.
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.09 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Command     create_clock done; 0.12 sec.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 23.73 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 40.25 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 32.52 seconds. CPU system time: 1.22 seconds. Elapsed time: 40.25 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 748.227 MB.
INFO: [HLS 200-10] Analyzing design file 'activation_accelerator.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling activation_accelerator.cpp as C++
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang activation_accelerator.cpp -foptimization-record-file=/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /data/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.out.log 2> /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.err.log 
Command         ap_eval done; 4.28 sec.
INFO-FLOW: Done: GCC PP 39 time: 4.3 seconds per iteration
Execute         set_directive_top activation_accelerator -name=activation_accelerator 
Execute         source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.out.log 2> /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.err.log 
Command         ap_eval done; 5.1 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/.systemc_flag -fix-errors /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.64 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/all.directive.json -fix-errors /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.29 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 7.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.out.log 2> /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 7.4 sec.
Execute           source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 8.09 sec.
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 3.74 sec.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.bc -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.out.log 2> /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.err.log 
Command         ap_eval done; 3.96 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.64 seconds. CPU system time: 1.79 seconds. Elapsed time: 38 seconds; current allocated memory: 755.281 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -args  "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.g.bc"  
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.g.bc -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc > /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -args /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc > /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command           ap_eval done; 1 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -args /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc > /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 3.97 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.97 sec.
Execute         run_link_or_opt -opt -out /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -args /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -reflow-float-conversion -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc > /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.53 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.53 sec.
Execute         run_link_or_opt -out /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -args /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc > /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.2 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.2 sec.
Execute         run_link_or_opt -opt -out /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc -args /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=activation_accelerator 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc > /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.15 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=activation_accelerator -mllvm -hls-db-dir -mllvm /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 1.68 sec.
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::expf(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_safe_softmax(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:250:13)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_mask_safe_softmax(float const*, float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:283:13)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_sigmoid(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:161:29)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_silu(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:171:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_341_2' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:341:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_390_4' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:390:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_341_2' (activation_accelerator.cpp:341:31) in function 'activation_accelerator' completely with a factor of 32 (activation_accelerator.cpp:297:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_390_4' (activation_accelerator.cpp:390:31) in function 'activation_accelerator' completely with a factor of 32 (activation_accelerator.cpp:297:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrtf(float)' into 'float_rms_norm(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:178:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrtf(float)' into 'float_layer_norm(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:197:0)
INFO: [HLS 214-178] Inlining function 'float_add(float const*, float const*, ap_uint<16>*, int)' into 'activation_accelerator(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, int, int)' (activation_accelerator.cpp:297:0)
INFO: [HLS 214-178] Inlining function 'float_sigmoid(float const*, ap_uint<16>*, int)' into 'activation_accelerator(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, int, int)' (activation_accelerator.cpp:297:0)
INFO: [HLS 214-178] Inlining function 'float_silu(float const*, ap_uint<16>*, int)' into 'activation_accelerator(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, int, int)' (activation_accelerator.cpp:297:0)
INFO: [HLS 214-178] Inlining function 'float_rms_norm(float const*, ap_uint<16>*, int)' into 'activation_accelerator(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, int, int)' (activation_accelerator.cpp:297:0)
INFO: [HLS 214-178] Inlining function 'float_layer_norm(float const*, ap_uint<16>*, int)' into 'activation_accelerator(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, int, int)' (activation_accelerator.cpp:297:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0': Cyclic partitioning with factor 32 on dimension 1. (activation_accelerator.cpp:317:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1': Cyclic partitioning with factor 32 on dimension 1. (activation_accelerator.cpp:317:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2': Cyclic partitioning with factor 32 on dimension 1. (activation_accelerator.cpp:317:0)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 512 in loop 'TILES'(activation_accelerator.cpp:332:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:332:5)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 512 in loop 'TILES'(activation_accelerator.cpp:332:5) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:332:5)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 512 in loop 'TILES'(activation_accelerator.cpp:332:5) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:332:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.34 seconds. CPU system time: 0.85 seconds. Elapsed time: 9.02 seconds; current allocated memory: 755.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 755.387 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top activation_accelerator -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.0.bc -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.9 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 776.668 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.55 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.prechk.bc -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 800.398 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc to /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.bc -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 1.02 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.tmp.bc -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_accelerator.cpp:268:9) to (activation_accelerator.cpp:267:5) in function 'float_mask_safe_softmax'... converting 3 basic blocks.
Command           transform done; 0.42 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 848.004 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.2.bc -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'TILES' (activation_accelerator.cpp:332:14) in function 'activation_accelerator' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'exp_x' (activation_accelerator.cpp:250:11)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(ap_uint*,ap_uint<512>*,ap_uint<512>*,int,int)tile2.9' (activation_accelerator.cpp:258:19)
INFO: [HLS 200-472] Inferring partial write operation for 'x_mask' (activation_accelerator.cpp:269:12)
INFO: [HLS 200-472] Inferring partial write operation for 'exp_x' (activation_accelerator.cpp:283:11)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(ap_uint*,ap_uint<512>*,ap_uint<512>*,int,int)tile2.9' (activation_accelerator.cpp:291:19)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (activation_accelerator.cpp:153:16)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(ap_uint*,ap_uint<512>*,ap_uint<512>*,int,int)tile0.9' (activation_accelerator.cpp:343:17)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(ap_uint*,ap_uint<512>*,ap_uint<512>*,int,int)tile1.9' (activation_accelerator.cpp:344:32)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(ap_uint*,ap_uint<512>*,ap_uint<512>*,int,int)tile2.9' (activation_accelerator.cpp:231:16)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(ap_uint*,ap_uint<512>*,ap_uint<512>*,int,int)tile2.9' (activation_accelerator.cpp:163:14)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(ap_uint*,ap_uint<512>*,ap_uint<512>*,int,int)tile2.9' (activation_accelerator.cpp:174:14)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(ap_uint*,ap_uint<512>*,ap_uint<512>*,int,int)tile2.9' (activation_accelerator.cpp:193:19)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(ap_uint*,ap_uint<512>*,ap_uint<512>*,int,int)tile2.9' (activation_accelerator.cpp:220:19)
Command           transform done; 1.33 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.92 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.023 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 4.46 sec.
Command       elaborate done; 51.56 sec.
Execute       ap_eval exec zip -j /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.12 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'activation_accelerator' ...
Execute         ap_set_top_model activation_accelerator 
Execute         get_model_list activation_accelerator -filter all-wo-channel -topdown 
Execute         preproc_iomode -model activation_accelerator 
Execute         preproc_iomode -model activation_accelerator_Pipeline_VITIS_LOOP_387_3 
Execute         preproc_iomode -model activation_accelerator_Pipeline_add_loop 
Execute         preproc_iomode -model float_safe_softmax 
Execute         preproc_iomode -model float_safe_softmax_Pipeline_softmax_loop_2 
Execute         preproc_iomode -model float_safe_softmax_Pipeline_softmax_loop_1 
Execute         preproc_iomode -model float_safe_softmax_Pipeline_softmax_loop_0 
Execute         preproc_iomode -model float_mask_safe_softmax 
Execute         preproc_iomode -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 
Execute         preproc_iomode -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 
Execute         preproc_iomode -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 
Execute         preproc_iomode -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 
Execute         preproc_iomode -model activation_accelerator_Pipeline_sigmoid_loop 
Execute         preproc_iomode -model activation_accelerator_Pipeline_silu_loop 
Execute         preproc_iomode -model activation_accelerator_Pipeline_rms_loop_1 
Execute         preproc_iomode -model activation_accelerator_Pipeline_rms_loop_0 
Execute         preproc_iomode -model activation_accelerator_Pipeline_layer_loop_2 
Execute         preproc_iomode -model activation_accelerator_Pipeline_layer_loop_1 
Execute         preproc_iomode -model activation_accelerator_Pipeline_layer_loop_0 
Execute         preproc_iomode -model bf16_to_float 
Execute         preproc_iomode -model activation_accelerator_Pipeline_VITIS_LOOP_336_1 
Execute         get_model_list activation_accelerator -filter all-wo-channel 
INFO-FLOW: Model list for configure: activation_accelerator_Pipeline_VITIS_LOOP_336_1 bf16_to_float activation_accelerator_Pipeline_layer_loop_0 activation_accelerator_Pipeline_layer_loop_1 activation_accelerator_Pipeline_layer_loop_2 activation_accelerator_Pipeline_rms_loop_0 activation_accelerator_Pipeline_rms_loop_1 activation_accelerator_Pipeline_silu_loop activation_accelerator_Pipeline_sigmoid_loop float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 float_mask_safe_softmax float_safe_softmax_Pipeline_softmax_loop_0 float_safe_softmax_Pipeline_softmax_loop_1 float_safe_softmax_Pipeline_softmax_loop_2 float_safe_softmax activation_accelerator_Pipeline_add_loop activation_accelerator_Pipeline_VITIS_LOOP_387_3 activation_accelerator
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_VITIS_LOOP_336_1 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_336_1 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_VITIS_LOOP_336_1 
INFO-FLOW: Configuring Module : bf16_to_float ...
Execute         set_default_model bf16_to_float 
Execute         apply_spec_resource_limit bf16_to_float 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_layer_loop_0 ...
Execute         set_default_model activation_accelerator_Pipeline_layer_loop_0 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_layer_loop_0 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_layer_loop_1 ...
Execute         set_default_model activation_accelerator_Pipeline_layer_loop_1 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_layer_loop_1 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_layer_loop_2 ...
Execute         set_default_model activation_accelerator_Pipeline_layer_loop_2 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_layer_loop_2 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_rms_loop_0 ...
Execute         set_default_model activation_accelerator_Pipeline_rms_loop_0 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_rms_loop_0 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_rms_loop_1 ...
Execute         set_default_model activation_accelerator_Pipeline_rms_loop_1 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_rms_loop_1 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_silu_loop ...
Execute         set_default_model activation_accelerator_Pipeline_silu_loop 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_silu_loop 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_sigmoid_loop ...
Execute         set_default_model activation_accelerator_Pipeline_sigmoid_loop 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_sigmoid_loop 
INFO-FLOW: Configuring Module : float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 ...
Execute         set_default_model float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 
Execute         apply_spec_resource_limit float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 
INFO-FLOW: Configuring Module : float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 ...
Execute         set_default_model float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 
Execute         apply_spec_resource_limit float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 
INFO-FLOW: Configuring Module : float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 ...
Execute         set_default_model float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 
Execute         apply_spec_resource_limit float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 
INFO-FLOW: Configuring Module : float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 ...
Execute         set_default_model float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 
Execute         apply_spec_resource_limit float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 
INFO-FLOW: Configuring Module : float_mask_safe_softmax ...
Execute         set_default_model float_mask_safe_softmax 
Execute         apply_spec_resource_limit float_mask_safe_softmax 
INFO-FLOW: Configuring Module : float_safe_softmax_Pipeline_softmax_loop_0 ...
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_0 
Execute         apply_spec_resource_limit float_safe_softmax_Pipeline_softmax_loop_0 
INFO-FLOW: Configuring Module : float_safe_softmax_Pipeline_softmax_loop_1 ...
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_1 
Execute         apply_spec_resource_limit float_safe_softmax_Pipeline_softmax_loop_1 
INFO-FLOW: Configuring Module : float_safe_softmax_Pipeline_softmax_loop_2 ...
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_2 
Execute         apply_spec_resource_limit float_safe_softmax_Pipeline_softmax_loop_2 
INFO-FLOW: Configuring Module : float_safe_softmax ...
Execute         set_default_model float_safe_softmax 
Execute         apply_spec_resource_limit float_safe_softmax 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_add_loop ...
Execute         set_default_model activation_accelerator_Pipeline_add_loop 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_add_loop 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_VITIS_LOOP_387_3 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_387_3 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_VITIS_LOOP_387_3 
INFO-FLOW: Configuring Module : activation_accelerator ...
Execute         set_default_model activation_accelerator 
Execute         apply_spec_resource_limit activation_accelerator 
INFO-FLOW: Model list for preprocess: activation_accelerator_Pipeline_VITIS_LOOP_336_1 bf16_to_float activation_accelerator_Pipeline_layer_loop_0 activation_accelerator_Pipeline_layer_loop_1 activation_accelerator_Pipeline_layer_loop_2 activation_accelerator_Pipeline_rms_loop_0 activation_accelerator_Pipeline_rms_loop_1 activation_accelerator_Pipeline_silu_loop activation_accelerator_Pipeline_sigmoid_loop float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 float_mask_safe_softmax float_safe_softmax_Pipeline_softmax_loop_0 float_safe_softmax_Pipeline_softmax_loop_1 float_safe_softmax_Pipeline_softmax_loop_2 float_safe_softmax activation_accelerator_Pipeline_add_loop activation_accelerator_Pipeline_VITIS_LOOP_387_3 activation_accelerator
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_VITIS_LOOP_336_1 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_336_1 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_VITIS_LOOP_336_1 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_336_1 
INFO-FLOW: Preprocessing Module: bf16_to_float ...
Execute         set_default_model bf16_to_float 
Execute         cdfg_preprocess -model bf16_to_float 
Execute         rtl_gen_preprocess bf16_to_float 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_layer_loop_0 ...
Execute         set_default_model activation_accelerator_Pipeline_layer_loop_0 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_layer_loop_0 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_layer_loop_0 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_layer_loop_1 ...
Execute         set_default_model activation_accelerator_Pipeline_layer_loop_1 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_layer_loop_1 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_layer_loop_1 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_layer_loop_2 ...
Execute         set_default_model activation_accelerator_Pipeline_layer_loop_2 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_layer_loop_2 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_layer_loop_2 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_rms_loop_0 ...
Execute         set_default_model activation_accelerator_Pipeline_rms_loop_0 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_rms_loop_0 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_rms_loop_0 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_rms_loop_1 ...
Execute         set_default_model activation_accelerator_Pipeline_rms_loop_1 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_rms_loop_1 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_rms_loop_1 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_silu_loop ...
Execute         set_default_model activation_accelerator_Pipeline_silu_loop 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_silu_loop 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_silu_loop 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_sigmoid_loop ...
Execute         set_default_model activation_accelerator_Pipeline_sigmoid_loop 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_sigmoid_loop 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_sigmoid_loop 
INFO-FLOW: Preprocessing Module: float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 ...
Execute         set_default_model float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 
Execute         cdfg_preprocess -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 
Execute         rtl_gen_preprocess float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 
INFO-FLOW: Preprocessing Module: float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 ...
Execute         set_default_model float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 
Execute         cdfg_preprocess -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 
Execute         rtl_gen_preprocess float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 
INFO-FLOW: Preprocessing Module: float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 ...
Execute         set_default_model float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 
Execute         cdfg_preprocess -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 
Execute         rtl_gen_preprocess float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 
INFO-FLOW: Preprocessing Module: float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 ...
Execute         set_default_model float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 
Execute         cdfg_preprocess -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 
Execute         rtl_gen_preprocess float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 
INFO-FLOW: Preprocessing Module: float_mask_safe_softmax ...
Execute         set_default_model float_mask_safe_softmax 
Execute         cdfg_preprocess -model float_mask_safe_softmax 
Execute         rtl_gen_preprocess float_mask_safe_softmax 
INFO-FLOW: Preprocessing Module: float_safe_softmax_Pipeline_softmax_loop_0 ...
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_0 
Execute         cdfg_preprocess -model float_safe_softmax_Pipeline_softmax_loop_0 
Execute         rtl_gen_preprocess float_safe_softmax_Pipeline_softmax_loop_0 
INFO-FLOW: Preprocessing Module: float_safe_softmax_Pipeline_softmax_loop_1 ...
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_1 
Execute         cdfg_preprocess -model float_safe_softmax_Pipeline_softmax_loop_1 
Execute         rtl_gen_preprocess float_safe_softmax_Pipeline_softmax_loop_1 
INFO-FLOW: Preprocessing Module: float_safe_softmax_Pipeline_softmax_loop_2 ...
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_2 
Execute         cdfg_preprocess -model float_safe_softmax_Pipeline_softmax_loop_2 
Execute         rtl_gen_preprocess float_safe_softmax_Pipeline_softmax_loop_2 
INFO-FLOW: Preprocessing Module: float_safe_softmax ...
Execute         set_default_model float_safe_softmax 
Execute         cdfg_preprocess -model float_safe_softmax 
Execute         rtl_gen_preprocess float_safe_softmax 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_add_loop ...
Execute         set_default_model activation_accelerator_Pipeline_add_loop 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_add_loop 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_add_loop 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_VITIS_LOOP_387_3 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_387_3 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_VITIS_LOOP_387_3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_387_3 
INFO-FLOW: Preprocessing Module: activation_accelerator ...
Execute         set_default_model activation_accelerator 
Execute         cdfg_preprocess -model activation_accelerator 
Execute         rtl_gen_preprocess activation_accelerator 
INFO-FLOW: Model list for synthesis: activation_accelerator_Pipeline_VITIS_LOOP_336_1 bf16_to_float activation_accelerator_Pipeline_layer_loop_0 activation_accelerator_Pipeline_layer_loop_1 activation_accelerator_Pipeline_layer_loop_2 activation_accelerator_Pipeline_rms_loop_0 activation_accelerator_Pipeline_rms_loop_1 activation_accelerator_Pipeline_silu_loop activation_accelerator_Pipeline_sigmoid_loop float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 float_mask_safe_softmax float_safe_softmax_Pipeline_softmax_loop_0 float_safe_softmax_Pipeline_softmax_loop_1 float_safe_softmax_Pipeline_softmax_loop_2 float_safe_softmax activation_accelerator_Pipeline_add_loop activation_accelerator_Pipeline_VITIS_LOOP_387_3 activation_accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_336_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_336_1 
Execute         schedule -model activation_accelerator_Pipeline_VITIS_LOOP_336_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_336_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_336_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.75 seconds; current allocated memory: 1.027 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_336_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_336_1.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_VITIS_LOOP_336_1.
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_336_1 
Execute         bind -model activation_accelerator_Pipeline_VITIS_LOOP_336_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.027 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_336_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_336_1.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_VITIS_LOOP_336_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf16_to_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bf16_to_float 
Execute         schedule -model bf16_to_float 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bf16_to_float_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'bf16_to_float_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.029 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.sched.adb -f 
INFO-FLOW: Finish scheduling bf16_to_float.
Execute         set_default_model bf16_to_float 
Execute         bind -model bf16_to_float 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.029 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.bind.adb -f 
INFO-FLOW: Finish binding bf16_to_float.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_layer_loop_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_layer_loop_0 
Execute         schedule -model activation_accelerator_Pipeline_layer_loop_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_loop_0'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_layer_loop_0' (loop 'layer_loop_0'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln201', activation_accelerator.cpp:201) of variable 'sum', activation_accelerator.cpp:203 on local variable 'sum' and 'load' operation ('sum_load_3', activation_accelerator.cpp:203) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_layer_loop_0' (loop 'layer_loop_0'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln201', activation_accelerator.cpp:201) of variable 'sum', activation_accelerator.cpp:203 on local variable 'sum' and 'load' operation ('sum_load_3', activation_accelerator.cpp:203) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 5, loop 'layer_loop_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.029 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_0.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_layer_loop_0.
Execute         set_default_model activation_accelerator_Pipeline_layer_loop_0 
Execute         bind -model activation_accelerator_Pipeline_layer_loop_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.029 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_0.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_layer_loop_0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_layer_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_layer_loop_1 
Execute         schedule -model activation_accelerator_Pipeline_layer_loop_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_loop_1'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_layer_loop_1' (loop 'layer_loop_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('var_write_ln208', activation_accelerator.cpp:208) of variable 'var', activation_accelerator.cpp:211 on local variable 'var' and 'load' operation ('var_load_1', activation_accelerator.cpp:211) on local variable 'var'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_layer_loop_1' (loop 'layer_loop_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('var_write_ln208', activation_accelerator.cpp:208) of variable 'var', activation_accelerator.cpp:211 on local variable 'var' and 'load' operation ('var_load_1', activation_accelerator.cpp:211) on local variable 'var'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 13, loop 'layer_loop_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.030 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_1.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_layer_loop_1.
Execute         set_default_model activation_accelerator_Pipeline_layer_loop_1 
Execute         bind -model activation_accelerator_Pipeline_layer_loop_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.030 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_1.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_layer_loop_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_layer_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_layer_loop_2 
Execute         schedule -model activation_accelerator_Pipeline_layer_loop_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_loop_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'layer_loop_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.031 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_2.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_layer_loop_2.
Execute         set_default_model activation_accelerator_Pipeline_layer_loop_2 
Execute         bind -model activation_accelerator_Pipeline_layer_loop_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.031 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_2.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_layer_loop_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_rms_loop_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_rms_loop_0 
Execute         schedule -model activation_accelerator_Pipeline_rms_loop_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rms_loop_0'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_rms_loop_0' (loop 'rms_loop_0'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_sq_write_ln182', activation_accelerator.cpp:182) of variable 'sum_sq', activation_accelerator.cpp:184 on local variable 'sum_sq' and 'load' operation ('sum_sq_load', activation_accelerator.cpp:184) on local variable 'sum_sq'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_rms_loop_0' (loop 'rms_loop_0'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_sq_write_ln182', activation_accelerator.cpp:182) of variable 'sum_sq', activation_accelerator.cpp:184 on local variable 'sum_sq' and 'load' operation ('sum_sq_load', activation_accelerator.cpp:184) on local variable 'sum_sq'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'rms_loop_0'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.031 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_0.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_rms_loop_0.
Execute         set_default_model activation_accelerator_Pipeline_rms_loop_0 
Execute         bind -model activation_accelerator_Pipeline_rms_loop_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.031 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_0.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_rms_loop_0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_rms_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_rms_loop_1 
Execute         schedule -model activation_accelerator_Pipeline_rms_loop_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rms_loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'rms_loop_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.033 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_1.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_rms_loop_1.
Execute         set_default_model activation_accelerator_Pipeline_rms_loop_1 
Execute         bind -model activation_accelerator_Pipeline_rms_loop_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.033 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_1.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_rms_loop_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_silu_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_silu_loop 
Execute         schedule -model activation_accelerator_Pipeline_silu_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'silu_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 26, loop 'silu_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.034 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_silu_loop.
Execute         set_default_model activation_accelerator_Pipeline_silu_loop 
Execute         bind -model activation_accelerator_Pipeline_silu_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.034 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_silu_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_sigmoid_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_sigmoid_loop 
Execute         schedule -model activation_accelerator_Pipeline_sigmoid_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sigmoid_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 23, loop 'sigmoid_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.036 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_sigmoid_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_sigmoid_loop.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_sigmoid_loop.
Execute         set_default_model activation_accelerator_Pipeline_sigmoid_loop 
Execute         bind -model activation_accelerator_Pipeline_sigmoid_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.036 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_sigmoid_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_sigmoid_loop.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_sigmoid_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 
Execute         schedule -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mask_softmax_loop_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mask_softmax_loop_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.036 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_0.sched.adb -f 
INFO-FLOW: Finish scheduling float_mask_safe_softmax_Pipeline_mask_softmax_loop_0.
Execute         set_default_model float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 
Execute         bind -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.036 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_0.bind.adb -f 
INFO-FLOW: Finish binding float_mask_safe_softmax_Pipeline_mask_softmax_loop_0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 
Execute         schedule -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mask_softmax_loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mask_softmax_loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.036 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_1.sched.adb -f 
INFO-FLOW: Finish scheduling float_mask_safe_softmax_Pipeline_mask_softmax_loop_1.
Execute         set_default_model float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 
Execute         bind -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.036 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_1.bind.adb -f 
INFO-FLOW: Finish binding float_mask_safe_softmax_Pipeline_mask_softmax_loop_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 
Execute         schedule -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mask_softmax_loop_2'.
WARNING: [HLS 200-880] The II Violation in module 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_2' (loop 'mask_softmax_loop_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln281', activation_accelerator.cpp:281) of variable 'sum', activation_accelerator.cpp:284 on local variable 'sum' and 'load' operation ('sum_load', activation_accelerator.cpp:284) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_2' (loop 'mask_softmax_loop_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln281', activation_accelerator.cpp:281) of variable 'sum', activation_accelerator.cpp:284 on local variable 'sum' and 'load' operation ('sum_load', activation_accelerator.cpp:284) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 18, loop 'mask_softmax_loop_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.037 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_2.sched.adb -f 
INFO-FLOW: Finish scheduling float_mask_safe_softmax_Pipeline_mask_softmax_loop_2.
Execute         set_default_model float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 
Execute         bind -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.037 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_2.bind.adb -f 
INFO-FLOW: Finish binding float_mask_safe_softmax_Pipeline_mask_softmax_loop_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 
Execute         schedule -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mask_softmax_loop_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'mask_softmax_loop_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.038 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_3.sched.adb -f 
INFO-FLOW: Finish scheduling float_mask_safe_softmax_Pipeline_mask_softmax_loop_3.
Execute         set_default_model float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 
Execute         bind -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.038 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_3.bind.adb -f 
INFO-FLOW: Finish binding float_mask_safe_softmax_Pipeline_mask_softmax_loop_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_mask_safe_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_mask_safe_softmax 
Execute         schedule -model float_mask_safe_softmax 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.038 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax.sched.adb -f 
INFO-FLOW: Finish scheduling float_mask_safe_softmax.
Execute         set_default_model float_mask_safe_softmax 
Execute         bind -model float_mask_safe_softmax 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'x_mask' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.038 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax.bind.adb -f 
INFO-FLOW: Finish binding float_mask_safe_softmax.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax_Pipeline_softmax_loop_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_0 
Execute         schedule -model float_safe_softmax_Pipeline_softmax_loop_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'softmax_loop_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'softmax_loop_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.039 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_0.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax_Pipeline_softmax_loop_0.
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_0 
Execute         bind -model float_safe_softmax_Pipeline_softmax_loop_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.039 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_0.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax_Pipeline_softmax_loop_0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax_Pipeline_softmax_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_1 
Execute         schedule -model float_safe_softmax_Pipeline_softmax_loop_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'softmax_loop_1'.
WARNING: [HLS 200-880] The II Violation in module 'float_safe_softmax_Pipeline_softmax_loop_1' (loop 'softmax_loop_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln248', activation_accelerator.cpp:248) of variable 'sum', activation_accelerator.cpp:251 on local variable 'sum' and 'load' operation ('sum_load', activation_accelerator.cpp:251) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'float_safe_softmax_Pipeline_softmax_loop_1' (loop 'softmax_loop_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln248', activation_accelerator.cpp:248) of variable 'sum', activation_accelerator.cpp:251 on local variable 'sum' and 'load' operation ('sum_load', activation_accelerator.cpp:251) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 18, loop 'softmax_loop_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.039 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax_Pipeline_softmax_loop_1.
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_1 
Execute         bind -model float_safe_softmax_Pipeline_softmax_loop_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.039 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax_Pipeline_softmax_loop_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax_Pipeline_softmax_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_2 
Execute         schedule -model float_safe_softmax_Pipeline_softmax_loop_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'softmax_loop_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'softmax_loop_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.040 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.05 sec.
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax_Pipeline_softmax_loop_2.
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_2 
Execute         bind -model float_safe_softmax_Pipeline_softmax_loop_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.040 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax_Pipeline_softmax_loop_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax 
Execute         schedule -model float_safe_softmax 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.040 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax.
Execute         set_default_model float_safe_softmax 
Execute         bind -model float_safe_softmax 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.040 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_add_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_add_loop 
Execute         schedule -model activation_accelerator_Pipeline_add_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'add_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.042 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_loop.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_add_loop.
Execute         set_default_model activation_accelerator_Pipeline_add_loop 
Execute         bind -model activation_accelerator_Pipeline_add_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.042 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_loop.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_add_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_387_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_387_3 
Execute         schedule -model activation_accelerator_Pipeline_VITIS_LOOP_387_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_387_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_387_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.043 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_387_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_387_3.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_VITIS_LOOP_387_3.
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_387_3 
Execute         bind -model activation_accelerator_Pipeline_VITIS_LOOP_387_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.043 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_387_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_387_3.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_VITIS_LOOP_387_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator 
Execute         schedule -model activation_accelerator 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.044 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.26 sec.
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator.
Execute         set_default_model activation_accelerator 
Execute         bind -model activation_accelerator 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.045 GB.
Execute         syn_report -verbosereport -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.53 sec.
Execute         db_write -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator.
Execute         get_model_list activation_accelerator -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_336_1 
Execute         rtl_gen_preprocess bf16_to_float 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_layer_loop_0 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_layer_loop_1 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_layer_loop_2 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_rms_loop_0 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_rms_loop_1 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_silu_loop 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_sigmoid_loop 
Execute         rtl_gen_preprocess float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 
Execute         rtl_gen_preprocess float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 
Execute         rtl_gen_preprocess float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 
Execute         rtl_gen_preprocess float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 
Execute         rtl_gen_preprocess float_mask_safe_softmax 
Execute         rtl_gen_preprocess float_safe_softmax_Pipeline_softmax_loop_0 
Execute         rtl_gen_preprocess float_safe_softmax_Pipeline_softmax_loop_1 
Execute         rtl_gen_preprocess float_safe_softmax_Pipeline_softmax_loop_2 
Execute         rtl_gen_preprocess float_safe_softmax 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_add_loop 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_387_3 
Execute         rtl_gen_preprocess activation_accelerator 
INFO-FLOW: Model list for RTL generation: activation_accelerator_Pipeline_VITIS_LOOP_336_1 bf16_to_float activation_accelerator_Pipeline_layer_loop_0 activation_accelerator_Pipeline_layer_loop_1 activation_accelerator_Pipeline_layer_loop_2 activation_accelerator_Pipeline_rms_loop_0 activation_accelerator_Pipeline_rms_loop_1 activation_accelerator_Pipeline_silu_loop activation_accelerator_Pipeline_sigmoid_loop float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 float_mask_safe_softmax float_safe_softmax_Pipeline_softmax_loop_0 float_safe_softmax_Pipeline_softmax_loop_1 float_safe_softmax_Pipeline_softmax_loop_2 float_safe_softmax activation_accelerator_Pipeline_add_loop activation_accelerator_Pipeline_VITIS_LOOP_387_3 activation_accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_336_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_VITIS_LOOP_336_1 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_336_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_336_1' pipeline 'VITIS_LOOP_336_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_336_1/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_336_1'.
Command         create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.047 GB.
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_336_1 -style xilinx -f -lang vhdl -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_336_1 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_336_1 -style xilinx -f -lang vlog -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_336_1 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_VITIS_LOOP_336_1 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_336_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_VITIS_LOOP_336_1 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_336_1_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_VITIS_LOOP_336_1 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_336_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_336_1 -f -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_336_1.adb 
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_336_1 -bindview -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_VITIS_LOOP_336_1 -p /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_336_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf16_to_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model bf16_to_float -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf16_to_float' pipeline 'bf16_to_float_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf16_to_float'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.052 GB.
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl bf16_to_float -style xilinx -f -lang vhdl -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_bf16_to_float 
Execute         gen_rtl bf16_to_float -style xilinx -f -lang vlog -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_bf16_to_float 
Execute         syn_report -csynth -model bf16_to_float -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/bf16_to_float_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model bf16_to_float -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/bf16_to_float_csynth.xml 
Execute         syn_report -verbosereport -model bf16_to_float -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model bf16_to_float -f -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.adb 
Execute         db_write -model bf16_to_float -bindview -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info bf16_to_float -p /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_layer_loop_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_layer_loop_0 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_layer_loop_0' pipeline 'layer_loop_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_layer_loop_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.054 GB.
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_layer_loop_0 -style xilinx -f -lang vhdl -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_layer_loop_0 
Execute         gen_rtl activation_accelerator_Pipeline_layer_loop_0 -style xilinx -f -lang vlog -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_layer_loop_0 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_layer_loop_0 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_layer_loop_0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_layer_loop_0 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_layer_loop_0_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_layer_loop_0 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_layer_loop_0 -f -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_0.adb 
Execute         db_write -model activation_accelerator_Pipeline_layer_loop_0 -bindview -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_layer_loop_0 -p /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_layer_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_layer_loop_1 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_layer_loop_1' pipeline 'layer_loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_layer_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.055 GB.
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_layer_loop_1 -style xilinx -f -lang vhdl -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_layer_loop_1 
Execute         gen_rtl activation_accelerator_Pipeline_layer_loop_1 -style xilinx -f -lang vlog -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_layer_loop_1 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_layer_loop_1 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_layer_loop_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_layer_loop_1 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_layer_loop_1_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_layer_loop_1 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_layer_loop_1 -f -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_1.adb 
Execute         db_write -model activation_accelerator_Pipeline_layer_loop_1 -bindview -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_layer_loop_1 -p /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_layer_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_layer_loop_2 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_layer_loop_2' pipeline 'layer_loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_layer_loop_2'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.056 GB.
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_layer_loop_2 -style xilinx -f -lang vhdl -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_layer_loop_2 
Execute         gen_rtl activation_accelerator_Pipeline_layer_loop_2 -style xilinx -f -lang vlog -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_layer_loop_2 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_layer_loop_2 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_layer_loop_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_layer_loop_2 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_layer_loop_2_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_layer_loop_2 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_layer_loop_2 -f -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_2.adb 
Execute         db_write -model activation_accelerator_Pipeline_layer_loop_2 -bindview -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_layer_loop_2 -p /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_rms_loop_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_rms_loop_0 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_rms_loop_0' pipeline 'rms_loop_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_rms_loop_0'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.059 GB.
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_rms_loop_0 -style xilinx -f -lang vhdl -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_rms_loop_0 
Execute         gen_rtl activation_accelerator_Pipeline_rms_loop_0 -style xilinx -f -lang vlog -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_rms_loop_0 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_rms_loop_0 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_rms_loop_0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_rms_loop_0 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_rms_loop_0_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_rms_loop_0 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_rms_loop_0 -f -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_0.adb 
Execute         db_write -model activation_accelerator_Pipeline_rms_loop_0 -bindview -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_rms_loop_0 -p /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_rms_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_rms_loop_1 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_rms_loop_1' pipeline 'rms_loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_rms_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.061 GB.
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_rms_loop_1 -style xilinx -f -lang vhdl -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_rms_loop_1 
Execute         gen_rtl activation_accelerator_Pipeline_rms_loop_1 -style xilinx -f -lang vlog -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_rms_loop_1 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_rms_loop_1 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_rms_loop_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_rms_loop_1 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_rms_loop_1_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_rms_loop_1 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_rms_loop_1 -f -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_1.adb 
Execute         db_write -model activation_accelerator_Pipeline_rms_loop_1 -bindview -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_rms_loop_1 -p /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_silu_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_silu_loop -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_silu_loop' pipeline 'silu_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_silu_loop'.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.064 GB.
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_silu_loop -style xilinx -f -lang vhdl -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_silu_loop 
Execute         gen_rtl activation_accelerator_Pipeline_silu_loop -style xilinx -f -lang vlog -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_silu_loop 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_silu_loop -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_silu_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_silu_loop -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_silu_loop_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_silu_loop -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -model activation_accelerator_Pipeline_silu_loop -f -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop.adb 
Execute         db_write -model activation_accelerator_Pipeline_silu_loop -bindview -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_silu_loop -p /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_sigmoid_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_sigmoid_loop -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_sigmoid_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_sigmoid_loop' pipeline 'sigmoid_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_sigmoid_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.068 GB.
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_sigmoid_loop -style xilinx -f -lang vhdl -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_sigmoid_loop 
Execute         gen_rtl activation_accelerator_Pipeline_sigmoid_loop -style xilinx -f -lang vlog -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_sigmoid_loop 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_sigmoid_loop -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_sigmoid_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_sigmoid_loop -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_sigmoid_loop_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_sigmoid_loop -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_sigmoid_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_sigmoid_loop -f -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_sigmoid_loop.adb 
Execute         db_write -model activation_accelerator_Pipeline_sigmoid_loop -bindview -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_sigmoid_loop -p /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_sigmoid_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_0' pipeline 'mask_softmax_loop_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_0'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.071 GB.
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 -style xilinx -f -lang vhdl -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 
Execute         gen_rtl float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 -style xilinx -f -lang vlog -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 
Execute         syn_report -csynth -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_mask_safe_softmax_Pipeline_mask_softmax_loop_0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_mask_safe_softmax_Pipeline_mask_softmax_loop_0_csynth.xml 
Execute         syn_report -verbosereport -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 -f -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_0.adb 
Execute         db_write -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 -bindview -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 -p /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_1' pipeline 'mask_softmax_loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.072 GB.
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 -style xilinx -f -lang vhdl -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 
Execute         gen_rtl float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 -style xilinx -f -lang vlog -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 
Execute         syn_report -csynth -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_mask_safe_softmax_Pipeline_mask_softmax_loop_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_mask_safe_softmax_Pipeline_mask_softmax_loop_1_csynth.xml 
Execute         syn_report -verbosereport -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 -f -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_1.adb 
Execute         db_write -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 -bindview -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 -p /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_2' pipeline 'mask_softmax_loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.073 GB.
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 -style xilinx -f -lang vhdl -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 
Execute         gen_rtl float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 -style xilinx -f -lang vlog -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 
Execute         syn_report -csynth -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_csynth.xml 
Execute         syn_report -verbosereport -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 -f -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_2.adb 
Execute         db_write -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 -bindview -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 -p /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_3' pipeline 'mask_softmax_loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.075 GB.
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 -style xilinx -f -lang vhdl -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 
Execute         gen_rtl float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 -style xilinx -f -lang vlog -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 
Execute         syn_report -csynth -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_csynth.xml 
Execute         syn_report -verbosereport -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 -f -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_3.adb 
Execute         db_write -model float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 -bindview -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 -p /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_mask_safe_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_mask_safe_softmax -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'float_mask_safe_softmax/grp_fu_1492_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_mask_safe_softmax'.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_float_mask_safe_softmax_x_mask_RAM_S2P_BRAM_1R1W' using block RAMs.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.079 GB.
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_mask_safe_softmax -style xilinx -f -lang vhdl -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_mask_safe_softmax 
Execute         gen_rtl float_mask_safe_softmax -style xilinx -f -lang vlog -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_mask_safe_softmax 
Execute         syn_report -csynth -model float_mask_safe_softmax -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_mask_safe_softmax_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_mask_safe_softmax -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_mask_safe_softmax_csynth.xml 
Execute         syn_report -verbosereport -model float_mask_safe_softmax -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -model float_mask_safe_softmax -f -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax.adb 
Execute         db_write -model float_mask_safe_softmax -bindview -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_mask_safe_softmax -p /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax_Pipeline_softmax_loop_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax_Pipeline_softmax_loop_0 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax_Pipeline_softmax_loop_0' pipeline 'softmax_loop_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax_Pipeline_softmax_loop_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.080 GB.
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax_Pipeline_softmax_loop_0 -style xilinx -f -lang vhdl -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_0 
Execute         gen_rtl float_safe_softmax_Pipeline_softmax_loop_0 -style xilinx -f -lang vlog -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_0 
Execute         syn_report -csynth -model float_safe_softmax_Pipeline_softmax_loop_0 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax_Pipeline_softmax_loop_0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_safe_softmax_Pipeline_softmax_loop_0 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax_Pipeline_softmax_loop_0_csynth.xml 
Execute         syn_report -verbosereport -model float_safe_softmax_Pipeline_softmax_loop_0 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model float_safe_softmax_Pipeline_softmax_loop_0 -f -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_0.adb 
Execute         db_write -model float_safe_softmax_Pipeline_softmax_loop_0 -bindview -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_safe_softmax_Pipeline_softmax_loop_0 -p /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax_Pipeline_softmax_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax_Pipeline_softmax_loop_1 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax_Pipeline_softmax_loop_1' pipeline 'softmax_loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax_Pipeline_softmax_loop_1'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.081 GB.
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax_Pipeline_softmax_loop_1 -style xilinx -f -lang vhdl -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_1 
Execute         gen_rtl float_safe_softmax_Pipeline_softmax_loop_1 -style xilinx -f -lang vlog -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_1 
Execute         syn_report -csynth -model float_safe_softmax_Pipeline_softmax_loop_1 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax_Pipeline_softmax_loop_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_safe_softmax_Pipeline_softmax_loop_1 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax_Pipeline_softmax_loop_1_csynth.xml 
Execute         syn_report -verbosereport -model float_safe_softmax_Pipeline_softmax_loop_1 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model float_safe_softmax_Pipeline_softmax_loop_1 -f -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1.adb 
Execute         db_write -model float_safe_softmax_Pipeline_softmax_loop_1 -bindview -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_safe_softmax_Pipeline_softmax_loop_1 -p /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax_Pipeline_softmax_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax_Pipeline_softmax_loop_2 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax_Pipeline_softmax_loop_2' pipeline 'softmax_loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax_Pipeline_softmax_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.083 GB.
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax_Pipeline_softmax_loop_2 -style xilinx -f -lang vhdl -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_2 
Execute         gen_rtl float_safe_softmax_Pipeline_softmax_loop_2 -style xilinx -f -lang vlog -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_2 
Execute         syn_report -csynth -model float_safe_softmax_Pipeline_softmax_loop_2 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax_Pipeline_softmax_loop_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_safe_softmax_Pipeline_softmax_loop_2 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax_Pipeline_softmax_loop_2_csynth.xml 
Execute         syn_report -verbosereport -model float_safe_softmax_Pipeline_softmax_loop_2 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model float_safe_softmax_Pipeline_softmax_loop_2 -f -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2.adb 
Execute         db_write -model float_safe_softmax_Pipeline_softmax_loop_2 -bindview -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_safe_softmax_Pipeline_softmax_loop_2 -p /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.086 GB.
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax -style xilinx -f -lang vhdl -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax 
Execute         gen_rtl float_safe_softmax -style xilinx -f -lang vlog -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax 
Execute         syn_report -csynth -model float_safe_softmax -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_safe_softmax -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax_csynth.xml 
Execute         syn_report -verbosereport -model float_safe_softmax -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model float_safe_softmax -f -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax.adb 
Execute         db_write -model float_safe_softmax -bindview -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_safe_softmax -p /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_add_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_add_loop -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_add_loop' pipeline 'add_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_add_loop'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.088 GB.
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_add_loop -style xilinx -f -lang vhdl -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_add_loop 
Execute         gen_rtl activation_accelerator_Pipeline_add_loop -style xilinx -f -lang vlog -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_add_loop 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_add_loop -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_add_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_add_loop -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_add_loop_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_add_loop -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_add_loop -f -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_loop.adb 
Execute         db_write -model activation_accelerator_Pipeline_add_loop -bindview -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_add_loop -p /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_387_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_VITIS_LOOP_387_3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_387_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_387_3' pipeline 'VITIS_LOOP_387_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_387_3/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_387_3/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_387_3/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_387_3/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_387_3/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_387_3/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_387_3/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_387_3/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_387_3/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_387_3/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_387_3/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_387_3/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_387_3/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_387_3'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.091 GB.
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_387_3 -style xilinx -f -lang vhdl -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_387_3 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_387_3 -style xilinx -f -lang vlog -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_387_3 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_VITIS_LOOP_387_3 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_387_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_VITIS_LOOP_387_3 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_387_3_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_VITIS_LOOP_387_3 -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_387_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_387_3 -f -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_387_3.adb 
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_387_3 -bindview -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_VITIS_LOOP_387_3 -p /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_387_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator -top_prefix  -sub_prefix activation_accelerator_ -mg_file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/stage' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/config_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'activation_accelerator' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9_RAM_2Pcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8_RAM_2PdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8_RAM_2PeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7_RAM_2PfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7_RAM_2Pg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6_RAM_2Phbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6_RAM_2Pibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5_RAM_2PjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5_RAM_2PkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4_RAM_2PlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4_RAM_2Pmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3_RAM_2Pncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3_RAM_2Pocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2_RAM_2PpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2_RAM_2PqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1_RAM_2PrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1_RAM_2Psc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_RAM_2P_Btde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_RAM_2P_Budo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10_RAM_2P_BRAM_1vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10_RAM_2P_BRAM_1wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11_RAM_2P_BRAM_1xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11_RAM_2P_BRAM_1yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12_RAM_2P_BRAM_1zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12_RAM_2P_BRAM_1Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13_RAM_2P_BRAM_1Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13_RAM_2P_BRAM_1CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14_RAM_2P_BRAM_1DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14_RAM_2P_BRAM_1Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15_RAM_2P_BRAM_1Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15_RAM_2P_BRAM_1Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16_RAM_2P_BRAM_1Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16_RAM_2P_BRAM_1IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17_RAM_2P_BRAM_1JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17_RAM_2P_BRAM_1KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18_RAM_2P_BRAM_1Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18_RAM_2P_BRAM_1Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19_RAM_2P_BRAM_1Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19_RAM_2P_BRAM_1OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20_RAM_2P_BRAM_1PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20_RAM_2P_BRAM_1QgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21_RAM_2P_BRAM_1Rg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21_RAM_2P_BRAM_1Shg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22_RAM_2P_BRAM_1Thq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22_RAM_2P_BRAM_1UhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23_RAM_2P_BRAM_1VhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23_RAM_2P_BRAM_1WhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24_RAM_2P_BRAM_1Xh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24_RAM_2P_BRAM_1Yie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25_RAM_2P_BRAM_1Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25_RAM_2P_BRAM_10iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26_RAM_2P_BRAM_11iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26_RAM_2P_BRAM_12iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27_RAM_2P_BRAM_13i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27_RAM_2P_BRAM_14jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28_RAM_2P_BRAM_15jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28_RAM_2P_BRAM_16jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29_RAM_2P_BRAM_17jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29_RAM_2P_BRAM_18jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30_RAM_2P_BRAM_19j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30_RAM_2P_BRAM_1bak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31_RAM_2P_BRAM_1bbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31_RAM_2P_BRAM_1bck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_RAM_2Pbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_RAM_2Pbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_RAM_2Pbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_RAM_2Pbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_RAM_2Pbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_RAM_2Pbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_RAM_2Pbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_RAM_2Pbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_RAM_2Pbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_RAM_2P_BRAM_1R1W' to 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_RAM_2P_Bbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_RAM_2P_BRAM_1bnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_RAM_2P_BRAM_1bom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_RAM_2P_BRAM_1bpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_RAM_2P_BRAM_1bqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_RAM_2P_BRAM_1brm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15_RAM_2P_BRAM_1bsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_RAM_2P_BRAM_1btn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_RAM_2P_BRAM_1bun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_RAM_2P_BRAM_1bvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_RAM_2P_BRAM_1bwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_RAM_2P_BRAM_1bxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_RAM_2P_BRAM_1byn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_RAM_2P_BRAM_1bzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_RAM_2P_BRAM_1bAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_RAM_2P_BRAM_1bBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25_RAM_2P_BRAM_1bCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_RAM_2P_BRAM_1bDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_RAM_2P_BRAM_1bEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_RAM_2P_BRAM_1bFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_RAM_2P_BRAM_1bGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_RAM_2P_BRAM_1bHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_RAM_2P_BRAM_1R1W' to 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_RAM_2P_BRAM_1bIp' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'in0', 'in1', 'out_r', 'stage', 'config_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator'.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_xt_RAM_S2P_BRAM_1R1W' using block RAMs.
Command         create_rtl_model done; 2.61 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.78 seconds; current allocated memory: 1.106 GB.
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator -istop -style xilinx -f -lang vhdl -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator 
Command         gen_rtl done; 0.14 sec.
Execute         gen_rtl activation_accelerator -istop -style xilinx -f -lang vlog -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator 
Execute         syn_report -csynth -model activation_accelerator -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.6 sec.
Execute         db_write -model activation_accelerator -f -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.adb 
Execute         db_write -model activation_accelerator -bindview -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator -p /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator 
Execute         export_constraint_db -f -tool general -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute         syn_report -designview -model activation_accelerator -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.design.xml 
Command         syn_report done; 0.46 sec.
Execute         syn_report -csynthDesign -model activation_accelerator -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model activation_accelerator -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model activation_accelerator -o /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.protoinst 
Execute         sc_get_clocks activation_accelerator 
Execute         sc_get_portdomain activation_accelerator 
INFO-FLOW: Model list for RTL component generation: activation_accelerator_Pipeline_VITIS_LOOP_336_1 bf16_to_float activation_accelerator_Pipeline_layer_loop_0 activation_accelerator_Pipeline_layer_loop_1 activation_accelerator_Pipeline_layer_loop_2 activation_accelerator_Pipeline_rms_loop_0 activation_accelerator_Pipeline_rms_loop_1 activation_accelerator_Pipeline_silu_loop activation_accelerator_Pipeline_sigmoid_loop float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 float_mask_safe_softmax float_safe_softmax_Pipeline_softmax_loop_0 float_safe_softmax_Pipeline_softmax_loop_1 float_safe_softmax_Pipeline_softmax_loop_2 float_safe_softmax activation_accelerator_Pipeline_add_loop activation_accelerator_Pipeline_VITIS_LOOP_387_3 activation_accelerator
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_VITIS_LOOP_336_1] ... 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_336_1.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bf16_to_float] ... 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_mux_325_16_1_1.
INFO-FLOW: Append model activation_accelerator_mux_325_16_1_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_layer_loop_0] ... 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_0.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_layer_loop_1] ... 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_1.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_layer_loop_2] ... 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_2.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_rms_loop_0] ... 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_0.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_rms_loop_1] ... 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_1.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_silu_loop] ... 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_sigmoid_loop] ... 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_sigmoid_loop.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_mask_safe_softmax_Pipeline_mask_softmax_loop_0] ... 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_0.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_mask_safe_softmax_Pipeline_mask_softmax_loop_1] ... 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_1.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_mask_safe_softmax_Pipeline_mask_softmax_loop_2] ... 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_2.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_mask_safe_softmax_Pipeline_mask_softmax_loop_3] ... 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_mask_safe_softmax] ... 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component activation_accelerator_float_mask_safe_softmax_x_mask_RAM_S2P_BRAM_1R1W.
INFO-FLOW: Append model activation_accelerator_float_mask_safe_softmax_x_mask_RAM_S2P_BRAM_1R1W
INFO-FLOW: Handling components in module [float_safe_softmax_Pipeline_softmax_loop_0] ... 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_0.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_safe_softmax_Pipeline_softmax_loop_1] ... 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_safe_softmax_Pipeline_softmax_loop_2] ... 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_safe_softmax] ... 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax.compgen.tcl 
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_add_loop] ... 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_loop.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_VITIS_LOOP_387_3] ... 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_387_3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator] ... 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: Found component activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: Found component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component activation_accelerator_activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb.
INFO-FLOW: Append model activation_accelerator_activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb
INFO-FLOW: Found component activation_accelerator_xt_RAM_S2P_BRAM_1R1W.
INFO-FLOW: Append model activation_accelerator_xt_RAM_S2P_BRAM_1R1W
INFO-FLOW: Found component activation_accelerator_gmem0_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem0_m_axi
INFO-FLOW: Found component activation_accelerator_gmem1_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem1_m_axi
INFO-FLOW: Found component activation_accelerator_gmem2_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem2_m_axi
INFO-FLOW: Found component activation_accelerator_control_s_axi.
INFO-FLOW: Append model activation_accelerator_control_s_axi
INFO-FLOW: Append model activation_accelerator_Pipeline_VITIS_LOOP_336_1
INFO-FLOW: Append model bf16_to_float
INFO-FLOW: Append model activation_accelerator_Pipeline_layer_loop_0
INFO-FLOW: Append model activation_accelerator_Pipeline_layer_loop_1
INFO-FLOW: Append model activation_accelerator_Pipeline_layer_loop_2
INFO-FLOW: Append model activation_accelerator_Pipeline_rms_loop_0
INFO-FLOW: Append model activation_accelerator_Pipeline_rms_loop_1
INFO-FLOW: Append model activation_accelerator_Pipeline_silu_loop
INFO-FLOW: Append model activation_accelerator_Pipeline_sigmoid_loop
INFO-FLOW: Append model float_mask_safe_softmax_Pipeline_mask_softmax_loop_0
INFO-FLOW: Append model float_mask_safe_softmax_Pipeline_mask_softmax_loop_1
INFO-FLOW: Append model float_mask_safe_softmax_Pipeline_mask_softmax_loop_2
INFO-FLOW: Append model float_mask_safe_softmax_Pipeline_mask_softmax_loop_3
INFO-FLOW: Append model float_mask_safe_softmax
INFO-FLOW: Append model float_safe_softmax_Pipeline_softmax_loop_0
INFO-FLOW: Append model float_safe_softmax_Pipeline_softmax_loop_1
INFO-FLOW: Append model float_safe_softmax_Pipeline_softmax_loop_2
INFO-FLOW: Append model float_safe_softmax
INFO-FLOW: Append model activation_accelerator_Pipeline_add_loop
INFO-FLOW: Append model activation_accelerator_Pipeline_VITIS_LOOP_387_3
INFO-FLOW: Append model activation_accelerator
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_mux_325_16_1_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 activation_accelerator_float_mask_safe_softmax_x_mask_RAM_S2P_BRAM_1R1W activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1 activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1 activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 activation_accelerator_activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb activation_accelerator_xt_RAM_S2P_BRAM_1R1W activation_accelerator_gmem0_m_axi activation_accelerator_gmem1_m_axi activation_accelerator_gmem2_m_axi activation_accelerator_control_s_axi activation_accelerator_Pipeline_VITIS_LOOP_336_1 bf16_to_float activation_accelerator_Pipeline_layer_loop_0 activation_accelerator_Pipeline_layer_loop_1 activation_accelerator_Pipeline_layer_loop_2 activation_accelerator_Pipeline_rms_loop_0 activation_accelerator_Pipeline_rms_loop_1 activation_accelerator_Pipeline_silu_loop activation_accelerator_Pipeline_sigmoid_loop float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 float_mask_safe_softmax float_safe_softmax_Pipeline_softmax_loop_0 float_safe_softmax_Pipeline_softmax_loop_1 float_safe_softmax_Pipeline_softmax_loop_2 float_safe_softmax activation_accelerator_Pipeline_add_loop activation_accelerator_Pipeline_VITIS_LOOP_387_3 activation_accelerator
INFO-FLOW: Generating /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_mux_325_16_1_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_float_mask_safe_softmax_x_mask_RAM_S2P_BRAM_1R1W
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb
INFO-FLOW: To file: write model activation_accelerator_xt_RAM_S2P_BRAM_1R1W
INFO-FLOW: To file: write model activation_accelerator_gmem0_m_axi
INFO-FLOW: To file: write model activation_accelerator_gmem1_m_axi
INFO-FLOW: To file: write model activation_accelerator_gmem2_m_axi
INFO-FLOW: To file: write model activation_accelerator_control_s_axi
INFO-FLOW: To file: write model activation_accelerator_Pipeline_VITIS_LOOP_336_1
INFO-FLOW: To file: write model bf16_to_float
INFO-FLOW: To file: write model activation_accelerator_Pipeline_layer_loop_0
INFO-FLOW: To file: write model activation_accelerator_Pipeline_layer_loop_1
INFO-FLOW: To file: write model activation_accelerator_Pipeline_layer_loop_2
INFO-FLOW: To file: write model activation_accelerator_Pipeline_rms_loop_0
INFO-FLOW: To file: write model activation_accelerator_Pipeline_rms_loop_1
INFO-FLOW: To file: write model activation_accelerator_Pipeline_silu_loop
INFO-FLOW: To file: write model activation_accelerator_Pipeline_sigmoid_loop
INFO-FLOW: To file: write model float_mask_safe_softmax_Pipeline_mask_softmax_loop_0
INFO-FLOW: To file: write model float_mask_safe_softmax_Pipeline_mask_softmax_loop_1
INFO-FLOW: To file: write model float_mask_safe_softmax_Pipeline_mask_softmax_loop_2
INFO-FLOW: To file: write model float_mask_safe_softmax_Pipeline_mask_softmax_loop_3
INFO-FLOW: To file: write model float_mask_safe_softmax
INFO-FLOW: To file: write model float_safe_softmax_Pipeline_softmax_loop_0
INFO-FLOW: To file: write model float_safe_softmax_Pipeline_softmax_loop_1
INFO-FLOW: To file: write model float_safe_softmax_Pipeline_softmax_loop_2
INFO-FLOW: To file: write model float_safe_softmax
INFO-FLOW: To file: write model activation_accelerator_Pipeline_add_loop
INFO-FLOW: To file: write model activation_accelerator_Pipeline_VITIS_LOOP_387_3
INFO-FLOW: To file: write model activation_accelerator
INFO-FLOW: Generating /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/vhdl' dstVlogDir='/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/vlog' tclDir='/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db' modelList='activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_325_16_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
activation_accelerator_float_mask_safe_softmax_x_mask_RAM_S2P_BRAM_1R1W
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
activation_accelerator_activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb
activation_accelerator_xt_RAM_S2P_BRAM_1R1W
activation_accelerator_gmem0_m_axi
activation_accelerator_gmem1_m_axi
activation_accelerator_gmem2_m_axi
activation_accelerator_control_s_axi
activation_accelerator_Pipeline_VITIS_LOOP_336_1
bf16_to_float
activation_accelerator_Pipeline_layer_loop_0
activation_accelerator_Pipeline_layer_loop_1
activation_accelerator_Pipeline_layer_loop_2
activation_accelerator_Pipeline_rms_loop_0
activation_accelerator_Pipeline_rms_loop_1
activation_accelerator_Pipeline_silu_loop
activation_accelerator_Pipeline_sigmoid_loop
float_mask_safe_softmax_Pipeline_mask_softmax_loop_0
float_mask_safe_softmax_Pipeline_mask_softmax_loop_1
float_mask_safe_softmax_Pipeline_mask_softmax_loop_2
float_mask_safe_softmax_Pipeline_mask_softmax_loop_3
float_mask_safe_softmax
float_safe_softmax_Pipeline_softmax_loop_0
float_safe_softmax_Pipeline_softmax_loop_1
float_safe_softmax_Pipeline_softmax_loop_2
float_safe_softmax
activation_accelerator_Pipeline_add_loop
activation_accelerator_Pipeline_VITIS_LOOP_387_3
activation_accelerator
' expOnly='0'
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_336_1.compgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_0.compgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_1.compgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_2.compgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_0.compgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_1.compgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop.compgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_sigmoid_loop.compgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_0.compgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_1.compgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_2.compgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_3.compgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax.compgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_0.compgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1.compgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2.compgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax.compgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_loop.compgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_387_3.compgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.22 seconds; current allocated memory: 1.112 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='activation_accelerator_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_325_16_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
activation_accelerator_float_mask_safe_softmax_x_mask_RAM_S2P_BRAM_1R1W
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
activation_accelerator_activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb
activation_accelerator_xt_RAM_S2P_BRAM_1R1W
activation_accelerator_gmem0_m_axi
activation_accelerator_gmem1_m_axi
activation_accelerator_gmem2_m_axi
activation_accelerator_control_s_axi
activation_accelerator_Pipeline_VITIS_LOOP_336_1
bf16_to_float
activation_accelerator_Pipeline_layer_loop_0
activation_accelerator_Pipeline_layer_loop_1
activation_accelerator_Pipeline_layer_loop_2
activation_accelerator_Pipeline_rms_loop_0
activation_accelerator_Pipeline_rms_loop_1
activation_accelerator_Pipeline_silu_loop
activation_accelerator_Pipeline_sigmoid_loop
float_mask_safe_softmax_Pipeline_mask_softmax_loop_0
float_mask_safe_softmax_Pipeline_mask_softmax_loop_1
float_mask_safe_softmax_Pipeline_mask_softmax_loop_2
float_mask_safe_softmax_Pipeline_mask_softmax_loop_3
float_mask_safe_softmax
float_safe_softmax_Pipeline_softmax_loop_0
float_safe_softmax_Pipeline_softmax_loop_1
float_safe_softmax_Pipeline_softmax_loop_2
float_safe_softmax
activation_accelerator_Pipeline_add_loop
activation_accelerator_Pipeline_VITIS_LOOP_387_3
activation_accelerator
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/top-io-be.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_336_1.tbgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.tbgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_0.tbgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_1.tbgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_2.tbgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_0.tbgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_1.tbgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop.tbgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_sigmoid_loop.tbgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_0.tbgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_1.tbgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_2.tbgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_3.tbgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax.tbgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_0.tbgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1.tbgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2.tbgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax.tbgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_loop.tbgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_387_3.tbgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute         sc_get_clocks activation_accelerator 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl 
Execute         source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST activation_accelerator MODULE2INSTS {activation_accelerator activation_accelerator activation_accelerator_Pipeline_VITIS_LOOP_336_1 grp_activation_accelerator_Pipeline_VITIS_LOOP_336_1_fu_406 bf16_to_float {grp_bf16_to_float_fu_544 grp_bf16_to_float_fu_614} activation_accelerator_Pipeline_layer_loop_0 grp_activation_accelerator_Pipeline_layer_loop_0_fu_684 activation_accelerator_Pipeline_layer_loop_1 grp_activation_accelerator_Pipeline_layer_loop_1_fu_691 activation_accelerator_Pipeline_layer_loop_2 grp_activation_accelerator_Pipeline_layer_loop_2_fu_699 activation_accelerator_Pipeline_rms_loop_0 grp_activation_accelerator_Pipeline_rms_loop_0_fu_771 activation_accelerator_Pipeline_rms_loop_1 grp_activation_accelerator_Pipeline_rms_loop_1_fu_778 activation_accelerator_Pipeline_silu_loop grp_activation_accelerator_Pipeline_silu_loop_fu_849 activation_accelerator_Pipeline_sigmoid_loop grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919 float_mask_safe_softmax grp_float_mask_safe_softmax_fu_989 float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_0_fu_119 float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_1_fu_129 float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136 float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144 float_safe_softmax grp_float_safe_softmax_fu_1061 float_safe_softmax_Pipeline_softmax_loop_0 grp_float_safe_softmax_Pipeline_softmax_loop_0_fu_104 float_safe_softmax_Pipeline_softmax_loop_1 grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112 float_safe_softmax_Pipeline_softmax_loop_2 grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_121 activation_accelerator_Pipeline_add_loop grp_activation_accelerator_Pipeline_add_loop_fu_1131 activation_accelerator_Pipeline_VITIS_LOOP_387_3 grp_activation_accelerator_Pipeline_VITIS_LOOP_387_3_fu_1203} INST2MODULE {activation_accelerator activation_accelerator grp_activation_accelerator_Pipeline_VITIS_LOOP_336_1_fu_406 activation_accelerator_Pipeline_VITIS_LOOP_336_1 grp_bf16_to_float_fu_544 bf16_to_float grp_activation_accelerator_Pipeline_layer_loop_0_fu_684 activation_accelerator_Pipeline_layer_loop_0 grp_activation_accelerator_Pipeline_layer_loop_1_fu_691 activation_accelerator_Pipeline_layer_loop_1 grp_activation_accelerator_Pipeline_layer_loop_2_fu_699 activation_accelerator_Pipeline_layer_loop_2 grp_activation_accelerator_Pipeline_rms_loop_0_fu_771 activation_accelerator_Pipeline_rms_loop_0 grp_activation_accelerator_Pipeline_rms_loop_1_fu_778 activation_accelerator_Pipeline_rms_loop_1 grp_bf16_to_float_fu_614 bf16_to_float grp_activation_accelerator_Pipeline_silu_loop_fu_849 activation_accelerator_Pipeline_silu_loop grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919 activation_accelerator_Pipeline_sigmoid_loop grp_float_mask_safe_softmax_fu_989 float_mask_safe_softmax grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_0_fu_119 float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_1_fu_129 float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136 float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144 float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 grp_float_safe_softmax_fu_1061 float_safe_softmax grp_float_safe_softmax_Pipeline_softmax_loop_0_fu_104 float_safe_softmax_Pipeline_softmax_loop_0 grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112 float_safe_softmax_Pipeline_softmax_loop_1 grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_121 float_safe_softmax_Pipeline_softmax_loop_2 grp_activation_accelerator_Pipeline_add_loop_fu_1131 activation_accelerator_Pipeline_add_loop grp_activation_accelerator_Pipeline_VITIS_LOOP_387_3_fu_1203 activation_accelerator_Pipeline_VITIS_LOOP_387_3} INSTDATA {activation_accelerator {DEPTH 1 CHILDREN {grp_activation_accelerator_Pipeline_VITIS_LOOP_336_1_fu_406 grp_bf16_to_float_fu_544 grp_activation_accelerator_Pipeline_layer_loop_0_fu_684 grp_activation_accelerator_Pipeline_layer_loop_1_fu_691 grp_activation_accelerator_Pipeline_layer_loop_2_fu_699 grp_activation_accelerator_Pipeline_rms_loop_0_fu_771 grp_activation_accelerator_Pipeline_rms_loop_1_fu_778 grp_bf16_to_float_fu_614 grp_activation_accelerator_Pipeline_silu_loop_fu_849 grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919 grp_float_mask_safe_softmax_fu_989 grp_float_safe_softmax_fu_1061 grp_activation_accelerator_Pipeline_add_loop_fu_1131 grp_activation_accelerator_Pipeline_VITIS_LOOP_387_3_fu_1203}} grp_activation_accelerator_Pipeline_VITIS_LOOP_336_1_fu_406 {DEPTH 2 CHILDREN {}} grp_bf16_to_float_fu_544 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_layer_loop_0_fu_684 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_layer_loop_1_fu_691 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_layer_loop_2_fu_699 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_rms_loop_0_fu_771 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_rms_loop_1_fu_778 {DEPTH 2 CHILDREN {}} grp_bf16_to_float_fu_614 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_silu_loop_fu_849 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919 {DEPTH 2 CHILDREN {}} grp_float_mask_safe_softmax_fu_989 {DEPTH 2 CHILDREN {grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_0_fu_119 grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_1_fu_129 grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136 grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144}} grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_0_fu_119 {DEPTH 3 CHILDREN {}} grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_1_fu_129 {DEPTH 3 CHILDREN {}} grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136 {DEPTH 3 CHILDREN {}} grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144 {DEPTH 3 CHILDREN {}} grp_float_safe_softmax_fu_1061 {DEPTH 2 CHILDREN {grp_float_safe_softmax_Pipeline_softmax_loop_0_fu_104 grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112 grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_121}} grp_float_safe_softmax_Pipeline_softmax_loop_0_fu_104 {DEPTH 3 CHILDREN {}} grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112 {DEPTH 3 CHILDREN {}} grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_121 {DEPTH 3 CHILDREN {}} grp_activation_accelerator_Pipeline_add_loop_fu_1131 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_VITIS_LOOP_387_3_fu_1203 {DEPTH 2 CHILDREN {}}} MODULEDATA {activation_accelerator_Pipeline_VITIS_LOOP_336_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln336_fu_1450_p2 SOURCE activation_accelerator.cpp:336 VARIABLE add_ln336 LOOP VITIS_LOOP_336_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bf16_to_float {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_563_p2 SOURCE activation_accelerator.cpp:150 VARIABLE add_ln150 LOOP bf16_to_float_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_layer_loop_0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln201_fu_92_p2 SOURCE activation_accelerator.cpp:201 VARIABLE add_ln201 LOOP layer_loop_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_layer_loop_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_fu_109_p2 SOURCE activation_accelerator.cpp:208 VARIABLE add_ln208 LOOP layer_loop_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_layer_loop_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_775_p2 SOURCE activation_accelerator.cpp:216 VARIABLE add_ln216 LOOP layer_loop_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_rms_loop_0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_fu_95_p2 SOURCE activation_accelerator.cpp:182 VARIABLE add_ln182 LOOP rms_loop_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_rms_loop_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_763_p2 SOURCE activation_accelerator.cpp:189 VARIABLE add_ln189 LOOP rms_loop_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_silu_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_774_p2 SOURCE activation_accelerator.cpp:169 VARIABLE add_ln169 LOOP silu_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U192 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_s LOOP silu_loop BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U189 SOURCE activation_accelerator.cpp:171 VARIABLE add_i1 LOOP silu_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U191 SOURCE activation_accelerator.cpp:171 VARIABLE sig LOOP silu_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 9 BRAM 0 URAM 0}} activation_accelerator_Pipeline_sigmoid_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_770_p2 SOURCE activation_accelerator.cpp:159 VARIABLE add_ln159 LOOP sigmoid_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U230 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_s LOOP sigmoid_loop BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U228 SOURCE activation_accelerator.cpp:161 VARIABLE add_i LOOP sigmoid_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 9 BRAM 0 URAM 0}} float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_fu_119_p2 SOURCE activation_accelerator.cpp:267 VARIABLE add_ln267 LOOP mask_softmax_loop_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_fu_113_p2 SOURCE activation_accelerator.cpp:273 VARIABLE add_ln273 LOOP mask_softmax_loop_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln281_fu_132_p2 SOURCE activation_accelerator.cpp:281 VARIABLE add_ln281 LOOP mask_softmax_loop_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U272 SOURCE activation_accelerator.cpp:283 VARIABLE x_assign LOOP mask_softmax_loop_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U274 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp LOOP mask_softmax_loop_2 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}}} AREA {DSP 9 BRAM 0 URAM 0}} float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_fu_763_p2 SOURCE activation_accelerator.cpp:287 VARIABLE add_ln287 LOOP mask_softmax_loop_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U280 SOURCE activation_accelerator.cpp:289 VARIABLE y LOOP mask_softmax_loop_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 0 BRAM 0 URAM 0}} float_mask_safe_softmax {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME x_mask_U SOURCE activation_accelerator.cpp:264 VARIABLE x_mask LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME exp_x_U SOURCE activation_accelerator.cpp:278 VARIABLE exp_x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 9 BRAM 4 URAM 0}} float_safe_softmax_Pipeline_softmax_loop_0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_fu_113_p2 SOURCE activation_accelerator.cpp:240 VARIABLE add_ln240 LOOP softmax_loop_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_safe_softmax_Pipeline_softmax_loop_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln248_fu_132_p2 SOURCE activation_accelerator.cpp:248 VARIABLE add_ln248 LOOP softmax_loop_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U357 SOURCE activation_accelerator.cpp:250 VARIABLE x_assign LOOP softmax_loop_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U359 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp LOOP softmax_loop_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U358 SOURCE activation_accelerator.cpp:251 VARIABLE sum_1 LOOP softmax_loop_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 9 BRAM 0 URAM 0}} float_safe_softmax_Pipeline_softmax_loop_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln254_fu_763_p2 SOURCE activation_accelerator.cpp:254 VARIABLE add_ln254 LOOP softmax_loop_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U364 SOURCE activation_accelerator.cpp:256 VARIABLE y LOOP softmax_loop_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 0 BRAM 0 URAM 0}} float_safe_softmax {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME exp_x_U SOURCE activation_accelerator.cpp:245 VARIABLE exp_x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 9 BRAM 2 URAM 0}} activation_accelerator_Pipeline_add_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln227_fu_768_p2 SOURCE activation_accelerator.cpp:227 VARIABLE add_ln227 LOOP add_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_VITIS_LOOP_387_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln387_fu_576_p2 SOURCE activation_accelerator.cpp:387 VARIABLE add_ln387 LOOP VITIS_LOOP_387_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_fu_1375_p2 SOURCE activation_accelerator.cpp:332 VARIABLE add_ln332 LOOP TILES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U502 SOURCE activation_accelerator.cpp:205 VARIABLE mean LOOP TILES BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U502 SOURCE activation_accelerator.cpp:213 VARIABLE var LOOP TILES BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U501 SOURCE activation_accelerator.cpp:214 VARIABLE x_assign_3 LOOP TILES BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U503 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE stddev LOOP TILES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U502 SOURCE activation_accelerator.cpp:186 VARIABLE mean_sq LOOP TILES BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U501 SOURCE activation_accelerator.cpp:187 VARIABLE x_assign_2 LOOP TILES BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U503 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE rms LOOP TILES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_U SOURCE activation_accelerator.cpp:318 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9_U SOURCE activation_accelerator.cpp:319 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8_U SOURCE activation_accelerator.cpp:318 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8_U SOURCE activation_accelerator.cpp:319 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7_U SOURCE activation_accelerator.cpp:318 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7_U SOURCE activation_accelerator.cpp:319 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6_U SOURCE activation_accelerator.cpp:318 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6_U SOURCE activation_accelerator.cpp:319 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5_U SOURCE activation_accelerator.cpp:318 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5_U SOURCE activation_accelerator.cpp:319 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4_U SOURCE activation_accelerator.cpp:318 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4_U SOURCE activation_accelerator.cpp:319 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3_U SOURCE activation_accelerator.cpp:318 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3_U SOURCE activation_accelerator.cpp:319 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2_U SOURCE activation_accelerator.cpp:318 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2_U SOURCE activation_accelerator.cpp:319 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1_U SOURCE activation_accelerator.cpp:318 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1_U SOURCE activation_accelerator.cpp:319 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_U SOURCE activation_accelerator.cpp:318 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_U SOURCE activation_accelerator.cpp:319 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10_U SOURCE activation_accelerator.cpp:318 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10_U SOURCE activation_accelerator.cpp:319 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11_U SOURCE activation_accelerator.cpp:318 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11_U SOURCE activation_accelerator.cpp:319 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12_U SOURCE activation_accelerator.cpp:318 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12_U SOURCE activation_accelerator.cpp:319 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13_U SOURCE activation_accelerator.cpp:318 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13_U SOURCE activation_accelerator.cpp:319 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14_U SOURCE activation_accelerator.cpp:318 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14_U SOURCE activation_accelerator.cpp:319 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15_U SOURCE activation_accelerator.cpp:318 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15_U SOURCE activation_accelerator.cpp:319 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16_U SOURCE activation_accelerator.cpp:318 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16_U SOURCE activation_accelerator.cpp:319 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17_U SOURCE activation_accelerator.cpp:318 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17_U SOURCE activation_accelerator.cpp:319 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18_U SOURCE activation_accelerator.cpp:318 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18_U SOURCE activation_accelerator.cpp:319 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19_U SOURCE activation_accelerator.cpp:318 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19_U SOURCE activation_accelerator.cpp:319 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20_U SOURCE activation_accelerator.cpp:318 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20_U SOURCE activation_accelerator.cpp:319 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21_U SOURCE activation_accelerator.cpp:318 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21_U SOURCE activation_accelerator.cpp:319 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22_U SOURCE activation_accelerator.cpp:318 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22_U SOURCE activation_accelerator.cpp:319 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23_U SOURCE activation_accelerator.cpp:318 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23_U SOURCE activation_accelerator.cpp:319 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24_U SOURCE activation_accelerator.cpp:318 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24_U SOURCE activation_accelerator.cpp:319 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25_U SOURCE activation_accelerator.cpp:318 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25_U SOURCE activation_accelerator.cpp:319 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26_U SOURCE activation_accelerator.cpp:318 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26_U SOURCE activation_accelerator.cpp:319 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27_U SOURCE activation_accelerator.cpp:318 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27_U SOURCE activation_accelerator.cpp:319 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28_U SOURCE activation_accelerator.cpp:318 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28_U SOURCE activation_accelerator.cpp:319 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29_U SOURCE activation_accelerator.cpp:318 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29_U SOURCE activation_accelerator.cpp:319 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30_U SOURCE activation_accelerator.cpp:318 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30_U SOURCE activation_accelerator.cpp:319 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31_U SOURCE activation_accelerator.cpp:318 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31_U SOURCE activation_accelerator.cpp:319 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME xt_U SOURCE activation_accelerator.cpp:327 VARIABLE xt LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME yt_U SOURCE activation_accelerator.cpp:328 VARIABLE yt LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_U SOURCE activation_accelerator.cpp:320 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_U SOURCE activation_accelerator.cpp:320 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_U SOURCE activation_accelerator.cpp:320 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_U SOURCE activation_accelerator.cpp:320 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_U SOURCE activation_accelerator.cpp:320 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_U SOURCE activation_accelerator.cpp:320 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_U SOURCE activation_accelerator.cpp:320 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_U SOURCE activation_accelerator.cpp:320 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_U SOURCE activation_accelerator.cpp:320 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_U SOURCE activation_accelerator.cpp:320 VARIABLE activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_U SOURCE activation_accelerator.cpp:320 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_U SOURCE activation_accelerator.cpp:320 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_U SOURCE activation_accelerator.cpp:320 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_U SOURCE activation_accelerator.cpp:320 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_U SOURCE activation_accelerator.cpp:320 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15_U SOURCE activation_accelerator.cpp:320 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_U SOURCE activation_accelerator.cpp:320 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_U SOURCE activation_accelerator.cpp:320 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_U SOURCE activation_accelerator.cpp:320 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_U SOURCE activation_accelerator.cpp:320 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_U SOURCE activation_accelerator.cpp:320 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_U SOURCE activation_accelerator.cpp:320 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_U SOURCE activation_accelerator.cpp:320 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_U SOURCE activation_accelerator.cpp:320 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_U SOURCE activation_accelerator.cpp:320 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25_U SOURCE activation_accelerator.cpp:320 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_U SOURCE activation_accelerator.cpp:320 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_U SOURCE activation_accelerator.cpp:320 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_U SOURCE activation_accelerator.cpp:320 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_U SOURCE activation_accelerator.cpp:320 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_U SOURCE activation_accelerator.cpp:320 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_U SOURCE activation_accelerator.cpp:320 VARIABLE p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}}} AREA {DSP 41 BRAM 106 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
Command         send_msg_by_id done; 0.19 sec.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.43 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.3 seconds; current allocated memory: 1.127 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for activation_accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for activation_accelerator.
Execute         syn_report -model activation_accelerator -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 29.58 sec.
Command     csynth_design done; 81.26 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 55.17 seconds. CPU system time: 3.44 seconds. Elapsed time: 81.26 seconds; current allocated memory: 406.223 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/testbench.cpp /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/./sim/autowrap/testbench/testbench.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.53 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator.cpp /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/./sim/autowrap/testbench/activation_accelerator.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/./sim/autowrap/testbench/activation_accelerator.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/./sim/autowrap/testbench/activation_accelerator.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command       clang_tidy done; 6.71 sec.
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 21.8 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 3343.42 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command     cosim_design done; 3461.53 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3490.81 seconds. CPU system time: 11.1 seconds. Elapsed time: 3461.53 seconds; current allocated memory: 14.254 MB.
Execute     export_design -format ip_catalog -evaluate verilog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -evaluate verilog 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -evaluate verilog -rtl verilog
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=activation_accelerator xml_exists=0
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to activation_accelerator
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=56 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_325_16_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
activation_accelerator_float_mask_safe_softmax_x_mask_RAM_S2P_BRAM_1R1W
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
activation_accelerator_activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb
activation_accelerator_xt_RAM_S2P_BRAM_1R1W
activation_accelerator_gmem0_m_axi
activation_accelerator_gmem1_m_axi
activation_accelerator_gmem2_m_axi
activation_accelerator_control_s_axi
activation_accelerator_Pipeline_VITIS_LOOP_336_1
bf16_to_float
activation_accelerator_Pipeline_layer_loop_0
activation_accelerator_Pipeline_layer_loop_1
activation_accelerator_Pipeline_layer_loop_2
activation_accelerator_Pipeline_rms_loop_0
activation_accelerator_Pipeline_rms_loop_1
activation_accelerator_Pipeline_silu_loop
activation_accelerator_Pipeline_sigmoid_loop
float_mask_safe_softmax_Pipeline_mask_softmax_loop_0
float_mask_safe_softmax_Pipeline_mask_softmax_loop_1
float_mask_safe_softmax_Pipeline_mask_softmax_loop_2
float_mask_safe_softmax_Pipeline_mask_softmax_loop_3
float_mask_safe_softmax
float_safe_softmax_Pipeline_softmax_loop_0
float_safe_softmax_Pipeline_softmax_loop_1
float_safe_softmax_Pipeline_softmax_loop_2
float_safe_softmax
activation_accelerator_Pipeline_add_loop
activation_accelerator_Pipeline_VITIS_LOOP_387_3
activation_accelerator
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/top-io-be.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_336_1.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_0.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_1.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_loop_2.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_0.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_loop_1.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_sigmoid_loop.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_0.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_1.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_2.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax_Pipeline_mask_softmax_loop_3.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_mask_safe_softmax.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_0.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_loop.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_387_3.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute       sc_get_clocks activation_accelerator 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to activation_accelerator
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=activation_accelerator
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix activation_accelerator_ TopModuleNoPrefix activation_accelerator TopModuleWithPrefix activation_accelerator' export_design_flow='impl' impl_dir='/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xck26-sfvc784-2LV-c 
INFO-FLOW: DBG:PUTS:     writing export xml file: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f92c513a7a8' export_design_flow='impl' export_rpt='/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xck26-sfvc784-2LV-c 
INFO-FLOW: DBG:PUTS:     writing export xml file: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f92c5045dc8' export_design_flow='syn' export_rpt='/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s activation_accelerator/baseline/impl/export.zip 
INFO: [HLS 200-802] Generated output file activation_accelerator/baseline/impl/export.zip
WARNING: [HLS 200-484] The 'export_design -evaluate' command is deprecated and will be removed in a future release.
Command     export_design done; 970.1 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 547.22 seconds. CPU system time: 53.68 seconds. Elapsed time: 970.1 seconds; current allocated memory: 19.324 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.12 sec.
