#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000021fc3d129c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000021fc3d12b50 .scope module, "RU_tb" "RU_tb" 3 1;
 .timescale 0 0;
v0000021fc3d41f00_0 .var "RS1_tb", 4 0;
v0000021fc3d41c80_0 .var "RS2_tb", 4 0;
v0000021fc3d41a00_0 .var "RU_Data_Wr_tb", 31 0;
v0000021fc3d42400_0 .net "RU_RS1_tb", 31 0, L_0000021fc3d4af60;  1 drivers
v0000021fc3d41fa0_0 .net "RU_RS2_tb", 31 0, L_0000021fc3d4b430;  1 drivers
v0000021fc3d41960_0 .var "RU_Wr_tb", 0 0;
v0000021fc3d42720_0 .var "Rd_tb", 4 0;
v0000021fc3d42040_0 .var "clk_tb", 0 0;
v0000021fc3d41aa0_0 .var "rst_tb", 0 0;
S_0000021fc3d48760 .scope module, "RU_int" "RU" 3 13, 4 1 0, S_0000021fc3d12b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "RU_Data_Wr";
    .port_info 3 /INPUT 5 "rs1";
    .port_info 4 /INPUT 5 "rs2";
    .port_info 5 /INPUT 5 "Rd";
    .port_info 6 /INPUT 1 "RU_Wr";
    .port_info 7 /OUTPUT 32 "ru_RS1";
    .port_info 8 /OUTPUT 32 "ru_RS2";
L_0000021fc3d4af60 .functor BUFZ 32, L_0000021fc3d41d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021fc3d4b430 .functor BUFZ 32, L_0000021fc3d42680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021fc3d48b20_0 .net "RU_Data_Wr", 31 0, v0000021fc3d41a00_0;  1 drivers
v0000021fc3d12ce0_0 .net "RU_Wr", 0 0, v0000021fc3d41960_0;  1 drivers
v0000021fc3d12d80_0 .net "Rd", 4 0, v0000021fc3d42720_0;  1 drivers
v0000021fc3d414b0_0 .net *"_ivl_0", 31 0, L_0000021fc3d41d20;  1 drivers
v0000021fc3d41550_0 .net *"_ivl_10", 6 0, L_0000021fc3d41e60;  1 drivers
L_0000021fc3da2080 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021fc3d415f0_0 .net *"_ivl_13", 1 0, L_0000021fc3da2080;  1 drivers
v0000021fc3d41690_0 .net *"_ivl_2", 6 0, L_0000021fc3d422c0;  1 drivers
L_0000021fc3da2038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021fc3d41730_0 .net *"_ivl_5", 1 0, L_0000021fc3da2038;  1 drivers
v0000021fc3d41820_0 .net *"_ivl_8", 31 0, L_0000021fc3d42680;  1 drivers
v0000021fc3d41be0_0 .net "clk", 0 0, v0000021fc3d42040_0;  1 drivers
v0000021fc3d42540_0 .net "rs1", 4 0, v0000021fc3d41f00_0;  1 drivers
v0000021fc3d41b40_0 .net "rs2", 4 0, v0000021fc3d41c80_0;  1 drivers
v0000021fc3d425e0_0 .net "rst", 0 0, v0000021fc3d41aa0_0;  1 drivers
v0000021fc3d41dc0 .array "ru", 31 0, 31 0;
v0000021fc3d42360_0 .net "ru_RS1", 31 0, L_0000021fc3d4af60;  alias, 1 drivers
v0000021fc3d418c0_0 .net "ru_RS2", 31 0, L_0000021fc3d4b430;  alias, 1 drivers
E_0000021fc3d38a90 .event posedge, v0000021fc3d41be0_0;
L_0000021fc3d41d20 .array/port v0000021fc3d41dc0, L_0000021fc3d422c0;
L_0000021fc3d422c0 .concat [ 5 2 0 0], v0000021fc3d41f00_0, L_0000021fc3da2038;
L_0000021fc3d42680 .array/port v0000021fc3d41dc0, L_0000021fc3d41e60;
L_0000021fc3d41e60 .concat [ 5 2 0 0], v0000021fc3d41c80_0, L_0000021fc3da2080;
S_0000021fc3d488f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 17, 4 17 0, S_0000021fc3d48760;
 .timescale 0 0;
v0000021fc3d48a80_0 .var/2s "i", 31 0;
    .scope S_0000021fc3d48760;
T_0 ;
    %fork t_1, S_0000021fc3d488f0;
    %jmp t_0;
    .scope S_0000021fc3d488f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021fc3d48a80_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000021fc3d48a80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021fc3d48a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021fc3d41dc0, 0, 4;
    %load/vec4 v0000021fc3d48a80_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000021fc3d48a80_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0000021fc3d48760;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0000021fc3d48760;
T_1 ;
    %wait E_0000021fc3d38a90;
    %load/vec4 v0000021fc3d12ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000021fc3d48b20_0;
    %load/vec4 v0000021fc3d12d80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021fc3d41dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021fc3d41dc0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021fc3d12b50;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021fc3d42040_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0000021fc3d42040_0;
    %inv;
    %store/vec4 v0000021fc3d42040_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000021fc3d12b50;
T_3 ;
    %vpi_call/w 3 30 "$dumpfile", "RU.vcd" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021fc3d12b50 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021fc3d41960_0, 0, 1;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000021fc3d41a00_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000021fc3d41f00_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000021fc3d41c80_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000021fc3d42720_0, 0, 5;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021fc3d41960_0, 0, 1;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000021fc3d41a00_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000021fc3d41f00_0, 0, 5;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0000021fc3d41c80_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000021fc3d42720_0, 0, 5;
    %delay 20, 0;
    %pushi/vec4 257, 0, 32;
    %store/vec4 v0000021fc3d41a00_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021fc3d41f00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021fc3d42720_0, 0, 5;
    %delay 20, 0;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0000021fc3d41a00_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000021fc3d41f00_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000021fc3d41c80_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000021fc3d42720_0, 0, 5;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021fc3d41960_0, 0, 1;
    %pushi/vec4 129, 0, 32;
    %store/vec4 v0000021fc3d41a00_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000021fc3d41c80_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000021fc3d42720_0, 0, 5;
    %delay 20, 0;
    %vpi_call/w 3 59 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "RU_tb.sv";
    "RU.sv";
