#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Mon Feb 26 20:02:23 2024
# Process ID: 68996
# Current directory: C:/Projects/core_v2/core_v2.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Projects/core_v2/core_v2.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Projects/core_v2/core_v2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1028.055 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/repos'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1028.055 ; gain = 0.000
Command: link_design -top design_1_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_cache_v_7_0_0_0/design_1_cache_v_7_0_0_0.dcp' for cell 'design_1_i/cache_v_7_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_core_top_wrapper_0_0/design_1_core_top_wrapper_0_0.dcp' for cell 'design_1_i/core_top_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_fpu_long_wrapper_0_0/design_1_fpu_long_wrapper_0_0.dcp' for cell 'design_1_i/fpu_long_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_fpu_short_wrapper_0_0/design_1_fpu_short_wrapper_0_0.dcp' for cell 'design_1_i/fpu_short_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_instr_mem_0_0/design_1_instr_mem_0_0.dcp' for cell 'design_1_i/instr_mem_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_io_top_0_0/design_1_io_top_0_0.dcp' for cell 'design_1_i/io_top_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.496 . Memory (MB): peak = 1028.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1353 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/cache_v_7_0_0/clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1497.461 ; gain = 469.406
Finished Parsing XDC File [c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_cache_v_7_0_0_0/src/cache_v_2_mig_7series_0_2/cache_v_2_mig_7series_0_2/user_design/constraints/cache_v_2_mig_7series_0_2.xdc] for cell 'design_1_i/cache_v_7_0_0/inst/mig_7series_0'
Finished Parsing XDC File [c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_cache_v_7_0_0_0/src/cache_v_2_mig_7series_0_2/cache_v_2_mig_7series_0_2/user_design/constraints/cache_v_2_mig_7series_0_2.xdc] for cell 'design_1_i/cache_v_7_0_0/inst/mig_7series_0'
Parsing XDC File [c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_cache_v_7_0_0_0/src/cache_v_2_clk_wiz_1_1/cache_v_2_clk_wiz_1_1.xdc] for cell 'design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_cache_v_7_0_0_0/src/cache_v_2_clk_wiz_1_1/cache_v_2_clk_wiz_1_1.xdc:57]
Finished Parsing XDC File [c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_cache_v_7_0_0_0/src/cache_v_2_clk_wiz_1_1/cache_v_2_clk_wiz_1_1.xdc] for cell 'design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst'
Parsing XDC File [c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_cache_v_7_0_0_0/src/cache_v_2_proc_sys_reset_0_0/cache_v_2_proc_sys_reset_0_0.xdc] for cell 'design_1_i/cache_v_7_0_0/inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_cache_v_7_0_0_0/src/cache_v_2_proc_sys_reset_0_0/cache_v_2_proc_sys_reset_0_0.xdc] for cell 'design_1_i/cache_v_7_0_0/inst/proc_sys_reset_0/U0'
Parsing XDC File [c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_cache_v_7_0_0_0/src/cache_v_2_fifo_generator_0_0/cache_v_2_fifo_generator_0_0.xdc] for cell 'design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_cache_v_7_0_0_0/src/cache_v_2_fifo_generator_0_0/cache_v_2_fifo_generator_0_0.xdc] for cell 'design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0'
Parsing XDC File [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'SEG[0]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[1]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[2]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[3]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[4]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[5]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[6]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[0]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[1]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[2]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[3]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[4]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[5]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[6]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[7]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[8]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[9]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[10]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[11]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[12]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[13]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[14]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[15]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[16]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[17]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[18]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[19]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[20]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[21]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[22]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[23]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[24]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[25]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[26]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[27]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[28]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[29]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[30]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_dout[31]'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_core_data_valid'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:263]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:263]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_io_data_valid'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:264]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:264]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_3_1_0_io_init_complete'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:265]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:265]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_5_0_0_io_data_valid'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:269]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:269]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_5_0_0_io_init_complete'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:270]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_5_1_0_io_data_valid'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:272]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:272]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/cache_v_5_1_0_io_init_complete'. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:273]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc:273]
Finished Parsing XDC File [C:/Projects/core_v2/core_v2.srcs/constrs_1/imports/hw/Nexys-A7-100T-Master.xdc]
Parsing XDC File [c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_cache_v_7_0_0_0/src/cache_v_2_fifo_generator_0_0/cache_v_2_fifo_generator_0_0_clocks.xdc] for cell 'design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Projects/core_v2/core_v2.gen/sources_1/bd/design_1/ip/design_1_cache_v_7_0_0_0/src/cache_v_2_fifo_generator_0_0/cache_v_2_fifo_generator_0_0_clocks.xdc] for cell 'design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0'
INFO: [Project 1-1715] 4 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1529.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 155 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 24 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 112 instances

21 Infos, 61 Warnings, 28 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1529.070 ; gain = 501.016
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1529.070 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 170a3f728

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1529.070 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cda28f14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1700.617 ; gain = 1.828
INFO: [Opt 31-389] Phase Retarget created 26 cells and removed 112 cells
INFO: [Opt 31-1021] In phase Retarget, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c0e334eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1700.617 ; gain = 1.828
INFO: [Opt 31-389] Phase Constant propagation created 82 cells and removed 144 cells
INFO: [Opt 31-1021] In phase Constant propagation, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c3081106

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1700.617 ; gain = 1.828
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 110 cells
INFO: [Opt 31-1021] In phase Sweep, 418 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 20ee40703

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1700.617 ; gain = 1.828
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 20ee40703

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1700.617 ; gain = 1.828
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c3081106

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1700.617 ; gain = 1.828
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 45 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              26  |             112  |                                             49  |
|  Constant propagation         |              82  |             144  |                                             30  |
|  Sweep                        |               1  |             110  |                                            418  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             45  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1700.617 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b32627ab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1700.617 ; gain = 1.828

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 9 BRAM(s) out of a total of 121 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 41 WE to EN ports
Number of BRAM Ports augmented: 24 newly gated: 48 Total Ports: 242
Ending PowerOpt Patch Enables Task | Checksum: 216c37cf8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.086 ; gain = 0.000
Ending Power Optimization Task | Checksum: 216c37cf8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2216.086 ; gain = 515.469

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 194a69da6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.086 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 194a69da6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2216.086 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2216.086 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 194a69da6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2216.086 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 61 Warnings, 28 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2216.086 ; gain = 687.016
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2216.086 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/core_v2/core_v2.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2216.086 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Projects/core_v2/core_v2.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2216.086 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 194a3d429

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2216.086 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2216.086 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1251d4311

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2216.086 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f6aa8267

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2216.086 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f6aa8267

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2216.086 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1f6aa8267

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2216.086 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 265e39a84

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2216.086 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 24674c715

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2216.086 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 1643 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 763 nets or cells. Created 2 new cells, deleted 761 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rd1_reg[0]_0 could not be optimized because driver design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[0]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[0] could not be optimized because driver design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[0]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd2[4] could not be optimized because driver design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd2[4]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd2[5] could not be optimized because driver design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd2[5]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd2[1] could not be optimized because driver design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd2[1]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd2[0] could not be optimized because driver design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd2[0]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd2[7] could not be optimized because driver design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd2[7]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd2[10] could not be optimized because driver design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd2[10]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd2[8] could not be optimized because driver design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd2[8]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rd1_reg[7]_0[4] could not be optimized because driver design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[5]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[5] could not be optimized because driver design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[5]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd2[3] could not be optimized because driver design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd2[3]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd2[2] could not be optimized because driver design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd2[2]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd2[9] could not be optimized because driver design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd2[9]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rd1_reg[7]_0[5] could not be optimized because driver design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[6]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[6] could not be optimized because driver design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[6]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/instr_mem_0/inst/addra[2] could not be optimized because driver design_1_i/instr_mem_0/inst/i_instr_mem_i_12 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/instr_mem_0/inst/addra[7] could not be optimized because driver design_1_i/instr_mem_0/inst/i_instr_mem_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rd1_reg[7]_0[3] could not be optimized because driver design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[4]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rd1_reg[7]_0[6] could not be optimized because driver design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[7] could not be optimized because driver design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[7]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[4] could not be optimized because driver design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[4]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/instr_mem_0/inst/addra[0] could not be optimized because driver design_1_i/instr_mem_0/inst/i_instr_mem_i_14 could not be replicated
INFO: [Physopt 32-46] Identified 2 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.rd_reg[4]_0[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.rd_reg[4]_0[3]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2216.086 ; gain = 0.000
INFO: [Physopt 32-457] Pass 1. Identified 12 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/hxly_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmsub_pipe/u0/u0/fmadd_fmul/hxly_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/fpu_long_wrapper_0/inst/u0/u_fmsub_pipe/u0/fmadd_fmul/hylx_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmsub_pipe/u0/u0/fmadd_fmul/hylx_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hylx_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/fpu_short_wrapper_0/inst/u0/u_fmul_pipe/hylx_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/fdiv_finv/finv_fmul/hxly_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/fpu_short_wrapper_0/inst/u0/u_fmul_pipe/hxly_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hxly_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/fpu_long_wrapper_0/inst/u0/u_fmsub_pipe/u0/fmadd_fmul/hxly_reg_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hxly_reg_reg. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2216.086 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2216.086 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |            761  |                   763  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            2  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            4  |            761  |                   765  |           0  |           9  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1230cc971

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2216.086 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 14134836e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2216.086 ; gain = 0.000
Phase 2 Global Placement | Checksum: 14134836e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2216.086 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17417619e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2216.086 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 135354311

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2216.086 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1db71a832

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2216.086 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13fe4e97b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2216.086 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1509778e6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2216.086 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 18fc70dcd

Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 2216.086 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: c938bc00

Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 2216.086 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1800bf816

Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 2216.086 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1de8eb0e9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 2216.086 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1de8eb0e9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 2216.086 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2685eaddc

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.069 | TNS=-0.291 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e93c7ab7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2216.086 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/fpu_long_wrapper_0/inst/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f41f10a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2216.086 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2685eaddc

Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 2216.086 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.361. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:59 ; elapsed = 00:01:12 . Memory (MB): peak = 2216.086 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 27b01e3ea

Time (s): cpu = 00:00:59 ; elapsed = 00:01:12 . Memory (MB): peak = 2216.086 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27b01e3ea

Time (s): cpu = 00:01:00 ; elapsed = 00:01:12 . Memory (MB): peak = 2216.086 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 27b01e3ea

Time (s): cpu = 00:01:00 ; elapsed = 00:01:13 . Memory (MB): peak = 2216.086 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 27b01e3ea

Time (s): cpu = 00:01:00 ; elapsed = 00:01:13 . Memory (MB): peak = 2216.086 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2216.086 ; gain = 0.000

Time (s): cpu = 00:01:00 ; elapsed = 00:01:13 . Memory (MB): peak = 2216.086 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2593be518

Time (s): cpu = 00:01:00 ; elapsed = 00:01:13 . Memory (MB): peak = 2216.086 ; gain = 0.000
Ending Placer Task | Checksum: 15b7d4624

Time (s): cpu = 00:01:00 ; elapsed = 00:01:13 . Memory (MB): peak = 2216.086 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 61 Warnings, 28 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:15 . Memory (MB): peak = 2216.086 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.086 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/core_v2/core_v2.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2216.086 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2216.086 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 61 Warnings, 28 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.086 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/core_v2/core_v2.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a198707a ConstDB: 0 ShapeSum: b9e4d5aa RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d80dce6e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2216.086 ; gain = 0.000
Post Restoration Checksum: NetGraph: 1a9ea9a9 NumContArr: bd6f24c5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d80dce6e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2216.086 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d80dce6e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2216.086 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d80dce6e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2216.086 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10fcc2cde

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2216.086 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.368  | TNS=0.000  | WHS=-1.366 | THS=-284.622|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: f19141c3

Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2274.539 ; gain = 58.453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.368  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: a114f241

Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2274.539 ; gain = 58.453
Phase 2 Router Initialization | Checksum: b450f3e1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2274.539 ; gain = 58.453

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 25472
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 25471
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: b450f3e1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2274.539 ; gain = 58.453
Phase 3 Initial Routing | Checksum: a2014313

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 2274.539 ; gain = 58.453

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4029
 Number of Nodes with overlaps = 913
 Number of Nodes with overlaps = 268
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.063 | TNS=-0.236 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2275caf64

Time (s): cpu = 00:01:06 ; elapsed = 00:01:06 . Memory (MB): peak = 2274.539 ; gain = 58.453

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 233
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.117 | TNS=-0.127 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1151b2075

Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2274.539 ; gain = 58.453
Phase 4 Rip-up And Reroute | Checksum: 1151b2075

Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2274.539 ; gain = 58.453

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c4a5debe

Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 2274.539 ; gain = 58.453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.063 | TNS=-0.181 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 157432803

Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 2274.539 ; gain = 58.453

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 157432803

Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 2274.539 ; gain = 58.453
Phase 5 Delay and Skew Optimization | Checksum: 157432803

Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 2274.539 ; gain = 58.453

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1894ca06f

Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 2274.539 ; gain = 58.453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.016  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a7286069

Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 2274.539 ; gain = 58.453
Phase 6 Post Hold Fix | Checksum: 1a7286069

Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 2274.539 ; gain = 58.453

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.99943 %
  Global Horizontal Routing Utilization  = 8.69189 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d5f573b5

Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 2274.539 ; gain = 58.453

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d5f573b5

Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 2274.539 ; gain = 58.453

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e81eefef

Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 2274.539 ; gain = 58.453

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.016  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e81eefef

Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 2274.539 ; gain = 58.453
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 2274.539 ; gain = 58.453

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
157 Infos, 61 Warnings, 28 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 2274.539 ; gain = 58.453
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2274.539 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/core_v2/core_v2.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Projects/core_v2/core_v2.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.539 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Projects/core_v2/core_v2.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.539 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
169 Infos, 62 Warnings, 28 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2275.406 ; gain = 0.867
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 20:09:05 2024...
