INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcTestBench
INFO: [VRFC 10-2458] undeclared symbol add, assumed default net type wire [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v:27]
