#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55ed04093660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55ed0403aa40 .scope module, "CPU_testbench" "CPU_testbench" 3 1;
 .timescale 0 0;
P_0x55ed040a4060 .param/str "INSTRUCTION" 0 3 20, "XXX";
P_0x55ed040a40a0 .param/str "RAM_INIT_FILE" 0 3 21, "\000";
P_0x55ed040a40e0 .param/str "TEST_ID" 0 3 19, "XXX_X";
P_0x55ed040a4120 .param/l "TIMEOUT_CYCLES" 0 3 18, +C4<00000000000000000010011100010000>;
v0x55ed040d1d30_0 .net *"_ivl_11", 7 0, L_0x55ed040d2c60;  1 drivers
v0x55ed040d1e30_0 .net *"_ivl_16", 7 0, L_0x55ed040d2e40;  1 drivers
v0x55ed040d1f10_0 .net *"_ivl_3", 7 0, L_0x55ed040d2b20;  1 drivers
v0x55ed040d1fd0_0 .net *"_ivl_7", 7 0, L_0x55ed040d2bc0;  1 drivers
v0x55ed040d20b0_0 .net "active", 0 0, v0x55ed040c3740_0;  1 drivers
v0x55ed040d21a0_0 .net "address", 31 0, L_0x55ed040e4520;  1 drivers
v0x55ed040d2260_0 .net "byteenable", 3 0, L_0x55ed040e6170;  1 drivers
v0x55ed040d2320_0 .var "clk", 0 0;
v0x55ed040d23c0_0 .var/i "counter", 31 0;
v0x55ed040d2530_0 .net "read", 0 0, v0x55ed040c23c0_0;  1 drivers
v0x55ed040d25d0_0 .net "readdata", 31 0, v0x55ed040d0f90_0;  1 drivers
v0x55ed040d2690_0 .net "readdata_to_CPU", 31 0, L_0x55ed040d2d00;  1 drivers
v0x55ed040d2770_0 .net "register_v0", 31 0, L_0x55ed040ade30;  1 drivers
v0x55ed040d2830_0 .var "reset", 0 0;
v0x55ed040d28d0_0 .net "waitrequest", 0 0, v0x55ed040d1500_0;  1 drivers
v0x55ed040d29c0_0 .net "write", 0 0, v0x55ed040c2460_0;  1 drivers
v0x55ed040d2a60_0 .net "writedata", 31 0, L_0x55ed040ec110;  1 drivers
E_0x55ed03f26280 .event negedge, v0x55ed040bdd10_0;
L_0x55ed040d2b20 .part v0x55ed040d0f90_0, 24, 8;
L_0x55ed040d2bc0 .part v0x55ed040d0f90_0, 16, 8;
L_0x55ed040d2c60 .part v0x55ed040d0f90_0, 8, 8;
L_0x55ed040d2d00 .concat8 [ 8 8 8 8], L_0x55ed040d2b20, L_0x55ed040d2bc0, L_0x55ed040d2c60, L_0x55ed040d2e40;
L_0x55ed040d2e40 .part v0x55ed040d0f90_0, 0, 8;
S_0x55ed0409ef90 .scope module, "datapath" "mips_cpu_bus" 3 116, 4 2 0, S_0x55ed0403aa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
L_0x55ed04075ff0 .functor OR 1, L_0x55ed040e3070, L_0x55ed040e32e0, C4<0>, C4<0>;
L_0x55ed0403dc30 .functor AND 1, v0x55ed040c2740_0, L_0x55ed040e9fa0, C4<1>, C4<1>;
L_0x55ed04070980 .functor OR 1, v0x55ed040c2320_0, L_0x55ed0403dc30, C4<0>, C4<0>;
v0x55ed040c8350_0 .net "ALUAmux2to1", 31 0, L_0x55ed040e8530;  1 drivers
v0x55ed040c8430_0 .net "ALUB", 31 0, v0x55ed040bc030_0;  1 drivers
v0x55ed040c84d0_0 .var "ALUOut", 31 0;
v0x55ed040c85c0_0 .net "ALUSrcA", 0 0, v0x55ed040c1f00_0;  1 drivers
v0x55ed040c8660_0 .net "ALUSrcB", 1 0, v0x55ed040c1fa0_0;  1 drivers
v0x55ed040c87a0_0 .net "ALU_MULTorDIV_result", 63 0, v0x55ed040a1370_0;  1 drivers
v0x55ed040c88b0_0 .net "ALU_result", 31 0, v0x55ed0408d320_0;  1 drivers
v0x55ed040c89c0_0 .net "ALUctl", 3 0, v0x55ed040c2060_0;  1 drivers
v0x55ed040c8ad0_0 .net "Decodemux2to1", 31 0, L_0x55ed040e3ca0;  1 drivers
v0x55ed040c8c20_0 .net "HI", 31 0, v0x55ed040bca60_0;  1 drivers
v0x55ed040c8cc0_0 .net "HI_LO_ALUOut", 1 0, L_0x55ed040eae20;  1 drivers
v0x55ed040c8d60_0 .net "HI_LO_ALUOut_to_Reg_mux", 31 0, L_0x55ed040e77e0;  1 drivers
v0x55ed040c8e20_0 .net "IRWrite", 0 0, v0x55ed040c2160_0;  1 drivers
v0x55ed040c8ec0_0 .net "IorD", 0 0, v0x55ed040c2230_0;  1 drivers
v0x55ed040c8fb0_0 .net "JUMP", 0 0, v0x55ed040c2320_0;  1 drivers
v0x55ed040c9050_0 .net "LO", 31 0, v0x55ed040bcc10_0;  1 drivers
v0x55ed040c90f0_0 .net "MemtoReg", 0 0, v0x55ed040c2500_0;  1 drivers
v0x55ed040c92a0_0 .net "PC", 31 0, v0x55ed040c3b10_0;  1 drivers
v0x55ed040c9340_0 .net "PCSource", 1 0, v0x55ed040c25a0_0;  1 drivers
v0x55ed040c9430_0 .net "PCWrite", 0 0, v0x55ed040c2680_0;  1 drivers
v0x55ed040c9520_0 .net "PCWriteCond", 0 0, v0x55ed040c2740_0;  1 drivers
v0x55ed040c95c0_0 .net "PC_RETURN_ADDR_ALOUT_MUX", 31 0, L_0x55ed040eb710;  1 drivers
v0x55ed040c9680_0 .net "RegDst", 0 0, v0x55ed040c28c0_0;  1 drivers
v0x55ed040c9720_0 .net "RegWrite", 0 0, v0x55ed040c2980_0;  1 drivers
v0x55ed040c9810_0 .net "RegWritemux2to1", 31 0, L_0x55ed040e80b0;  1 drivers
v0x55ed040c98b0_0 .net "Regmux2to1", 4 0, L_0x55ed040e6a20;  1 drivers
v0x55ed040c9950_0 .net "ReturnToReg", 0 0, v0x55ed040c2800_0;  1 drivers
v0x55ed040c9a20_0 .net *"_ivl_0", 31 0, L_0x55ed040d2f30;  1 drivers
v0x55ed040c9ac0_0 .net *"_ivl_100", 31 0, L_0x55ed040e81a0;  1 drivers
L_0x7fdf53df09a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040c9ba0_0 .net *"_ivl_103", 30 0, L_0x7fdf53df09a8;  1 drivers
L_0x7fdf53df09f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040c9c80_0 .net/2u *"_ivl_104", 31 0, L_0x7fdf53df09f0;  1 drivers
v0x55ed040c9d60_0 .net *"_ivl_106", 0 0, L_0x55ed040e83f0;  1 drivers
L_0x7fdf53df00a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040c9e20_0 .net *"_ivl_11", 30 0, L_0x7fdf53df00a8;  1 drivers
L_0x7fdf53df00f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ed040ca110_0 .net/2u *"_ivl_12", 31 0, L_0x7fdf53df00f0;  1 drivers
v0x55ed040ca1f0_0 .net *"_ivl_120", 31 0, L_0x55ed040eb190;  1 drivers
L_0x7fdf53df10b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040ca2d0_0 .net *"_ivl_123", 30 0, L_0x7fdf53df10b0;  1 drivers
L_0x7fdf53df10f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ed040ca3b0_0 .net/2u *"_ivl_124", 31 0, L_0x7fdf53df10f8;  1 drivers
v0x55ed040ca490_0 .net *"_ivl_126", 0 0, L_0x55ed040eb380;  1 drivers
L_0x7fdf53df1140 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55ed040ca550_0 .net/2u *"_ivl_128", 31 0, L_0x7fdf53df1140;  1 drivers
v0x55ed040ca630_0 .net *"_ivl_130", 31 0, L_0x55ed040eb4c0;  1 drivers
v0x55ed040ca710_0 .net *"_ivl_14", 0 0, L_0x55ed040e32e0;  1 drivers
v0x55ed040ca7d0_0 .net *"_ivl_17", 0 0, L_0x55ed04075ff0;  1 drivers
L_0x7fdf53df0138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ed040ca890_0 .net/2u *"_ivl_18", 0 0, L_0x7fdf53df0138;  1 drivers
v0x55ed040ca970_0 .net *"_ivl_26", 0 0, L_0x55ed0403dc30;  1 drivers
L_0x7fdf53df0018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040caa50_0 .net *"_ivl_3", 30 0, L_0x7fdf53df0018;  1 drivers
L_0x7fdf53df0180 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ed040cab30_0 .net/2u *"_ivl_32", 2 0, L_0x7fdf53df0180;  1 drivers
v0x55ed040cac10_0 .net *"_ivl_34", 0 0, L_0x55ed040e3bb0;  1 drivers
L_0x7fdf53df0060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ed040cacd0_0 .net/2u *"_ivl_4", 31 0, L_0x7fdf53df0060;  1 drivers
v0x55ed040cadb0_0 .net *"_ivl_46", 31 0, L_0x55ed040e6420;  1 drivers
L_0x7fdf53df06d8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040cae90_0 .net *"_ivl_49", 30 0, L_0x7fdf53df06d8;  1 drivers
L_0x7fdf53df0720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040caf70_0 .net/2u *"_ivl_50", 31 0, L_0x7fdf53df0720;  1 drivers
v0x55ed040cb050_0 .net *"_ivl_52", 0 0, L_0x55ed040e6560;  1 drivers
v0x55ed040cb110_0 .net *"_ivl_55", 4 0, L_0x55ed040e6730;  1 drivers
v0x55ed040cb1f0_0 .net *"_ivl_57", 4 0, L_0x55ed040e67d0;  1 drivers
v0x55ed040cb2d0_0 .net *"_ivl_6", 0 0, L_0x55ed040e3070;  1 drivers
v0x55ed040cb390_0 .net *"_ivl_60", 31 0, L_0x55ed040e6c00;  1 drivers
L_0x7fdf53df0768 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040cb470_0 .net *"_ivl_63", 29 0, L_0x7fdf53df0768;  1 drivers
L_0x7fdf53df07b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040cb550_0 .net/2u *"_ivl_64", 31 0, L_0x7fdf53df07b0;  1 drivers
v0x55ed040cb630_0 .net *"_ivl_66", 0 0, L_0x55ed040e6980;  1 drivers
v0x55ed040cb6f0_0 .net *"_ivl_68", 31 0, L_0x55ed040e6e90;  1 drivers
L_0x7fdf53df07f8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040cb7d0_0 .net *"_ivl_71", 29 0, L_0x7fdf53df07f8;  1 drivers
L_0x7fdf53df0840 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ed040cb8b0_0 .net/2u *"_ivl_72", 31 0, L_0x7fdf53df0840;  1 drivers
v0x55ed040cb990_0 .net *"_ivl_74", 0 0, L_0x55ed040e7040;  1 drivers
v0x55ed040cba50_0 .net *"_ivl_76", 31 0, L_0x55ed040e7180;  1 drivers
L_0x7fdf53df0888 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040cbb30_0 .net *"_ivl_79", 29 0, L_0x7fdf53df0888;  1 drivers
v0x55ed040cbc10_0 .net *"_ivl_8", 31 0, L_0x55ed040e31b0;  1 drivers
L_0x7fdf53df08d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55ed040cbcf0_0 .net/2u *"_ivl_80", 31 0, L_0x7fdf53df08d0;  1 drivers
v0x55ed040cbdd0_0 .net *"_ivl_82", 0 0, L_0x55ed040e72f0;  1 drivers
v0x55ed040cbe90_0 .net *"_ivl_84", 31 0, L_0x55ed040e7430;  1 drivers
v0x55ed040cbf70_0 .net *"_ivl_86", 31 0, L_0x55ed040e7650;  1 drivers
v0x55ed040cc050_0 .net *"_ivl_90", 31 0, L_0x55ed040e7b70;  1 drivers
L_0x7fdf53df0918 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040cc130_0 .net *"_ivl_93", 30 0, L_0x7fdf53df0918;  1 drivers
L_0x7fdf53df0960 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040cc210_0 .net/2u *"_ivl_94", 31 0, L_0x7fdf53df0960;  1 drivers
v0x55ed040cc2f0_0 .net *"_ivl_96", 0 0, L_0x55ed040e7ec0;  1 drivers
v0x55ed040cc3b0_0 .net "active", 0 0, v0x55ed040c3740_0;  alias, 1 drivers
v0x55ed040cc480_0 .net "address", 31 0, L_0x55ed040e4520;  alias, 1 drivers
v0x55ed040cc550_0 .net "branch_equal", 0 0, v0x55ed040c2a40_0;  1 drivers
v0x55ed040cc640_0 .net "byteenable", 3 0, L_0x55ed040e6170;  alias, 1 drivers
v0x55ed040cc6e0_0 .net "clk", 0 0, v0x55ed040d2320_0;  1 drivers
v0x55ed040cc780_0 .net "fixed_shift", 0 0, v0x55ed040c2bd0_0;  1 drivers
v0x55ed040cc870_0 .net "full_instr", 31 0, L_0x55ed040e39d0;  1 drivers
v0x55ed040cc950_0 .net "instr10_6", 4 0, L_0x55ed040e3760;  1 drivers
v0x55ed040cca10_0 .net "instr15_0", 15 0, v0x55ed040be890_0;  1 drivers
v0x55ed040ccb00_0 .net "instr15_11", 4 0, L_0x55ed040e3680;  1 drivers
v0x55ed040ccbe0_0 .net "instr20_16", 4 0, v0x55ed040be990_0;  1 drivers
v0x55ed040ccca0_0 .net "instr25_21", 4 0, v0x55ed040bea30_0;  1 drivers
v0x55ed040ccd40_0 .net "instr31_26", 5 0, v0x55ed040beaf0_0;  1 drivers
v0x55ed040cce10_0 .net "pc_in", 31 0, v0x55ed040c48d0_0;  1 drivers
v0x55ed040ccf00_0 .net "read", 0 0, v0x55ed040c23c0_0;  alias, 1 drivers
v0x55ed040ccfa0_0 .net "readR1", 4 0, L_0x55ed040e8880;  1 drivers
v0x55ed040cd070_0 .net "readR2", 4 0, L_0x55ed040e85d0;  1 drivers
v0x55ed040cd140_0 .net "readdata", 31 0, v0x55ed040d0f90_0;  alias, 1 drivers
v0x55ed040cd210_0 .net "readdata1", 31 0, L_0x55ed040e4010;  1 drivers
v0x55ed040cd2e0_0 .net "readdata2", 31 0, L_0x55ed040e5090;  1 drivers
v0x55ed040cd3d0_0 .net "readdata_to_CPU", 31 0, L_0x55ed040ec5f0;  1 drivers
v0x55ed040cd4e0_0 .var "regA", 31 0;
v0x55ed040cd5a0_0 .var "regB", 31 0;
v0x55ed040cd640_0 .net "register_v0", 31 0, L_0x55ed040ade30;  alias, 1 drivers
v0x55ed040cd710_0 .net "reset", 0 0, v0x55ed040d2830_0;  1 drivers
v0x55ed040cd7b0_0 .net "stall", 0 0, L_0x55ed040e3540;  1 drivers
v0x55ed040cd8a0_0 .net "state", 2 0, v0x55ed040c72f0_0;  1 drivers
v0x55ed040cd940_0 .net "unsign", 0 0, v0x55ed040c3010_0;  1 drivers
v0x55ed040cda30_0 .net "waitrequest", 0 0, v0x55ed040d1500_0;  alias, 1 drivers
v0x55ed040cdaf0_0 .net "write", 0 0, v0x55ed040c2460_0;  alias, 1 drivers
v0x55ed040cdb90_0 .net "writedata", 31 0, L_0x55ed040ec110;  alias, 1 drivers
v0x55ed040cdc30_0 .net "zero", 0 0, L_0x55ed040e9fa0;  1 drivers
E_0x55ed03f5f530/0 .event anyedge, v0x55ed040a1370_0, v0x55ed040c3bd0_0, v0x55ed040bf2e0_0, v0x55ed040c2680_0;
E_0x55ed03f5f530/1 .event anyedge, v0x55ed040be210_0, v0x55ed040bf120_0, v0x55ed040bca60_0, v0x55ed040bcc10_0;
E_0x55ed03f5f530 .event/or E_0x55ed03f5f530/0, E_0x55ed03f5f530/1;
L_0x55ed040d2f30 .concat [ 1 31 0 0], v0x55ed040c23c0_0, L_0x7fdf53df0018;
L_0x55ed040e3070 .cmp/eq 32, L_0x55ed040d2f30, L_0x7fdf53df0060;
L_0x55ed040e31b0 .concat [ 1 31 0 0], v0x55ed040c2460_0, L_0x7fdf53df00a8;
L_0x55ed040e32e0 .cmp/eq 32, L_0x55ed040e31b0, L_0x7fdf53df00f0;
L_0x55ed040e3540 .functor MUXZ 1, L_0x7fdf53df0138, v0x55ed040d1500_0, L_0x55ed04075ff0, C4<>;
L_0x55ed040e3680 .part L_0x55ed040ec5f0, 11, 5;
L_0x55ed040e3760 .part L_0x55ed040ec5f0, 6, 5;
L_0x55ed040e39d0 .concat [ 16 5 5 6], v0x55ed040be890_0, v0x55ed040be990_0, v0x55ed040bea30_0, v0x55ed040beaf0_0;
L_0x55ed040e3bb0 .cmp/eq 3, v0x55ed040c72f0_0, L_0x7fdf53df0180;
L_0x55ed040e3ca0 .functor MUXZ 32, L_0x55ed040e39d0, L_0x55ed040ec5f0, L_0x55ed040e3bb0, C4<>;
L_0x55ed040e3e40 .part L_0x55ed040e3ca0, 26, 6;
L_0x55ed040e3ee0 .part L_0x55ed040e3ca0, 0, 6;
L_0x55ed040e4080 .part L_0x55ed040e3ca0, 16, 5;
L_0x55ed040e6300 .part L_0x55ed040e3ca0, 26, 6;
L_0x55ed040e6420 .concat [ 1 31 0 0], v0x55ed040c28c0_0, L_0x7fdf53df06d8;
L_0x55ed040e6560 .cmp/eq 32, L_0x55ed040e6420, L_0x7fdf53df0720;
L_0x55ed040e6730 .part L_0x55ed040e3ca0, 16, 5;
L_0x55ed040e67d0 .part L_0x55ed040e3ca0, 11, 5;
L_0x55ed040e6a20 .functor MUXZ 5, L_0x55ed040e67d0, L_0x55ed040e6730, L_0x55ed040e6560, C4<>;
L_0x55ed040e6c00 .concat [ 2 30 0 0], L_0x55ed040eae20, L_0x7fdf53df0768;
L_0x55ed040e6980 .cmp/eq 32, L_0x55ed040e6c00, L_0x7fdf53df07b0;
L_0x55ed040e6e90 .concat [ 2 30 0 0], L_0x55ed040eae20, L_0x7fdf53df07f8;
L_0x55ed040e7040 .cmp/eq 32, L_0x55ed040e6e90, L_0x7fdf53df0840;
L_0x55ed040e7180 .concat [ 2 30 0 0], L_0x55ed040eae20, L_0x7fdf53df0888;
L_0x55ed040e72f0 .cmp/eq 32, L_0x55ed040e7180, L_0x7fdf53df08d0;
L_0x55ed040e7430 .functor MUXZ 32, L_0x55ed040e77e0, v0x55ed040bca60_0, L_0x55ed040e72f0, C4<>;
L_0x55ed040e7650 .functor MUXZ 32, L_0x55ed040e7430, v0x55ed040bcc10_0, L_0x55ed040e7040, C4<>;
L_0x55ed040e77e0 .functor MUXZ 32, L_0x55ed040e7650, v0x55ed040c84d0_0, L_0x55ed040e6980, C4<>;
L_0x55ed040e7b70 .concat [ 1 31 0 0], v0x55ed040c2500_0, L_0x7fdf53df0918;
L_0x55ed040e7ec0 .cmp/eq 32, L_0x55ed040e7b70, L_0x7fdf53df0960;
L_0x55ed040e80b0 .functor MUXZ 32, L_0x55ed040ec5f0, L_0x55ed040e77e0, L_0x55ed040e7ec0, C4<>;
L_0x55ed040e81a0 .concat [ 1 31 0 0], v0x55ed040c1f00_0, L_0x7fdf53df09a8;
L_0x55ed040e83f0 .cmp/eq 32, L_0x55ed040e81a0, L_0x7fdf53df09f0;
L_0x55ed040e8530 .functor MUXZ 32, v0x55ed040cd4e0_0, v0x55ed040c3b10_0, L_0x55ed040e83f0, C4<>;
L_0x55ed040e87e0 .part L_0x55ed040e3ca0, 26, 6;
L_0x55ed040e8880 .part L_0x55ed040e3ca0, 21, 5;
L_0x55ed040e85d0 .part L_0x55ed040e3ca0, 16, 5;
L_0x55ed040eaf10 .part L_0x55ed040e3ca0, 26, 6;
L_0x55ed040eb0f0 .part L_0x55ed040e3ca0, 0, 6;
L_0x55ed040eb190 .concat [ 1 31 0 0], v0x55ed040c2800_0, L_0x7fdf53df10b0;
L_0x55ed040eb380 .cmp/eq 32, L_0x55ed040eb190, L_0x7fdf53df10f8;
L_0x55ed040eb4c0 .arith/sum 32, v0x55ed040c3b10_0, L_0x7fdf53df1140;
L_0x55ed040eb710 .functor MUXZ 32, L_0x55ed040e77e0, L_0x55ed040eb4c0, L_0x55ed040eb380, C4<>;
L_0x55ed040eb800 .part L_0x55ed040e3ca0, 21, 5;
L_0x55ed040ebc20 .part L_0x55ed040e3ca0, 16, 5;
L_0x55ed040ebcc0 .part L_0x55ed040e3ca0, 0, 16;
L_0x55ed040ec8d0 .part L_0x55ed040e3ca0, 26, 6;
S_0x55ed0409dde0 .scope module, "ALU" "alu" 4 157, 5 1 0, S_0x55ed0409ef90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUOperation";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 1 "unsign";
    .port_info 4 /INPUT 1 "fixed_shift";
    .port_info 5 /INPUT 1 "branch_equal";
    .port_info 6 /INPUT 5 "instr10_6";
    .port_info 7 /OUTPUT 32 "ALU_result";
    .port_info 8 /OUTPUT 64 "ALU_MULTorDIV_result";
    .port_info 9 /OUTPUT 1 "zero";
enum0x55ed04016770 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL_ZERO" 4'b0011,
   "SET_ON_GREATER_THAN_ZERO" 4'b0100,
   "SET_LESS_OR_EQUAL_ZERO" 4'b0101,
   "SET_ON_LESS_THAN_ZERO" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101,
   "SET_ON_LESS_THAN" 4'b1110
 ;
v0x55ed040adbc0_0 .net "ALUOperation", 3 0, v0x55ed040c2060_0;  alias, 1 drivers
v0x55ed040a1370_0 .var "ALU_MULTorDIV_result", 63 0;
v0x55ed0408d320_0 .var "ALU_result", 31 0;
v0x55ed0403c430_0 .var "ALU_temp_MULTorDIV_result", 65 0;
v0x55ed04076110_0 .var "ALU_temp_result", 32 0;
v0x55ed0403dd50_0 .net "A_unsign", 32 0, L_0x55ed040e9460;  1 drivers
v0x55ed04070aa0_0 .net "B_unsign", 32 0, L_0x55ed040e9780;  1 drivers
L_0x7fdf53df0b10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040ba250_0 .net/2u *"_ivl_0", 31 0, L_0x7fdf53df0b10;  1 drivers
L_0x7fdf53df0ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040ba330_0 .net/2u *"_ivl_10", 31 0, L_0x7fdf53df0ba0;  1 drivers
v0x55ed040ba410_0 .net *"_ivl_12", 31 0, L_0x55ed040e95a0;  1 drivers
v0x55ed040ba4f0_0 .net *"_ivl_14", 31 0, L_0x55ed040e9690;  1 drivers
L_0x7fdf53df0be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ed040ba5d0_0 .net *"_ivl_19", 0 0, L_0x7fdf53df0be8;  1 drivers
v0x55ed040ba6b0_0 .net *"_ivl_2", 31 0, L_0x55ed040e9210;  1 drivers
L_0x7fdf53df0c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040ba790_0 .net/2u *"_ivl_20", 31 0, L_0x7fdf53df0c30;  1 drivers
v0x55ed040ba870_0 .net *"_ivl_22", 0 0, L_0x55ed040e9900;  1 drivers
L_0x7fdf53df0c78 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55ed040ba930_0 .net/2s *"_ivl_24", 1 0, L_0x7fdf53df0c78;  1 drivers
v0x55ed040baa10_0 .net *"_ivl_26", 31 0, L_0x55ed040e99f0;  1 drivers
L_0x7fdf53df0cc0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040bac00_0 .net *"_ivl_29", 30 0, L_0x7fdf53df0cc0;  1 drivers
L_0x7fdf53df0d08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ed040bace0_0 .net/2u *"_ivl_30", 31 0, L_0x7fdf53df0d08;  1 drivers
v0x55ed040badc0_0 .net *"_ivl_32", 0 0, L_0x55ed040e9b30;  1 drivers
L_0x7fdf53df0d50 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55ed040bae80_0 .net/2s *"_ivl_34", 1 0, L_0x7fdf53df0d50;  1 drivers
L_0x7fdf53df0d98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ed040baf60_0 .net/2s *"_ivl_36", 1 0, L_0x7fdf53df0d98;  1 drivers
v0x55ed040bb040_0 .net *"_ivl_38", 1 0, L_0x55ed040e9c70;  1 drivers
v0x55ed040bb120_0 .net *"_ivl_4", 31 0, L_0x55ed040e9370;  1 drivers
v0x55ed040bb200_0 .net *"_ivl_40", 1 0, L_0x55ed040e9e10;  1 drivers
L_0x7fdf53df0b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ed040bb2e0_0 .net *"_ivl_9", 0 0, L_0x7fdf53df0b58;  1 drivers
v0x55ed040bb3c0_0 .net/s "a", 31 0, L_0x55ed040e8530;  alias, 1 drivers
v0x55ed040bb4a0_0 .net/s "b", 31 0, v0x55ed040bc030_0;  alias, 1 drivers
v0x55ed040bb580_0 .net "branch_equal", 0 0, v0x55ed040c2a40_0;  alias, 1 drivers
v0x55ed040bb640_0 .net "fixed_shift", 0 0, v0x55ed040c2bd0_0;  alias, 1 drivers
v0x55ed040bb700_0 .net "instr10_6", 4 0, L_0x55ed040e3760;  alias, 1 drivers
v0x55ed040bb7e0_0 .var "quotient", 31 0;
v0x55ed040bb8c0_0 .var "quotient_unsign", 32 0;
v0x55ed040bb9a0_0 .var "remainder", 31 0;
v0x55ed040bba80_0 .var "remainder_unsign", 32 0;
v0x55ed040bbb60_0 .net "unsign", 0 0, v0x55ed040c3010_0;  alias, 1 drivers
v0x55ed040bbc20_0 .net "zero", 0 0, L_0x55ed040e9fa0;  alias, 1 drivers
E_0x55ed03f5f1e0/0 .event anyedge, v0x55ed040bbb60_0, v0x55ed040adbc0_0, v0x55ed0403dd50_0, v0x55ed04070aa0_0;
E_0x55ed03f5f1e0/1 .event anyedge, v0x55ed0403c430_0, v0x55ed040bb8c0_0, v0x55ed040bba80_0, v0x55ed04076110_0;
E_0x55ed03f5f1e0/2 .event anyedge, v0x55ed040bb3c0_0, v0x55ed040bb4a0_0, v0x55ed040bb7e0_0, v0x55ed040bb9a0_0;
E_0x55ed03f5f1e0/3 .event anyedge, v0x55ed040bb640_0, v0x55ed040bb700_0;
E_0x55ed03f5f1e0 .event/or E_0x55ed03f5f1e0/0, E_0x55ed03f5f1e0/1, E_0x55ed03f5f1e0/2, E_0x55ed03f5f1e0/3;
L_0x55ed040e9210 .arith/sum 32, L_0x7fdf53df0b10, L_0x55ed040e8530;
L_0x55ed040e9370 .concat [ 32 0 0 0], L_0x55ed040e9210;
L_0x55ed040e9460 .concat [ 32 1 0 0], L_0x55ed040e9370, L_0x7fdf53df0b58;
L_0x55ed040e95a0 .arith/sum 32, L_0x7fdf53df0ba0, v0x55ed040bc030_0;
L_0x55ed040e9690 .concat [ 32 0 0 0], L_0x55ed040e95a0;
L_0x55ed040e9780 .concat [ 32 1 0 0], L_0x55ed040e9690, L_0x7fdf53df0be8;
L_0x55ed040e9900 .cmp/eq 32, v0x55ed0408d320_0, L_0x7fdf53df0c30;
L_0x55ed040e99f0 .concat [ 1 31 0 0], v0x55ed040c2a40_0, L_0x7fdf53df0cc0;
L_0x55ed040e9b30 .cmp/eq 32, L_0x55ed040e99f0, L_0x7fdf53df0d08;
L_0x55ed040e9c70 .functor MUXZ 2, L_0x7fdf53df0d98, L_0x7fdf53df0d50, L_0x55ed040e9b30, C4<>;
L_0x55ed040e9e10 .functor MUXZ 2, L_0x55ed040e9c70, L_0x7fdf53df0c78, L_0x55ed040e9900, C4<>;
L_0x55ed040e9fa0 .part L_0x55ed040e9e10, 0, 1;
S_0x55ed040bbe20 .scope module, "ALUmux4to1" "ALUmux4to1" 4 121, 6 1 0, S_0x55ed0409ef90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "register_b";
    .port_info 1 /INPUT 16 "immediate";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 2 "ALUSrcB";
    .port_info 4 /OUTPUT 32 "ALUB";
enum0x55ed04013a90 .enum4 (6)
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110
 ;
v0x55ed040bc030_0 .var "ALUB", 31 0;
v0x55ed040bc110_0 .net "ALUSrcB", 1 0, v0x55ed040c1fa0_0;  alias, 1 drivers
v0x55ed040bc1d0_0 .net "immediate", 15 0, v0x55ed040be890_0;  alias, 1 drivers
v0x55ed040bc290_0 .net "opcode", 5 0, L_0x55ed040e87e0;  1 drivers
v0x55ed040bc370_0 .net "register_b", 31 0, L_0x55ed040e5090;  alias, 1 drivers
v0x55ed040bc450_0 .var "shift_2", 31 0;
v0x55ed040bc530_0 .var "sign_extended", 31 0;
E_0x55ed03f49860/0 .event anyedge, v0x55ed040bc290_0, v0x55ed040bc1d0_0, v0x55ed040bc530_0, v0x55ed040bc110_0;
E_0x55ed03f49860/1 .event anyedge, v0x55ed040bc370_0, v0x55ed040bc450_0;
E_0x55ed03f49860 .event/or E_0x55ed03f49860/0, E_0x55ed03f49860/1;
S_0x55ed040bc6b0 .scope module, "HI_LO_ControlInst" "HI_LO_Control" 4 182, 7 1 0, S_0x55ed0409ef90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 3 "state";
    .port_info 2 /INPUT 6 "func_code";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 32 "regA";
    .port_info 6 /INPUT 64 "ALU_MULTorDIV_result";
    .port_info 7 /OUTPUT 2 "HI_LO_ALUOut";
    .port_info 8 /OUTPUT 32 "HI";
    .port_info 9 /OUTPUT 32 "LO";
enum0x55ed04018640 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x55ed04019120 .enum4 (6)
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "DIV" 6'b011010,
   "DIVU" 6'b011011
 ;
v0x55ed040bc9a0_0 .net "ALU_MULTorDIV_result", 63 0, v0x55ed040a1370_0;  alias, 1 drivers
v0x55ed040bca60_0 .var "HI", 31 0;
v0x55ed040bcb20_0 .net "HI_LO_ALUOut", 1 0, L_0x55ed040eae20;  alias, 1 drivers
v0x55ed040bcc10_0 .var "LO", 31 0;
v0x55ed040bccf0_0 .net *"_ivl_0", 31 0, L_0x55ed040ea100;  1 drivers
v0x55ed040bcdd0_0 .net *"_ivl_10", 31 0, L_0x55ed040ea470;  1 drivers
L_0x7fdf53df0e70 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040bceb0_0 .net *"_ivl_13", 25 0, L_0x7fdf53df0e70;  1 drivers
L_0x7fdf53df0eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040bcf90_0 .net/2u *"_ivl_14", 31 0, L_0x7fdf53df0eb8;  1 drivers
v0x55ed040bd070_0 .net *"_ivl_16", 0 0, L_0x55ed040ea560;  1 drivers
L_0x7fdf53df0f00 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55ed040bd130_0 .net/2u *"_ivl_18", 5 0, L_0x7fdf53df0f00;  1 drivers
v0x55ed040bd210_0 .net *"_ivl_20", 0 0, L_0x55ed040ea6a0;  1 drivers
L_0x7fdf53df0f48 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ed040bd2d0_0 .net/2s *"_ivl_22", 2 0, L_0x7fdf53df0f48;  1 drivers
L_0x7fdf53df0f90 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55ed040bd3b0_0 .net/2u *"_ivl_24", 5 0, L_0x7fdf53df0f90;  1 drivers
v0x55ed040bd490_0 .net *"_ivl_26", 0 0, L_0x55ed040ea820;  1 drivers
L_0x7fdf53df0fd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55ed040bd550_0 .net/2s *"_ivl_28", 2 0, L_0x7fdf53df0fd8;  1 drivers
L_0x7fdf53df0de0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040bd630_0 .net *"_ivl_3", 25 0, L_0x7fdf53df0de0;  1 drivers
L_0x7fdf53df1020 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55ed040bd710_0 .net/2s *"_ivl_30", 2 0, L_0x7fdf53df1020;  1 drivers
v0x55ed040bd7f0_0 .net *"_ivl_32", 2 0, L_0x55ed040ea910;  1 drivers
v0x55ed040bd8d0_0 .net *"_ivl_34", 2 0, L_0x55ed040eaaf0;  1 drivers
L_0x7fdf53df1068 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55ed040bd9b0_0 .net/2s *"_ivl_36", 2 0, L_0x7fdf53df1068;  1 drivers
v0x55ed040bda90_0 .net *"_ivl_38", 2 0, L_0x55ed040eac80;  1 drivers
L_0x7fdf53df0e28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040bdb70_0 .net/2u *"_ivl_4", 31 0, L_0x7fdf53df0e28;  1 drivers
v0x55ed040bdc50_0 .net *"_ivl_6", 0 0, L_0x55ed040ea1f0;  1 drivers
v0x55ed040bdd10_0 .net "clk", 0 0, v0x55ed040d2320_0;  alias, 1 drivers
v0x55ed040bddd0_0 .net "final_code", 5 0, L_0x55ed040ea330;  1 drivers
v0x55ed040bdeb0_0 .net "func_code", 5 0, L_0x55ed040eb0f0;  1 drivers
v0x55ed040bdf90_0 .net "opcode", 5 0, L_0x55ed040eaf10;  1 drivers
v0x55ed040be070_0 .net "regA", 31 0, v0x55ed040cd4e0_0;  1 drivers
v0x55ed040be150_0 .net "reset", 0 0, v0x55ed040d2830_0;  alias, 1 drivers
v0x55ed040be210_0 .net "state", 2 0, v0x55ed040c72f0_0;  alias, 1 drivers
E_0x55ed040ae0c0 .event posedge, v0x55ed040bdd10_0;
L_0x55ed040ea100 .concat [ 6 26 0 0], L_0x55ed040eaf10, L_0x7fdf53df0de0;
L_0x55ed040ea1f0 .cmp/eq 32, L_0x55ed040ea100, L_0x7fdf53df0e28;
L_0x55ed040ea330 .functor MUXZ 6, L_0x55ed040eaf10, L_0x55ed040eb0f0, L_0x55ed040ea1f0, C4<>;
L_0x55ed040ea470 .concat [ 6 26 0 0], L_0x55ed040eaf10, L_0x7fdf53df0e70;
L_0x55ed040ea560 .cmp/eq 32, L_0x55ed040ea470, L_0x7fdf53df0eb8;
L_0x55ed040ea6a0 .cmp/eq 6, L_0x55ed040eb0f0, L_0x7fdf53df0f00;
L_0x55ed040ea820 .cmp/eq 6, L_0x55ed040eb0f0, L_0x7fdf53df0f90;
L_0x55ed040ea910 .functor MUXZ 3, L_0x7fdf53df1020, L_0x7fdf53df0fd8, L_0x55ed040ea820, C4<>;
L_0x55ed040eaaf0 .functor MUXZ 3, L_0x55ed040ea910, L_0x7fdf53df0f48, L_0x55ed040ea6a0, C4<>;
L_0x55ed040eac80 .functor MUXZ 3, L_0x7fdf53df1068, L_0x55ed040eaaf0, L_0x55ed040ea560, C4<>;
L_0x55ed040eae20 .part L_0x55ed040eac80, 0, 2;
S_0x55ed040be490 .scope module, "IR" "instruction_reg" 4 126, 8 1 0, S_0x55ed0409ef90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "IRWrite";
    .port_info 3 /INPUT 32 "memdata";
    .port_info 4 /OUTPUT 6 "instr31_26";
    .port_info 5 /OUTPUT 5 "instr25_21";
    .port_info 6 /OUTPUT 5 "instr20_16";
    .port_info 7 /OUTPUT 16 "instr15_0";
v0x55ed040be6f0_0 .net "IRWrite", 0 0, v0x55ed040c2160_0;  alias, 1 drivers
v0x55ed040be7d0_0 .net "clk", 0 0, v0x55ed040d2320_0;  alias, 1 drivers
v0x55ed040be890_0 .var "instr15_0", 15 0;
v0x55ed040be990_0 .var "instr20_16", 4 0;
v0x55ed040bea30_0 .var "instr25_21", 4 0;
v0x55ed040beaf0_0 .var "instr31_26", 5 0;
v0x55ed040bebd0_0 .net "memdata", 31 0, L_0x55ed040ec5f0;  alias, 1 drivers
v0x55ed040becb0_0 .net "reset", 0 0, v0x55ed040d2830_0;  alias, 1 drivers
S_0x55ed040bee80 .scope module, "MEMmux" "MEMmux" 4 110, 9 1 0, S_0x55ed0409ef90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 1 "IorD";
    .port_info 2 /INPUT 32 "ALUOut";
    .port_info 3 /INPUT 6 "opcode";
    .port_info 4 /OUTPUT 4 "byteenable";
    .port_info 5 /OUTPUT 32 "address";
enum0x55ed04012480 .enum4 (6)
   "LB" 6'b100000,
   "LH" 6'b100001,
   "LWL" 6'b100010,
   "LW" 6'b100011,
   "LBU" 6'b100100,
   "LHU" 6'b100101,
   "LWR" 6'b100110,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SW" 6'b101011
 ;
L_0x55ed03fec0a0 .functor OR 1, L_0x55ed040e4990, L_0x55ed040e4ad0, C4<0>, C4<0>;
v0x55ed040bf120_0 .net "ALUOut", 31 0, v0x55ed040c84d0_0;  1 drivers
v0x55ed040bf220_0 .net "IorD", 0 0, v0x55ed040c2230_0;  alias, 1 drivers
v0x55ed040bf2e0_0 .net "PC", 31 0, v0x55ed040c3b10_0;  alias, 1 drivers
v0x55ed040bf3a0_0 .net *"_ivl_0", 31 0, L_0x55ed040e4120;  1 drivers
L_0x7fdf53df0258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ed040bf480_0 .net/2u *"_ivl_10", 1 0, L_0x7fdf53df0258;  1 drivers
v0x55ed040bf5b0_0 .net *"_ivl_12", 31 0, L_0x55ed040e4430;  1 drivers
v0x55ed040bf690_0 .net *"_ivl_16", 31 0, L_0x55ed040e4730;  1 drivers
L_0x7fdf53df02a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040bf770_0 .net *"_ivl_19", 30 0, L_0x7fdf53df02a0;  1 drivers
L_0x7fdf53df02e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040bf850_0 .net/2u *"_ivl_20", 31 0, L_0x7fdf53df02e8;  1 drivers
v0x55ed040bf930_0 .net *"_ivl_22", 0 0, L_0x55ed040e48a0;  1 drivers
L_0x7fdf53df0330 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55ed040bf9f0_0 .net/2u *"_ivl_24", 3 0, L_0x7fdf53df0330;  1 drivers
L_0x7fdf53df0378 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55ed040bfad0_0 .net/2u *"_ivl_26", 5 0, L_0x7fdf53df0378;  1 drivers
v0x55ed040bfbb0_0 .net *"_ivl_28", 0 0, L_0x55ed040e4990;  1 drivers
L_0x7fdf53df01c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040bfc70_0 .net *"_ivl_3", 30 0, L_0x7fdf53df01c8;  1 drivers
L_0x7fdf53df03c0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55ed040bfd50_0 .net/2u *"_ivl_30", 5 0, L_0x7fdf53df03c0;  1 drivers
v0x55ed040bfe30_0 .net *"_ivl_32", 0 0, L_0x55ed040e4ad0;  1 drivers
v0x55ed040bfef0_0 .net *"_ivl_35", 0 0, L_0x55ed03fec0a0;  1 drivers
L_0x7fdf53df0408 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55ed040c00c0_0 .net/2u *"_ivl_36", 3 0, L_0x7fdf53df0408;  1 drivers
v0x55ed040c01a0_0 .net *"_ivl_39", 1 0, L_0x55ed040e4cb0;  1 drivers
L_0x7fdf53df0210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040c0280_0 .net/2u *"_ivl_4", 31 0, L_0x7fdf53df0210;  1 drivers
L_0x7fdf53df0450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ed040c0360_0 .net/2u *"_ivl_40", 1 0, L_0x7fdf53df0450;  1 drivers
v0x55ed040c0440_0 .net *"_ivl_42", 0 0, L_0x55ed040e4e40;  1 drivers
L_0x7fdf53df0498 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55ed040c0500_0 .net/2u *"_ivl_44", 3 0, L_0x7fdf53df0498;  1 drivers
v0x55ed040c05e0_0 .net *"_ivl_47", 1 0, L_0x55ed040e4ff0;  1 drivers
L_0x7fdf53df04e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55ed040c06c0_0 .net/2u *"_ivl_48", 1 0, L_0x7fdf53df04e0;  1 drivers
v0x55ed040c07a0_0 .net *"_ivl_50", 0 0, L_0x55ed040e5100;  1 drivers
L_0x7fdf53df0528 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55ed040c0860_0 .net/2u *"_ivl_52", 3 0, L_0x7fdf53df0528;  1 drivers
v0x55ed040c0940_0 .net *"_ivl_55", 1 0, L_0x55ed040e5270;  1 drivers
L_0x7fdf53df0570 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55ed040c0a20_0 .net/2u *"_ivl_56", 1 0, L_0x7fdf53df0570;  1 drivers
v0x55ed040c0b00_0 .net *"_ivl_58", 0 0, L_0x55ed040e53c0;  1 drivers
v0x55ed040c0bc0_0 .net *"_ivl_6", 0 0, L_0x55ed040e41c0;  1 drivers
L_0x7fdf53df05b8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x55ed040c0c80_0 .net/2u *"_ivl_60", 3 0, L_0x7fdf53df05b8;  1 drivers
v0x55ed040c0d60_0 .net *"_ivl_63", 1 0, L_0x55ed040e5530;  1 drivers
L_0x7fdf53df0600 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55ed040c1050_0 .net/2u *"_ivl_64", 1 0, L_0x7fdf53df0600;  1 drivers
v0x55ed040c1130_0 .net *"_ivl_66", 0 0, L_0x55ed040e5690;  1 drivers
L_0x7fdf53df0648 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x55ed040c11f0_0 .net/2u *"_ivl_68", 3 0, L_0x7fdf53df0648;  1 drivers
L_0x7fdf53df0690 .functor BUFT 1, C4<xxxx>, C4<0>, C4<0>, C4<0>;
v0x55ed040c12d0_0 .net *"_ivl_70", 3 0, L_0x7fdf53df0690;  1 drivers
v0x55ed040c13b0_0 .net *"_ivl_72", 3 0, L_0x55ed040e5800;  1 drivers
v0x55ed040c1490_0 .net *"_ivl_74", 3 0, L_0x55ed040e5a60;  1 drivers
v0x55ed040c1570_0 .net *"_ivl_76", 3 0, L_0x55ed040e5bf0;  1 drivers
v0x55ed040c1650_0 .net *"_ivl_78", 3 0, L_0x55ed040e58a0;  1 drivers
v0x55ed040c1730_0 .net *"_ivl_80", 3 0, L_0x55ed040e5f20;  1 drivers
v0x55ed040c1810_0 .net *"_ivl_9", 29 0, L_0x55ed040e4300;  1 drivers
v0x55ed040c18f0_0 .net "address", 31 0, L_0x55ed040e4520;  alias, 1 drivers
v0x55ed040c19d0_0 .net "byteenable", 3 0, L_0x55ed040e6170;  alias, 1 drivers
v0x55ed040c1ab0_0 .net "opcode", 5 0, L_0x55ed040e6300;  1 drivers
L_0x55ed040e4120 .concat [ 1 31 0 0], v0x55ed040c2230_0, L_0x7fdf53df01c8;
L_0x55ed040e41c0 .cmp/eq 32, L_0x55ed040e4120, L_0x7fdf53df0210;
L_0x55ed040e4300 .part v0x55ed040c84d0_0, 2, 30;
L_0x55ed040e4430 .concat [ 2 30 0 0], L_0x7fdf53df0258, L_0x55ed040e4300;
L_0x55ed040e4520 .functor MUXZ 32, L_0x55ed040e4430, v0x55ed040c3b10_0, L_0x55ed040e41c0, C4<>;
L_0x55ed040e4730 .concat [ 1 31 0 0], v0x55ed040c2230_0, L_0x7fdf53df02a0;
L_0x55ed040e48a0 .cmp/eq 32, L_0x55ed040e4730, L_0x7fdf53df02e8;
L_0x55ed040e4990 .cmp/eq 6, L_0x55ed040e6300, L_0x7fdf53df0378;
L_0x55ed040e4ad0 .cmp/eq 6, L_0x55ed040e6300, L_0x7fdf53df03c0;
L_0x55ed040e4cb0 .part v0x55ed040c84d0_0, 0, 2;
L_0x55ed040e4e40 .cmp/eq 2, L_0x55ed040e4cb0, L_0x7fdf53df0450;
L_0x55ed040e4ff0 .part v0x55ed040c84d0_0, 0, 2;
L_0x55ed040e5100 .cmp/eq 2, L_0x55ed040e4ff0, L_0x7fdf53df04e0;
L_0x55ed040e5270 .part v0x55ed040c84d0_0, 0, 2;
L_0x55ed040e53c0 .cmp/eq 2, L_0x55ed040e5270, L_0x7fdf53df0570;
L_0x55ed040e5530 .part v0x55ed040c84d0_0, 0, 2;
L_0x55ed040e5690 .cmp/eq 2, L_0x55ed040e5530, L_0x7fdf53df0600;
L_0x55ed040e5800 .functor MUXZ 4, L_0x7fdf53df0690, L_0x7fdf53df0648, L_0x55ed040e5690, C4<>;
L_0x55ed040e5a60 .functor MUXZ 4, L_0x55ed040e5800, L_0x7fdf53df05b8, L_0x55ed040e53c0, C4<>;
L_0x55ed040e5bf0 .functor MUXZ 4, L_0x55ed040e5a60, L_0x7fdf53df0528, L_0x55ed040e5100, C4<>;
L_0x55ed040e58a0 .functor MUXZ 4, L_0x55ed040e5bf0, L_0x7fdf53df0498, L_0x55ed040e4e40, C4<>;
L_0x55ed040e5f20 .functor MUXZ 4, L_0x55ed040e58a0, L_0x7fdf53df0408, L_0x55ed03fec0a0, C4<>;
L_0x55ed040e6170 .functor MUXZ 4, L_0x55ed040e5f20, L_0x7fdf53df0330, L_0x55ed040e48a0, C4<>;
S_0x55ed040c1c90 .scope module, "control" "control_signal_simplified" 4 99, 10 2 0, S_0x55ed0409ef90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func_code";
    .port_info 2 /INPUT 5 "rt_code";
    .port_info 3 /INPUT 3 "state";
    .port_info 4 /OUTPUT 1 "JUMP";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "ALUSrcA";
    .port_info 8 /OUTPUT 2 "ALUSrcB";
    .port_info 9 /OUTPUT 4 "ALUctl";
    .port_info 10 /OUTPUT 2 "PCSource";
    .port_info 11 /OUTPUT 1 "PCWrite";
    .port_info 12 /OUTPUT 1 "PCWriteCond";
    .port_info 13 /OUTPUT 1 "IorD";
    .port_info 14 /OUTPUT 1 "MemRead";
    .port_info 15 /OUTPUT 1 "MemWrite";
    .port_info 16 /OUTPUT 1 "MemtoReg";
    .port_info 17 /OUTPUT 1 "IRWrite";
    .port_info 18 /OUTPUT 1 "unsign";
    .port_info 19 /OUTPUT 1 "fixed_shift";
    .port_info 20 /OUTPUT 1 "branch_equal";
    .port_info 21 /OUTPUT 4 "byteenable";
    .port_info 22 /OUTPUT 1 "PC_RETURN_ADDR";
enum0x55ed03f5c700 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL_ZERO" 4'b0011,
   "SET_ON_GREATER_THAN_ZERO" 4'b0100,
   "SET_LESS_OR_EQUAL_ZERO" 4'b0101,
   "SET_ON_LESS_THAN_ZERO" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101,
   "SET_ON_LESS_THAN" 4'b1110
 ;
enum0x55ed0400bef0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x55ed0400c960 .enum4 (6)
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "OR" 6'b100101,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "JR" 6'b001000,
   "JALR" 6'b001001
 ;
enum0x55ed0400f030 .enum4 (6)
   "ADDIU" 6'b001001,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110,
   "LUI" 6'b001111,
   "LB" 6'b100000,
   "LH" 6'b100001,
   "LWL" 6'b100010,
   "LW" 6'b100011,
   "LBU" 6'b100100,
   "LHU" 6'b100101,
   "LWR" 6'b100110,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SW" 6'b101011,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "BEQ" 6'b000100,
   "BNE" 6'b000101,
   "BLEZ" 6'b000110,
   "BGTZ" 6'b000111
 ;
enum0x55ed040116c0 .enum4 (5)
   "BLTZ" 5'b00000,
   "BGEZ" 5'b00001,
   "BLTZAL" 5'b10000,
   "BGEZAL" 5'b10001
 ;
v0x55ed040c1f00_0 .var "ALUSrcA", 0 0;
v0x55ed040c1fa0_0 .var "ALUSrcB", 1 0;
v0x55ed040c2060_0 .var "ALUctl", 3 0;
v0x55ed040c2160_0 .var "IRWrite", 0 0;
v0x55ed040c2230_0 .var "IorD", 0 0;
v0x55ed040c2320_0 .var "JUMP", 0 0;
v0x55ed040c23c0_0 .var "MemRead", 0 0;
v0x55ed040c2460_0 .var "MemWrite", 0 0;
v0x55ed040c2500_0 .var "MemtoReg", 0 0;
v0x55ed040c25a0_0 .var "PCSource", 1 0;
v0x55ed040c2680_0 .var "PCWrite", 0 0;
v0x55ed040c2740_0 .var "PCWriteCond", 0 0;
v0x55ed040c2800_0 .var "PC_RETURN_ADDR", 0 0;
v0x55ed040c28c0_0 .var "RegDst", 0 0;
v0x55ed040c2980_0 .var "RegWrite", 0 0;
v0x55ed040c2a40_0 .var "branch_equal", 0 0;
v0x55ed040c2b10_0 .var "byteenable", 3 0;
v0x55ed040c2bd0_0 .var "fixed_shift", 0 0;
v0x55ed040c2ca0_0 .net "func_code", 5 0, L_0x55ed040e3ee0;  1 drivers
v0x55ed040c2d60_0 .net "opcode", 5 0, L_0x55ed040e3e40;  1 drivers
v0x55ed040c2e40_0 .net "rt_code", 4 0, L_0x55ed040e4080;  1 drivers
v0x55ed040c2f20_0 .net "state", 2 0, v0x55ed040c72f0_0;  alias, 1 drivers
v0x55ed040c3010_0 .var "unsign", 0 0;
E_0x55ed040af730 .event anyedge, v0x55ed040be210_0, v0x55ed040c2d60_0, v0x55ed040c2ca0_0, v0x55ed040c2e40_0;
S_0x55ed040c3380 .scope module, "pc1" "pc" 4 89, 11 1 0, S_0x55ed0409ef90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pcctl";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 32 "pc_prev";
    .port_info 5 /INPUT 1 "PCWriteCond";
    .port_info 6 /INPUT 3 "state";
    .port_info 7 /OUTPUT 32 "pc_new";
    .port_info 8 /OUTPUT 1 "active";
enum0x55ed03f5b710 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x55ed040c3660_0 .net "PCWriteCond", 0 0, L_0x55ed04070980;  1 drivers
v0x55ed040c3740_0 .var "active", 0 0;
v0x55ed040c3800_0 .var "branch_reg", 31 0;
v0x55ed040c38f0_0 .net "clk", 0 0, v0x55ed040d2320_0;  alias, 1 drivers
v0x55ed040c39e0_0 .var "pc_branch_address_reg", 31 0;
v0x55ed040c3b10_0 .var "pc_new", 31 0;
v0x55ed040c3bd0_0 .net "pc_prev", 31 0, v0x55ed040c48d0_0;  alias, 1 drivers
v0x55ed040c3c90_0 .net "pcctl", 0 0, v0x55ed040c2680_0;  alias, 1 drivers
v0x55ed040c3d30_0 .net "reset", 0 0, v0x55ed040d2830_0;  alias, 1 drivers
v0x55ed040c3dd0_0 .net "stall", 0 0, L_0x55ed040e3540;  alias, 1 drivers
v0x55ed040c3e70_0 .net "state", 2 0, v0x55ed040c72f0_0;  alias, 1 drivers
S_0x55ed040c40f0 .scope module, "pcmux" "PCmux3to1" 4 192, 12 1 0, S_0x55ed0409ef90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /INPUT 32 "ALUOut";
    .port_info 2 /INPUT 2 "PCSource";
    .port_info 3 /INPUT 32 "PC_in";
    .port_info 4 /INPUT 5 "instr25_21";
    .port_info 5 /INPUT 5 "instr20_16";
    .port_info 6 /INPUT 16 "instr15_0";
    .port_info 7 /OUTPUT 32 "PC_out";
v0x55ed040c4450_0 .net "ALUOut", 31 0, v0x55ed040c84d0_0;  alias, 1 drivers
v0x55ed040c4530_0 .net "ALU_result", 31 0, v0x55ed0408d320_0;  alias, 1 drivers
v0x55ed040c45d0_0 .var "Jump_address", 31 0;
v0x55ed040c46a0_0 .net "PCSource", 1 0, v0x55ed040c25a0_0;  alias, 1 drivers
v0x55ed040c4790_0 .net "PC_in", 31 0, v0x55ed040c3b10_0;  alias, 1 drivers
v0x55ed040c48d0_0 .var "PC_out", 31 0;
v0x55ed040c4990_0 .net "instr15_0", 15 0, L_0x55ed040ebcc0;  1 drivers
v0x55ed040c4a50_0 .net "instr20_16", 4 0, L_0x55ed040ebc20;  1 drivers
v0x55ed040c4b30_0 .net "instr25_21", 4 0, L_0x55ed040eb800;  1 drivers
E_0x55ed040c43a0/0 .event anyedge, v0x55ed040bf2e0_0, v0x55ed040c4b30_0, v0x55ed040c4a50_0, v0x55ed040c4990_0;
E_0x55ed040c43a0/1 .event anyedge, v0x55ed040c25a0_0, v0x55ed0408d320_0, v0x55ed040bf120_0, v0x55ed040c45d0_0;
E_0x55ed040c43a0 .event/or E_0x55ed040c43a0/0, E_0x55ed040c43a0/1;
S_0x55ed040c4d10 .scope module, "regfile" "registers" 4 135, 13 1 0, S_0x55ed0409ef90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "readR1";
    .port_info 4 /INPUT 5 "readR2";
    .port_info 5 /INPUT 5 "writeR";
    .port_info 6 /INPUT 32 "writedata";
    .port_info 7 /OUTPUT 32 "readdata1";
    .port_info 8 /OUTPUT 32 "readdata2";
    .port_info 9 /INPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "instr";
    .port_info 11 /INPUT 3 "state";
    .port_info 12 /OUTPUT 32 "register_v0";
enum0x55ed04014bd0 .enum4 (6)
   "JAL" 6'b000011
 ;
enum0x55ed040151c0 .enum4 (5)
   "BGEZAL" 5'b10001,
   "BLTZAL" 5'b10000
 ;
enum0x55ed04015730 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
L_0x55ed040e4010 .functor BUFZ 32, L_0x55ed040e8d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ed040e5090 .functor BUFZ 32, L_0x55ed040e8fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55ed040c6320_2 .array/port v0x55ed040c6320, 2;
L_0x55ed040ade30 .functor BUFZ 32, v0x55ed040c6320_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55ed040c5290_0 .net "RegWrite", 0 0, v0x55ed040c2980_0;  alias, 1 drivers
v0x55ed040c5380_0 .net *"_ivl_10", 6 0, L_0x55ed040e8dc0;  1 drivers
L_0x7fdf53df0a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ed040c5440_0 .net *"_ivl_13", 1 0, L_0x7fdf53df0a80;  1 drivers
v0x55ed040c5530_0 .net *"_ivl_16", 31 0, L_0x55ed040e8fa0;  1 drivers
v0x55ed040c5610_0 .net *"_ivl_18", 6 0, L_0x55ed040e9080;  1 drivers
L_0x7fdf53df0ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ed040c5740_0 .net *"_ivl_21", 1 0, L_0x7fdf53df0ac8;  1 drivers
v0x55ed040c5820_0 .net *"_ivl_3", 4 0, L_0x55ed040e8b40;  1 drivers
L_0x7fdf53df0a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ed040c5900_0 .net *"_ivl_7", 0 0, L_0x7fdf53df0a38;  1 drivers
v0x55ed040c59e0_0 .net *"_ivl_8", 31 0, L_0x55ed040e8d20;  1 drivers
v0x55ed040c5ac0_0 .net "byteenable", 3 0, L_0x55ed040e6170;  alias, 1 drivers
v0x55ed040c5b80_0 .net "clk", 0 0, v0x55ed040d2320_0;  alias, 1 drivers
v0x55ed040c5c20_0 .net "instr", 31 0, L_0x55ed040e3ca0;  alias, 1 drivers
v0x55ed040c5ce0_0 .net "opcode", 5 0, L_0x55ed040e8aa0;  1 drivers
v0x55ed040c5dc0_0 .net "readR1", 4 0, L_0x55ed040e8880;  alias, 1 drivers
v0x55ed040c5ea0_0 .net "readR2", 4 0, L_0x55ed040e85d0;  alias, 1 drivers
v0x55ed040c5f80_0 .net "readdata1", 31 0, L_0x55ed040e4010;  alias, 1 drivers
v0x55ed040c6060_0 .net "readdata2", 31 0, L_0x55ed040e5090;  alias, 1 drivers
v0x55ed040c6260_0 .net "regimm_rt", 5 0, L_0x55ed040e8be0;  1 drivers
v0x55ed040c6320 .array "register", 0 31, 31 0;
v0x55ed040c68f0_0 .net "register_v0", 31 0, L_0x55ed040ade30;  alias, 1 drivers
v0x55ed040c69d0_0 .net "reset", 0 0, v0x55ed040d2830_0;  alias, 1 drivers
v0x55ed040c6a70_0 .net "state", 2 0, v0x55ed040c72f0_0;  alias, 1 drivers
v0x55ed040c6b30_0 .net "writeR", 4 0, L_0x55ed040e6a20;  alias, 1 drivers
v0x55ed040c6c10_0 .net "writedata", 31 0, L_0x55ed040e80b0;  alias, 1 drivers
L_0x55ed040e8aa0 .part L_0x55ed040e3ca0, 26, 6;
L_0x55ed040e8b40 .part L_0x55ed040e3ca0, 16, 5;
L_0x55ed040e8be0 .concat [ 5 1 0 0], L_0x55ed040e8b40, L_0x7fdf53df0a38;
L_0x55ed040e8d20 .array/port v0x55ed040c6320, L_0x55ed040e8dc0;
L_0x55ed040e8dc0 .concat [ 5 2 0 0], L_0x55ed040e8880, L_0x7fdf53df0a80;
L_0x55ed040e8fa0 .array/port v0x55ed040c6320, L_0x55ed040e9080;
L_0x55ed040e9080 .concat [ 5 2 0 0], L_0x55ed040e85d0, L_0x7fdf53df0ac8;
S_0x55ed040c5020 .scope begin, "$unm_blk_114" "$unm_blk_114" 13 44, 13 44 0, S_0x55ed040c4d10;
 .timescale 0 0;
v0x55ed040c51b0_0 .var/i "i", 31 0;
S_0x55ed040c6e90 .scope module, "stm" "CPU_statemachine" 4 84, 14 1 0, S_0x55ed0409ef90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 3 "state";
enum0x55ed03f4ab70 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x55ed040c7070_0 .net "clk", 0 0, v0x55ed040d2320_0;  alias, 1 drivers
v0x55ed040c7130_0 .net "reset", 0 0, v0x55ed040d2830_0;  alias, 1 drivers
v0x55ed040c71f0_0 .net "stall", 0 0, L_0x55ed040e3540;  alias, 1 drivers
v0x55ed040c72f0_0 .var "state", 2 0;
S_0x55ed040c7400 .scope module, "swap" "endian_swap" 4 198, 15 11 0, S_0x55ed0409ef90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "writedata_from_CPU";
    .port_info 1 /INPUT 32 "readdata_from_RAM";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 4 "byteenable_from_CPU";
    .port_info 4 /OUTPUT 32 "writedata_to_RAM";
    .port_info 5 /OUTPUT 32 "readdata_to_CPU";
v0x55ed040c7670_0 .net *"_ivl_11", 7 0, L_0x55ed040ec070;  1 drivers
v0x55ed040c7770_0 .net *"_ivl_16", 7 0, L_0x55ed040ec290;  1 drivers
v0x55ed040c7850_0 .net *"_ivl_20", 7 0, L_0x55ed040ec380;  1 drivers
v0x55ed040c7910_0 .net *"_ivl_24", 7 0, L_0x55ed040ec460;  1 drivers
v0x55ed040c79f0_0 .net *"_ivl_28", 7 0, L_0x55ed040ec500;  1 drivers
v0x55ed040c7ad0_0 .net *"_ivl_3", 7 0, L_0x55ed040ebee0;  1 drivers
v0x55ed040c7bb0_0 .net *"_ivl_33", 7 0, L_0x55ed040ec780;  1 drivers
v0x55ed040c7c90_0 .net *"_ivl_7", 7 0, L_0x55ed040ebfd0;  1 drivers
v0x55ed040c7d70_0 .net "byteenable_from_CPU", 3 0, L_0x55ed040e6170;  alias, 1 drivers
v0x55ed040c7e30_0 .net "opcode", 5 0, L_0x55ed040ec8d0;  1 drivers
v0x55ed040c7f10_0 .net "readdata_from_RAM", 31 0, v0x55ed040d0f90_0;  alias, 1 drivers
v0x55ed040c7ff0_0 .net "readdata_to_CPU", 31 0, L_0x55ed040ec5f0;  alias, 1 drivers
v0x55ed040c80b0_0 .net "writedata_from_CPU", 31 0, v0x55ed040cd5a0_0;  1 drivers
v0x55ed040c8170_0 .net "writedata_to_RAM", 31 0, L_0x55ed040ec110;  alias, 1 drivers
L_0x55ed040ebee0 .part v0x55ed040cd5a0_0, 24, 8;
L_0x55ed040ebfd0 .part v0x55ed040cd5a0_0, 16, 8;
L_0x55ed040ec070 .part v0x55ed040cd5a0_0, 8, 8;
L_0x55ed040ec110 .concat8 [ 8 8 8 8], L_0x55ed040ebee0, L_0x55ed040ebfd0, L_0x55ed040ec070, L_0x55ed040ec290;
L_0x55ed040ec290 .part v0x55ed040cd5a0_0, 0, 8;
L_0x55ed040ec380 .part v0x55ed040d0f90_0, 24, 8;
L_0x55ed040ec460 .part v0x55ed040d0f90_0, 16, 8;
L_0x55ed040ec500 .part v0x55ed040d0f90_0, 8, 8;
L_0x55ed040ec5f0 .concat8 [ 8 8 8 8], L_0x55ed040ec380, L_0x55ed040ec460, L_0x55ed040ec500, L_0x55ed040ec780;
L_0x55ed040ec780 .part v0x55ed040d0f90_0, 0, 8;
S_0x55ed040cde20 .scope module, "ram" "ram_tiny_CPU" 3 128, 16 1 0, S_0x55ed0403aa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 4 "byteenable";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 1 "waitrequest";
    .port_info 7 /OUTPUT 32 "readdata";
P_0x55ed040ce020 .param/str "RAM_INIT_FILE" 0 16 13, "./INITIALISED_FILE.txt";
L_0x55ed040e92b0 .functor BUFZ 32, L_0x55ed040ecb50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdf53df1188 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040ce5c0_0 .net/2u *"_ivl_0", 31 0, L_0x7fdf53df1188;  1 drivers
v0x55ed040ce6c0_0 .net *"_ivl_101", 0 0, L_0x55ed040ef990;  1 drivers
v0x55ed040ce7a0_0 .net *"_ivl_103", 7 0, L_0x55ed040ef6e0;  1 drivers
v0x55ed040ce860_0 .net *"_ivl_105", 7 0, L_0x55ed040efb60;  1 drivers
v0x55ed040ce940_0 .net *"_ivl_13", 0 0, L_0x55ed040ecc90;  1 drivers
v0x55ed040cea70_0 .net *"_ivl_14", 31 0, L_0x55ed040ecd30;  1 drivers
L_0x7fdf53df1218 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040ceb50_0 .net *"_ivl_17", 30 0, L_0x7fdf53df1218;  1 drivers
L_0x7fdf53df1260 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ed040cec30_0 .net/2u *"_ivl_18", 31 0, L_0x7fdf53df1260;  1 drivers
v0x55ed040ced10_0 .net *"_ivl_2", 31 0, L_0x55ed040ec970;  1 drivers
v0x55ed040cedf0_0 .net *"_ivl_20", 0 0, L_0x55ed040ed280;  1 drivers
v0x55ed040ceeb0_0 .net *"_ivl_23", 7 0, L_0x55ed040ed400;  1 drivers
L_0x7fdf53df12a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040cef90_0 .net/2u *"_ivl_24", 7 0, L_0x7fdf53df12a8;  1 drivers
v0x55ed040cf070_0 .net *"_ivl_29", 0 0, L_0x55ed040ed6d0;  1 drivers
v0x55ed040cf150_0 .net *"_ivl_30", 31 0, L_0x55ed040ed770;  1 drivers
L_0x7fdf53df12f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040cf230_0 .net *"_ivl_33", 30 0, L_0x7fdf53df12f0;  1 drivers
L_0x7fdf53df1338 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ed040cf310_0 .net/2u *"_ivl_34", 31 0, L_0x7fdf53df1338;  1 drivers
v0x55ed040cf3f0_0 .net *"_ivl_36", 0 0, L_0x55ed040ed8c0;  1 drivers
v0x55ed040cf4b0_0 .net *"_ivl_39", 7 0, L_0x55ed040eda00;  1 drivers
L_0x7fdf53df11d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55ed040cf590_0 .net/2u *"_ivl_4", 31 0, L_0x7fdf53df11d0;  1 drivers
L_0x7fdf53df1380 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040cf670_0 .net/2u *"_ivl_40", 7 0, L_0x7fdf53df1380;  1 drivers
v0x55ed040cf750_0 .net *"_ivl_45", 0 0, L_0x55ed040edca0;  1 drivers
v0x55ed040cf830_0 .net *"_ivl_46", 31 0, L_0x55ed040eddc0;  1 drivers
L_0x7fdf53df13c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040cf910_0 .net *"_ivl_49", 30 0, L_0x7fdf53df13c8;  1 drivers
L_0x7fdf53df1410 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ed040cf9f0_0 .net/2u *"_ivl_50", 31 0, L_0x7fdf53df1410;  1 drivers
v0x55ed040cfad0_0 .net *"_ivl_52", 0 0, L_0x55ed040edf00;  1 drivers
v0x55ed040cfb90_0 .net *"_ivl_55", 7 0, L_0x55ed040ee0d0;  1 drivers
L_0x7fdf53df1458 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040cfc70_0 .net/2u *"_ivl_56", 7 0, L_0x7fdf53df1458;  1 drivers
v0x55ed040cfd50_0 .net *"_ivl_61", 0 0, L_0x55ed040ee350;  1 drivers
v0x55ed040cfe30_0 .net *"_ivl_62", 31 0, L_0x55ed040ee3f0;  1 drivers
L_0x7fdf53df14a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040cff10_0 .net *"_ivl_65", 30 0, L_0x7fdf53df14a0;  1 drivers
L_0x7fdf53df14e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ed040cfff0_0 .net/2u *"_ivl_66", 31 0, L_0x7fdf53df14e8;  1 drivers
v0x55ed040d00d0_0 .net *"_ivl_68", 0 0, L_0x55ed040ee210;  1 drivers
v0x55ed040d0190_0 .net *"_ivl_71", 7 0, L_0x55ed040ee680;  1 drivers
L_0x7fdf53df1530 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55ed040d0270_0 .net/2u *"_ivl_72", 7 0, L_0x7fdf53df1530;  1 drivers
v0x55ed040d0350_0 .net *"_ivl_77", 0 0, L_0x55ed040ee970;  1 drivers
v0x55ed040d0430_0 .net *"_ivl_79", 7 0, L_0x55ed040eeae0;  1 drivers
v0x55ed040d0510_0 .net *"_ivl_8", 31 0, L_0x55ed040ecb50;  1 drivers
v0x55ed040d05f0_0 .net *"_ivl_81", 7 0, L_0x55ed040eeb80;  1 drivers
v0x55ed040d06d0_0 .net *"_ivl_85", 0 0, L_0x55ed040eee90;  1 drivers
v0x55ed040d07b0_0 .net *"_ivl_87", 7 0, L_0x55ed040ef020;  1 drivers
v0x55ed040d0890_0 .net *"_ivl_89", 7 0, L_0x55ed040ef0c0;  1 drivers
v0x55ed040d0970_0 .net *"_ivl_93", 0 0, L_0x55ed040ef3f0;  1 drivers
v0x55ed040d0a50_0 .net *"_ivl_95", 7 0, L_0x55ed040ef5a0;  1 drivers
v0x55ed040d0b30_0 .net *"_ivl_97", 7 0, L_0x55ed040ef640;  1 drivers
v0x55ed040d0c10_0 .net "address", 31 0, L_0x55ed040e4520;  alias, 1 drivers
v0x55ed040d0cd0_0 .net "byteenable", 3 0, L_0x55ed040e6170;  alias, 1 drivers
v0x55ed040d0d90_0 .net "clk", 0 0, v0x55ed040d2320_0;  alias, 1 drivers
v0x55ed040d0e30 .array "memory", 0 65535, 31 0;
v0x55ed040d0ef0_0 .net "read", 0 0, v0x55ed040c23c0_0;  alias, 1 drivers
v0x55ed040d0f90_0 .var "readdata", 31 0;
v0x55ed040d10a0_0 .net "readdata_0", 7 0, L_0x55ed040ee7e0;  1 drivers
v0x55ed040d1180_0 .net "readdata_1", 7 0, L_0x55ed040ee170;  1 drivers
v0x55ed040d1260_0 .net "readdata_2", 7 0, L_0x55ed040edb10;  1 drivers
v0x55ed040d1340_0 .net "readdata_3", 7 0, L_0x55ed040ed4f0;  1 drivers
v0x55ed040d1420_0 .net "readdata_temp", 31 0, L_0x55ed040e92b0;  1 drivers
v0x55ed040d1500_0 .var "waitrequest", 0 0;
v0x55ed040d15a0_0 .net "word_address", 31 0, L_0x55ed040eca10;  1 drivers
v0x55ed040d1660_0 .net "write", 0 0, v0x55ed040c2460_0;  alias, 1 drivers
v0x55ed040d1750_0 .net "writedata", 31 0, L_0x55ed040ec110;  alias, 1 drivers
v0x55ed040d1860_0 .net "writedata_0", 7 0, L_0x55ed040efd40;  1 drivers
v0x55ed040d1940_0 .net "writedata_1", 7 0, L_0x55ed040ef800;  1 drivers
v0x55ed040d1a20_0 .net "writedata_2", 7 0, L_0x55ed040ef260;  1 drivers
v0x55ed040d1b00_0 .net "writedata_3", 7 0, L_0x55ed040eed00;  1 drivers
E_0x55ed040ce120 .event anyedge, v0x55ed040c23c0_0, v0x55ed040d15a0_0, v0x55ed040c7f10_0;
L_0x55ed040ec970 .arith/sub 32, L_0x55ed040e4520, L_0x7fdf53df1188;
L_0x55ed040eca10 .arith/div 32, L_0x55ed040ec970, L_0x7fdf53df11d0;
L_0x55ed040ecb50 .array/port v0x55ed040d0e30, L_0x55ed040eca10;
L_0x55ed040ecc90 .part L_0x55ed040e6170, 3, 1;
L_0x55ed040ecd30 .concat [ 1 31 0 0], L_0x55ed040ecc90, L_0x7fdf53df1218;
L_0x55ed040ed280 .cmp/eq 32, L_0x55ed040ecd30, L_0x7fdf53df1260;
L_0x55ed040ed400 .part L_0x55ed040e92b0, 0, 8;
L_0x55ed040ed4f0 .functor MUXZ 8, L_0x7fdf53df12a8, L_0x55ed040ed400, L_0x55ed040ed280, C4<>;
L_0x55ed040ed6d0 .part L_0x55ed040e6170, 2, 1;
L_0x55ed040ed770 .concat [ 1 31 0 0], L_0x55ed040ed6d0, L_0x7fdf53df12f0;
L_0x55ed040ed8c0 .cmp/eq 32, L_0x55ed040ed770, L_0x7fdf53df1338;
L_0x55ed040eda00 .part L_0x55ed040e92b0, 8, 8;
L_0x55ed040edb10 .functor MUXZ 8, L_0x7fdf53df1380, L_0x55ed040eda00, L_0x55ed040ed8c0, C4<>;
L_0x55ed040edca0 .part L_0x55ed040e6170, 1, 1;
L_0x55ed040eddc0 .concat [ 1 31 0 0], L_0x55ed040edca0, L_0x7fdf53df13c8;
L_0x55ed040edf00 .cmp/eq 32, L_0x55ed040eddc0, L_0x7fdf53df1410;
L_0x55ed040ee0d0 .part L_0x55ed040e92b0, 16, 8;
L_0x55ed040ee170 .functor MUXZ 8, L_0x7fdf53df1458, L_0x55ed040ee0d0, L_0x55ed040edf00, C4<>;
L_0x55ed040ee350 .part L_0x55ed040e6170, 0, 1;
L_0x55ed040ee3f0 .concat [ 1 31 0 0], L_0x55ed040ee350, L_0x7fdf53df14a0;
L_0x55ed040ee210 .cmp/eq 32, L_0x55ed040ee3f0, L_0x7fdf53df14e8;
L_0x55ed040ee680 .part L_0x55ed040e92b0, 24, 8;
L_0x55ed040ee7e0 .functor MUXZ 8, L_0x7fdf53df1530, L_0x55ed040ee680, L_0x55ed040ee210, C4<>;
L_0x55ed040ee970 .part L_0x55ed040e6170, 3, 1;
L_0x55ed040eeae0 .part L_0x55ed040ec110, 0, 8;
L_0x55ed040eeb80 .part L_0x55ed040e92b0, 24, 8;
L_0x55ed040eed00 .functor MUXZ 8, L_0x55ed040eeb80, L_0x55ed040eeae0, L_0x55ed040ee970, C4<>;
L_0x55ed040eee90 .part L_0x55ed040e6170, 2, 1;
L_0x55ed040ef020 .part L_0x55ed040ec110, 8, 8;
L_0x55ed040ef0c0 .part L_0x55ed040e92b0, 16, 8;
L_0x55ed040ef260 .functor MUXZ 8, L_0x55ed040ef0c0, L_0x55ed040ef020, L_0x55ed040eee90, C4<>;
L_0x55ed040ef3f0 .part L_0x55ed040e6170, 1, 1;
L_0x55ed040ef5a0 .part L_0x55ed040ec110, 16, 8;
L_0x55ed040ef640 .part L_0x55ed040e92b0, 8, 8;
L_0x55ed040ef800 .functor MUXZ 8, L_0x55ed040ef640, L_0x55ed040ef5a0, L_0x55ed040ef3f0, C4<>;
L_0x55ed040ef990 .part L_0x55ed040e6170, 0, 1;
L_0x55ed040ef6e0 .part L_0x55ed040ec110, 24, 8;
L_0x55ed040efb60 .part L_0x55ed040e92b0, 0, 8;
L_0x55ed040efd40 .functor MUXZ 8, L_0x55ed040efb60, L_0x55ed040ef6e0, L_0x55ed040ef990, C4<>;
S_0x55ed040ce2c0 .scope begin, "$unm_blk_124" "$unm_blk_124" 16 18, 16 18 0, S_0x55ed040cde20;
 .timescale 0 0;
v0x55ed040ce4c0_0 .var/i "i", 31 0;
    .scope S_0x55ed040c6e90;
T_0 ;
    %wait E_0x55ed040ae0c0;
    %load/vec4 v0x55ed040c7130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ed040c72f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55ed040c71f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55ed040c72f0_0;
    %assign/vec4 v0x55ed040c72f0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55ed040c72f0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55ed040c72f0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55ed040c72f0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55ed040c72f0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x55ed040c72f0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55ed040c72f0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x55ed040c72f0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55ed040c72f0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x55ed040c72f0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ed040c72f0_0, 0;
T_0.12 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55ed040c3380;
T_1 ;
    %wait E_0x55ed040ae0c0;
    %load/vec4 v0x55ed040c3d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ed040c3740_0, 0;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55ed040c3b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ed040c39e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55ed040c3dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55ed040c3b10_0;
    %assign/vec4 v0x55ed040c3b10_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55ed040c3660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55ed040c3bd0_0;
    %assign/vec4 v0x55ed040c39e0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55ed040c3800_0, 0;
T_1.4 ;
    %load/vec4 v0x55ed040c3800_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ed040c3e70_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x55ed040c39e0_0;
    %assign/vec4 v0x55ed040c3b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ed040c3800_0, 0;
T_1.6 ;
    %load/vec4 v0x55ed040c3c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x55ed040c3bd0_0;
    %assign/vec4 v0x55ed040c3b10_0, 0;
T_1.8 ;
    %load/vec4 v0x55ed040c3b10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed040c3740_0, 0;
T_1.10 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55ed040c1c90;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c23c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55ed040c1c90;
T_3 ;
Ewait_0 .event/or E_0x55ed040af730, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c23c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c3010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2a40_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55ed040c2b10_0, 0, 4;
    %load/vec4 v0x55ed040c2f20_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2680_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c25a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c23c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2230_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55ed040c2f20_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c23c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2160_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55ed040c2f20_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x55ed040c2d60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x55ed040c2ca0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %jmp T_3.27;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c3010_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.27;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c3010_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.27;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c3010_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.27;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c3010_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.27;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c3010_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.27;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c3010_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.27;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c3010_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.27;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c3010_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.27;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c3010_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.27;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c3010_0, 0, 1;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.27;
T_3.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c3010_0, 0, 1;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.27;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2bd0_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c3010_0, 0, 1;
    %jmp T_3.27;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2bd0_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c3010_0, 0, 1;
    %jmp T_3.27;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2bd0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c3010_0, 0, 1;
    %jmp T_3.27;
T_3.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2bd0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c3010_0, 0, 1;
    %jmp T_3.27;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2bd0_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c3010_0, 0, 1;
    %jmp T_3.27;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2bd0_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c3010_0, 0, 1;
    %jmp T_3.27;
T_3.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.27;
T_3.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.27;
T_3.27 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x55ed040c2d60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.28, 4;
    %load/vec4 v0x55ed040c2e40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.34;
T_3.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.34;
T_3.32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.34;
T_3.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x55ed040c2d60_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.35, 5;
    %load/vec4 v0x55ed040c2d60_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %jmp T_3.53;
T_3.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c3010_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.53;
T_3.38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.53;
T_3.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c3010_0, 0, 1;
    %jmp T_3.53;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.53;
T_3.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.53;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.53;
T_3.43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.53;
T_3.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.53;
T_3.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.53;
T_3.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.53;
T_3.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.53;
T_3.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.53;
T_3.49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.53;
T_3.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.53;
T_3.51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %jmp T_3.53;
T_3.53 ;
    %pop/vec4 1;
T_3.35 ;
T_3.29 ;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55ed040c2f20_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.54, 4;
    %load/vec4 v0x55ed040c2d60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.56, 4;
    %load/vec4 v0x55ed040c2ca0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.58, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.59, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.60, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.65, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.66, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.67, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.68, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.69, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.70, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.71, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.72, 6;
    %jmp T_3.73;
T_3.58 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %jmp T_3.73;
T_3.59 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %jmp T_3.73;
T_3.60 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %jmp T_3.73;
T_3.61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %jmp T_3.73;
T_3.62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %jmp T_3.73;
T_3.63 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %jmp T_3.73;
T_3.64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %jmp T_3.73;
T_3.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %jmp T_3.73;
T_3.66 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %jmp T_3.73;
T_3.67 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %jmp T_3.73;
T_3.68 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %jmp T_3.73;
T_3.69 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %jmp T_3.73;
T_3.70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %jmp T_3.73;
T_3.71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55ed040c25a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2320_0, 0, 1;
    %jmp T_3.73;
T_3.72 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55ed040c25a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2320_0, 0, 1;
    %jmp T_3.73;
T_3.73 ;
    %pop/vec4 1;
    %jmp T_3.57;
T_3.56 ;
    %load/vec4 v0x55ed040c2d60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.74, 4;
    %load/vec4 v0x55ed040c2e40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.76, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.77, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.78, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.79, 6;
    %jmp T_3.80;
T_3.76 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55ed040c25a0_0, 0, 2;
    %jmp T_3.80;
T_3.77 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55ed040c25a0_0, 0, 2;
    %jmp T_3.80;
T_3.78 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55ed040c25a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2800_0, 0, 1;
    %jmp T_3.80;
T_3.79 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55ed040c25a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2800_0, 0, 1;
    %jmp T_3.80;
T_3.80 ;
    %pop/vec4 1;
    %jmp T_3.75;
T_3.74 ;
    %load/vec4 v0x55ed040c2d60_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.81, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.82, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.83, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.84, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.85, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.86, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.87, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.88, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.89, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.90, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.91, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.92, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.93, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.94, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.95, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.96, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.97, 6;
    %jmp T_3.98;
T_3.81 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c23c0_0, 0, 1;
    %jmp T_3.98;
T_3.82 ;
    %jmp T_3.98;
T_3.83 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2460_0, 0, 1;
    %jmp T_3.98;
T_3.84 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c23c0_0, 0, 1;
    %jmp T_3.98;
T_3.85 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2460_0, 0, 1;
    %jmp T_3.98;
T_3.86 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %jmp T_3.98;
T_3.87 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %jmp T_3.98;
T_3.88 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %jmp T_3.98;
T_3.89 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %jmp T_3.98;
T_3.90 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %jmp T_3.98;
T_3.91 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %jmp T_3.98;
T_3.92 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ed040c25a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2320_0, 0, 1;
    %jmp T_3.98;
T_3.93 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ed040c25a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2320_0, 0, 1;
    %jmp T_3.98;
T_3.94 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2740_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55ed040c25a0_0, 0, 2;
    %jmp T_3.98;
T_3.95 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2740_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55ed040c25a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2a40_0, 0, 1;
    %jmp T_3.98;
T_3.96 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2740_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55ed040c25a0_0, 0, 2;
    %jmp T_3.98;
T_3.97 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c1f00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c1fa0_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55ed040c2060_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2740_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55ed040c25a0_0, 0, 2;
    %jmp T_3.98;
T_3.98 ;
    %pop/vec4 1;
T_3.75 ;
T_3.57 ;
    %jmp T_3.55;
T_3.54 ;
    %load/vec4 v0x55ed040c2f20_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.99, 4;
    %load/vec4 v0x55ed040c2d60_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.101, 5;
    %load/vec4 v0x55ed040c2d60_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.103, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.104, 6;
    %jmp T_3.105;
T_3.103 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %jmp T_3.105;
T_3.104 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040c28c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040c2500_0, 0, 1;
    %jmp T_3.105;
T_3.105 ;
    %pop/vec4 1;
T_3.101 ;
T_3.99 ;
T_3.55 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55ed040bbe20;
T_4 ;
    %wait E_0x55ed03f49860;
    %load/vec4 v0x55ed040bc290_0;
    %cmpi/e 12, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55ed040bc290_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55ed040bc290_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55ed040bc1d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55ed040bc530_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55ed040bc1d0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 4294901760, 0, 32;
    %load/vec4 v0x55ed040bc1d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55ed040bc530_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55ed040bc1d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55ed040bc530_0, 0, 32;
T_4.3 ;
T_4.1 ;
    %load/vec4 v0x55ed040bc530_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55ed040bc450_0, 0, 32;
    %load/vec4 v0x55ed040bc110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x55ed040bc370_0;
    %store/vec4 v0x55ed040bc030_0, 0, 32;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55ed040bc030_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x55ed040bc530_0;
    %store/vec4 v0x55ed040bc030_0, 0, 32;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x55ed040bc450_0;
    %store/vec4 v0x55ed040bc030_0, 0, 32;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55ed040be490;
T_5 ;
    %wait E_0x55ed040ae0c0;
    %load/vec4 v0x55ed040becb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55ed040beaf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55ed040bea30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55ed040be990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55ed040be890_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55ed040be6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55ed040bebd0_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x55ed040beaf0_0, 0;
    %load/vec4 v0x55ed040bebd0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x55ed040bea30_0, 0;
    %load/vec4 v0x55ed040bebd0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x55ed040be990_0, 0;
    %load/vec4 v0x55ed040bebd0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x55ed040be890_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55ed040c4d10;
T_6 ;
    %wait E_0x55ed040ae0c0;
    %fork t_1, S_0x55ed040c5020;
    %jmp t_0;
    .scope S_0x55ed040c5020;
t_1 ;
    %load/vec4 v0x55ed040c69d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ed040c51b0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x55ed040c51b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55ed040c51b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed040c6320, 0, 4;
    %load/vec4 v0x55ed040c51b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ed040c51b0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55ed040c5290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x55ed040c5ce0_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ed040c6260_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55ed040c6260_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x55ed040c6c10_0;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed040c6320, 0, 4;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x55ed040c6c10_0;
    %load/vec4 v0x55ed040c6b30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed040c6320, 0, 4;
T_6.7 ;
T_6.4 ;
T_6.1 ;
    %end;
    .scope S_0x55ed040c4d10;
t_0 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55ed0409dde0;
T_7 ;
    %wait E_0x55ed03f5f1e0;
    %load/vec4 v0x55ed040bbb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55ed040adbc0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x55ed04076110_0, 0, 33;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x55ed0403dd50_0;
    %load/vec4 v0x55ed04070aa0_0;
    %sub;
    %store/vec4 v0x55ed04076110_0, 0, 33;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x55ed0403dd50_0;
    %pad/u 66;
    %load/vec4 v0x55ed04070aa0_0;
    %pad/u 66;
    %mul;
    %store/vec4 v0x55ed0403c430_0, 0, 66;
    %load/vec4 v0x55ed0403c430_0;
    %parti/s 64, 0, 2;
    %store/vec4 v0x55ed040a1370_0, 0, 64;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x55ed0403dd50_0;
    %load/vec4 v0x55ed04070aa0_0;
    %div;
    %store/vec4 v0x55ed040bb8c0_0, 0, 33;
    %load/vec4 v0x55ed0403dd50_0;
    %load/vec4 v0x55ed04070aa0_0;
    %mod;
    %store/vec4 v0x55ed040bba80_0, 0, 33;
    %load/vec4 v0x55ed040bb8c0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x55ed040bba80_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ed040a1370_0, 0, 64;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x55ed0403dd50_0;
    %load/vec4 v0x55ed04070aa0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x55ed04076110_0, 0, 33;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55ed04076110_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55ed0408d320_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55ed040adbc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ed0408d320_0, 0, 32;
    %jmp T_7.26;
T_7.10 ;
    %load/vec4 v0x55ed040bb3c0_0;
    %load/vec4 v0x55ed040bb4a0_0;
    %and;
    %store/vec4 v0x55ed0408d320_0, 0, 32;
    %jmp T_7.26;
T_7.11 ;
    %load/vec4 v0x55ed040bb3c0_0;
    %load/vec4 v0x55ed040bb4a0_0;
    %or;
    %store/vec4 v0x55ed0408d320_0, 0, 32;
    %jmp T_7.26;
T_7.12 ;
    %load/vec4 v0x55ed040bb3c0_0;
    %load/vec4 v0x55ed040bb4a0_0;
    %xor;
    %store/vec4 v0x55ed0408d320_0, 0, 32;
    %jmp T_7.26;
T_7.13 ;
    %load/vec4 v0x55ed040bb3c0_0;
    %load/vec4 v0x55ed040bb4a0_0;
    %add;
    %store/vec4 v0x55ed0408d320_0, 0, 32;
    %jmp T_7.26;
T_7.14 ;
    %load/vec4 v0x55ed040bb3c0_0;
    %load/vec4 v0x55ed040bb4a0_0;
    %sub;
    %store/vec4 v0x55ed0408d320_0, 0, 32;
    %jmp T_7.26;
T_7.15 ;
    %load/vec4 v0x55ed040bb3c0_0;
    %pad/s 64;
    %load/vec4 v0x55ed040bb4a0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55ed040a1370_0, 0, 64;
    %jmp T_7.26;
T_7.16 ;
    %load/vec4 v0x55ed040bb3c0_0;
    %load/vec4 v0x55ed040bb4a0_0;
    %mod/s;
    %store/vec4 v0x55ed040bb9a0_0, 0, 32;
    %load/vec4 v0x55ed040bb3c0_0;
    %load/vec4 v0x55ed040bb4a0_0;
    %div/s;
    %store/vec4 v0x55ed040bb7e0_0, 0, 32;
    %load/vec4 v0x55ed040bb7e0_0;
    %load/vec4 v0x55ed040bb9a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ed040a1370_0, 0, 64;
    %jmp T_7.26;
T_7.17 ;
    %load/vec4 v0x55ed040bb3c0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_7.27, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.28, 8;
T_7.27 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.28, 8;
 ; End of false expr.
    %blend;
T_7.28;
    %store/vec4 v0x55ed0408d320_0, 0, 32;
    %jmp T_7.26;
T_7.18 ;
    %load/vec4 v0x55ed040bb3c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_7.29, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.30, 8;
T_7.29 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.30, 8;
 ; End of false expr.
    %blend;
T_7.30;
    %store/vec4 v0x55ed0408d320_0, 0, 32;
    %jmp T_7.26;
T_7.19 ;
    %load/vec4 v0x55ed040bb3c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.31, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.32, 8;
T_7.31 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.32, 8;
 ; End of false expr.
    %blend;
T_7.32;
    %store/vec4 v0x55ed0408d320_0, 0, 32;
    %jmp T_7.26;
T_7.20 ;
    %load/vec4 v0x55ed040bb3c0_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_7.33, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.34, 8;
T_7.33 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.34, 8;
 ; End of false expr.
    %blend;
T_7.34;
    %store/vec4 v0x55ed0408d320_0, 0, 32;
    %jmp T_7.26;
T_7.21 ;
    %load/vec4 v0x55ed040bb3c0_0;
    %load/vec4 v0x55ed040bb4a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.35, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.36, 8;
T_7.35 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.36, 8;
 ; End of false expr.
    %blend;
T_7.36;
    %store/vec4 v0x55ed0408d320_0, 0, 32;
    %jmp T_7.26;
T_7.22 ;
    %load/vec4 v0x55ed040bb640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.37, 8;
    %load/vec4 v0x55ed040bb4a0_0;
    %ix/getv 4, v0x55ed040bb700_0;
    %shiftr 4;
    %jmp/1 T_7.38, 8;
T_7.37 ; End of true expr.
    %load/vec4 v0x55ed040bb4a0_0;
    %load/vec4 v0x55ed040bb3c0_0;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/0 T_7.38, 8;
 ; End of false expr.
    %blend;
T_7.38;
    %store/vec4 v0x55ed0408d320_0, 0, 32;
    %jmp T_7.26;
T_7.23 ;
    %load/vec4 v0x55ed040bb640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.39, 8;
    %load/vec4 v0x55ed040bb4a0_0;
    %ix/getv 4, v0x55ed040bb700_0;
    %shiftl 4;
    %jmp/1 T_7.40, 8;
T_7.39 ; End of true expr.
    %load/vec4 v0x55ed040bb4a0_0;
    %load/vec4 v0x55ed040bb3c0_0;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/0 T_7.40, 8;
 ; End of false expr.
    %blend;
T_7.40;
    %store/vec4 v0x55ed0408d320_0, 0, 32;
    %jmp T_7.26;
T_7.24 ;
    %load/vec4 v0x55ed040bb640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.41, 8;
    %load/vec4 v0x55ed040bb4a0_0;
    %ix/getv 4, v0x55ed040bb700_0;
    %shiftr/s 4;
    %jmp/1 T_7.42, 8;
T_7.41 ; End of true expr.
    %load/vec4 v0x55ed040bb4a0_0;
    %load/vec4 v0x55ed040bb3c0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %jmp/0 T_7.42, 8;
 ; End of false expr.
    %blend;
T_7.42;
    %store/vec4 v0x55ed0408d320_0, 0, 32;
    %jmp T_7.26;
T_7.26 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55ed040bc6b0;
T_8 ;
    %wait E_0x55ed040ae0c0;
    %load/vec4 v0x55ed040be150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ed040bcc10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ed040bca60_0, 0;
T_8.0 ;
    %load/vec4 v0x55ed040bddd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55ed040be210_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55ed040bddd0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.4 ;
    %load/vec4 v0x55ed040be070_0;
    %assign/vec4 v0x55ed040bca60_0, 0;
    %jmp T_8.10;
T_8.5 ;
    %load/vec4 v0x55ed040be070_0;
    %assign/vec4 v0x55ed040bcc10_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x55ed040bc9a0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55ed040bca60_0, 0;
    %load/vec4 v0x55ed040bc9a0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55ed040bcc10_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x55ed040bc9a0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55ed040bca60_0, 0;
    %load/vec4 v0x55ed040bc9a0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55ed040bcc10_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x55ed040bc9a0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55ed040bca60_0, 0;
    %load/vec4 v0x55ed040bc9a0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55ed040bcc10_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x55ed040bc9a0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55ed040bca60_0, 0;
    %load/vec4 v0x55ed040bc9a0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55ed040bcc10_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55ed040c40f0;
T_9 ;
    %wait E_0x55ed040c43a0;
    %load/vec4 v0x55ed040c4790_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55ed040c4b30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed040c4a50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed040c4990_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55ed040c45d0_0, 0, 32;
    %load/vec4 v0x55ed040c46a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x55ed040c4530_0;
    %store/vec4 v0x55ed040c48d0_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x55ed040c4450_0;
    %store/vec4 v0x55ed040c48d0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55ed040c45d0_0;
    %store/vec4 v0x55ed040c48d0_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55ed0409ef90;
T_10 ;
    %wait E_0x55ed040ae0c0;
    %load/vec4 v0x55ed040cd710_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ed040cd4e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ed040cd5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ed040c84d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55ed040cd210_0;
    %assign/vec4 v0x55ed040cd4e0_0, 0;
    %load/vec4 v0x55ed040cd2e0_0;
    %assign/vec4 v0x55ed040cd5a0_0, 0;
    %load/vec4 v0x55ed040c88b0_0;
    %assign/vec4 v0x55ed040c84d0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55ed0409ef90;
T_11 ;
    %wait E_0x55ed03f5f530;
    %vpi_call/w 4 165 "$display", "ALU_MULTorDIV_result = %h", v0x55ed040c87a0_0 {0 0 0};
    %vpi_call/w 4 166 "$display", "pc_in = %h, pc_out = %h, pcctl = %b, state = %b", v0x55ed040cce10_0, v0x55ed040c92a0_0, v0x55ed040c9430_0, v0x55ed040cd8a0_0 {0 0 0};
    %vpi_call/w 4 171 "$display", "ALUOut = %h, state = %h", v0x55ed040c84d0_0, v0x55ed040cd8a0_0 {0 0 0};
    %vpi_call/w 4 175 "$display", "HI = %h, LO = %h", v0x55ed040c8c20_0, v0x55ed040c9050_0 {0 0 0};
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55ed040cde20;
T_12 ;
    %fork t_3, S_0x55ed040ce2c0;
    %jmp t_2;
    .scope S_0x55ed040ce2c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ed040ce4c0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x55ed040ce4c0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55ed040ce4c0_0;
    %store/vec4a v0x55ed040d0e30, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55ed040ce4c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55ed040ce4c0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %vpi_call/w 16 27 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x55ed040ce020 {0 0 0};
    %vpi_call/w 16 29 "$readmemh", P_0x55ed040ce020, v0x55ed040d0e30 {0 0 0};
    %end;
    .scope S_0x55ed040cde20;
t_2 %join;
    %end;
    .thread T_12;
    .scope S_0x55ed040cde20;
T_13 ;
    %wait E_0x55ed040ce120;
    %vpi_call/w 16 36 "$display", "ram: read = %b, wordaddress = %h, readdata = %h", v0x55ed040d0ef0_0, v0x55ed040d15a0_0, v0x55ed040d0f90_0 {0 0 0};
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55ed040cde20;
T_14 ;
    %wait E_0x55ed040ae0c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ed040d1500_0, 0;
    %load/vec4 v0x55ed040d1500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x55ed040d0f90_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55ed040d1660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55ed040d1b00_0;
    %load/vec4 v0x55ed040d1a20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed040d1940_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed040d1860_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x55ed040d15a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed040d0e30, 0, 4;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55ed040d0ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x55ed040d1340_0;
    %load/vec4 v0x55ed040d1260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed040d1180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed040d10a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ed040d0f90_0, 0;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55ed0403aa40;
T_15 ;
    %vpi_call/w 3 31 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call/w 3 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ed0403aa40 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040d2320_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55ed040d23c0_0, 0, 32;
    %pushi/vec4 10000, 0, 32;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x55ed040d2320_0;
    %inv;
    %store/vec4 v0x55ed040d2320_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x55ed040d2320_0;
    %inv;
    %store/vec4 v0x55ed040d2320_0, 0, 1;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 45 "$fatal", 32'sb00000000000000000000000000000010, "did not finish within %d cycles", P_0x55ed040a4120 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x55ed0403aa40;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040d2830_0, 0, 1;
    %wait E_0x55ed03f26280;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed040d2830_0, 0, 1;
    %wait E_0x55ed03f26280;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed040d2830_0, 0, 1;
    %vpi_call/w 3 58 "$display", " OUT:  ------------------- %d --------------------------", v0x55ed040d23c0_0 {0 0 0};
    %vpi_call/w 3 59 "$display", " OUT:  FETCH         - readdata_to_CPU: %h, ALUOut: %h, opcode: %b", v0x55ed040d2690_0, v0x55ed040d2770_0, &PV<v0x55ed040d2690_0, 26, 6> {0 0 0};
    %wait E_0x55ed03f26280;
    %load/vec4 v0x55ed040d20b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %jmp T_16.1;
T_16.0 ;
    %vpi_call/w 3 62 "$fatal", 32'sb00000000000000000000000000000001, "CPU didn't go active after reset" {0 0 0};
T_16.1 ;
    %vpi_call/w 3 64 "$display", " OUT:  DECODE        - readdata_to_CPU: %h, ALUOut: %h, opcode: %b", v0x55ed040d2690_0, v0x55ed040d2770_0, &PV<v0x55ed040d2690_0, 26, 6> {0 0 0};
    %wait E_0x55ed03f26280;
    %vpi_call/w 3 67 "$display", " OUT:  EXECUTE       - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x55ed040d2690_0, v0x55ed040d2770_0, &PV<v0x55ed040d2690_0, 26, 6> {0 0 0};
    %wait E_0x55ed03f26280;
    %vpi_call/w 3 70 "$display", " OUT:  MEMORY_ACCESS - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x55ed040d2690_0, v0x55ed040d2770_0, &PV<v0x55ed040d2690_0, 26, 6> {0 0 0};
    %wait E_0x55ed03f26280;
    %vpi_call/w 3 73 "$display", " OUT:  WRITE_BACK    - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x55ed040d2690_0, v0x55ed040d2770_0, &PV<v0x55ed040d2690_0, 26, 6> {0 0 0};
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x55ed040d23c0_0;
    %add;
    %store/vec4 v0x55ed040d23c0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x55ed040d20b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz T_16.3, 4;
    %wait E_0x55ed03f26280;
    %vpi_call/w 3 79 "$display", " OUT:  ------------------- %d --------------------------", v0x55ed040d23c0_0 {0 0 0};
    %vpi_call/w 3 81 "$display", " OUT:  FETCH         - readdata_to_CPU: %h, ALUOut: %h, opcode: %b", v0x55ed040d2690_0, v0x55ed040d2770_0, &PV<v0x55ed040d2690_0, 26, 6> {0 0 0};
    %wait E_0x55ed03f26280;
    %vpi_call/w 3 85 "$display", " OUT:  DECODE        - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x55ed040d2690_0, v0x55ed040d2770_0, &PV<v0x55ed040d2690_0, 26, 6> {0 0 0};
    %wait E_0x55ed03f26280;
    %vpi_call/w 3 89 "$display", " OUT:  EXECUTE       - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x55ed040d2690_0, v0x55ed040d2770_0, &PV<v0x55ed040d2690_0, 26, 6> {0 0 0};
    %wait E_0x55ed03f26280;
    %vpi_call/w 3 93 "$display", " OUT:  MEMORY_ACCESS - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x55ed040d2690_0, v0x55ed040d2770_0, &PV<v0x55ed040d2690_0, 26, 6> {0 0 0};
    %wait E_0x55ed03f26280;
    %vpi_call/w 3 97 "$display", " OUT:  WRITE_BACK    - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x55ed040d2690_0, v0x55ed040d2770_0, &PV<v0x55ed040d2690_0, 26, 6> {0 0 0};
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x55ed040d23c0_0;
    %add;
    %store/vec4 v0x55ed040d23c0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %wait E_0x55ed03f26280;
    %vpi_call/w 3 103 "$display", " RESULT: %h", v0x55ed040d2770_0 {0 0 0};
    %vpi_call/w 3 104 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "./CPU_testbench.v";
    "../rtl/mips_cpu/mips_cpu_bus.v";
    "../rtl/mips_cpu/alu.v";
    "../rtl/mips_cpu/ALUmux4to1.v";
    "../rtl/mips_cpu/HI_LO_Control.v";
    "../rtl/mips_cpu/instruction_reg.v";
    "../rtl/mips_cpu/MEMmux.v";
    "../rtl/mips_cpu/control_signal_simplified.v";
    "../rtl/mips_cpu/pc.v";
    "../rtl/mips_cpu/PCmux3to1.v";
    "../rtl/mips_cpu/registers.v";
    "../rtl/mips_cpu/CPU_statemachine.v";
    "../rtl/mips_cpu/endian_swap.v";
    "./ram_tiny_CPU.v";
