[INFO]: Current run directory is /foss/designs/dcc/runs/RUN_2022.09.20_17.09.28
[INFO]: Preparing LEF Files...
[INFO]: Running Synthesis...
[ERROR]: during executing: "yosys -c /foss/tools/openlane/2022.04.07_02.53.08/scripts/yosys/synth.tcl -l /foss/designs/dcc/runs/RUN_2022.09.20_17.09.28/logs/synthesis/1-synthesis.log |& tee /dev/null"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:

2. Generating Graphviz representation of design.
Writing dot description to `/foss/designs/dcc/runs/RUN_2022.09.20_17.09.28/tmp/synthesis/hierarchy.dot'.
Dumping module dcc to page 1.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
ERROR: Module `\sky130_fd_sc_hd__xor2_1' referenced in module `\dcc' in cell `\xor02' is not part of the design.
child process exited abnormally

[INFO]: Generating Final Summary Report...
[INFO]: Design Name: dcc
Run Directory: /foss/designs/dcc/runs/RUN_2022.09.20_17.09.28
Source not found.
----------------------------------------

LVS Summary:
Source: /foss/designs/dcc/runs/RUN_2022.09.20_17.09.28/logs/finishing/dcc.lvs.lef.log
Source not found.
----------------------------------------

Antenna Summary:
No antenna report found.
[INFO]: check full report here: /foss/designs/dcc/runs/RUN_2022.09.20_17.09.28/reports/final_summary_report.csv
[INFO]: Saving runtime environment...
[ERROR]: Flow failed.
