verilog xil_defaultlib --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/ec67/hdl" --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/d5d3/hdl/verilog" --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/e0a2/hdl" --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/571c/hdl/verilog" --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/6180/hdl/verilog" --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/a08d/hdl/verilog" --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/6851/hdl/verilog" --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/19b5/hdl/verilog" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_processing_system7_0_0/sim/dma_sys_processing_system7_0_0.v" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0779/inverter.v" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_inverter_0_0/sim/dma_sys_inverter_0_0.v" \

sv xil_defaultlib --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/ec67/hdl" --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/d5d3/hdl/verilog" --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/e0a2/hdl" --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/571c/hdl/verilog" --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/6180/hdl/verilog" --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/a08d/hdl/verilog" --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/6851/hdl/verilog" --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/19b5/hdl/verilog" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_10/sim/bd_954e_s00a2s_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_16/sim/bd_954e_s01a2s_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_20/sim/bd_954e_m00s2a_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_26/sim/bd_954e_m00e_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_21/sim/bd_954e_m00arn_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_22/sim/bd_954e_m00rn_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_23/sim/bd_954e_m00awn_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_24/sim/bd_954e_m00wn_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_25/sim/bd_954e_m00bn_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_17/sim/bd_954e_sawn_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_18/sim/bd_954e_swn_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_19/sim/bd_954e_sbn_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_13/sim/bd_954e_s01mmu_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_14/sim/bd_954e_s01tr_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_15/sim/bd_954e_s01sic_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_11/sim/bd_954e_sarn_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_12/sim/bd_954e_srn_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_7/sim/bd_954e_s00mmu_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_8/sim/bd_954e_s00tr_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_9/sim/bd_954e_s00sic_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_2/sim/bd_954e_arsw_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_3/sim/bd_954e_rsw_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_4/sim/bd_954e_awsw_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_5/sim/bd_954e_wsw_0.sv" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_6/sim/bd_954e_bsw_0.sv" \

verilog xil_defaultlib --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/ec67/hdl" --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/d5d3/hdl/verilog" --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/e0a2/hdl" --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/571c/hdl/verilog" --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/6180/hdl/verilog" --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/a08d/hdl/verilog" --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/6851/hdl/verilog" --include "../../../../dma_sys.srcs/sources_1/bd/dma_sys/ipshared/19b5/hdl/verilog" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/ip/ip_0/sim/bd_954e_one_0.v" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/bd_0/sim/bd_954e.v" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_smc_1/sim/dma_sys_axi_smc_1.v" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_system_ila_0_0/bd_0/ip/ip_0/sim/bd_e02d_ila_lib_0.v" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_system_ila_0_0/bd_0/ip/ip_1/bd_e02d_g_inst_0_gigantic_mux.v" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_system_ila_0_0/bd_0/ip/ip_1/sim/bd_e02d_g_inst_0.v" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_system_ila_0_0/bd_0/sim/bd_e02d.v" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_system_ila_0_0/sim/dma_sys_system_ila_0_0.v" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_auto_pc_0/sim/dma_sys_auto_pc_0.v" \
"../../../../dma_sys.srcs/sources_1/bd/dma_sys/sim/dma_sys.v" \

verilog xil_defaultlib "glbl.v"

nosort
