////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//
//  Licensed under the Apache License, Version 2.0 (the "License");
//  you may not use this file except in compliance with the License.
//  You may obtain a copy of the License at http://www.apache.org/licenses/LICENSE-2.0
//
//  Copyright (c) Microsoft Corporation. All rights reserved.
//  Implementation for the Discovery4 board (STM32F4): Copyright (c) Oberon microsystems, Inc.
//
//  *** Discovery4 Block Storage Configuration ***
//
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

#include <tinyhal.h>

//--//


#define FLASH_MANUFACTURER_CODE              0x0000  // not used
#define FLASH_DEVICE_CODE                    0x0000  // not used
#define FLASH_BASE_ADDRESS1                  0x08000000
#define FLASH_BLOCK_COUNT1                   4
#define FLASH_BYTES_PER_BLOCK1               0x04000
#define FLASH_BASE_ADDRESS2                  0x08010000
#define FLASH_BLOCK_COUNT2                   1
#define FLASH_BYTES_PER_BLOCK2               0x10000
#define FLASH_BASE_ADDRESS3                  0x08020000
#define FLASH_BLOCK_COUNT3                   7
#define FLASH_BYTES_PER_BLOCK3               0x20000
#define FLASH_BYTES_PER_SECTOR               2
#define FLASH_BLOCK_ERASE_TYPICAL_TIME_USEC  1000000 // not used
#define FLASH_SECTOR_WRITE_TYPICAL_TIME_USEC 10      // not used
#define FLASH_BLOCK_ERASE_MAX_TIME_USEC      4000000 // not used
#define FLASH_SECTOR_WRITE_MAX_TIME_USEC     100     // not used
#define FLASH_BLOCK_ERASE_ACTUAL_TIME_USEC   10000   // not used

//--//

// EBIU Information

#define STM32F4__CHIP_SELECT       0
#define STM32F4__WAIT_STATES       5 // not used
#define STM32F4__RELEASE_COUNTS    0
#define STM32F4__BIT_WIDTH         16
#define STM32F4__BASE_ADDRESS      0x08000000
#define STM32F4__SIZE_IN_BYTES     0x00100000 
#define STM32F4__WP_GPIO_PIN       GPIO_PIN_NONE
#define STM32F4__WP_ACTIVE         FALSE



//--//



// BlockDeviceInformation

#define STM32F4__IS_REMOVABLE      FALSE
#define STM32F4__SUPPORTS_XIP      TRUE
#define STM32F4__WRITE_PROTECTED   FALSE
#define STM32F4__SUPP_COPY_BACK    FALSE
#define STM32F4__NUM_REGIONS       3



//--//

#if defined(BUILD_RTM)
        #define MEMORY_BLOCKTYPE_SPECIAL  BlockRange::BLOCKTYPE_DEPLOYMENT
#else
        #define MEMORY_BLOCKTYPE_SPECIAL  BlockRange::BLOCKTYPE_FILESYSTEM 
#endif

//--//


const BlockRange g_STM32F4_BlockRange1[] =
{
    { BlockRange::BLOCKTYPE_BOOTSTRAP ,   0, 2 },  // 08000000 bootloader   48k
    { BlockRange::BLOCKTYPE_CONFIG    ,   3, 3 },  // 0800C000 config       16k
};

const BlockRange g_STM32F4_BlockRange2[] =
{
    { BlockRange::BLOCKTYPE_CODE      ,   0, 0 },  // 08010000 CLR          64k
};

const BlockRange g_STM32F4_BlockRange3[] =
{
#if defined(__GNUC__) && defined(DEBUG)
	//GCC debug code is much larger
    { BlockRange::BLOCKTYPE_CODE      ,   0, 5 },  // 08020000 CLR         768k
    { BlockRange::BLOCKTYPE_DEPLOYMENT,   6, 6 },  // 080E0000 deployment  128k
#else
    { BlockRange::BLOCKTYPE_CODE      ,   0, 2 },  // 08020000 CLR         384k
    { BlockRange::BLOCKTYPE_DEPLOYMENT,   3, 6 },  // 08080000 deployment  512k
    //{ BlockRange::BLOCKTYPE_STORAGE_A ,   5, 5 },  // 080C0000 storage A   128k
    //{ BlockRange::BLOCKTYPE_STORAGE_B ,   6, 6 },  // 080E0000 storage B   128k
#endif
};


const BlockRegionInfo  g_STM32F4_BlkRegion[STM32F4__NUM_REGIONS] = 
{
    {
        FLASH_BASE_ADDRESS1,    // ByteAddress   Start;           // Starting Sector address
        FLASH_BLOCK_COUNT1,     // UINT32        NumBlocks;       // total number of blocks in this region
        FLASH_BYTES_PER_BLOCK1, // UINT32        BytesPerBlock;   // Total number of bytes per block
        ARRAYSIZE_CONST_EXPR(g_STM32F4_BlockRange1),
        g_STM32F4_BlockRange1,
    },
    
    {
        FLASH_BASE_ADDRESS2,    // ByteAddress   Start;           // Starting Sector address
        FLASH_BLOCK_COUNT2,     // UINT32        NumBlocks;       // total number of blocks in this region
        FLASH_BYTES_PER_BLOCK2, // UINT32        BytesPerBlock;   // Total number of bytes per block
        ARRAYSIZE_CONST_EXPR(g_STM32F4_BlockRange2),
        g_STM32F4_BlockRange2,
    },
    
    {
        FLASH_BASE_ADDRESS3,    // ByteAddress   Start;           // Starting Sector address
        FLASH_BLOCK_COUNT3,     // UINT32        NumBlocks;       // total number of blocks in this region
        FLASH_BYTES_PER_BLOCK3, // UINT32        BytesPerBlock;   // Total number of bytes per block
        ARRAYSIZE_CONST_EXPR(g_STM32F4_BlockRange3),
        g_STM32F4_BlockRange3,
    }
};


//--//


const BlockDeviceInfo g_STM32F4_DeviceInfo=
{
    {  
        STM32F4__IS_REMOVABLE,             // BOOL Removable;
        STM32F4__SUPPORTS_XIP,             // BOOL SupportsXIP;
        STM32F4__WRITE_PROTECTED,          // BOOL WriteProtected;
        STM32F4__SUPP_COPY_BACK            // BOOL SupportsCopyBack
    },
    FLASH_SECTOR_WRITE_TYPICAL_TIME_USEC,  // UINT32 MaxSectorWrite_uSec;
    FLASH_BLOCK_ERASE_ACTUAL_TIME_USEC,    // UINT32 MaxBlockErase_uSec;
    FLASH_BYTES_PER_SECTOR,                // UINT32 BytesPerSector;     

    FLASH_MEMORY_Size,                     // UINT32 Size;

    STM32F4__NUM_REGIONS,                  // UINT32 NumRegions;
    g_STM32F4_BlkRegion,                   // const BlockRegionInfo* pRegions;
};


struct MEMORY_MAPPED_NOR_BLOCK_CONFIG g_STM32F4_BS_Config =
{
    { // BLOCK_CONFIG
        {
            STM32F4__WP_GPIO_PIN,          // GPIO_PIN             Pin;
            STM32F4__WP_ACTIVE,            // BOOL                 ActiveState;
        },

        &g_STM32F4_DeviceInfo,             // BlockDeviceinfo
    },

    { // CPU_MEMORY_CONFIG
        STM32F4__CHIP_SELECT,              // UINT8  CPU_MEMORY_CONFIG::ChipSelect;
        TRUE,                              // UINT8  CPU_MEMORY_CONFIG::ReadOnly;
        STM32F4__WAIT_STATES,              // UINT32 CPU_MEMORY_CONFIG::WaitStates;
        STM32F4__RELEASE_COUNTS,           // UINT32 CPU_MEMORY_CONFIG::ReleaseCounts;
        STM32F4__BIT_WIDTH,                // UINT32 CPU_MEMORY_CONFIG::BitWidth;
        STM32F4__BASE_ADDRESS,             // UINT32 CPU_MEMORY_CONFIG::BaseAddress;
        STM32F4__SIZE_IN_BYTES,            // UINT32 CPU_MEMORY_CONFIG::SizeInBytes;
        0,                                 // UINT8  CPU_MEMORY_CONFIG::XREADYEnable 
        0,                                 // UINT8  CPU_MEMORY_CONFIG::ByteSignalsForRead 
        0,                                 // UINT8  CPU_MEMORY_CONFIG::ExternalBufferEnable
    },

    0,                                     // UINT32 ChipProtection;
    FLASH_MANUFACTURER_CODE,               // UINT32 ManufacturerCode;
    FLASH_DEVICE_CODE,                     // UINT32 DeviceCode;
};

//--//


#if defined(ADS_LINKER_BUG__NOT_ALL_UNUSED_VARIABLES_ARE_REMOVED)
#pragma arm section rodata = "g_STM32F4_BS"
#endif

struct BlockStorageDevice g_STM32F4_BS;

#if defined(ADS_LINKER_BUG__NOT_ALL_UNUSED_VARIABLES_ARE_REMOVED)
#pragma arm section rodata 
#endif 

//--//

