<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN"
  "http://www.w3.org/TR/html4/strict.dtd" >
<!--===================================================================-->
<!-- Christopher Batten Homepage                                       -->
<!--===================================================================-->

<html>

<head>
  <title>Christopher Batten -- All News</title>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
  <meta http-equiv="Content-Language" content="en-us" />
  <link rel="shortcut icon" type="image/x-icon" href="cornell.ico" />
  <link rel="stylesheet" type="text/css" media="screen" href="cornell.css"/>
</head>

<body class="onecolumn">

<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->
<!-- Cornell Identity                                                  -->
<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->

<div id="cu-identity">
  <div id="cu-identity-inner">
    <a href="http://www.cornell.edu">
      <div id="cu-logo">
      </div>
    </a>
  </div>
</div>

<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->
<!-- Header                                                            -->
<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->

<div id="header">
  <div id="header-uname">
    <div id="header-uname-inner">
      <h1>Christopher Batten</h1>
    </div>
  </div>
  <div id="header-nav">
    <div id="header-nav-inner">
      <ul>
        <li><a href="index.html">Home</a></li>
        <li><a href="news.html">News</a></li>
        <li><a href="research.html">Research</a></li>
        <li><a href="teaching.html">Teaching</a></li>
        <li><a href="outreach.html">Outreach</a></li>
        <li><a href="publications.html">Publications</a></li>
        <li><a href="lab.html">Lab</a></li>
        <li><a href="photos.html">Photos</a></li>
      </ul>
      <div class="float-fix"></div>
    </div>
  </div>
</div>

<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->
<!-- Content                                                           -->
<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->

<div id="content">
<div id="content-inner-topics">

<h2 class="first">All News</h2>
<div class="topic">

<h3>2020</h3>

<p>
<ul class="medlist">

  <!--
  <li>
    <span class="date">Jan 2020:</span> Paper exploring bit-serial vs.
    bit-parallel vector accelertors using in-situ processing-in-SRAM
    accepted to the <a href="https://iscas2020.org">IEEE Int'l Symp. on
    Circuits and Systems</a> (ISCAS'20)
  </li>
  -->

  <li>
    <span class="date">Apr 2020:</span> BRG is
    now <a href="photos.html#brg-zoom2020">100% virtual</a> but is still
    making great progress on all of our reseach projects including a
    DARPA POSH CIFER 14nm tapeout, BRGTC3 TSMC 180nm tapeout, DARPA SDH
    Hammerblade Pytorch port, PyMTL3 release, and accelerators using
    in-situ processing-in-SRAM
  </li>

  <li>
    <span class="date">Feb 2020:</span> Facebook proposal to explore
    hardware/software co-design for deep learning recommender systems
    (with our collaborator Prof. Michael Taylor at the University of
    Washington) as part of the Systems for Machine Learning program is
    funded
  </li>

  <li>
    <span class="date">Feb 2020:</span> Lin Cheng presented our work
    on <a href="pdfs/cheng-type-freezing-slides-cgo2020.pdf">type
    freezing, a new technique to exploit attribtue type monomorphism in
    tracing JIT compilers,</a> at
    the <a href="https://cgo-conference.github.io/cgo2020">ACM/IEEE Int'l
    Symp. on Code Generation and Optimization</a> (CGO'20) in San Diego,
    CA
  </li>

  <li>
    <span class="date">Jan 2020:</span> Course website
    for <a href="http://www.csl.cornell.edu/courses/ece5745">ECE 5745
    Complex Digital ASIC Design</a> now online
  </li>

  <li>
    <span class="date">Jan 2020:</span> Attended the DARPA IDEA/POSH
    integration excercise in Salt Lake City, UT to collaboratively work
    on our Python-based on-chip network generator and RTL testing
    framework
  </li>

  <li>
    <span class="date">Jan 2020:</span> JUMP ADA Center seed proposals to
    explore using PyMTL to implement homomorphic encryption accelerators
    and integrating Spandex into the HammerBlade SoC are funded
  </li>

</ul>
</p>

<h3>2019</h3>

<p>
<ul class="medlist">

  <li>
    <span class="date">Dec 2019:</span> Cheng Tan is finishing his
    post-doc in the Batten Research Group and heading to be a
    Postdoctoral Associate at the Pacific Northwest National Laboratory
    &ndash; Congratulations!
  </li>

  <li>
    <span class="date">Nov 2019:</span> Cheng Tan presented our work
    on <a href="pdfs/tan-pyocn-slides-iccd2019.pdf">PyOCN, a unified
    framework for modeling, testing, and evaluating on-chip networks,</a>
    at the <a href="https://www.iccd-conf.com">37th IEEE Int'l Conf. on
    Computer Design</a> (ICCD'19) in Abu Dhabi, UAE
  </li>

  <li>
    <span class="date">Nov 2019:</span> Paper on evaluating the Celerity
    manycore (in collaboration with our colleagues at the University of
    Washington, UC San Diego, University of Michigan, and Cornell)
    accepted for publication in IEEE Solid-State Circuits Letters
  </li>

  <li>
    <span class="date">Oct 2019:</span> Paper
    on <a href="pdfs/cheng-type-freezing-cgo2020.pdf">type freezing, a
    new technique to exploit attribtue type monomorphism in tracing JIT
    compilers,</a> accepted to
    the <a href="https://cgo-conference.github.io/cgo2020">ACM/IEEE Int'l
    Symp. on Code Generation and Optimization</a> (CGO'20)
  </li>

  <li>
    <span class="date">Oct 2019:</span> Xiaoyu Yan received
    undergraduate research funding from
    the <a href="https://www.engineering.cornell.edu/research-and-faculty/undergraduate-research/student-grant-program">Cornell
    Engineering Learning Initiatives</a> to implement and evaluate
    techniques to integrate coarse-grain configurable arrays into
    manycore architectures
  </li>

  <li>
    <span class="date">Sep 2019:</span> Paper
    on <a href="pdfs/tan-pyocn-iccd2019.pdf">PyOCN, a unified framework
    for modeling, testing, and evaluating on-chip networks,<a> accepted
    to the <a href="https://www.iccd-conf.com">37th IEEE Int'l Conf. on
    Computer Design</a> (ICCD'19)
  </li>

  <li>
    <span class="date">Sep 2019:</span> Proposal to Xilinx for an
    unrestricted industrial gift to support our research is funded as
    part of the Xilinx University Program
  </li>

  <li>
    <span class="date">Sep 2019:</span> Presented our work on
    architectural specialization for dynamic parallel algorithms and work
    stealing at
    the <a href="https://developer.arm.com/research/summit">ARM Research
    Summit</a> in Austin, TX
  </li>

<!--
  <li>
    <span class="date">Sep 2019:</span> Christopher Torng successfully
    defended his doctoral thesis
    titled <a href="pdfs/torng-fgvfs-cuthesis2019.pdf">Software,
    Architecture, and VLSI Co-Design for Fine-Grain Voltage and Frequency
    Scaling"</a>. Chris is heading to be a Postdoctoral Associate at
    Stanford University &ndash; Congratulations!
  </li>
-->

  <li>
    <span class="date">Sep 2019:</span> Christopher Torng successfully
    defended his doctoral thesis titled Software, Architecture, and VLSI
    Co-Design for Fine-Grain Voltage and Frequency Scaling". Chris is
    heading to be a Postdoctoral Associate at Stanford University &ndash;
    Congratulations!
  </li>

  <li>
    <span class="date">Aug 2019:</span> Course website
    for <a href="http://www.csl.cornell.edu/courses/ece2400">ECE 2400 /
    ENGRD 2140 Computer Systems Programming</a> now online
  </li>

  <li>
    <span class="date">Jul 2019:</span> Attended the DARPA Electronics
    Research Initiative (ERI) summit in Detriot, MI to discuss on-going
    work within the DARPA SDH and POSH programs
  </li>

  <li>
    <span class="date">Jul 2019:</span> Presented our work on new
    processing-in-memory architectures that leverage novel
    spin-orbit-torque FET devices at the DEEP3M SRC nCORE review in
    Minneapolis, MN
  </li>

  <li>
    <span class="date">Jul 2019:</span> Article about our PyMTL project
    is featured on
    the <a href="https://research.cornell.edu/news-features/keeping-computer-hardware-fast-and-furious">Cornell
    University Research</a> website
  </li>

  <li>
    <span class="date">Jun 2019:</span> Visited Raytheon in Tucson, AZ
    (along with several other PIs from the ADA SRC JUMP center) to
    discuss our recent work on architectural specialization for dynamic
    parallel algorithms and work stealing
  </li>

  <li>
    <span class="date">Jun 2019:</span> Research group attended the 46th
    ACM/IEEE Int'l Symp. on Computer Architecture (ISCA'19) in Phoenix,
    AZ
  </li>

  <li>
    <span class="date">Jun 2019:</span>
    The <a href="https://sites.google.com/view/agile-and-open-hardware">SIGARCH
    Visioning Workshop on Agile and Open Hardware for Next-Generation
    Computing</a> at ISCA'19 was a great success with over 80
    participants, 11 talks, and excellent discussion
  </li>

  <li>
    <span class="date">Jun 2019:</span> The tutorial on
    the <a href="http://www.csl.cornell.edu/pymtl2019">new version of
    PyMTL
    </a> at ISCA'19 was a great success with over 40 participants,
    multiple presentations, and engaging hands-on activities
  </li>

  <li>
    <span class="date">May 2019:</span> Cameron Haire received
    undergraduate summer research funding through the ECE Early Career
    Research Scholars Program to develop new frameworks for testing and
    evaluating computer architecture test chips &ndash; Congratulations!
  </li>

  <li>
    <span class="date">May 2019:</span> Research group celebrated with a
    <a href="photos.html#brg-bbq2019">graduation barbecue</a>
  </li>

  <li>
    <span class="date">May 2019:</span> Jacob Glueck, Aaron Wisner,
    Hongyi Deng, and Yixiao Zhang completed their MEng design projects
    and graduated. Jacob is heading to Two Sigma, Aaron is heading to
    Google, Hongyi is heading to Huawei, and Yixiao is
    heading to oneZero Financial Systems &ndash; Congratulations!
  </li>

  <li>
    <span class="date">May 2019:</span> Presented our work on
    architectural specialization for dynamic parallel algorithms and work
    stealing at the ADA SRC JUMP center annual symposium in Ann Arbor, MI
  </li>

  <li>
    <span class="date">Apr 2019:</span> Paper on the Celerity manycore
    chip characterization (695 Giga RISCV inst/sec @ 1.4GHz; in
    collaboration with our colleagues at the University of Washington, UC
    San Diego, University of Michigan, and Cornell) accepted to
    the <a href="http://vlsisymposium.org">IEEE Symp. on VLSI Technology
    and Circuits</a> (VLSI'19)
  </li>

  <li>
    <span class="date">Apr 2019:</span> Co-organizing
    a <a href="http://www.csl.cornell.edu/pymtl2019">SIGARCH Visioning
    Workshop on Agile and Open Hardware for Next-Generation Computing</a>
    to be held in conjunction with
    the <a href="https://iscaconf.org/isca2019">46th ACM/IEEE Int'l Symp.
    on Computer Architecture</a> in Phoenix, AZ
  </li>

  <li>
    <span class="date">Apr 2019:</span> Co-organizing a tutorial
    on the <a href="http://www.csl.cornell.edu/pymtl2019">new version of PyMTL
    </a> to be held in conjunction with
    the <a href="https://iscaconf.org/isca2019">46th ACM/IEEE Int'l Symp.
    on Computer Architecture</a> in Phoenix, AZ
  </li>

  <li>
    <span class="date">Apr 2019:</span> Shunning Jiang and Khalid
    Al-Hawaj
    prepared a <a href="https://vod.video.cornell.edu/media/brg-pymtl-demo-2019/1_bjw69lta">demonstration
    video</a> of how PyMTL can be used not just to design chips but also
    to verify these chips when they come back from the foundry
  </li>

  <li>
    <span class="date">Mar 2019:</span> Research
    group's <a href="photos.html#brg1-bowling2019">bowling night</a> at
    the Helen Newman Bowling Center
  </li>

  <li>
    <span class="date">Jan 2019:</span> Berkin Ilbeyi successfully
    defended his doctoral thesis
    titled <a href="pdfs/ilbeyi-arch-jit-cuthesis2019.pdf">"Co-Optimizing
    Hardware Design and Meta-Tracing Just-in-Time Compilation"</a>.
    Berkin is heading to Google &ndash; Congratulations!
  </li>

  <li>
    <span class="date">Jan 2019:</span> Course website
    for <a href="http://www.csl.cornell.edu/courses/ece5745">ECE 5745
    Complex Digital ASIC Design</a> now online
  </li>

  <li>
    <span class="date">Jan 2019:</span> Attended the DARPA IDEA/POSH
    integration excercise in San Diego, CA to collaboratively work on our
    Python-based on-chip network generator and RTL testing framework
  </li>

  <li>
    <span class="date">Jan 2019:</span> Cheng Tan and Shady Agwa joined
    the Batten Research Group &ndash; Welcome!
  </li>

</ul>
</p>

<h3>2018</h3>

<p>
<ul class="medlist">

  <li>
    <span class="date">Dec 2018:</span> Article about Berkin Ilbeyi is
    featured on
    the <a href="https://research.cornell.edu/news-features/python-and-software-hardware-tango">Cornell
    University Research</a> website
  </li>

  <li>
    <span class="date">Nov 2018:</span> Invited to serve on the advisory
    board for
    the <a href="https://www.engineering.cornell.edu/MTEI">Cornell
    Engineering James McCormick Family Teaching Excellence Institute</a>
  </li>

  <li>
    <span class="date">Nov 2018:</span> Shunning Jiang presented our work
    on <a href="pdfs/jiang-pymtl-slides-woset2018.pdf">PyMTL as an
    open-source Python-based hardware generation, simulation, and
    verification framework</a> at
    the <a href="http://scale.engin.brown.edu/woset">First
    Workshop on Open-Source EDA Technology</a> (WOSET'18) in San Diego,
    CA
  </li>

  <li>
    <span class="date">Oct 2018:</span> Co-organized a hands-on activity
    with Philip Bedoukian for 20 freshmen to introduce them to computer
    engineering
    by <a href="https://cornell-brg.github.io/engrg1050-mini-lab">building
    an Internet-of-things motion-dector plus alarm system</a>
    (<a href="https://www.youtube.com/watch?v=IU9CGH4rbcI">video</a>) as
    part of the educational outreach initiatives funded through a
    National Science Foundation (NSF) research grant
  </li>

  <li>
    <span class="date">Oct 2018:</span> Presented our work on
    a <a href="pdfs/chen-parallelxl-slides-micro2018.pdf">new
    architectural framework for accelerating dynamic parallel algorithms
    on reconfigurable hardware</a> at
    the <a href="https://www.microarch.org/micro51">51st ACM/IEEE Int'l
    Symp. on Microarchitecture</a> (MICRO-51) in Fukuoka, Japan (it has
    been 14 years since the last time I presented at MICRO!)
  </li>

  <li>
    <span class="date">Oct 2018:</span> Christopher Torng presented our
    work on a <a href="pdfs/torng-brgtc2-slides-riscvday2018.pdf">new era
    of silicon protyping in computer architecture research</a> at
    the <a href="https://riscv.tokyo/2017/en/micro-51-fukuoka-oct-20-2018">RISC-V
    Day Workshop</a> in Fukuoka, Japan
  </li>

  <li>
    <span class="date">Oct 2018:</span> Attended the ADA SRC JUMP center
    meeting in Ann Arbor, MI
  </li>

  <li>
    <span class="date">Oct 2018:</span> Peitian Pan joined the Batten
    Research Group &ndash; Welcome!
  </li>

  <li>
    <span class="date">Oct 2018:</span> Co-organized a coding sprint with
    Princeton University for our DARPA POSH project including
    a <a href="misc/brg-pymtl-tutorial-princeton2018.pdf">PyMTL
    tutorial</a> and collaborative hacking on our on-chip network
    generator
  </li>

  <li>
    <span class="date">Sep 2018:</span> Paper
    on <a href="pdfs/jiang-pymtl-woset2018.pdf">PyMTL as an open-source
    Python-based hardware generation, simulation, and verification
    framework</a> accepted to
    the <a href="http://scale.engin.brown.edu/woset">First Workshop on
    Open-Source EDA Technology</a> (WOSET'18) to be held in conjunction
    with ICCAD-37
  </li>

  <li>
    <span class="date">Sep 2018:</span> Paper on our vision for
    a <a href="pdfs/torng-brgtc2-riscvday2018.pdf">new era of silicon
    protyping in computer architecture research</a> accepted to
    the <a href="https://riscv.tokyo/2017/en/micro-51-fukuoka-oct-20-2018">RISC-V
    Day Workshop</a> to be held in conjunction with MICRO-51
  </li>

  <li>
    <span class="date">Sep 2018:</span> Raghav Kumar received
    undergraduate research funding from
    the <a href="https://www.engineering.cornell.edu/research-and-faculty/undergraduate-research/student-grant-program">Cornell
    Engineering Learning Initiatives</a> to implement and evaluate
    parallel applications on task-centric architectures
  </li>

  <li>
    <span class="date">Sep 2018:</span> Christopher Torng selected to
    attend the inaugural <a href="http://risca.gatech.edu">Rising Stars
    in Computer Architecture Workshop</a> at Georgia Tech &ndash;
    Congratulations!
  </li>

  <li>
    <span class="date">Sep 2018:</span> Presented
    our <a href="pdfs/batten-osh-pymtl-celerity-spring2018.pdf">vision
    for a new era of open-source system-on-chip design</a>, using our
    work on PyMTL and Celerity as case studies, at the Computer Systems
    Laboratory Seminar Series
    (<a href="https://vod.video.cornell.edu/media/t/1_pj006l1h">video</a>)
  </li>

  <li>
    <span class="date">Sep 2018:</span> Presented vision for continuous
    reconfiguration of polymorphic hardware (with our collaborator Prof.
    Adrian Sampson) as part of the Computer Science Brown Bag Lunch
    Seminar Series
  </li>

  <li>
    <span class="date">Sep 2018:</span> Paper on
    a <a href="pdfs/chen-parallelxl-micro2018.pdf">new architectural
    framework for accelerating dynamic parallel algorithms on
    reconfigurable hardware</a> (in collaboration with Prof. Ed Suh and
    his students) accepted to
    the <a href="http://www.microarch.org/micro51">51st ACM/IEEE Int'l
    Symp. on Microarchitecture</a> (MICRO'18)
  </li>

  <li>
    <span class="date">Aug 2018:</span> Course website
    for <a href="http://www.csl.cornell.edu/courses/ece2400">ECE 2400 /
    ENGRD 2140 Computer Systems Programming</a> now online
  </li>

  <li>
    <span class="date">Aug 2018:</span> Yanghui Ou joined the Batten
    Research Group &ndash; Welcome!
  </li>

  <li>
    <span class="date">Aug 2018:</span> Research group kicked off the
    semester with a <a href="photos.html#brg-hike2018">beautiful summer
    hike</a> around Beebe Lake and through the F.R. Newman Arboretum
    ending at the Cornell Dairy Bar on Cornell's campus
  </li>

  <li>
    <span class="date">Aug 2018:</span> Article in the Cornell Chronicle
    about <a href="http://news.cornell.edu/stories/2018/08/creating-open-designs-complex-computer-chips-0">our
    group's work on open-source hardware</a>
  </li>

  <li>
    <span class="date">Aug 2018:</span> Article in Science
    about <a href="http://www.sciencemag.org/news/2018/07/beyond-silicon-15-billion-us-program-aims-spur-new-types-computer-chips">DARPA's
    new $15B electronics resurgence initiative</a> which includes our
    group's projects in the DARPA POSH and SDH programs and the ADA JUMP
    center
  </li>

  <li>
    <span class="date">Jul 2018:</span> Software and hardware
    infrastructure originally developed for
    <a href="http://www.csl.cornell.edu/curie2014">CURIE Academy 2014</a>
    adapted by Zhiru Zhang
    for <a href="http://news.cornell.edu/stories/2018/07/high-schoolers-learn-create-intelligent-robots">CATALYST
    Academy 2018</a> as part of the educational outreach initiatives
    funded through various National Science Foundation (NSF) grants
  </li>

  <li>
    <span class="date">Jul 2018:</span> Defense Advanced Research
    Projects Agency (DARPA) proposal to develop HammerBlade, a platform
    for continuous synthesis of polymorphic hardware and software (with
    our collaborators Prof. Zhiru Zhang and Adrian Sampson at Cornell
    University and Prof. Michael Taylor, Luis Ceze, and Mark Oskin at the
    University of Washington) is funded as part of the DARPA
    Software-Defined Hardware (SDH) program within the
    new <a href="https://www.darpa.mil/work-with-us/electronics-resurgence-initiative">Electronics
    Resurgence Initiative</a> (ERI)
  </li>

  <li>
    <span class="date">Jul 2018:</span> Semiconductor Research
    Corporation (SRC) proposal to explore architectures for accelerating
    streaming graph processing at the edge (with our collaborator Prof.
    Brandon Lucia at Carnegie Mellon University) is funded within
    the <a href="https://adacenter.org">Applications Driving
    Architectures</a> (ADA) center which is part of
    the <a href="https://www.src.org/program/jump">SRC Joint University
    Microelectronics Program</a> (JUMP)
  </li>

  <li>
    <span class="date">Jun 2018:</span> Shunning Jiang presented our work
    on <a href="pdfs/jiang-mamba-slides-dac2018.pdf">closing the
    performance gap in productive hardware development frameworks<a/> at
    the <a href="http://dac.com">55th ACM/IEEE Design Automation
    Conf.</a> (DAC'18) in San Francisco, CA
  </li>

  <li>
    <span class="date">Jun 2018:</span> Invited (along with Berkin Ilbeyi)
    to present our work on software/hardware co-design for dynamic
    programming languages at King's College London and the University of
    Cambridge, UK
  </li>

  <li>
    <span class="date">Jun 2018:</span> Defense Advanced Research
    Projects Agency (DARPA) proposal to develop open-source IP for
    cache-coherent interconnect and FPGA fabrics (with our collaborator
    Prof. David Wentzlaff at Princeton University) is funded as part of
    the DARPA Posh Open-Source Hardware (POSH) program within the new
    <a href="https://www.darpa.mil/work-with-us/electronics-resurgence-initiative">Electronics
    Resurgence Initiative</a> (ERI)
  </li>

  <li>
    <span class="date">Jun 2018:</span> Almost 20 alumni of the Batten
    Research Group gathered
    for <a href="photos.html#brg-alumni-paloalto2018">lunch in Palo Alto,
    CA</a> and for <a href="photos.html#brg-alumni-dinner2018">dinner in
    Boston, MA</a>
  </li>

  <li>
    <span class="date">Jun 2018:</span> Invited to attend the inaugural
    Google Accelerated Compute Research Summit in Mountain View, CA and
    discuss our <a href="pdfs/batten-pymtl-google2018.pdf">PyMTL
    framework</a>
  </li>

  <li>
    <span class="date">Jun 2018:</span> Tuan Ta
    presented <a href="pdfs/ta-gem5-riscv-slides-carrv2018.pdf">our
    contributions to the open-source gem5 computer architecture
    simulation framework to enable simulating multi-core RISC-V
    systems</a> at the <a href="https://carrv.github.io">2nd Workshop on
    Computer Architecture Research with RISC-V</a> (CARRV'18) in Los
    Angeles, CA
  </li>

  <li>
    <span class="date">May 2018:</span> Taped out BRGTC2, our second
    computer architecture test chip: a 1x1.25mm 6.7M-transistor chip in
    TSMC 28nm designed and implemented using our new PyMTL hardware
    modeling framework. The chip includes four RISC-V RV32IMAF cores
    which share a 32KB instruction cache, 32KB data cache, and
    single-precision floating point unit along with microarchitectural
    mechanisms to mitigate the performance impact of resource sharing.
    The chip also includes a fully synthesizable high-performance PLL
    originally designed for the DARPA CRAFT project by Ian Galton and
    Julian Puscar from UC San Diego. Project was led by Christopher Torng
    with contributions from Shunning Jiang (core RTL design,
    verification), Khalid Al-Hawaj (cache RTL design, verification), Ivan
    Bukreyev (PLL porting), Berkin Ilbeyi (Bloom filter and FPU design),
    Tuan Ta (CL simulation, arbiter RTL design), and Lin Cheng
    (microbenchmark development).
  </li>

  <li>
    <span class="date">May 2018:</span> Invited to present perspectives
    on <a href="pdfs/batten-specialization-clarehall2018.pdf">emerging
    highly specialized computing systems</a> for a broad audience at
    the <a href="https://www.clarehall.cam.ac.uk/events/clare-hall-colloquium-81">Clare
    Hall Colloquium</a> at the University of Cambridge
  </li>

  <li>
    <span class="date">May 2018:</span> Invited to present
    our <a href="pdfs/batten-osh-pymtl-celerity-spring2018.pdf">vision
    for a new era of open-source system-on-chip design</a>, using our
    work on PyMTL and Celerity as case studies, at
    the <a href="http://talks.cam.ac.uk/talk/index/104269">Computer
    Laboratory Wednesday Seminar Series</a> at the University of
    Cambridge
  </li>

  <li>
    <span class="date">May 2018:</span> Featured on
    the <a href="https://research.cornell.edu/research/re-imagining-computer-system-memories">Cornell
    Research site</a> for NSF Energy-Efficient Computing: from Devices to
    Architectures (E2CDA) project
  </li>

  <li>
    <span class="date">May 2018:</span> Paper on
    the <a href="pdfs/davidson-celerity-ieeemicro2018.pdf">Celerity
    system-on-chip architecture and design methodology</a> (in
    collaboration with our colleagues at the University of Washington, UC
    San Diego, University of Michigan, and Cornell) published in
    <a href="https://doi.org/10.1109/MM.2018.022071133">IEEE Micro</a>.
    Celerity was one of six systems selected out of HOTCHIPS'17 for
    inclusion in this issue, and it was the only academic chip!
  </li>

  <li>
    <span class="date">Apr 2018:</span> Christopher Torng presented our
    work
    on <a href="https://www.ece.cmu.edu/~calcm/doku.php?id=seminars:towards_rapid_chip_development_with_celerity_and_brgtc1">enabling
    rapid chip development</a>, using our recent Celerity and BRGTC1
    tapeouts as case studies, at the Computer Architecture Lab at
    Carnegie Mellon University
  </li>

  <li>
    <span class="date">Apr 2018:</span> Invited to present our recent
    work on <a href="pdfs/batten-lta-spring2018.pdf">intra-core loop-task
    accelerators for task-based parallel programs</a> for the Computer
    Architecture Group Seminar at the University of Cambridge
  </li>

  <li>
    <span class="date">Apr 2018:</span>
    Posted <a href="misc/postdoc-ad-sdh.html">architecture/PL
    postdoctoral researcher opportunity to explore continuous
    reconfiguration of polymorphic hardware</a> with Christopher Batten,
    Adrian Sampson, and Zhiru Zhang
  </li>

  <li>
    <span class="date">Apr 2018:</span> Posted
    <a href="misc/postdoc-ad-ocn.html">architecture/VLSI post-doctoral
    researcher opportunity related to a new project on flexible on-chip
    network generators for cache-coherent memory systems</a>
  </li>

  <li>
    <span class="date">Apr 2018:</span> Paper
    on <a href="pdfs/ta-gem5-riscv-carrv2018.pdf">our contributions to
    the open-source gem5 computer architecture simulation framework to
    enable simulating multi-core RISC-V systems</a> accepted to
    the <a href="https://carrv.github.io">2nd Workshop on Computer
    Architecture Research with RISC-V</a> (CARRV'18) to be held in
    conjunction with ISCA'18
  </li>

  <li>
    <span class="date">Mar 2018:</span> Shreesha Srinath successfully
    defended his doctoral thesis
    titled <a href="pdfs/srinath-lane-bsa-cuthesis2018.pdf">"Lane-based
    Hardware Specialization for Loop- and Fork-Join-Centric
    Parallelization and Scheduling Strategies"</a>. Shreesha is heading
    to Esperanto Technologies &ndash; Congratulations!
  </li>

  <li>
    <span class="date">Mar 2018:</span> Invited to present our recent
    work on <a href="pdfs/batten-lta-pymtl-spring2018.pdf">intra-core
    loop-task accelerators for task-based parallel programs and the PyMTL
    hardware modeling framework</a> at the ARM Research Lab in Cambridge,
    UK and the Computer Architecture Group Seminar at the University of
    Cambridge
  </li>

  <li>
    <span class="date">Feb 2018:</span> Paper
    on <a href="pdfs/jiang-mamba-dac2018.pdf">closing the performance gap
    in productive hardware development frameworks</a> (i.e., how to make
    PyMTL's pure-Python RTL simulation almost as fast as commercial RTL
    simulators) accepted to the <a href="http://dac.com">55th
    ACM/IEEE Design Automation Conf.</a> (DAC'18)
  </li>

  <li>
    <span class="date">Jan 2018:</span> Started sabbatical as
    a <a href="https://www.cl.cam.ac.uk">visiting scholar at the Computer
    Laboratory</a> at the University of Cambridge, UK and a
    <a href="https://www.clarehall.cam.ac.uk/visiting-and-research-fellows">visiting
    fellow at Clare Hall</a> also in Cambridge, UK
  </li>

</ul>
</p>

<h3>2017</h3>

<p>
<ul class="medlist">

  <li>
    <span class="date">Dec 2017:</span> Paper on
    implementing <a href="pdfs/bukreyev-dcs-tcasi2018.pdf">four
    monolithically integrated switched-capacitor DC-DC converters with
    dynamic capacitance sharing in 65-nm CMOS</a> (in collaboration with
    Prof. Alyssa Apsel and her students) published in
    the <a href="https://doi.org/10.1109/TCSI.2017.2767585">IEEE
    Transactions on Circuits and Systems I</a> (TCAS-I)
  </li>

  <li>
    <span class="date">Nov 2017:</span> Lin Cheng joined the Batten
    Research Group &ndash; Welcome!
  </li>

  <li>
    <span class="date">Nov 2017:</span> Received
    a second <a href="http://www.ece.cornell.edu/news/index.cfm?news_id=96245">Michael
    Tien '72 Excellence in Teaching Award</a> (highest award for teaching
    in the College of Engineering at Cornell University)
  </li>

  <li>
    <span class="date">Nov 2017:</span> Tuan Ta joined the Batten
    Research Group &ndash; Welcome!
  </li>

  <li>
    <span class="date">Oct 2017:</span> Research group alumni are
    contributing to Google's recent push into building full-custom
    hardware. Derek Lockhart, PhD'15, was a part of the team that
    developed
    Google's <a href="https://arstechnica.com/information-technology/2017/05/google-brings-45-teraflops-tensor-flow-processors-to-its-compute-cloud/">Cloud
    Tensor Processing Unit</a> for accelerating machine learning in the
    data center. Ji Kim, PhD'16, was a part of the team that developed
    Google's <a href="https://arstechnica.com/gadgets/2017/10/the-pixel-2-contains-a-custom-google-soc-the-pixel-visual-core">Pixel
    Visual Core System-on-Chip</a> for accelerating image processing in
    the Pixel 2 smartphone.
  </li>

  <li>
    <span class="date">Oct 2017:</span>
    <a href="photos.html#brg-micro2017">Research group</a>
    attended the 50th ACM/IEEE Int'l Symp. on Microarchitecture
    (MICRO'17) in Cambridge, MA
  </li>

  <li>
    <span class="date">Oct 2017:</span> Ji Kim and Shunning Jiang
    presented our work
    on <a href="https://youtu.be/ZW1Lmmdevg8">using intra-core
    loop-task accelerators to improve the productivity and performance of
    task-based parallel programs</a> at
    the <a href="http://www.microarch.org/micro50">50th ACM/IEEE Int'l
    Symp. on Microarchitecture</a> (MICRO'17) in Cambridge, MA
  </li>

  <li>
    <span class="date">Oct 2017:</span> Source code for the
    general-purpose, massively parallel, and specialization tiers in the
    Celerity system-on-chip is now available online
    at <a href="http://opencelerity.org">http://opencelerity.org</a>
  </li>

  <li>
    <span class="date">Oct 2017:</span> Christopher Torng along with Tutu
    Ajayi (Michigan) and Shaolin Xie (UCSD/UW) presented
    our <a href="pdfs/ajayi-celerity-slides-carrv2017.pdf">experiences
    using the RISC-V software and hardware ecosystem to design the
    Celerity system-on-chip</a> at
    the <a href="https://carrv.github.io/2017">First Workshop on Computer
    Architecture Research with RISC-V</a> (CARRV'17) in Cambridge, MA
  </li>

  <li>
    <span class="date">Oct 2017:</span> Berkin Ilbeyi presented our
    work on
    <a href="pdfs/ilbeyi-mtwc-slides-iiswc2017.pdf">cross-layer workload
    characterization of meta-tracing JIT VMs</a> at
    the <a href="http://www.iiswc.org/iiswc2017"> IEEE Int'l Symp. on
    Workload Characterization</a> (IISWC'17) in Seattle, WA
  </li>

  <li>
    <span class="date">Oct 2017:</span> Check
    out <a href="lab.html">photos of 471 Rhodes Hall</a>, the new home of
    the Batten Research Group and the Computer Systems Laboratory
  </li>

  <li>
    <span class="date">Oct 2017:</span> National Science Foundation (NSF)
    and Semiconductor Research Corporation (SRC) proposal
    to <a href="http://www.nsf.gov/awardsearch/showAward?AWD_ID=1740286">explore
    durable, energy-efficient pausable processing in polymorphic
    memory</a> (with a total of nine collaborators at Cornell spanning
    materials, devices, circuits, and systems) is funded as part of the
    <a href="https://www.nsf.gov/pubs/2017/nsf17531/nsf17531.htm">NSF/SRC
    Energy-Efficient Computing: from Devices to Architectures (E2CDA)</a>
    program
  </li>

  <li>
    <span class="date">Sep 2017:</span> Christopher Torng, Ritchie Zhao,
    and Khalid Al-Hawaj presented our work on the Celerity system-on-chip
    to the the <a href="http://orgsync.rso.cornell.edu/org/eds">Cornell
    Electron Devices Society</a> (EDS)
  </li>

  <li>
    <span class="date">Sep 2017:</span> Paper on our experiences using
    the <a href="pdfs/ajayi-celerity-carrv2017.pdf">RISC-V software and
    hardware ecosystem to design the Celerity system-on-chip</a> accepted
    to the <a href="https://carrv.github.io/2017">First Workshop on
    Computer Architecture Research with RISC-V</a> (CARRV'17) to be held
    in conjunction with MICRO'17
  </li>

  <li>
    <span class="date">Aug 2017:</span> Course website
    for <a href="http://www.csl.cornell.edu/courses/ece2400">ECE 2400 /
    ENGRD 2140 Computer Systems Programming</a> now online
  </li>

  <li>
    <span class="date">Aug 2017:</span> The Celerity system-on-chip is
    featured in
    an <a href="http://eetimes.com/document.asp?doc_id=1332192&page_number=10">EE
    Times article</a> on the
    the <a href="http://www.hotchips.org/archives/2010s/hc29">29th
    ACM/IEEE Symp. on High-Performance Chips </a>(HOTCHIPS'17) in
    Cupertino, CA
  </li>

  <li>
    <span class="date">Aug 2017:</span> Course website
    for <a href="http://www.csl.cornell.edu/courses/ece2400">ECE 2400
    Computer Systems Programming</a> now online
  </li>

  <li>
    <span class="date">Aug 2017:</span> Khalid Al-Hawaj along with Scott
    Davidson (UCSD) and Austin Rovinski (Michigan) presented our work on
    the <a href="pdfs/ajayi-celerity-slides-hotchips2017.pdf">Celerity
    system-on-chip</a> at the
    the <a href="http://www.hotchips.org/archives/2010s/hc29">29th
    ACM/IEEE Symp. on High-Performance Chips </a>(HOTCHIPS'17) in
    Cupertino, CA
  </li>

  <li>
    <span class="date">Aug 2017:</span> Paper
    on <a href="pdfs/kim-lta-micro2017.pdf">using intra-core loop-task
    accelerators to improve the productivity and performance of
    task-based parallel programs</a> accepted to
    the <a href="http://www.microarch.org/micro50">50th ACM/IEEE Int'l
    Symp. on Microarchitecture</a> (MICRO'17)
  </li>

  <li>
    <span class="date">Aug 2017:</span> Paper
    on <a href="pdfs/ilbeyi-mtwc-iiswc2017.pdf">cross-layer workload
    characterization of meta-tracing JIT VMs</a> accepted to
    the <a href="http://www.iiswc.org/iiswc2017"> IEEE Int'l Symp. on
    Workload Characterization</a> (IISWC'17)
  </li>

  <li>
    <span class="date">Aug 2017:</span> Participated in ECE information
    session to
    explain <a href="pdfs/batten-ece-info-session-fall2017.pdf"> why it is
    such an exciting time to study computer engineering</a>
  </li>

  <li>
    <span class="date">Jun 2017:</span>
    <a href="photos.html#brg-isca2017">Research group</a>
    attended the 44th ACM/IEEE Int'l Symp. on Computer Architecture
    (ISCA'17) in Toronto, Canada
  </li>

  <li>
    <span class="date">Jun 2017:</span> Invited to be
    a <a href="https://www.cl.cam.ac.uk">visiting scholar at the Computer
    Laboratory</a> at the University of Cambridge, UK and
    a <a href="https://www.clarehall.cam.ac.uk/visiting-and-research-fellows">visiting
    fellow at Clare Hall</a> also in Cambridge, UK during Spring/Summer
    of 2018
  </li>

  <li>
    <span class="date">May 2017:</span> Presentation on our Celerity
    system-on-chip (in collaboration with UCSD and University of
    Michigan) accepted to the <a href="https://www.hotchips.org">29th
    ACM/IEEE Symp. on High-Performance Chips </a>(HOTCHIPS'17)
  </li>

  <li>
    <span class="date">May 2017:</span> Ian Thompson, Mohammad Dohadwala,
    James Talmage, and Baturay Turkmen successfully completed their MEng
    design projects and graduated. Ian is heading to Green Hills
    Software, Mohammad is heading to Hyperloop, James is heading to
    Cavium, and Turkmen is heading to Intel &ndash; Congratulations!
  </li>

  <li>
    <span class="date">May 2017:</span> Taped out the Celerity
    system-on-chip: a 5x5mm 385M-transistor chip in TSMC 16nm designed
    and implemented by a large team of over 20 students and faculty from
    UC San Diego, University of Michigan, and Cornell as part of
    the <a href="http://www.darpa.mil/program/circuit-realization-at-faster-timescales">DARPA
    Circuit Realization At Faster Timescales</a> (CRAFT) program. The
    chip includes a fully synthesizable PLL, digital LDO, five modified
    Chisel-generated RISC-V Rocket cores, a 496-core RISC-V tiled
    manycore processor, tightly integrated Rocket-to-manycore
    communication channels, complex HLS-generated BNN (binarized neural
    network) accelerator, manycore-to-BNN high-speed links, sleep-mode
    10-core manycore, top-level bus interconnect, high-speed
    source-synchronous off-chip I/O, and a custom flip-chip package.
    Cornell led the Rocket+BNN accelerator logical/physical design and
    also made key contributions to the top-level logical/physical
    integration and design/verification methodology.
  </li>

  <li>
    <span class="date">May 2017:</span> Gave guest lecture in ENGRI 1210
    The Computing Technology Inside Your Smartphone
    on <a href="misc/batten-comparch-design-engri1210.pdf">Recent Trends
    and Applications in Computer Engineering</a>
  </li>

  <li>
    <span class="date">May 2017:</span> Research group celebrated with our
    <a href="photos.html#brg-bbq2017">end-of-the-semester
    barbecue</a>
  </li>

  <li>
    <span class="date">Mar 2017:</span> Research group moved to the new
    home of the <a href="https://www.csl.cornell.edu">Computer Systems
    Laboratory</a>
    in <a href="https://www.csl.cornell.edu/facilities">471 Rhodes
    Hall</a>. The space was designed
    by <a href="http://www.levenbetts.com">LEVENBETTS</a>, a leading
    architecture firm from NYC, to facilitate a sense of community,
    encourage collaboration, support healthy living, and balance the
    multi-dimensional aspect of academia. The space includes new Ph.D.
    offices, lounge space, breakout rooms, and a state-of-the-art
    hardware prototyping research lab.
  </li>

  <li>
    <span class="date">Jan 2017:</span> Ji Kim wins
    the <a href="http://www.ece.cornell.edu/news/index.cfm?news_id=95713">ECE
    Outstanding Ph.D. Thesis Award</a> for his thesis titled
    <a href="pdfs/kim-lta-cuthesis2016.pdf">"Software/Hardware Co-Design
    to Improve Productivity, Portability, and Performance of Loop-Task
    Parallel Applications"</a> &ndash; Congratulations!
  </li>

  <li>
    <span class="date">Jan 2017:</span> Course website
    for <a href="http://www.csl.cornell.edu/courses/ece5745">ECE 5745
    Complex Digital ASIC Design</a> now online
  </li>

</ul>
</p>

<h3>2016</h3>

<p>
<ul class="medlist">

  <li>
    <span class="date">Nov 2016:</span> Paper on dynamic hazard
     resolution for pipelining irregular loops in high-level synthesis
     (in collaboration with Prof. Zhiru Zhang and his students) accepted
     to the <a href="http://www.isfpga.org">25th ACM ACM Int'l Symp. on
     Field Symposium on Field-Programmable Gate Arrays</a> (FPGA'17)
  </li>

  <li>
    <span class="date">Nov 2016:</span> Invited to serve on the program
    committees for
    the <a href="https://sites.google.com/site/ieeemicro/call-for-papers/top-picks-2017---call-for-papers">IEEE
    Micro Top Picks special issue</a>,
    the <a href="http://isca17.ece.utoronto.ca">44th ACM/IEEE
    Int'l Symp. on Computer Architecture</a> (ISCA'17), and the
    <a href="http://sc17.supercomputing.org/">ACM/IEEE Conf. on High-Perf
    Comp, Networking, Storage, and Analysis</a> (SC'17)
  </li>

  <li>
    <span class="date">Nov 2016:</span> Gave guest lecture in ECE 3400
    Electrical and Computer Engineering Practice and Design
    on <a href="misc/batten-comparch-design-ece3400.pdf">Design
    Principles and Methodologies in Computer Architecture</a>
  </li>

  <li>
    <span class="date">Nov 2016:</span> Promoted to the rank
    of <a href="http://www.ece.cornell.edu/news/index.cfm?news_id=95572">Associate
    Professor with indefinite tenure</a> by the Cornell University Board
    of Trustees
  </li>

  <li>
    <span class="date">Sep 2016:</span> Attended the
    inaugural <a href="https://developer.arm.com/research/summit">ARM
    Research Summit</a> in Cambridge, UK
  </li>

  <li>
    <span class="date">Sep
    2016:</span> <a href="https://www.software.ac.uk/fellows/sarah-mount">Sarah
    Mount</a> from The University of Wolverhampton presents her work on
    extending our <a href="https://github.com/cornell-brg/pydgin">Pydgin
    framework</a> to build
    a <a href="https://www.youtube.com/watch?v=XxUIFW-KvAU">fast
    instruction set simulator for the Adapteva Epiphany instruction
    set</a> at PyCon UK 2016 in Cardiff, UK
  </li>

  <li>
    <span class="date">Aug 2016:</span> Ji Kim successfully defended his
    doctoral thesis
    titled <a href="pdfs/kim-lta-cuthesis2016.pdf">"Software/Hardware
    Co-Design to Improve Productivity, Portability, and Performance of
    Loop-Task Parallel Applications"</a>. Ji is heading to Google &ndash;
    Congratulations!
  </li>

  <li>
    <span class="date">Aug 2016:</span> Course website
    for <a href="http://www.csl.cornell.edu/courses/2016f/ece4750">ECE
    4750 Computer Architecture</a> now online
  </li>

  <li>
    <span class="date">Aug 2016:</span> Christopher Torng presented a
    student poster on
    our <a href="pdfs/torng-brgtc1-hotchips2016.pdf">experiences using a
    novel Python-based hardware modeling framework for computer
    architecture test chips</a> at the
    <a href="http://www.hotchips.org">28th ACM/IEEE Symp. on
    High-Performance Chips </a>(HOTCHIPS'16)
  </li>

  <li>
    <span class="date">Jun 2016:</span> Christopher Torng presented our
    work on
    <a href="pdfs/torng-aaws-slides-isca2016.pdf">asymmetry-aware
    work-stealing runtimes</a> at
    the <a href="http://isca2016.eecs.umich.edu">43rd ACM/IEEE Int'l
    Symp. on Computer Architecture</a> (ISCA'16) in Seoul, South Korea
  </li>

  <li>
    <span class="date">Jun 2016:</span> Defense Advanced Research
    Projects Agency (DARPA) proposal to develop a synthesis methodology
    for accelerator-centric SOCs and toolflows (with our collaborator
    Prof. Zhiru Zhang and many others from UCSD, UCLA, and Michigan) is
    funded as part of the
    <a href="http://www.darpa.mil/program/circuit-realization-at-faster-timescales">DARPA
    Circuit Realization At Faster Timescales</a> (CRAFT) program
  </li>

  <li>
    <span class="date">Jun 2016:</span> Berkin Ilbeyi attends
    the <a href="http://soft-dev.org/events/vmss16">Virtual Machines
    Summer School</a> (VMSS) at the Cumberland Lodge, UK to learn more
    about JIT compilation for dynamic programming languages
  </li>

  <li>
    <span class="date">May 2016:</span> Wei Geng, Jason Setter, Taylor
    Pritchard, Nagaraj Murali, and Bharath Sudheendra successfully
    completed their MEng design projects and graduated. Wei and Taylor
    are heading to IBM, Jason is heading to Oracle, Nagaraj is heading to
    NVIDIA, and Bharath is heading to Intel &ndash; Congratulations!
  </li>

  <li>
    <span class="date">May 2016:</span> Research group celebrated with our
    <a href="photos.html#brg-bbq2016">end-of-the-semester
    barbecue</a>
  </li>

  <li>
    <span class="date">Apr 2016:</span> Berkin Ilbeyi presented our work on
    <a href="pdfs/ilbeyi-pydginff-slides-ispass2016.pdf">JIT-assisted
    fast-forward embedding and instrumentation to enable fast, accurate,
    and agile simulation</a> at
    the <a href="http://www.ispass.org/ispass2016">IEEE Int'l Symp. on
    Performance Analysis of Systems and Software</a> (ISPASS'16) in
    Uppsala, Sweden
  </li>

  <li>
    <span class="date">Apr 2016:</span> Received the 2016 Ruth and Joel
    Spira Award for Excellence in Teaching in the School of Electrical
    and Computer Engineering
  </li>

  <li>
    <span class="date">Apr 2016:</span> Presented work on
    <a href="pdfs/batten-pyarch-csbrownbag2016.pdf">python frameworks for
    highly productive computer architecture research</a> as part of the
    Computer Science Brown Bag Lunch Seminar Series
  </li>

  <li>
    <span class="date">Apr 2016:</span> Taped out BRGTC1, our
    first <a href="research/asic-chip-annotated-lg.png">computer
    architecture test chip</a>: a 2x2mm 1.3M-transistor chip in IBM 130nm
    designed and implemented using our new PyMTL hardware modeling
    framework. The chip includes a simple pipelined 32-bit RISC
    processor, custom LVDS clock receiver, 16KB of on-chip SRAM, and
    application-specific accelerators generated using commercial C-to-RTL
    high-level synthesis tools. Project was led by Christopher Torng and
    Moyang Wang with contributions from Bharath Sudheendra &amp; Nagaraj
    Murali (physical design), Suren Jayasuriya &amp; Robin Ying
    (full-custom design), Shreesha Srinath (accelerator design), and
    Taylor Pritchard (FPGA emulation).
  </li>

  <li>
    <span class="date">Apr 2016:</span> Gave guest lecture in ECE 3400
    Electrical and Computer Engineering Practice and Design
    on <a href="misc/batten-comparch-design-ece3400.pdf">Design
    Principles and Methodologies in Computer Architecture</a>
  </li>

  <li>
    <span class="date">Mar 2016:</span> Paper
    on <a href="pdfs/torng-aaws-isca2016.pdf">asymmetry-aware
    work-stealing runtimes</a> accepted to
    the <a href="http://isca2016.eecs.umich.edu">43rd ACM/IEEE Int'l
    Symp. on Computer Architecture</a> (ISCA'16)
  </li>

  <li>
    <span class="date">Feb/Mar 2016:</span> Invited to present our recent
    work on <a href="pdfs/batten-xloops-pyarch-spring2016.pdf">explicit
    loop specialization and the PyMTL/Pydgin hardware modeling
    frameworks</a> at Carnegie Mellon University, the University of
    Pittsburgh, Georgia Institute of Technology, and Princeton University
  </li>

  <li>
    <span class="date">Feb 2016:</span> Paper
    on <a href="pdfs/ilbeyi-pydginff-ispass2016.pdf">JIT-assisted
    fast-forward embedding and instrumentation to enable fast, accurate,
    and agile simulation</a> accepted to
    the <a href="http://www.ispass.org/ispass2016">IEEE Int'l Symp. on
    Performance Analysis of Systems and Software</a> (ISPASS'16)
  </li>

  <li>
    <span class="date">Feb 2016:</span> Photos and status update on our
    recent <a href="research/prototype-images.html">FPGA and ASIC
    prototyping efforts</a> posted online
  </li>

  <li>
    <span class="date">Feb 2016:</span> Paper
     on <a href="pdfs/zhao-hls-dstruct-dac2016.pdf">improving high-level
     synthesis by decoupling data-structure instantiation</a> (in
     collaboration with Prof. Zhiru Zhang and his students) accepted
     to the <a href="http://dac.com">53rd ACM/IEEE Design Automation
     Conf.</a> (DAC'16)
  </li>

  <li>
    <span class="date">Jan 2016:</span> Berkin Ilbeyi prepared an
    <a href="pdfs/ilbeyi-pydgin-riscv2016.pdf">extended abstract</a>
    about his talk at the 3rd RISC-V Workshop
  </li>

  <li>
    <span class="date">Jan 2016:</span> Course website
    for <a href="http://www.csl.cornell.edu/courses/ece5745">ECE 5745
    Complex Digital ASIC Design</a> now online
  </li>

  <li>
    <span class="date">Jan 2016:</span> Berkin Ilbeyi presented our work
    on our <a href="pdfs/ilbeyi-pydgin-slides-riscv2016.pdf">adding RISC-V
    support to Pydgin</a> at
    the <a href="http://riscv.org/workshop-jan2016.html">3rd RISC-V
    Workshop</a> in Redwood Shores, CA
  </li>

</ul>
</p>

<h3>2015</h3>

<p>
<ul class="medlist">

  <li>
    <span class="date">Dec 2015:</span> Khalid Al-Hawaj joined the Batten
    Research Group &ndash; Welcome!
  </li>

  <li>
    <span class="date">Nov 2015:</span> Featured on
    new <a href="https://research.cornell.edu/research/exploiting-amorphous-data-parallelism">Cornell
    Research site</a> for AFOSR award, and
    on <a href="http://www.ece.cornell.edu/news/index.cfm?news_id=94164">ECE
    site</a> for Cornell Engineering Research Excellence Award
  </li>

  <li>
    <span class="date">Nov 2015:</span> Received a Cornell Engineering
    Research Excellence Award (one of seven awardees selected from
    all engineering faculty based on recent research contributions)
  </li>

  <li>
    <span class="date">Oct 2015:</span> Shunning Jiang joined the Batten
    Research Group &ndash; Welcome!
  </li>

  <li>
    <span class="date">Oct 2015:</span> Invited to present our recent
    work on <a href="pdfs/batten-xloops-pyarch-spring2016.pdf">explicit
    loop specialization and the PyMTL/Pydgin hardware modeling
    frameworks</a> at the University of Illinois Urbana&ndash;Champaign
    and the University of Wisconsin&ndash;Madison
  </li>

  <li>
    <span class="date">Oct 2015:</span> Presented preliminary work
    on <a href="pdfs/batten-awsteal-iap2015.pdf">asymmetry-aware
    work-stealing runtimes</a> at
    the <a href="http://www.industry-academia.org/event-cornell-workshop-2015.html">Industry-Academia
    Partnership Workshop on the Future of Cloud Computing</a>
  </li>

  <li>
    <span class="date">Sep 2015:</span> Invited to serve on the program
    committees for the <a href="http://hpca22.site.ac.upc.edu">22nd IEEE
    Symp. on High-Performance Computer Architecture</a> (HPCA'16) and the
    <a href="http://sc16.supercomputing.org/">ACM/IEEE Conf. on High-Perf
    Comp, Networking, Storage, and Analysis</a> (SC'16)
  </li>

  <li>
    <span class="date">Sep 2015:</span> Articles about AFOSR Young
    Investigator Program award on
    the <a href="http://www.ece.cornell.edu/news/index.cfm?news_id=93824">ECE
    website</a> and
    the <a href="http://www.news.cornell.edu/stories/2015/06/air-force-awards-grants-two-cornell-faculty-members">Cornell
    Chronicle</a>
  </li>

  <li>
    <span class="date">Aug 2015:</span> Course website
    for <a href="http://www.csl.cornell.edu/courses/2016f/ece4750">ECE
    4750 Computer Architecture</a> now online
  </li>

  <li>
    <span class="date">Jul 2015:</span> Derek Lockhart successfully
    defended his doctoral thesis
    titled <a href="pdfs/lockhart-pymtl-pydgin-cuthesis2015.pdf">"Constructing
    Vertically Integrated Hardware Design Methodologies using Embedded
    Domain-Specific Languages and Just-in-Time Optimization"</a>. Derek
    is heading to Google &ndash; Congratulations!
  </li>

  <li>
    <span class="date">Jul 2015:</span> National Science Foundation (NSF)
    proposal
    to <a href="http://www.nsf.gov/awardsearch/showAward?AWD_ID=1527065">
    explore closing the productivity/performance gap with just-in-time
    configuration of meta-trace accelerators</a> is funded
  </li>

  <li>
    <span class="date">Jul 2015:</span> National Science Foundation (NSF)
    proposal
    to <a href="http://www.nsf.gov/awardsearch/showAward?AWD_ID=1512937">develop
    a unified framework for vertically integrated computer architecture
    research</a> (with our collaborator Prof. Zhiru Zhang) is funded
  </li>

  <li>
    <span class="date">Jun 2015:</span>
    The <a href="http://www.csl.cornell.edu/warp2015">6th Workshop on
    Architectural Research Prototyping</a> (WARP) at ISCA'15 was a great
    success with over 60 participants, 11 talks, and excellent discussion
  </li>

  <li>
    <span class="date">Jun 2015:</span> The tutorial
    on <a href="http://www.csl.cornell.edu/pymtl2015">python frameworks
    for highly productive computer architecture research</a>
    (PyMTL/Pydgin) at ISCA'15 was a great success with over 30
    participants, multiple presentations, and engaging hands-on
    activities
  </li>

  <li>
    <span class="date">Jun 2015:</span> Participated on a panel
    discussing
    <a href="pdfs/batten-panel-xceltut2015.pdf">accelerator-centric
    architectures</a> as part of the tutorial
    on <a href="http://accelerator.eecs.harvard.edu/isca15tutorial">Rapid
    Exploration of Accelerator-rich Architectures: Automation from
    Concept to Prototyping</a> at ISCA'15
  </li>

  <li>
    <span class="date">May 2015:</span> Received
    an <a href="http://www.wpafb.af.mil/news/story.asp?id=123436763">Air
    Force Office of Scientific Research (AFOSR) Young Investigator
    Program</a> award to explore exploiting amorphous data parallelism
    through software and architecture co-design
  </li>

  <li>
    <span class="date">May 2015:</span> Participated on a panel sponsored
    by
    the <a href="https://www.engineering.cornell.edu/academics/teaching/teaching_excellence">Cornell
    Engineering Teaching Excellence Institute</a> where various faculty
    discussed how to prepare compelling NSF CAREER educational outreach
    plans
  </li>

  <li>
    <span class="date">May 2015:</span> Alvin Wijaya, Scott McKenzie,
    Kevin Lin, Andrew Chien, Asha Ganesan, and Kai Wang successfully
    completed their MEng design projects and graduated. Alvin is heading
    to NVIDIA, Scott is heading to Cavium, Kevin and Andrew are heading
    to Intel, Asha is heading to Analog Devices, and Kai is heading to
    Arista Networks &ndash; Congratulations!
  </li>

  <li>
    <span class="date">May 2015:</span> Research group celebrated with our
    <a href="photos.html#brg-bbq2015">end-of-the-semester
    barbecue</a>
  </li>

  <li>
    <span class="date">May 2015:</span> Advance program posted for
    the <a href="http://www.csl.cornell.edu/warp2015">6th Workshop on
    Architectural Research Prototyping</a> (WARP) to be held in
    conjunction with
    the <a href="http://www.ece.cmu.edu/calcm/isca2015">42rd ACM/IEEE
    Int'l Symp. on Computer Architecture</a> in Portland, OR
  </li>

  <li>
    <span class="date">Apr 2015:</span> Gave guest lecture in ECE 3400
    Electrical and Computer Engineering Practice and Design
    on <a href="misc/batten-comparch-design-ece3400.pdf">Design
    Principles and Methodologies in Computer Architecture</a>
  </li>

  <li>
    <span class="date">Apr 2015:</span> Invited to present our recent
    work on <a href="pdfs/batten-xloops-pymtl-ibm2015.pdf">explicit loop
    specialization and the PyMTL hardware modeling framework</a> at the
    IBM T.J. Watson Research Center in Yorktown Heights, NY
  </li>

  <li>
    <span class="date">Mar 2015:</span> Co-organizing
    the <a href="http://www.csl.cornell.edu/warp2015">6th Workshop on
    Architectural Research Prototyping</a> (WARP) to be held in
    conjunction with
    the <a href="http://www.ece.cmu.edu/calcm/isca2015">42rd ACM/IEEE
    Int'l Symp. on Computer Architecture</a> in Portland, OR
  </li>

  <li>
    <span class="date">Mar 2015:</span> Co-organizing a tutorial
    on <a href="http://www.csl.cornell.edu/pymtl2015"> python frameworks
    for highly productive computer architecture research</a>
    (PyMTL/Pydgin) to be held in conjunction with
    the <a href="http://www.ece.cmu.edu/calcm/isca2015">42rd ACM/IEEE
    Int'l Symp. on Computer Architecture</a> in Portland, OR
  </li>

  <li>
    <span class="date">Mar 2015:</span> Alpha version
    of <a href="https://github.com/cornell-brg/pydgin">Pydgin</a>, a
    Python-based framework for generating fast instrution-set simulators,
    is released on GitHub
  </li>

  <li>
    <span class="date">Mar 2015:</span> Derek Lockhart and Berkin Ilbeyi
    contributed a guest PyPy blog post
    on <a href="http://morepypy.blogspot.com/2015/03/pydgin-using-rpython-to-generate-fast.html">using
    RPython to generate fast instruction-set simulators</a>
  </li>

  <li>
    <span class="date">Feb 2015:</span> Invited to serve on the advisory
    board for the <a href="http://cte.cornell.edu">Cornell Center for
    Teaching Excellence</a>
  </li>

  <li>
    <span class="date">Feb 2015:</span> Derek Lockhart presented our work
    on
    s <a href="pdfs/lockhart-pydgin-slides-ispass2015.pdf">Python-based
    framework for generating fast instrution-set simulators</a> at
    the <a href="http://www.ispass.org/ispass2015">IEEE Int'l Symp. on
    Performance Analysis of Systems and Software</a> (ISPASS'15) in
    Philadelphia, PA
  </li>

  <li>
    <span class="date">Jan 2015:</span> Course website
    for <a href="http://www.csl.cornell.edu/courses/ece5745">ECE 5745
    Complex Digital ASIC Design</a> now online
  </li>

</ul>
</p>

<h3>2014</h3>

<p>
<ul class="medlist">

  <li>
    <span class="date">Dec 2014:</span> Alpha version
    of <a href="https://github.com/cornell-brg/pymtl">PyMTL</a>, a
    Python-based unified framework for vertically integrated computer
    architecture research, is released on GitHub
  </li>

  <li>
    <span class="date">Dec 2014:</span> Paper
    on <a href="pdfs/lockhart-pydgin-ispass2015.pdf">generating fast
    instruction set simulators from simple architecture descriptions with
    meta-tracing JIT compilers</a> accepted to
    the <a href="http://www.ispass.org/ispass2015">IEEE Int'l Symp. on
    Performance Analysis of Systems and Software</a> (ISPASS'15)
  </li>

  <li>
    <span class="date">Dec 2014:</span>
    <a href="photos.html#brg-micro2014">Derek Lockhart, Ji Kim, Shreesha
    Srinath, and Christopher Torng</a> presented four papers at
    the <a href="http://www.microarch.org/micro47">47th ACM/IEEE Int'l
    Symp. on Microarchitecture</a> (MICRO'14) in Cambridge, UK
  </li>

  <li>
    <span class="date">Nov 2014:</span> Featured
    in <a href="http://www.ece.cornell.edu/ece/news/spotlights.cfm?s_id=502">faculty
    spotlight</a> on the School of Electrical and Computer Engineering
    website
  </li>

  <li>
    <span class="date">Nov 2014:</span> Invited to serve on the program
    committee for the <a href="http://www.ece.cmu.edu/calcm/isca2015">42nd
    ACM/IEEE Int'l Symp. on Computer Architecture</a> (ISCA'15)
  </li>

  <li>
    <span class="date">Oct 2014:</span> Presented research on
    <a href="pdfs/batten-xloops-afrl2014.pdf">architectural
    specialization for inter-iteration loop dependence patterns</a> at a
    joint workshop for circuit and systems researchers from Cornell and
    the Air Force Research Laboratory at Rome, NY
  </li>

  <li>
    <span class="date">Oct 2014:</span> Moyang Wang joined the Batten
    Research Group &ndash; Welcome!
  </li>

  <li>
    <span class="date">Oct 2014:</span> Research group has four papers
    accepted to MICRO 2014 which represents almost 8% of the total number
    of papers accepted this year to one of the premier conferences in
    computer architecture
  </li>

  <li>
    <span class="date">Oct 2014:</span> Paper
    on <a href="pdfs/srinath-xloops-micro2014.pdf">architectural
    specialization for inter-iteration loop dependence patterns</a>
    accepted to the <a href="http://www.microarch.org/micro47">47th
    ACM/IEEE Int'l Symp. on Microarchitecture</a> (MICRO'14)
  </li>

  <li>
    <span class="date">Oct 2014:</span> Paper
    on <a href="pdfs/kim-gpgpu-hwwl-micro2014.pdf">accelerating irregular
    algorithms on GPGPUs using fine-grain hardware worklists</a> accepted
    to the <a href="http://www.microarch.org/micro47">47th ACM/IEEE Int'l
    Symp. on Microarchitecture</a> (MICRO'14)
  </li>

  <li>
    <span class="date">Oct 2014:</span> Paper
    on <a href="pdfs/godycki-rpdn-micro2014.pdf">enabling realistic
    fine-grain voltage scaling with reconfigurable power distribution
    networks</a> accepted to
    the <a href="http://www.microarch.org/micro47">47th ACM/IEEE Int'l
    Symp. on Microarchitecture</a> (MICRO'14)
  </li>

  <li>
    <span class="date">Oct 2014:</span> Paper on
    our <a href="pdfs/lockhart-pymtl-micro2014.pdf">Python-based unified
    framework for vertically integrated computer architecture
    research</a> accepted to
    the <a href="http://www.microarch.org/micro47">47th ACM/IEEE Int'l
    Symp. on Microarchitecture</a> (MICRO'14)
  </li>

  <li>
    <span class="date">Sep 2014:</span> Extended abstract on
    using <a href="pdfs/srinath-xloops-hcp2014.pdf">explicit loop
    specialization</a> accepted as a poster for the <a class="ref"
    href="http://iccad.com/2014/event_details?id=176-54">Workshop on
    Heterogeneous Computing Platforms</a> (HCP) held in conjunction with
    ICCAD'14
  </li>

  <li>
    <span class="date">Sep
    2014:</span> <a href="http://www.csl.cornell.edu/curie2014">CURIE
    Academy 2014 website</a> updated with photos, videos, lab materials,
    and project descriptions; take a look at the
    new <a href="http://youtu.be/0adQwPQUQAE">CURIE Academy 2014
    video</a> for an overview of the week-long design experience
  </li>

  <li>
    <span class="date">Aug 2014:</span> Course website
    for <a href="http://www.csl.cornell.edu/courses/2016f/ece4750">ECE
    4750 Computer Architecture</a> now online
  </li>

  <li>
    <span class="date">Aug 2014:</span> Articles about the CURIE Academy
    on
    the <a href="http://www.ece.cornell.edu/news/index.cfm?news_id=66115">ECE
    website</a>
    and <a href="http://www.engineering.cornell.edu/about/spotlight.cfm?s_id=455&page=1">College
    website</a>
  </li>

  <li>
    <span class="date">Jul 2014:</span> Directed the week-long design
    experience for CURIE Academy 2014
    entitled <a href="http://www.csl.cornell.edu/curie2014">"Exploring an
    Internet of Things"</a> as part of the educational outreach
    initiatives funded through National Science Foundation (NSF) CAREER
    grant
  </li>

  <li>
    <span class="date">Jun 2014:</span> Research group attended the 41st
    ACM/IEEE Int'l Symp. on Computer Architecture (ISCA'14) in
    Minneapolis, MN
  </li>

  <li>
    <span class="date">May 2014:</span> Visited the Air Force Research
    Laboratory (AFRL) at Wright-Patterson Air Force Base in Dayton, OH to
    learn more about various AFRL research programs
  </li>

  <li>
    <span class="date">May 2014:</span> Ackerley Tng successfully
    completed his MEng design project and graduated. Ackerley is heading
    to the Centre for Strategic Infocomm Technologies in Singapore
    &ndash; Congratulations!
  </li>

  <li>
    <span class="date">May 2014:</span> Gave guest lecture in ECE 3400
    Electrical and Computer Engineering Practice and Design
    on <a href="misc/batten-comparch-design-ece3400.pdf">Design
    Principles and Methodologies in Computer Architecture</a>
  </li>

  <li>
    <span class="date">Apr 2014:</span> Einar Veizaga presented a poster
    on <a href="misc/veizaga-poster-curb2014.jpg">application-level
    energy characterization for embedded processors</a> at the Cornell
    Undergraduate Research Board's Annual Spring Forum
  </li>

  <li>
    <span class="date">Apr 2014:</span> Christopher Torng received an
    honorable mention from the <a href="http://www.nsfgrfp.org">National
    Science Foundation Graduate Research Fellowship Program</a>
  </li>

  <li>
    <span class="date">Jan 2014:</span> Extended abstract on
    using <a href="pdfs/lockhart-hgls-reproduce2014.pdf">hardware
    generation languages as a foundation for credible, reproducible, and
    productive research methodologies</a> accepted to the Workshop on
    Reproducible Research Methodologies to be held in conjunction with
    HPCA'14
  </li>

</ul>
</p>

<h3>2013</h3>

<p>
<ul class="medlist">

  <li>
    <span class="date">Dec 2013:</span> Aadeetya Shreedhar, Alexander
    Wang, and Edgar Munoz successfully completed their MEng design
    projects and graduated. Aadeetya and Edgar are heading to Cavium and
    Alexander is heading to Intel &ndash; Congratulations!
  </li>

  <li>
    <span class="date">Dec 2013:</span> Invited to serve on the program
    committee for
    the <a href="http://www.ece.neu.edu/groups/nucar/GPGPU/GPGPU7">7th
    Workshop on General-Purpose Processing Using GPUs</a> (GPGPU'14)
  </li>

  <li>
    <span class="date">Oct 2013:</span> Participated on a panel
    discussing whether
    an <a href="pdfs/batten-cloud-computing-panel-iap2013.pdf">Exascale
    data center at less than 10MW is possible by 2020</a> as part of
    the <a href="http://www.industry-academia.org/event-cornell-workshop.html">Industry-Academia
    Partnership Workshop on Data Center and Cloud</a>
  </li>

  <li>
    <span class="date">Sep 2013:</span> Received
    the <a href="http://www.engineering.cornell.edu/academics/teaching/awards/2013">Michael
    Tien '72 Excellence in Teaching Award</a> (highest award for teaching
    in the College of Engineering at Cornell University)
  </li>

  <li>
    <span class="date">Sep 2013:</span> Received
    the <a href="http://www.engineering.cornell.edu/academics/teaching/awards/2013">James
    M. and Marsha D. McCormick Award for Outstanding Advising of
    First-Year Engineering Students</a> (highest award for advising in
    the College of Engineering at Cornell University)
  </li>

  <li>
    <span class="date">Sep 2013:</span> National Science Foundation (NSF) proposal
    to <a href="http://www.nsf.gov/awardsearch/showAward?AWD_ID=1337240">study
    polymorphic hardware specialization for domain-specific algorithms
    and data structures</a> (with our collaborator Prof. Zhiru Zhang) is
    funded as part of the
    <a href="http://www.nsf.gov/pubs/2013/nsf13507/nsf13507.htm">NSF
    Exploiting Parallelism and Scalability (XPS)</a> program
  </li>

  <li>
    <span class="date">Aug 2013:</span> Course website
    for <a href="http://www.csl.cornell.edu/courses/2016f/ece4750">ECE
    4750 Computer Architecture</a> now online
  </li>

  <li>
    <span class="date">Jul 2013:</span> Developed and led the ECE module
    within
    the <a href="http://www.sce.cornell.edu/ss/courses/on/courses.php?v=2123">ENGRG
    1060 Explorations in Engineering</a> summer course targeted towards
    high school students; module included
    a <a href="misc/batten-ece-engrg1060-2013.pdf">guest lecture</a> on
    Electrical and Computer Engineering and a lab session using
    Arduino-based mini-robots
  </li>

  <li>
    <span class="date">Jul 2013:</span> Visited the National Science
    Foundation (NSF) and Defense Advanced Research Projects Agency
    (DARPA) in Arlington, VA to share recent research results
  </li>

  <li>
    <span class="date">Jun 2013:</span> Received an
    <a href="https://www.intel-university-collaboration.net/news-blogs-and-announcements/2013_us_phd_ecfhp_awardees">Intel
    Early Career Faculty Honor Program</a> award
  </li>

  <li>
    <span class="date">Jun 2013:</span> Ji Kim presented our work on
    <a href="pdfs/kim-simt-vstruct-slides-isca2013.pdf">microarchitectural
    mechanisms to exploiting value structure in SIMT architectures</a> at
    the <a href="http://isca2013.eew.technion.ac.il">40th ACM/IEEE Int'l
    Symp. on Computer Architecture</a> (ISCA'13) in Tel Aviv, Israel
  </li>

  <!--
  <li>
    <span class="date">May 2013:</span> ECE 5745 students
    presented their
    <a href="http://www.csl.cornell.edu/courses/ece5745/projects.html">six-week
    projects</a> on complex digital ASIC design
  </li>
  -->

  <li>
    <span class="date">May 2013:</span> Sampurn Pannu, John Kerr,
    Christopher Fairfax, and Sean Clark successfully completed their MEng
    design projects and graduated &ndash; Congratulations!
  </li>

  <li>
    <span class="date">May 2013:</span> Research group celebrated with our
    <a href="photos.html#brg-bbq2013">end-of-the-semester
    barbecue</a>
  </li>

  <li>
    <span class="date">Apr 2013:</span> Jonya Chen received undergraduate
    summer research funding through the ECE Early Career Research
    Scholars Program to study hardware accelerators for sorting
    algorithms
  </li>

  <li>
    <span class="date">Apr 2013:</span> Presented work on
    <a href="pdfs/batten-simt-vstruct-csbrownbag2013.pdf">microarchitectural
    mechanisms to exploit value stucture in SIMT architectures</a> as
    part of the Computer Science Brown Bag Lunch Seminar Series
  </li>

  <li>
    <span class="date">Apr 2013:</span> Featured speaker for this month's
    <a href="http://www.engineering.cornell.edu/diversity/events/professional_development.cfm">First
    Friday Dinner</a> organized by the Diversity Programs in Engineering
    and sponsored by Intel on
    the <a href="misc/batten-phd-firstfriday2013.pdf">when, why, what,
    who, where, and how of pursuing a Ph.D. in engineering</a>
  </li>

  <li>
    <span class="date">Apr 2013:</span> Featured
    in <a href="http://teach.piazza.com/2013/03/25/christopher-batten">inaugural
    post</a> on Piazza's blog about effective teaching techniques
  </li>

  <li>
    <span class="date">Mar 2013:</span> Christopher Torng along with his
    partner, Wacek Godycki, were one of
    <a href="photos.html#cornell-qinf203">three teams from
    Cornell</a> to present their research proposals at
    the <a href="http://www.qualcomm.com/about/research/university-relations/innovation-fellowship">Qualcomm
    Innovation Fellowship Finals</a> in Bridgewater, NJ
  </li>

  <li>
    <span class="date">Mar 2013:</span>
    The <a href="http://www.csl.cornell.edu">Computer Systems Lab</a>
    has five papers accepted to ISCA 2013 which represents almost 10% of
    the total number of papers accepted this year to the premier
    conference in computer architecture
  </li>

  <li>
    <span class="date">Mar 2013:</span> Paper
    on <a href="pdfs/kim-simt-vstruct-isca2013.pdf">microarchitectural
    mechanisms to exploiting value structure in SIMT architectures</a>
    accepted to the <a href="http://isca2013.eew.technion.ac.il">40th
    ACM/IEEE Int'l Symp. on Computer Architecture</a> (ISCA'13)
  </li>

  <li>
    <span class="date">Jan 2013:</span> Book chapter
    on <a href="http://link.springer.com/chapter/10.1007/978-1-4419-6193-8_3">designing
    chip-level nanophotonic interconnection networks</a> (written with
    our collaborators at UC Berkeley and MIT) is published by Springer as
    part of
    <a href="http://www.springer.com/978-1-4419-6192-1">
    "Integrated Optical Interconnect Architectures and Applications in
    Embedded Systems,"</a> edited by I. O'Connor and G. Nicolescu
  </li>

  <li>
    <span class="date">Jan 2013:</span> Course website
    for <a href="http://www.csl.cornell.edu/courses/ece5745">ECE 5745
    Complex Digital Asic Design</a> now online
  </li>

</ul>
</p>

<h3>2012</h3>

<p>
<ul class="medlist">

  <li>
    <span class="date">Dec 2012:</span> Christopher Torng selected as
    a <a href="http://www.qualcomm.com/about/research/university-relations/innovation-fellowship">Qualcomm
    Innovation Fellowship</a> finalist along with fellow graduate student
    Wacek Godycki; they will present their proposal on reconfigurable
    power distribution networks this spring as part of the final
    selection process &ndash; Congratulations!
  </li>

  <li>
    <span class="date">Oct 2012:</span> Christopher Torng and Berkin
    Ilbeyi joined the Batten Research Group &ndash; Welcome!
  </li>

  <li>
    <span class="date">Aug 2012:</span> Course website
    for <a href="http://www.csl.cornell.edu/courses/2016f/ece4750">ECE
    4750 Computer Architecture</a> now online
  </li>

  <li>
    <span class="date">Aug 2012:</span> Invited to serve on the program
    committees for the <a href="http://ppopp2013.ics.uci.edu">18th ACM
    Symp. on Principles and Practice of Parallel Programming</a>
    (PPoPP'13) and the <a href="http://isca2013.eew.technion.ac.il">40th
    ACM/IEEE Int'l Symp. on Computer Architecture</a> (ISCA'13)
  </li>

  <li>
    <span class="date">Jul 2012:</span> Developed and led the ECE module
    within
    the <a href="http://www.sce.cornell.edu/ss/courses/on/courses.php?v=2123">ENGRG
    1060 Explorations in Engineering</a> summer course targeted towards
    high school students; module included
    a <a href="misc/batten-ece-engrg1060-2012.pdf">guest lecture</a> on
    Electrical and Computer Engineering and a lab session using
    Arduino-based mini-robots
  </li>

  <li>
    <span class="date">Jul 2012:</span> Attended kick-off PI meeting for
    the <a href="http://www.darpa.mil/Opportunities/Universities/Young_Faculty.aspx">Defense
    Advanced Research Projects Agency (DARPA) Young Faculty Award</a>
    program
  </li>

  <li>
    <span class="date">Jun 2012:</span> Invited to present preliminary
    work on complexity-effective heterogeneous specialization at Intel in
    Hillsboro, OR
  </li>

  <li>
    <span class="date">Jun 2012:</span>
    <a href="photos.html#brg-isca2012">Research group</a>
    attended the 39th ACM/IEEE Int'l Symp. on Computer Architecture
    (ISCA'12) in Portland, OR
  </li>

  <li>
    <span class="date">Jun 2012:</span> Invited to attend
    the <a href="http://csa.cs.pitt.edu">National Science Foundation (NSF) Workshop on Community
    Supported Computer Architecture Design and Evaluation Frameworks</a>
  </li>

  <li>
    <span class="date">May 2012:</span> ECE 5950 (now ECE 5745) students
    presented their
    <a href="http://www.csl.cornell.edu/courses/ece5950/projects.html">six-week
    projects</a> on complex digital ASIC design
  </li>

  <li>
    <span class="date">May 2012:</span> Gave guest lecture in CS 3410
    on <a href="misc/batten-io-devices-cs3410-2012.pdf">I/O Devices</a>
  </li>

  <li>
    <span class="date">May 2012:</span> Gave guest lecture in ECE 3400
    Electrical and Computer Engineering Practice and Design on Design
    Principles and Methodologies in Computer Architecture</a>
  </li>

  <li>
    <span class="date">May 2012:</span> Received
    a <a href="http://www.darpa.mil/Opportunities/Universities/Young_Faculty.aspx">Defense
    Advanced Research Projects Agency (DARPA) Young Faculty Award</a> to
    explore complexity-effective vector specialization for video and
    image processing
  </li>

  <li>
    <span class="date">May 2012:</span> Ji Kim wins
    a <a href="http://ndseg.asee.org">National Defense Science and
    Engineering Graduate Fellowship</a> &ndash; Congratulations!
  </li>

  <li>
    <span class="date">Apr 2012:</span> Sean Clark and Matheus Ogleari
    presented a poster on complexity-effective on-chip networks at the
    Cornell ELI Undergraduate Research Poster Session
  </li>

  <li>
    <span class="date">Apr 2012:</span> Ji Kim wins the Cornell ECE
    Outstanding Ph.D. Teaching award for contributions as a teaching
    assistant in ECE 4750 Computer Architecture
  </li>

  <li>
    <span class="date">Apr 2012:</span> Paper
    on <a href="pdfs/batten-dcnin-jetcas2012.pdf">designing chip-level
    nanophotonic interconnection networks</a> (written with our
    collaborators at UC Berkeley and MIT) accepted for publication in
    the <a href="http://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=5503868">IEEE
    Journal of Emerging and Selected Topics in Circuits and Systems</a>
    (JETCAS)
  </li>

  <li>
    <span class="date">Mar 2012:</span> Invited to present preliminary
    work on complexity-effective heterogeneous specialization at NVIDIA
    and AMD in Santa Clara, CA
  </li>

  <li>
    <span class="date">Mar 2012:</span> Proposal to NVIDIA for an
    unrestricted industrial gift to support our research is funded as
    part of the NVIDIA Academic Partnership Program
  </li>

  <li>
    <span class="date">Feb 2012:</span> Elected into the
    <a href="http://www.cs.cornell.edu">Cornell Graduate Field of
    Computer Science</a>
  </li>

  <li>
    <span class="date">Feb 2012:</span> Invited to attend
    and <a href="pdfs/batten-nanosys-panel-weti-nsf2012.pdf">lead a discussion
    panel on nanophotonic architectures</a> for
    the <a href="http://weti.cs.ohiou.edu">National Science Foundation (NSF) Workshop on Emerging
    Technologies for Interconnects</a>
  </li>

  <li>
    <span class="date">Feb 2012:</span> Invited to attend
    the <a href="http://atrak.usc.edu/cpom/index.htm">National Science Foundation (NSF) Workshop on
    Cross-Layer Power Optimization and Management</a>
  </li>

  <li>
    <span class="date">Jan 2012:</span> Proposal to Intel for an
    unrestricted industrial gift to support our research is funded
    through the Intel External Programs Office
  </li>

  <li>
    <span class="date">Jan 2012:</span> Received a National Science
    Foundation (NSF) CAREER Award to
    <a href="http://www.nsf.gov/awardsearch/showAward?AWD_ID=1149464">explore
    architectural techniques to enable the convergence of general-purpose
    multicores and programmable graphics processing units</a>
  </li>

  <li>
    <span class="date">Jan 2012:</span> Course website
    for <a href="http://www.csl.cornell.edu/courses/ece5950">ECE 5950
    Complex Digital ASIC Design</a> now online (course is now ECE 5745)
  </li>

</ul>
</p>

<h3>2011</h3>

<p>
<ul class="medlist">

  <li>
    <span class="date">Dec 2011:</span> Synopsys generously provided
    access to their ASIC CAD toolsuite for use in our teaching and
    research as part of
    the <a href="http://www.synopsys.com/Community/UniversityProgram">Synopsys
    University Program</a>
  </li>

  <li>
    <span class="date">Sep 2011:</span> Shreesha Srinath joined the
    Batten Research Group &ndash; Welcome!
  </li>

  <li>
    <span class="date">Sep 2011:</span> Sean Clark and Matheus Ogleari
    receive undergraduate research funding from Semiconductor Research
    Corporation through
    the <a href="https://www.engineering.cornell.edu/research-and-faculty/undergraduate-research/student-grant-program">Cornell
    Engineering Learning Initiatives</a> to study complexity-effective
    on-chip networks
  </li>

  <li>
    <span class="date">Aug 2011:</span> National Science Foundation (NSF)
    proposal
    to <a href="http://www.nsf.gov/awardsearch/showAward?AWD_ID=1143893">study
    the system-level impact of thermal sensitivity in CMOS-compatible
    nanophotonics</a> (with our collaborators Prof. Jose Martinez and
    Prof. Michal Lipson) is funded
  </li>

  <li>
    <span class="date">Aug 2011:</span> Course website
    for <a href="http://www.csl.cornell.edu/courses/2016f/ece4750"> ECE
    4750 Computer Architecture</a> now online
  </li>

  <li>
    <span class="date">Aug 2011:</span> Yunsup Lee presented a student
    poster on data-parallel accelerator design based on ISCA'11 work at
    the <a href="http://www.hotchips.org/archives/2010s/hc23">23rd
    ACM/IEEE Symp. on High-Performance Chips</a> (HOTCHIPS'11)
  </li>

  <li>
    <span class="date">Aug 2011:</span> Book chapter on designing
    chip-level nanophotonic interconnection networks (written with our
    collaborators at UC Berkeley and MIT) will be included in the
    forthcoming book "Integrated Optical Interconnect Architectures and
    Applications in Embedded Systems" to be published by Springer
  </li>

  <li>
    <span class="date">Jun 2011:</span> National Science Foundation (NSF)
    proposal
    to <a href="http://www.nsf.gov/awardsearch/showAward?AWD_ID=1059233">build
    a prototyping platform for power-centric multicore research</a> (with
    our collaborators Prof. Jose Renau (UCSC), Prof. David Brooks
    (Harvard), and Prof. Michael Taylor (UCSD)) is funded
  </li>

  <li>
    <span class="date">Jun 2011:</span> Invited to attend the Intel
    Academic Leadership Summit in Santa Clara, CA
  </li>

  <li>
    <span class="date">May 2011:</span> Abhishek Aggarwal and Tejas Sapre
    successfully completed their MEng design projects, graduated, and are
    both heading to Intel. Yiran Yan also successfully completed his MEng
    design project and is graduating this Fall &ndash; Congratulations!
  </li>

  <li>
    <span class="date">Apr 2011:</span> Big Red Chip student design team
    presented their progress on a multicore processor FPGA prototype to
    visiting AMD engineers
  </li>

  <li>
    <span class="date">Apr 2011:</span> Gave talk on the convergence
    between general-purpose processors and data-parallel accelerators at
    the Cornell Highly Integrated Physical Systems (CHIPS) annual meeting
  </li>

  <li>
    <span class="date">Feb 2011:</span> Invited to serve on the program
    committee for
    the <a href="http://research.microsoft.com/asplos_2012">17th ACM
    Int'l Conf. on Architectural Support for Programming Languages and
    Operating Systems</a> (ASPLOS'12)
  </li>

  <li>
    <span class="date">Feb 2011:</span> Paper on <a
    href="pdfs/michael-ocn-app-aware-uncertainty-nocs2011.pdf">application-aware
    on-chip routing</a> accepted to
    the <a href="http://www.ece.cmu.edu/~sld/nocs2011/wiki/doku.php">6th
    ACM/IEEE Int'l Symp. on Networks-on-Chip</a> (NOCS'11)
  </li>

  <li>
    <span class="date">Feb 2011:</span> Paper
    on <a href="pdfs/lee-maven-isca2011.pdf">data-parallel accelerator
    design</a> (written with our collaborators at UC Berkeley) accepted
    to the <a href="http://isca2011.umaine.edu">38th ACM/IEEE Int'l Symp.
    on Computer Architecture</a> (ISCA'11)
  </li>

  <li>
    <span class="date">Jan 2011:</span> Selected to participate in
    the <a href="http://www.cte.cornell.edu/programs-services/faculty/new-faculty-institute.html">Cornell
    Junior Faculty Teaching Institute</a>
  </li>

</ul>
</p>

<h3>2010</h3>

<p>
<ul class="medlist">

  <li>
    <span class="date">Dec 2010:</span>
    The <a href="http://www.csl.cornell.edu/winds2010">Workshop on the
    Interaction between Nanophotonic Devices and Systems</a> (WINDS) at
    MICRO-43 was a great success with over 30 participants, two short
    tutorial presentations, several invited speakers, and a diverse set
    of eight technical presentations
  </li>

  <li>
    <span class="date">Oct 2010:</span> Xilinx generously provided access
    to their FGPA CAD toolsuite for use in our teaching and research as
    part of the <a href="http://www.xilinx.com/university">Xilinx
    University Program</a>
  </li>

  <li>
    <span class="date">Sep 2010:</span> Organizing
    the <a href="http://www.csl.cornell.edu/winds2010">Workshop on the
    Interaction between Nanophotonic Devices and Systems</a> (WINDS) to
    be held in conjunction with
    the <a href="http://www.microarch.org/micro43">43rd ACM/IEEE Int'l
    Symp. on Microarchitecture</a> in Atlanta, GA
  </li>

  <li>
    <span class="date">Sep 2010:</span> Ji Kim joined the Batten Research
    Group &ndash; Welcome!
  </li>

  <li>
    <span class="date">Sep 2010:</span> Course website
    for <a href="http://www.csl.cornell.edu/courses/2016f/ece4750">ECE
    4750 Computer Architecture</a> now online
  </li>

  <li>
    <span class="date">Sep 2010:</span> Proposal to AMD for an
    unrestricted industrial gift to support the Big Red Chip student
    design team (co-advised with Prof. Rajit Manohar) is funded
  </li>

  <li>
    <span class="date">Jul 2010:</span> Proposal to Intel for an
    unrestricted industrial gift to support our research is funded
    through the Intel External Programs Office
  </li>

  <li>
    <span class="date">Jul 2010:</span> Invited to give seminar on
    designing nanophotonic interconnection networks to
    the <a href="http://orgsync.rso.cornell.edu/org/eds">Cornell Electron
    Devices Society</a> (EDS)
  </li>

  <li>
    <span class="date">May 2010:</span> Joe Kerekes submitted his MEng
    design project on express on-chip networks, graduated, and is heading
    to Intel &ndash; Congratulations!
  </li>

  <li>
    <span class="date">May 2010:</span> ECE 5970 students presented their
    <a href="http://www.csl.cornell.edu/courses/ece5970/projects.html">four-week
    design projects</a> on chip-level interconnection networks
  </li>

  <li>
    <span class="date">Apr 2010:</span> Derek Lockhart joined the Batten
    Research Group &ndash; Welcome!
  </li>

  <li>
    <span class="date">Mar 2010:</span> Paper
    on <a href="pdfs/densmore-optasm-nar2010.pdf">algorithms for
    automated DNA assembly</a> (written with our collaborators at UC
    Berkeley) accepted for publication
    in <a href="http://nar.oxfordjournals.org">Nucleic Acids Research</a>
    (NAR)
  </li>

  <li>
    <span class="date">Feb 2010:</span> Paper
    on <a href="pdfs/beamer-pidram-isca2010.pdf">re-architecting DRAM
    memory systems with monolithically integrated silicon-photonics</a>
    (written with our collaborators at UC Berkeley and MIT) accepted to
    the <a href="http://isca2010.inria.fr">37th ACM/IEEE Int'l Symp. on
    Computer Architecture</a> (ISCA'10)
  </li>

  <li>
    <span class="date">Jan 2010:</span> Course website for
    <a href="http://www.csl.cornell.edu/courses/ece5970">ECE 5970
    Chip-Level Interconnection Networks</a> now online
  </li>

  <li>
    <span class="date">Jan 2010:</span> Joined
    the <a href="https://www.ece.cornell.edu">School of Electrical and
    Computer Engineering</a> at <a href="http://www.cornell.edu/">Cornell
    University</a> as an Assistant Professor
  </li>

</ul>
</p>

</div>

</div>
</div>

<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->
<!-- StatCounter                                                       -->
<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->

<script type="text/javascript">
  var sc_project=10769815;
  var sc_invisible=1;
  var sc_security="d059e952";
  var scJsHost = (("https:" == document.location.protocol) ?
    "https://secure." : "http://www.");
    document.write("<sc"+"ript type='text/javascript' src='" + scJsHost+
    "statcounter.com/counter/counter.js'></"+"script>");
</script>

<noscript>
  <div class="statcounter">
    <a title="hit counter"
       href="http://statcounter.com/" target="_blank">
       <img class="statcounter"
            src="http://c.statcounter.com/10769815/0/d059e952/1/"
            alt="hit counter">
    </a>
  </div>
</noscript>

<div></div>
</body>
</html>

