`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 24 2023 19:42:05 CST (May 24 2023 11:42:05 UTC)

module dut_N_Mux_6_2_50_1(in2, ctrl1, out1);
  input [5:0] in2;
  input ctrl1;
  output [5:0] out1;
  wire [5:0] in2;
  wire ctrl1;
  wire [5:0] out1;
  wire n_0, n_1, n_2, n_3, n_4, n_5;
  NOR2X4 g55(.A (ctrl1), .B (n_1), .Y (out1[5]));
  NOR2X4 g56(.A (ctrl1), .B (n_0), .Y (out1[4]));
  NOR2X4 g60(.A (ctrl1), .B (n_4), .Y (out1[0]));
  NOR2X4 g59(.A (ctrl1), .B (n_3), .Y (out1[3]));
  NOR2X4 g57(.A (ctrl1), .B (n_5), .Y (out1[2]));
  NOR2X4 g58(.A (ctrl1), .B (n_2), .Y (out1[1]));
  CLKINVX12 g61(.A (in2[2]), .Y (n_5));
  CLKINVX12 g65(.A (in2[0]), .Y (n_4));
  CLKINVX12 g63(.A (in2[3]), .Y (n_3));
  CLKINVX12 g66(.A (in2[1]), .Y (n_2));
  CLKINVX12 g62(.A (in2[5]), .Y (n_1));
  CLKINVX12 g64(.A (in2[4]), .Y (n_0));
endmodule


