// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "02/28/2020 16:47:04"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ns/ 1 ps

module lab6_toplevel (
	S,
	Clk,
	Reset,
	Run,
	\Continue ,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	CE,
	UB,
	LB,
	OE,
	WE,
	ADDR,
	Data);
input 	logic [15:0] S ;
input 	logic Clk ;
input 	logic Reset ;
input 	logic Run ;
input 	logic \Continue  ;
output 	logic [11:0] LED ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX5 ;
output 	logic [6:0] HEX6 ;
output 	logic [6:0] HEX7 ;
output 	logic CE ;
output 	logic UB ;
output 	logic LB ;
output 	logic OE ;
output 	logic WE ;
output 	logic [19:0] ADDR ;
inout 	reg [15:0] Data ;

// Design Ports Information
// LED[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CE	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UB	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LB	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OE	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Lab6_TopLevel_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \Data[0]~output_o ;
wire \Data[1]~output_o ;
wire \Data[2]~output_o ;
wire \Data[3]~output_o ;
wire \Data[4]~output_o ;
wire \Data[5]~output_o ;
wire \Data[6]~output_o ;
wire \Data[7]~output_o ;
wire \Data[8]~output_o ;
wire \Data[9]~output_o ;
wire \Data[10]~output_o ;
wire \Data[11]~output_o ;
wire \Data[12]~output_o ;
wire \Data[13]~output_o ;
wire \Data[14]~output_o ;
wire \Data[15]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \LED[10]~output_o ;
wire \LED[11]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \CE~output_o ;
wire \UB~output_o ;
wire \LB~output_o ;
wire \OE~output_o ;
wire \WE~output_o ;
wire \ADDR[0]~output_o ;
wire \ADDR[1]~output_o ;
wire \ADDR[2]~output_o ;
wire \ADDR[3]~output_o ;
wire \ADDR[4]~output_o ;
wire \ADDR[5]~output_o ;
wire \ADDR[6]~output_o ;
wire \ADDR[7]~output_o ;
wire \ADDR[8]~output_o ;
wire \ADDR[9]~output_o ;
wire \ADDR[10]~output_o ;
wire \ADDR[11]~output_o ;
wire \ADDR[12]~output_o ;
wire \ADDR[13]~output_o ;
wire \ADDR[14]~output_o ;
wire \ADDR[15]~output_o ;
wire \ADDR[16]~output_o ;
wire \ADDR[17]~output_o ;
wire \ADDR[18]~output_o ;
wire \ADDR[19]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Reset~input_o ;
wire \my_slc|PCReg|Data_Out[0]~16_combout ;
wire \my_slc|PCReg|Data_Out[12]~55 ;
wire \my_slc|PCReg|Data_Out[13]~57_combout ;
wire \my_slc|state_controller|State~35_combout ;
wire \my_slc|state_controller|State.S_25_1~q ;
wire \my_slc|state_controller|State~41_combout ;
wire \my_slc|state_controller|State.S_27~q ;
wire \my_slc|PCReg|Data_Out[14]~61 ;
wire \my_slc|PCReg|Data_Out[15]~63_combout ;
wire \my_slc|state_controller|Decoder0~8_combout ;
wire \my_slc|state_controller|State~53_combout ;
wire \my_slc|state_controller|State.S_00~q ;
wire \my_slc|state_controller|Decoder0~2_combout ;
wire \my_slc|state_controller|State~43_combout ;
wire \my_slc|state_controller|State.S_09~q ;
wire \my_slc|state_controller|Decoder0~4_combout ;
wire \my_slc|state_controller|State~45_combout ;
wire \my_slc|state_controller|State.S_05~q ;
wire \my_slc|d0|Mux15~5_combout ;
wire \S[8]~input_o ;
wire \my_slc|MDRReg|Data_Out~37_combout ;
wire \Data[8]~input_o ;
wire \my_slc|MARReg|Data_Out[12]~feeder_combout ;
wire \my_slc|MARReg|Data_Out[5]~0_combout ;
wire \my_slc|MARReg|Data_Out[14]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~3_combout ;
wire \my_slc|state_controller|State~51_combout ;
wire \my_slc|state_controller|State.S_21~q ;
wire \my_slc|dr_mux|Mux0~0_combout ;
wire \my_slc|MDRReg|Data_Out~38_combout ;
wire \S[10]~input_o ;
wire \Data[10]~input_o ;
wire \my_slc|MDRReg|Data_Out~25_combout ;
wire \my_slc|MDRReg|Data_Out~26_combout ;
wire \my_slc|MDRReg|Data_Out[3]~6_combout ;
wire \my_slc|state_controller|WideOr26~combout ;
wire \my_slc|reg_file|regs~80_combout ;
wire \my_slc|reg_file|regs[5][11]~1_combout ;
wire \my_slc|reg_file|regs[5][9]~q ;
wire \my_slc|reg_file|regs~83_combout ;
wire \my_slc|reg_file|regs[7][4]~7_combout ;
wire \my_slc|reg_file|regs[7][9]~q ;
wire \S[6]~input_o ;
wire \Data[6]~input_o ;
wire \my_slc|MDRReg|Data_Out~17_combout ;
wire \my_slc|MDRReg|Data_Out~18_combout ;
wire \my_slc|addr2_mux|Mux6~0_combout ;
wire \my_slc|addr2_mux|Mux9~1_combout ;
wire \my_slc|reg_file|regs~56_combout ;
wire \my_slc|reg_file|regs[5][6]~q ;
wire \my_slc|reg_file|regs~59_combout ;
wire \my_slc|reg_file|regs[7][6]~q ;
wire \my_slc|reg_file|Decoder0~1_combout ;
wire \my_slc|reg_file|regs~57_combout ;
wire \my_slc|reg_file|regs[6][9]~3_combout ;
wire \my_slc|reg_file|regs[6][6]~q ;
wire \my_slc|reg_file|Decoder0~2_combout ;
wire \my_slc|reg_file|regs~58_combout ;
wire \my_slc|reg_file|regs[4][11]~5_combout ;
wire \my_slc|reg_file|regs[4][6]~q ;
wire \S[7]~input_o ;
wire \Data[7]~input_o ;
wire \my_slc|MDRReg|Data_Out~19_combout ;
wire \my_slc|MDRReg|Data_Out~20_combout ;
wire \my_slc|addr2_mux|Mux8~0_combout ;
wire \my_slc|reg_file|regs~64_combout ;
wire \my_slc|reg_file|regs[5][7]~q ;
wire \my_slc|reg_file|regs~67_combout ;
wire \my_slc|reg_file|regs[7][7]~q ;
wire \my_slc|reg_file|regs~65_combout ;
wire \my_slc|reg_file|regs[6][7]~q ;
wire \my_slc|reg_file|regs~66_combout ;
wire \my_slc|reg_file|regs[4][7]~q ;
wire \my_slc|reg_file|Mux8~0_combout ;
wire \my_slc|reg_file|Mux8~1_combout ;
wire \my_slc|reg_file|Decoder0~6_combout ;
wire \my_slc|reg_file|regs~71_combout ;
wire \my_slc|reg_file|regs[3][3]~13_combout ;
wire \my_slc|reg_file|regs[3][7]~q ;
wire \my_slc|reg_file|Decoder0~4_combout ;
wire \my_slc|reg_file|regs~68_combout ;
wire \my_slc|reg_file|regs[2][8]~9_combout ;
wire \my_slc|reg_file|regs[2][7]~q ;
wire \my_slc|reg_file|Decoder0~5_combout ;
wire \my_slc|reg_file|regs~70_combout ;
wire \my_slc|reg_file|regs[0][3]~11_combout ;
wire \my_slc|reg_file|regs[0][7]~q ;
wire \my_slc|reg_file|Decoder0~7_combout ;
wire \my_slc|reg_file|regs~69_combout ;
wire \my_slc|reg_file|regs[1][14]~15_combout ;
wire \my_slc|reg_file|regs[1][7]~q ;
wire \my_slc|reg_file|Mux8~2_combout ;
wire \my_slc|reg_file|Mux8~3_combout ;
wire \my_slc|reg_file|Mux8~4_combout ;
wire \my_slc|addr1_mux|Mux8~0_combout ;
wire \my_slc|reg_file|regs~51_combout ;
wire \my_slc|reg_file|regs[7][5]~q ;
wire \my_slc|reg_file|regs~48_combout ;
wire \my_slc|reg_file|regs[5][5]~q ;
wire \my_slc|reg_file|regs~49_combout ;
wire \my_slc|reg_file|regs[6][5]~q ;
wire \my_slc|reg_file|regs~50_combout ;
wire \my_slc|reg_file|regs[4][5]~q ;
wire \my_slc|reg_file|Mux10~0_combout ;
wire \my_slc|reg_file|Mux10~1_combout ;
wire \my_slc|reg_file|regs~52_combout ;
wire \my_slc|reg_file|regs[2][5]~q ;
wire \my_slc|reg_file|regs~55_combout ;
wire \my_slc|reg_file|regs[3][5]~q ;
wire \my_slc|reg_file|regs~54_combout ;
wire \my_slc|reg_file|regs[0][5]~q ;
wire \my_slc|reg_file|regs~53_combout ;
wire \my_slc|reg_file|regs[1][5]~q ;
wire \my_slc|reg_file|Mux10~2_combout ;
wire \my_slc|reg_file|Mux10~3_combout ;
wire \my_slc|reg_file|Mux10~4_combout ;
wire \my_slc|addr1_mux|Mux10~0_combout ;
wire \my_slc|addr2_mux|Mux10~0_combout ;
wire \S[4]~input_o ;
wire \Data[4]~input_o ;
wire \my_slc|MDRReg|Data_Out~13_combout ;
wire \my_slc|MDRReg|Data_Out~14_combout ;
wire \my_slc|reg_file|regs~47_combout ;
wire \my_slc|reg_file|regs[3][4]~q ;
wire \my_slc|reg_file|regs~44_combout ;
wire \my_slc|reg_file|regs[2][4]~q ;
wire \my_slc|reg_file|regs~46_combout ;
wire \my_slc|reg_file|regs[0][4]~q ;
wire \my_slc|reg_file|regs~45_combout ;
wire \my_slc|reg_file|regs[1][4]~q ;
wire \my_slc|reg_file|Mux11~2_combout ;
wire \my_slc|reg_file|Mux11~3_combout ;
wire \my_slc|reg_file|regs~40_combout ;
wire \my_slc|reg_file|regs[5][4]~q ;
wire \my_slc|reg_file|regs~43_combout ;
wire \my_slc|reg_file|regs[7][4]~q ;
wire \my_slc|reg_file|regs~41_combout ;
wire \my_slc|reg_file|regs[6][4]~q ;
wire \my_slc|reg_file|regs~42_combout ;
wire \my_slc|reg_file|regs[4][4]~q ;
wire \my_slc|reg_file|Mux11~0_combout ;
wire \my_slc|reg_file|Mux11~1_combout ;
wire \my_slc|reg_file|Mux11~4_combout ;
wire \my_slc|addr1_mux|Mux11~0_combout ;
wire \S[3]~input_o ;
wire \Data[3]~input_o ;
wire \my_slc|MDRReg|Data_Out~11_combout ;
wire \my_slc|MDRReg|Data_Out~12_combout ;
wire \my_slc|IRReg|Data_Out~4_combout ;
wire \my_slc|IRReg|Data_Out[3]~1_combout ;
wire \my_slc|addr2_mux|Mux12~0_combout ;
wire \S[2]~input_o ;
wire \Data[2]~input_o ;
wire \my_slc|MDRReg|Data_Out~9_combout ;
wire \my_slc|MDRReg|Data_Out~10_combout ;
wire \my_slc|d0|Mux13~8_combout ;
wire \my_slc|IRReg|Data_Out~3_combout ;
wire \my_slc|addr2_mux|Mux13~0_combout ;
wire \S[1]~input_o ;
wire \Data[1]~input_o ;
wire \my_slc|MDRReg|Data_Out~7_combout ;
wire \my_slc|MDRReg|Data_Out~8_combout ;
wire \my_slc|IRReg|Data_Out~2_combout ;
wire \my_slc|addr2_mux|Mux14~0_combout ;
wire \my_slc|addr2_mux|Mux15~0_combout ;
wire \my_slc|A1A2OUT[0]~1 ;
wire \my_slc|A1A2OUT[1]~2_combout ;
wire \my_slc|d0|Mux14~3_combout ;
wire \my_slc|state_controller|Selector23~0_combout ;
wire \my_slc|reg_file|regs~16_combout ;
wire \my_slc|reg_file|regs[5][1]~q ;
wire \my_slc|reg_file|regs~18_combout ;
wire \my_slc|reg_file|regs[4][1]~q ;
wire \my_slc|reg_file|regs~17_combout ;
wire \my_slc|reg_file|regs[6][1]~q ;
wire \my_slc|sr2_mux|Mux14~0_combout ;
wire \my_slc|sr2_mux|Mux14~1_combout ;
wire \my_slc|reg_file|regs~23_combout ;
wire \my_slc|reg_file|regs[3][1]~q ;
wire \my_slc|reg_file|regs~21_combout ;
wire \my_slc|reg_file|regs[1][1]~q ;
wire \my_slc|reg_file|regs~22_combout ;
wire \my_slc|reg_file|regs[0][1]~q ;
wire \my_slc|sr2_mux|Mux14~2_combout ;
wire \my_slc|reg_file|regs~20_combout ;
wire \my_slc|reg_file|regs[2][1]~q ;
wire \my_slc|sr2_mux|Mux14~3_combout ;
wire \my_slc|sr2_mux|Mux14~6_combout ;
wire \my_slc|d0|Mux14~1_combout ;
wire \my_slc|sr2_mux|Mux14~4_combout ;
wire \my_slc|sr2_mux|Mux14~5_combout ;
wire \my_slc|sr2_mux|Mux15~4_combout ;
wire \my_slc|reg_file|regs~0_combout ;
wire \my_slc|reg_file|regs[5][0]~q ;
wire \my_slc|reg_file|regs~4_combout ;
wire \my_slc|reg_file|regs[4][0]~q ;
wire \my_slc|reg_file|regs~2_combout ;
wire \my_slc|reg_file|regs[6][0]~q ;
wire \my_slc|sr2_mux|Mux15~0_combout ;
wire \my_slc|sr2_mux|Mux15~1_combout ;
wire \my_slc|reg_file|regs~12_combout ;
wire \my_slc|reg_file|regs[3][0]~q ;
wire \my_slc|reg_file|regs~8_combout ;
wire \my_slc|reg_file|regs[2][0]~q ;
wire \my_slc|reg_file|regs~14_combout ;
wire \my_slc|reg_file|regs[1][0]~q ;
wire \my_slc|reg_file|regs~10_combout ;
wire \my_slc|reg_file|regs[0][0]~q ;
wire \my_slc|sr2_mux|Mux15~2_combout ;
wire \my_slc|sr2_mux|Mux15~3_combout ;
wire \my_slc|sr2_mux|Mux15~5_combout ;
wire \my_slc|reg_file|Mux15~2_combout ;
wire \my_slc|reg_file|Mux15~3_combout ;
wire \my_slc|reg_file|Mux15~4_combout ;
wire \my_slc|alu_unit|Add0~1 ;
wire \my_slc|alu_unit|Add0~2_combout ;
wire \my_slc|d0|Mux14~0_combout ;
wire \my_slc|d0|Mux14~2_combout ;
wire \my_slc|d0|Mux14~4_combout ;
wire \my_slc|reg_file|regs~19_combout ;
wire \my_slc|reg_file|regs[7][1]~q ;
wire \my_slc|reg_file|Mux14~0_combout ;
wire \my_slc|reg_file|Mux14~1_combout ;
wire \my_slc|reg_file|Mux14~2_combout ;
wire \my_slc|reg_file|Mux14~3_combout ;
wire \my_slc|reg_file|Mux14~4_combout ;
wire \my_slc|addr1_mux|Mux14~0_combout ;
wire \my_slc|A1A2OUT[1]~3 ;
wire \my_slc|A1A2OUT[2]~4_combout ;
wire \my_slc|reg_file|regs~27_combout ;
wire \my_slc|reg_file|regs[7][2]~q ;
wire \my_slc|reg_file|regs~25_combout ;
wire \my_slc|reg_file|regs[6][2]~q ;
wire \my_slc|reg_file|regs~26_combout ;
wire \my_slc|reg_file|regs[4][2]~q ;
wire \my_slc|sr2_mux|Mux13~0_combout ;
wire \my_slc|sr2_mux|Mux13~1_combout ;
wire \my_slc|reg_file|regs~28_combout ;
wire \my_slc|reg_file|regs[2][2]~q ;
wire \my_slc|reg_file|regs~31_combout ;
wire \my_slc|reg_file|regs[3][2]~q ;
wire \my_slc|reg_file|regs~30_combout ;
wire \my_slc|reg_file|regs[0][2]~q ;
wire \my_slc|reg_file|regs~29_combout ;
wire \my_slc|reg_file|regs[1][2]~q ;
wire \my_slc|sr2_mux|Mux13~2_combout ;
wire \my_slc|sr2_mux|Mux13~3_combout ;
wire \my_slc|sr2_mux|Mux13~4_combout ;
wire \my_slc|d0|Mux13~11_combout ;
wire \my_slc|alu_unit|Add0~3 ;
wire \my_slc|alu_unit|Add0~4_combout ;
wire \my_slc|d0|Mux13~9_combout ;
wire \my_slc|d0|Mux13~10_combout ;
wire \my_slc|reg_file|regs~24_combout ;
wire \my_slc|reg_file|regs[5][2]~q ;
wire \my_slc|reg_file|Mux13~0_combout ;
wire \my_slc|reg_file|Mux13~1_combout ;
wire \my_slc|reg_file|Mux13~2_combout ;
wire \my_slc|reg_file|Mux13~3_combout ;
wire \my_slc|reg_file|Mux13~4_combout ;
wire \my_slc|addr1_mux|Mux13~0_combout ;
wire \my_slc|A1A2OUT[2]~5 ;
wire \my_slc|A1A2OUT[3]~6_combout ;
wire \my_slc|d0|Mux12~2_combout ;
wire \my_slc|reg_file|regs~36_combout ;
wire \my_slc|reg_file|regs[2][3]~q ;
wire \my_slc|reg_file|regs~39_combout ;
wire \my_slc|reg_file|regs[3][3]~q ;
wire \my_slc|reg_file|regs~37_combout ;
wire \my_slc|reg_file|regs[1][3]~q ;
wire \my_slc|reg_file|regs~38_combout ;
wire \my_slc|reg_file|regs[0][3]~q ;
wire \my_slc|sr2_mux|Mux12~2_combout ;
wire \my_slc|sr2_mux|Mux12~3_combout ;
wire \my_slc|reg_file|regs~33_combout ;
wire \my_slc|reg_file|regs[6][3]~q ;
wire \my_slc|reg_file|regs~34_combout ;
wire \my_slc|reg_file|regs[4][3]~q ;
wire \my_slc|sr2_mux|Mux12~0_combout ;
wire \my_slc|reg_file|regs~32_combout ;
wire \my_slc|reg_file|regs[5][3]~q ;
wire \my_slc|sr2_mux|Mux12~1_combout ;
wire \my_slc|sr2_mux|Mux12~4_combout ;
wire \my_slc|sr2_mux|Mux12~5_combout ;
wire \my_slc|alu_unit|Add0~5 ;
wire \my_slc|alu_unit|Add0~6_combout ;
wire \my_slc|d0|Mux12~0_combout ;
wire \my_slc|d0|Mux12~1_combout ;
wire \my_slc|d0|Mux12~3_combout ;
wire \my_slc|reg_file|regs~35_combout ;
wire \my_slc|reg_file|regs[7][3]~q ;
wire \my_slc|reg_file|Mux12~0_combout ;
wire \my_slc|reg_file|Mux12~1_combout ;
wire \my_slc|reg_file|Mux12~2_combout ;
wire \my_slc|reg_file|Mux12~3_combout ;
wire \my_slc|reg_file|Mux12~4_combout ;
wire \my_slc|addr1_mux|Mux12~0_combout ;
wire \my_slc|A1A2OUT[3]~7 ;
wire \my_slc|A1A2OUT[4]~8_combout ;
wire \my_slc|sr2_mux|Mux11~0_combout ;
wire \my_slc|sr2_mux|Mux11~1_combout ;
wire \my_slc|sr2_mux|Mux11~2_combout ;
wire \my_slc|sr2_mux|Mux11~3_combout ;
wire \my_slc|sr2_mux|Mux11~4_combout ;
wire \my_slc|sr2_mux|Mux11~5_combout ;
wire \my_slc|alu_unit|Add0~7 ;
wire \my_slc|alu_unit|Add0~8_combout ;
wire \my_slc|d0|Mux11~0_combout ;
wire \my_slc|d0|Mux11~1_combout ;
wire \my_slc|d0|Mux11~2_combout ;
wire \my_slc|d0|Mux11~3_combout ;
wire \my_slc|d0|Mux11~4_combout ;
wire \my_slc|IRReg|Data_Out~5_combout ;
wire \my_slc|addr2_mux|Mux11~0_combout ;
wire \my_slc|A1A2OUT[4]~9 ;
wire \my_slc|A1A2OUT[5]~11 ;
wire \my_slc|A1A2OUT[6]~13 ;
wire \my_slc|A1A2OUT[7]~14_combout ;
wire \my_slc|d0|Mux8~7_combout ;
wire \my_slc|sr2_mux|Mux8~0_combout ;
wire \my_slc|sr2_mux|Mux8~1_combout ;
wire \my_slc|sr2_mux|Mux8~2_combout ;
wire \my_slc|sr2_mux|Mux8~3_combout ;
wire \my_slc|sr2_mux|Mux8~4_combout ;
wire \my_slc|sr2_mux|Mux8~5_combout ;
wire \my_slc|d0|Mux8~5_combout ;
wire \my_slc|d0|Mux8~9_combout ;
wire \my_slc|sr2_mux|Mux9~0_combout ;
wire \my_slc|sr2_mux|Mux9~1_combout ;
wire \my_slc|reg_file|regs~63_combout ;
wire \my_slc|reg_file|regs[3][6]~q ;
wire \my_slc|reg_file|regs~62_combout ;
wire \my_slc|reg_file|regs[0][6]~q ;
wire \my_slc|reg_file|regs~61_combout ;
wire \my_slc|reg_file|regs[1][6]~q ;
wire \my_slc|sr2_mux|Mux9~2_combout ;
wire \my_slc|reg_file|regs~60_combout ;
wire \my_slc|reg_file|regs[2][6]~q ;
wire \my_slc|sr2_mux|Mux9~3_combout ;
wire \my_slc|sr2_mux|Mux9~4_combout ;
wire \my_slc|sr2_mux|Mux9~5_combout ;
wire \my_slc|sr2_mux|Mux10~0_combout ;
wire \my_slc|sr2_mux|Mux10~1_combout ;
wire \my_slc|sr2_mux|Mux10~2_combout ;
wire \my_slc|sr2_mux|Mux10~3_combout ;
wire \my_slc|sr2_mux|Mux10~4_combout ;
wire \my_slc|sr2_mux|Mux10~5_combout ;
wire \my_slc|alu_unit|Add0~9 ;
wire \my_slc|alu_unit|Add0~11 ;
wire \my_slc|alu_unit|Add0~13 ;
wire \my_slc|alu_unit|Add0~14_combout ;
wire \my_slc|d0|Mux8~6_combout ;
wire \my_slc|d0|Mux8~8_combout ;
wire \my_slc|IRReg|Data_Out~8_combout ;
wire \my_slc|sr1_mux|Mux1~0_combout ;
wire \my_slc|reg_file|Mux9~0_combout ;
wire \my_slc|reg_file|Mux9~1_combout ;
wire \my_slc|reg_file|Mux9~2_combout ;
wire \my_slc|reg_file|Mux9~3_combout ;
wire \my_slc|reg_file|Mux9~4_combout ;
wire \my_slc|addr1_mux|Mux9~0_combout ;
wire \my_slc|A1A2OUT[6]~12_combout ;
wire \my_slc|d0|Mux9~1_combout ;
wire \my_slc|alu_unit|Add0~12_combout ;
wire \my_slc|d0|Mux9~0_combout ;
wire \my_slc|d0|Mux9~2_combout ;
wire \my_slc|d0|Mux9~3_combout ;
wire \my_slc|d0|Mux9~4_combout ;
wire \my_slc|IRReg|Data_Out~7_combout ;
wire \my_slc|sr1_mux|Mux2~0_combout ;
wire \my_slc|reg_file|regs~82_combout ;
wire \my_slc|reg_file|regs[4][9]~q ;
wire \my_slc|reg_file|regs~81_combout ;
wire \my_slc|reg_file|regs[6][9]~q ;
wire \my_slc|reg_file|Mux6~0_combout ;
wire \my_slc|reg_file|Mux6~1_combout ;
wire \my_slc|reg_file|regs~87_combout ;
wire \my_slc|reg_file|regs[3][9]~q ;
wire \my_slc|reg_file|regs~84_combout ;
wire \my_slc|reg_file|regs[2][9]~q ;
wire \my_slc|reg_file|regs~85_combout ;
wire \my_slc|reg_file|regs[1][9]~q ;
wire \my_slc|reg_file|regs~86_combout ;
wire \my_slc|reg_file|regs[0][9]~q ;
wire \my_slc|reg_file|Mux6~2_combout ;
wire \my_slc|reg_file|Mux6~3_combout ;
wire \my_slc|reg_file|Mux6~4_combout ;
wire \my_slc|sr2_mux|Mux6~2_combout ;
wire \my_slc|sr2_mux|Mux6~3_combout ;
wire \my_slc|sr2_mux|Mux6~0_combout ;
wire \my_slc|sr2_mux|Mux6~1_combout ;
wire \my_slc|sr2_mux|Mux6~4_combout ;
wire \my_slc|d0|Mux6~1_combout ;
wire \my_slc|sr2_mux|Mux6~5_combout ;
wire \my_slc|reg_file|regs~79_combout ;
wire \my_slc|reg_file|regs[3][8]~q ;
wire \my_slc|reg_file|regs~76_combout ;
wire \my_slc|reg_file|regs[2][8]~q ;
wire \my_slc|reg_file|regs~77_combout ;
wire \my_slc|reg_file|regs[1][8]~q ;
wire \my_slc|reg_file|regs~78_combout ;
wire \my_slc|reg_file|regs[0][8]~q ;
wire \my_slc|sr2_mux|Mux7~2_combout ;
wire \my_slc|sr2_mux|Mux7~3_combout ;
wire \my_slc|reg_file|regs~75_combout ;
wire \my_slc|reg_file|regs[7][8]~q ;
wire \my_slc|reg_file|regs~72_combout ;
wire \my_slc|reg_file|regs[5][8]~q ;
wire \my_slc|reg_file|regs~73_combout ;
wire \my_slc|reg_file|regs[6][8]~q ;
wire \my_slc|reg_file|regs~74_combout ;
wire \my_slc|reg_file|regs[4][8]~q ;
wire \my_slc|sr2_mux|Mux7~0_combout ;
wire \my_slc|sr2_mux|Mux7~1_combout ;
wire \my_slc|sr2_mux|Mux7~4_combout ;
wire \my_slc|sr2_mux|Mux7~5_combout ;
wire \my_slc|reg_file|Mux7~2_combout ;
wire \my_slc|reg_file|Mux7~3_combout ;
wire \my_slc|reg_file|Mux7~0_combout ;
wire \my_slc|reg_file|Mux7~1_combout ;
wire \my_slc|reg_file|Mux7~4_combout ;
wire \my_slc|alu_unit|Add0~15 ;
wire \my_slc|alu_unit|Add0~17 ;
wire \my_slc|alu_unit|Add0~18_combout ;
wire \my_slc|d0|Mux6~0_combout ;
wire \my_slc|d0|Mux6~2_combout ;
wire \S[9]~input_o ;
wire \Data[9]~input_o ;
wire \my_slc|MDRReg|Data_Out~23_combout ;
wire \my_slc|MDRReg|Data_Out~24_combout ;
wire \my_slc|addr1_mux|Mux6~0_combout ;
wire \my_slc|addr2_mux|Mux6~1_combout ;
wire \my_slc|addr2_mux|Mux6~2_combout ;
wire \my_slc|addr2_mux|Mux7~0_combout ;
wire \my_slc|addr1_mux|Mux7~0_combout ;
wire \my_slc|A1A2OUT[7]~15 ;
wire \my_slc|A1A2OUT[8]~17 ;
wire \my_slc|A1A2OUT[9]~18_combout ;
wire \my_slc|d0|Mux6~3_combout ;
wire \my_slc|d0|Mux6~4_combout ;
wire \my_slc|IRReg|Data_Out~10_combout ;
wire \my_slc|dr_mux|Mux2~0_combout ;
wire \my_slc|reg_file|Decoder0~0_combout ;
wire \my_slc|reg_file|regs~88_combout ;
wire \my_slc|reg_file|regs[5][10]~q ;
wire \my_slc|reg_file|regs~91_combout ;
wire \my_slc|reg_file|regs[7][10]~q ;
wire \my_slc|reg_file|regs~89_combout ;
wire \my_slc|reg_file|regs[6][10]~q ;
wire \my_slc|reg_file|regs~90_combout ;
wire \my_slc|reg_file|regs[4][10]~q ;
wire \my_slc|reg_file|Mux5~0_combout ;
wire \my_slc|reg_file|Mux5~1_combout ;
wire \my_slc|reg_file|regs~95_combout ;
wire \my_slc|reg_file|regs[3][10]~q ;
wire \my_slc|reg_file|regs~92_combout ;
wire \my_slc|reg_file|regs[2][10]~q ;
wire \my_slc|reg_file|regs~93_combout ;
wire \my_slc|reg_file|regs[1][10]~q ;
wire \my_slc|reg_file|regs~94_combout ;
wire \my_slc|reg_file|regs[0][10]~q ;
wire \my_slc|reg_file|Mux5~2_combout ;
wire \my_slc|reg_file|Mux5~3_combout ;
wire \my_slc|reg_file|Mux5~4_combout ;
wire \my_slc|addr1_mux|Mux5~0_combout ;
wire \my_slc|A1A2OUT[9]~19 ;
wire \my_slc|A1A2OUT[10]~20_combout ;
wire \my_slc|sr2_mux|Mux5~0_combout ;
wire \my_slc|sr2_mux|Mux5~1_combout ;
wire \my_slc|sr2_mux|Mux5~2_combout ;
wire \my_slc|sr2_mux|Mux5~3_combout ;
wire \my_slc|sr2_mux|Mux5~4_combout ;
wire \my_slc|sr2_mux|Mux5~5_combout ;
wire \my_slc|alu_unit|Add0~19 ;
wire \my_slc|alu_unit|Add0~20_combout ;
wire \my_slc|d0|Mux5~0_combout ;
wire \my_slc|d0|Mux5~1_combout ;
wire \my_slc|d0|Mux5~2_combout ;
wire \my_slc|d0|Mux5~3_combout ;
wire \my_slc|IRReg|Data_Out~11_combout ;
wire \my_slc|dr_mux|Mux1~0_combout ;
wire \my_slc|reg_file|Decoder0~3_combout ;
wire \my_slc|reg_file|regs~6_combout ;
wire \my_slc|reg_file|regs[7][0]~q ;
wire \my_slc|reg_file|Mux15~0_combout ;
wire \my_slc|reg_file|Mux15~1_combout ;
wire \my_slc|addr1_mux|Mux15~0_combout ;
wire \my_slc|addr1_mux|Mux15~1_combout ;
wire \my_slc|A1A2OUT[0]~0_combout ;
wire \my_slc|sr2_mux|Mux15~6_combout ;
wire \my_slc|d0|Mux15~1_combout ;
wire \my_slc|alu_unit|Add0~0_combout ;
wire \my_slc|d0|Mux15~0_combout ;
wire \my_slc|d0|Mux15~2_combout ;
wire \my_slc|d0|Mux15~3_combout ;
wire \my_slc|d0|Mux15~4_combout ;
wire \my_slc|IRReg|Data_Out~0_combout ;
wire \my_slc|memory_subsystem|Equal0~0_combout ;
wire \my_slc|MARReg|Data_Out[5]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~1_combout ;
wire \my_slc|MARReg|Data_Out[8]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~2_combout ;
wire \my_slc|memory_subsystem|Equal0~4_combout ;
wire \my_slc|MDRReg|Data_Out~21_combout ;
wire \my_slc|MDRReg|Data_Out~22_combout ;
wire \my_slc|A1A2OUT[8]~16_combout ;
wire \my_slc|d0|Mux7~1_combout ;
wire \my_slc|alu_unit|Add0~16_combout ;
wire \my_slc|d0|Mux7~0_combout ;
wire \my_slc|d0|Mux7~2_combout ;
wire \my_slc|d0|Mux7~3_combout ;
wire \my_slc|d0|Mux7~4_combout ;
wire \my_slc|IRReg|Data_Out~9_combout ;
wire \my_slc|sr1_mux|Mux0~0_combout ;
wire \my_slc|reg_file|regs~99_combout ;
wire \my_slc|reg_file|regs[7][11]~q ;
wire \my_slc|reg_file|regs~96_combout ;
wire \my_slc|reg_file|regs[5][11]~q ;
wire \my_slc|reg_file|regs~98_combout ;
wire \my_slc|reg_file|regs[4][11]~q ;
wire \my_slc|reg_file|regs~97_combout ;
wire \my_slc|reg_file|regs[6][11]~q ;
wire \my_slc|reg_file|Mux4~0_combout ;
wire \my_slc|reg_file|Mux4~1_combout ;
wire \my_slc|reg_file|regs~100_combout ;
wire \my_slc|reg_file|regs[2][11]~q ;
wire \my_slc|reg_file|regs~103_combout ;
wire \my_slc|reg_file|regs[3][11]~q ;
wire \my_slc|reg_file|regs~102_combout ;
wire \my_slc|reg_file|regs[0][11]~q ;
wire \my_slc|reg_file|regs~101_combout ;
wire \my_slc|reg_file|regs[1][11]~q ;
wire \my_slc|reg_file|Mux4~2_combout ;
wire \my_slc|reg_file|Mux4~3_combout ;
wire \my_slc|reg_file|Mux4~4_combout ;
wire \my_slc|d0|Mux4~6_combout ;
wire \my_slc|sr2_mux|Mux4~2_combout ;
wire \my_slc|sr2_mux|Mux4~3_combout ;
wire \my_slc|sr2_mux|Mux4~0_combout ;
wire \my_slc|sr2_mux|Mux4~1_combout ;
wire \my_slc|sr2_mux|Mux4~4_combout ;
wire \my_slc|sr2_mux|Mux4~5_combout ;
wire \my_slc|d0|Mux4~2_combout ;
wire \my_slc|alu_unit|Add0~21 ;
wire \my_slc|alu_unit|Add0~22_combout ;
wire \my_slc|d0|Mux4~3_combout ;
wire \S[11]~input_o ;
wire \Data[11]~input_o ;
wire \my_slc|MDRReg|Data_Out~27_combout ;
wire \my_slc|MDRReg|Data_Out~28_combout ;
wire \my_slc|addr1_mux|Mux4~0_combout ;
wire \my_slc|A1A2OUT[10]~21 ;
wire \my_slc|A1A2OUT[11]~22_combout ;
wire \my_slc|d0|Mux4~4_combout ;
wire \my_slc|d0|Mux4~5_combout ;
wire \my_slc|IRReg|Data_Out~12_combout ;
wire \my_slc|nzp_reg|Data_Out[0]~1_combout ;
wire \my_slc|Equal0~0_combout ;
wire \my_slc|Equal0~1_combout ;
wire \my_slc|Equal0~2_combout ;
wire \my_slc|Equal0~3_combout ;
wire \my_slc|Equal0~4_combout ;
wire \my_slc|nzp_reg|Data_Out~2_combout ;
wire \my_slc|ben_reg|Data_Out~1_combout ;
wire \my_slc|nzp_reg|Data_Out~0_combout ;
wire \my_slc|ben_reg|Data_Out~0_combout ;
wire \my_slc|ben_reg|Data_Out~2_combout ;
wire \my_slc|state_controller|State~50_combout ;
wire \my_slc|state_controller|State.S_22~q ;
wire \my_slc|reg_file|regs~132_combout ;
wire \my_slc|reg_file|regs[2][15]~q ;
wire \my_slc|reg_file|regs~134_combout ;
wire \my_slc|reg_file|regs[0][15]~q ;
wire \my_slc|reg_file|regs~133_combout ;
wire \my_slc|reg_file|regs[1][15]~q ;
wire \my_slc|reg_file|Mux0~2_combout ;
wire \my_slc|reg_file|regs~135_combout ;
wire \my_slc|reg_file|regs[3][15]~q ;
wire \my_slc|reg_file|Mux0~3_combout ;
wire \my_slc|reg_file|regs~128_combout ;
wire \my_slc|reg_file|regs[5][15]~q ;
wire \my_slc|reg_file|regs~131_combout ;
wire \my_slc|reg_file|regs[7][15]~q ;
wire \my_slc|reg_file|regs~129_combout ;
wire \my_slc|reg_file|regs[6][15]~q ;
wire \my_slc|reg_file|regs~130_combout ;
wire \my_slc|reg_file|regs[4][15]~q ;
wire \my_slc|reg_file|Mux0~0_combout ;
wire \my_slc|reg_file|Mux0~1_combout ;
wire \my_slc|reg_file|Mux0~4_combout ;
wire \my_slc|addr1_mux|Mux0~0_combout ;
wire \my_slc|reg_file|regs~127_combout ;
wire \my_slc|reg_file|regs[3][14]~q ;
wire \my_slc|reg_file|regs~124_combout ;
wire \my_slc|reg_file|regs[2][14]~q ;
wire \my_slc|reg_file|regs~125_combout ;
wire \my_slc|reg_file|regs[1][14]~q ;
wire \my_slc|reg_file|regs~126_combout ;
wire \my_slc|reg_file|regs[0][14]~q ;
wire \my_slc|reg_file|Mux1~2_combout ;
wire \my_slc|reg_file|Mux1~3_combout ;
wire \my_slc|reg_file|regs~120_combout ;
wire \my_slc|reg_file|regs[5][14]~q ;
wire \my_slc|reg_file|regs~123_combout ;
wire \my_slc|reg_file|regs[7][14]~q ;
wire \my_slc|reg_file|regs~122_combout ;
wire \my_slc|reg_file|regs[4][14]~q ;
wire \my_slc|reg_file|regs~121_combout ;
wire \my_slc|reg_file|regs[6][14]~q ;
wire \my_slc|reg_file|Mux1~0_combout ;
wire \my_slc|reg_file|Mux1~1_combout ;
wire \my_slc|reg_file|Mux1~4_combout ;
wire \my_slc|addr1_mux|Mux1~0_combout ;
wire \my_slc|reg_file|regs~119_combout ;
wire \my_slc|reg_file|regs[3][13]~q ;
wire \my_slc|reg_file|regs~116_combout ;
wire \my_slc|reg_file|regs[2][13]~q ;
wire \my_slc|reg_file|regs~118_combout ;
wire \my_slc|reg_file|regs[0][13]~q ;
wire \my_slc|reg_file|regs~117_combout ;
wire \my_slc|reg_file|regs[1][13]~q ;
wire \my_slc|reg_file|Mux2~2_combout ;
wire \my_slc|reg_file|Mux2~3_combout ;
wire \my_slc|reg_file|regs~112_combout ;
wire \my_slc|reg_file|regs[5][13]~q ;
wire \my_slc|reg_file|regs~115_combout ;
wire \my_slc|reg_file|regs[7][13]~q ;
wire \my_slc|reg_file|regs~114_combout ;
wire \my_slc|reg_file|regs[4][13]~q ;
wire \my_slc|reg_file|regs~113_combout ;
wire \my_slc|reg_file|regs[6][13]~q ;
wire \my_slc|reg_file|Mux2~0_combout ;
wire \my_slc|reg_file|Mux2~1_combout ;
wire \my_slc|reg_file|Mux2~4_combout ;
wire \my_slc|addr1_mux|Mux2~0_combout ;
wire \my_slc|reg_file|regs~111_combout ;
wire \my_slc|reg_file|regs[3][12]~q ;
wire \my_slc|reg_file|regs~108_combout ;
wire \my_slc|reg_file|regs[2][12]~q ;
wire \my_slc|reg_file|regs~110_combout ;
wire \my_slc|reg_file|regs[0][12]~q ;
wire \my_slc|reg_file|regs~109_combout ;
wire \my_slc|reg_file|regs[1][12]~q ;
wire \my_slc|reg_file|Mux3~2_combout ;
wire \my_slc|reg_file|Mux3~3_combout ;
wire \my_slc|reg_file|regs~107_combout ;
wire \my_slc|reg_file|regs[7][12]~q ;
wire \my_slc|reg_file|regs~104_combout ;
wire \my_slc|reg_file|regs[5][12]~q ;
wire \my_slc|reg_file|regs~105_combout ;
wire \my_slc|reg_file|regs[6][12]~q ;
wire \my_slc|reg_file|regs~106_combout ;
wire \my_slc|reg_file|regs[4][12]~q ;
wire \my_slc|reg_file|Mux3~0_combout ;
wire \my_slc|reg_file|Mux3~1_combout ;
wire \my_slc|reg_file|Mux3~4_combout ;
wire \my_slc|addr1_mux|Mux3~0_combout ;
wire \my_slc|A1A2OUT[11]~23 ;
wire \my_slc|A1A2OUT[12]~25 ;
wire \my_slc|A1A2OUT[13]~27 ;
wire \my_slc|A1A2OUT[14]~29 ;
wire \my_slc|A1A2OUT[15]~30_combout ;
wire \my_slc|PCReg|Data_Out~65_combout ;
wire \my_slc|PCReg|Data_Out[2]~20_combout ;
wire \my_slc|sr2_mux|Mux0~0_combout ;
wire \my_slc|sr2_mux|Mux0~1_combout ;
wire \my_slc|sr2_mux|Mux0~2_combout ;
wire \my_slc|sr2_mux|Mux0~3_combout ;
wire \my_slc|sr2_mux|Mux0~4_combout ;
wire \my_slc|sr2_mux|Mux0~5_combout ;
wire \my_slc|d0|Mux0~0_combout ;
wire \my_slc|sr2_mux|Mux1~2_combout ;
wire \my_slc|sr2_mux|Mux1~3_combout ;
wire \my_slc|sr2_mux|Mux1~0_combout ;
wire \my_slc|sr2_mux|Mux1~1_combout ;
wire \my_slc|sr2_mux|Mux1~4_combout ;
wire \my_slc|sr2_mux|Mux1~5_combout ;
wire \my_slc|sr2_mux|Mux2~0_combout ;
wire \my_slc|sr2_mux|Mux2~1_combout ;
wire \my_slc|sr2_mux|Mux2~2_combout ;
wire \my_slc|sr2_mux|Mux2~3_combout ;
wire \my_slc|sr2_mux|Mux2~4_combout ;
wire \my_slc|sr2_mux|Mux2~5_combout ;
wire \my_slc|sr2_mux|Mux3~2_combout ;
wire \my_slc|sr2_mux|Mux3~3_combout ;
wire \my_slc|sr2_mux|Mux3~0_combout ;
wire \my_slc|sr2_mux|Mux3~1_combout ;
wire \my_slc|sr2_mux|Mux3~4_combout ;
wire \my_slc|sr2_mux|Mux3~5_combout ;
wire \my_slc|alu_unit|Add0~23 ;
wire \my_slc|alu_unit|Add0~25 ;
wire \my_slc|alu_unit|Add0~27 ;
wire \my_slc|alu_unit|Add0~29 ;
wire \my_slc|alu_unit|Add0~30_combout ;
wire \my_slc|d0|Mux0~1_combout ;
wire \S[15]~input_o ;
wire \Data[15]~input_o ;
wire \my_slc|MDRReg|Data_Out~35_combout ;
wire \my_slc|MDRReg|Data_Out~36_combout ;
wire \my_slc|d0|Mux0~2_combout ;
wire \my_slc|d0|Mux0~3_combout ;
wire \my_slc|MARReg|Data_Out~4_combout ;
wire \my_slc|state_controller|Decoder0~3_combout ;
wire \my_slc|state_controller|State~44_combout ;
wire \my_slc|state_controller|State.S_01~q ;
wire \my_slc|state_controller|WideOr27~0_combout ;
wire \my_slc|d0|Mux8~3_combout ;
wire \my_slc|d0|Mux8~4_combout ;
wire \my_slc|d0|Mux10~1_combout ;
wire \my_slc|alu_unit|Add0~10_combout ;
wire \my_slc|d0|Mux10~0_combout ;
wire \my_slc|d0|Mux10~2_combout ;
wire \S[5]~input_o ;
wire \Data[5]~input_o ;
wire \my_slc|MDRReg|Data_Out~15_combout ;
wire \my_slc|MDRReg|Data_Out~16_combout ;
wire \my_slc|A1A2OUT[5]~10_combout ;
wire \my_slc|d0|Mux10~3_combout ;
wire \my_slc|d0|Mux10~4_combout ;
wire \my_slc|IRReg|Data_Out~6_combout ;
wire \my_slc|addr2_mux|Mux9~0_combout ;
wire \my_slc|addr2_mux|Mux0~0_combout ;
wire \my_slc|addr2_mux|Mux0~1_combout ;
wire \my_slc|A1A2OUT[13]~26_combout ;
wire \my_slc|PCReg|Data_Out~59_combout ;
wire \my_slc|PCReg|Data_Out[13]~58 ;
wire \my_slc|PCReg|Data_Out[14]~60_combout ;
wire \my_slc|A1A2OUT[14]~28_combout ;
wire \my_slc|PCReg|Data_Out~62_combout ;
wire \S[14]~input_o ;
wire \Data[14]~input_o ;
wire \my_slc|MDRReg|Data_Out~33_combout ;
wire \my_slc|MDRReg|Data_Out~34_combout ;
wire \my_slc|d0|Mux1~0_combout ;
wire \my_slc|alu_unit|Add0~28_combout ;
wire \my_slc|d0|Mux1~1_combout ;
wire \my_slc|d0|Mux1~2_combout ;
wire \my_slc|d0|Mux1~3_combout ;
wire \my_slc|MARReg|Data_Out~3_combout ;
wire \my_slc|state_controller|Decoder0~1_combout ;
wire \my_slc|state_controller|State~42_combout ;
wire \my_slc|state_controller|State.S_4~q ;
wire \my_slc|d0|Mux8~2_combout ;
wire \S[13]~input_o ;
wire \Data[13]~input_o ;
wire \my_slc|MDRReg|Data_Out~31_combout ;
wire \my_slc|MDRReg|Data_Out~32_combout ;
wire \my_slc|d0|Mux2~2_combout ;
wire \my_slc|d0|Mux2~0_combout ;
wire \my_slc|alu_unit|Add0~26_combout ;
wire \my_slc|d0|Mux2~1_combout ;
wire \my_slc|d0|Mux2~3_combout ;
wire \my_slc|MARReg|Data_Out~2_combout ;
wire \my_slc|state_controller|Decoder0~5_combout ;
wire \my_slc|state_controller|State~46_combout ;
wire \my_slc|state_controller|State.S_12~q ;
wire \my_slc|PCReg|Data_Out[2]~18_combout ;
wire \my_slc|PCReg|Data_Out~19_combout ;
wire \my_slc|PCReg|Data_Out[0]~17 ;
wire \my_slc|PCReg|Data_Out[1]~21_combout ;
wire \my_slc|PCReg|Data_Out~23_combout ;
wire \my_slc|PCReg|Data_Out[1]~22 ;
wire \my_slc|PCReg|Data_Out[2]~24_combout ;
wire \my_slc|PCReg|Data_Out~26_combout ;
wire \my_slc|PCReg|Data_Out[2]~25 ;
wire \my_slc|PCReg|Data_Out[3]~27_combout ;
wire \my_slc|PCReg|Data_Out~29_combout ;
wire \my_slc|PCReg|Data_Out[3]~28 ;
wire \my_slc|PCReg|Data_Out[4]~30_combout ;
wire \my_slc|PCReg|Data_Out~32_combout ;
wire \my_slc|PCReg|Data_Out[4]~31 ;
wire \my_slc|PCReg|Data_Out[5]~33_combout ;
wire \my_slc|PCReg|Data_Out~35_combout ;
wire \my_slc|PCReg|Data_Out[5]~34 ;
wire \my_slc|PCReg|Data_Out[6]~36_combout ;
wire \my_slc|PCReg|Data_Out~38_combout ;
wire \my_slc|PCReg|Data_Out[6]~37 ;
wire \my_slc|PCReg|Data_Out[7]~39_combout ;
wire \my_slc|PCReg|Data_Out~41_combout ;
wire \my_slc|PCReg|Data_Out[7]~40 ;
wire \my_slc|PCReg|Data_Out[8]~42_combout ;
wire \my_slc|PCReg|Data_Out~44_combout ;
wire \my_slc|PCReg|Data_Out[8]~43 ;
wire \my_slc|PCReg|Data_Out[9]~45_combout ;
wire \my_slc|PCReg|Data_Out~47_combout ;
wire \my_slc|PCReg|Data_Out[9]~46 ;
wire \my_slc|PCReg|Data_Out[10]~48_combout ;
wire \my_slc|PCReg|Data_Out~50_combout ;
wire \my_slc|PCReg|Data_Out[10]~49 ;
wire \my_slc|PCReg|Data_Out[11]~51_combout ;
wire \my_slc|PCReg|Data_Out~53_combout ;
wire \my_slc|PCReg|Data_Out[11]~52 ;
wire \my_slc|PCReg|Data_Out[12]~54_combout ;
wire \my_slc|A1A2OUT[12]~24_combout ;
wire \my_slc|PCReg|Data_Out~56_combout ;
wire \S[12]~input_o ;
wire \Data[12]~input_o ;
wire \my_slc|MDRReg|Data_Out~29_combout ;
wire \my_slc|MDRReg|Data_Out~30_combout ;
wire \my_slc|d0|Mux3~0_combout ;
wire \my_slc|alu_unit|Add0~24_combout ;
wire \my_slc|d0|Mux3~1_combout ;
wire \my_slc|d0|Mux3~2_combout ;
wire \my_slc|d0|Mux3~3_combout ;
wire \my_slc|MARReg|Data_Out~1_combout ;
wire \my_slc|state_controller|Decoder0~7_combout ;
wire \my_slc|state_controller|State~48_combout ;
wire \my_slc|state_controller|State.S_07~q ;
wire \my_slc|state_controller|State~49_combout ;
wire \my_slc|state_controller|State.S_23~q ;
wire \my_slc|state_controller|State~38_combout ;
wire \my_slc|state_controller|State.S_16~q ;
wire \my_slc|state_controller|State~39_combout ;
wire \my_slc|state_controller|State.S_16_1~q ;
wire \my_slc|state_controller|WideOr0~0_combout ;
wire \my_slc|state_controller|Selector2~0_combout ;
wire \my_slc|state_controller|Selector2~1_combout ;
wire \Run~input_o ;
wire \my_slc|state_controller|Decoder0~0_combout ;
wire \Continue~input_o ;
wire \my_slc|state_controller|Selector0~0_combout ;
wire \my_slc|state_controller|State.PauseIR1~q ;
wire \my_slc|state_controller|State~54_combout ;
wire \my_slc|state_controller|State.PauseIR2~q ;
wire \my_slc|state_controller|State~55_combout ;
wire \my_slc|state_controller|State.Halted~q ;
wire \my_slc|state_controller|Selector2~2_combout ;
wire \my_slc|state_controller|Selector2~3_combout ;
wire \my_slc|state_controller|State.S_18~q ;
wire \my_slc|state_controller|State~36_combout ;
wire \my_slc|state_controller|State.S_33_1~q ;
wire \my_slc|state_controller|State~34_combout ;
wire \my_slc|state_controller|State.S_33_2~q ;
wire \my_slc|state_controller|State~40_combout ;
wire \my_slc|state_controller|State.S_35~q ;
wire \my_slc|state_controller|State~52_combout ;
wire \my_slc|state_controller|State.S_32~q ;
wire \my_slc|state_controller|Decoder0~6_combout ;
wire \my_slc|state_controller|State~47_combout ;
wire \my_slc|state_controller|State.S_6~q ;
wire \my_slc|state_controller|State~37_combout ;
wire \my_slc|state_controller|State.S_25~q ;
wire \my_slc|state_controller|WideOr22~0_combout ;
wire \S[0]~input_o ;
wire \Data[0]~input_o ;
wire \my_slc|MDRReg|Data_Out~4_combout ;
wire \my_slc|MDRReg|Data_Out~5_combout ;
wire \my_slc|tr0|Data_write_buffer[0]~feeder_combout ;
wire \my_slc|state_controller|Mem_WE~0_combout ;
wire \my_slc|tr0|Data_write_buffer[4]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[6]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[8]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[9]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[10]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[12]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[14]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[15]~feeder_combout ;
wire \my_slc|memory_subsystem|hex_data~5_combout ;
wire \my_slc|memory_subsystem|hex_data[14]~18_combout ;
wire \my_slc|memory_subsystem|hex_data~2_combout ;
wire \my_slc|memory_subsystem|hex_data~3_combout ;
wire \my_slc|memory_subsystem|hex_data~4_combout ;
wire \my_slc|hex_driver0|WideOr6~0_combout ;
wire \my_slc|hex_driver0|WideOr5~0_combout ;
wire \my_slc|hex_driver0|WideOr4~0_combout ;
wire \my_slc|hex_driver0|WideOr3~0_combout ;
wire \my_slc|hex_driver0|WideOr2~0_combout ;
wire \my_slc|hex_driver0|WideOr1~0_combout ;
wire \my_slc|hex_driver0|WideOr0~0_combout ;
wire \my_slc|memory_subsystem|hex_data~6_combout ;
wire \my_slc|memory_subsystem|hex_data~8_combout ;
wire \my_slc|memory_subsystem|hex_data~7_combout ;
wire \my_slc|memory_subsystem|hex_data~9_combout ;
wire \my_slc|hex_driver1|WideOr6~0_combout ;
wire \my_slc|hex_driver1|WideOr5~0_combout ;
wire \my_slc|hex_driver1|WideOr4~0_combout ;
wire \my_slc|hex_driver1|WideOr3~0_combout ;
wire \my_slc|hex_driver1|WideOr2~0_combout ;
wire \my_slc|hex_driver1|WideOr1~0_combout ;
wire \my_slc|hex_driver1|WideOr0~0_combout ;
wire \my_slc|memory_subsystem|hex_data~13_combout ;
wire \my_slc|memory_subsystem|hex_data~11_combout ;
wire \my_slc|memory_subsystem|hex_data~12_combout ;
wire \my_slc|memory_subsystem|hex_data~10_combout ;
wire \my_slc|hex_driver2|WideOr6~0_combout ;
wire \my_slc|hex_driver2|WideOr5~0_combout ;
wire \my_slc|hex_driver2|WideOr4~0_combout ;
wire \my_slc|hex_driver2|WideOr3~0_combout ;
wire \my_slc|hex_driver2|WideOr2~0_combout ;
wire \my_slc|hex_driver2|WideOr1~0_combout ;
wire \my_slc|hex_driver2|WideOr0~0_combout ;
wire \my_slc|memory_subsystem|hex_data~15_combout ;
wire \my_slc|memory_subsystem|hex_data~17_combout ;
wire \my_slc|memory_subsystem|hex_data~14_combout ;
wire \my_slc|memory_subsystem|hex_data~16_combout ;
wire \my_slc|hex_driver3|WideOr6~0_combout ;
wire \my_slc|hex_driver3|WideOr5~0_combout ;
wire \my_slc|hex_driver3|WideOr4~0_combout ;
wire \my_slc|hex_driver3|WideOr3~0_combout ;
wire \my_slc|hex_driver3|WideOr2~0_combout ;
wire \my_slc|hex_driver3|WideOr1~0_combout ;
wire \my_slc|hex_driver3|WideOr0~0_combout ;
wire \my_slc|hex_driver4|WideOr6~0_combout ;
wire \my_slc|hex_driver4|WideOr5~0_combout ;
wire \my_slc|hex_driver4|WideOr4~0_combout ;
wire \my_slc|hex_driver4|WideOr3~0_combout ;
wire \my_slc|hex_driver4|WideOr2~0_combout ;
wire \my_slc|hex_driver4|WideOr1~0_combout ;
wire \my_slc|hex_driver4|WideOr0~0_combout ;
wire \my_slc|hex_driver5|WideOr6~0_combout ;
wire \my_slc|hex_driver5|WideOr5~0_combout ;
wire \my_slc|hex_driver5|WideOr4~0_combout ;
wire \my_slc|hex_driver5|WideOr3~0_combout ;
wire \my_slc|hex_driver5|WideOr2~0_combout ;
wire \my_slc|hex_driver5|WideOr1~0_combout ;
wire \my_slc|hex_driver5|WideOr0~0_combout ;
wire \my_slc|hex_driver6|WideOr6~0_combout ;
wire \my_slc|hex_driver6|WideOr5~0_combout ;
wire \my_slc|hex_driver6|WideOr4~0_combout ;
wire \my_slc|hex_driver6|WideOr3~0_combout ;
wire \my_slc|hex_driver6|WideOr2~0_combout ;
wire \my_slc|hex_driver6|WideOr1~0_combout ;
wire \my_slc|hex_driver6|WideOr0~0_combout ;
wire \my_slc|hex_driver7|WideOr6~0_combout ;
wire \my_slc|hex_driver7|WideOr5~0_combout ;
wire \my_slc|hex_driver7|WideOr4~0_combout ;
wire \my_slc|hex_driver7|WideOr3~0_combout ;
wire \my_slc|hex_driver7|WideOr2~0_combout ;
wire \my_slc|hex_driver7|WideOr1~0_combout ;
wire \my_slc|hex_driver7|WideOr0~0_combout ;
wire [15:0] \my_slc|PCReg|Data_Out ;
wire [0:0] \my_slc|ben_reg|Data_Out ;
wire [2:0] \my_slc|nzp_reg|Data_Out ;
wire [15:0] \my_slc|memory_subsystem|hex_data ;
wire [15:0] \my_slc|IRReg|Data_Out ;
wire [11:0] \my_slc|LED ;
wire [15:0] \my_slc|MARReg|Data_Out ;
wire [1:0] \my_slc|state_controller|ALUK ;
wire [15:0] \my_slc|MDRReg|Data_Out ;
wire [15:0] \my_slc|tr0|Data_read_buffer ;
wire [15:0] \my_slc|tr0|Data_write_buffer ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \Data[0]~output (
	.i(\my_slc|tr0|Data_write_buffer [0]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[0]~output .bus_hold = "false";
defparam \Data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \Data[1]~output (
	.i(\my_slc|tr0|Data_write_buffer [1]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[1]~output .bus_hold = "false";
defparam \Data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \Data[2]~output (
	.i(\my_slc|tr0|Data_write_buffer [2]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[2]~output .bus_hold = "false";
defparam \Data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \Data[3]~output (
	.i(\my_slc|tr0|Data_write_buffer [3]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[3]~output .bus_hold = "false";
defparam \Data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \Data[4]~output (
	.i(\my_slc|tr0|Data_write_buffer [4]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[4]~output .bus_hold = "false";
defparam \Data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \Data[5]~output (
	.i(\my_slc|tr0|Data_write_buffer [5]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[5]~output .bus_hold = "false";
defparam \Data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \Data[6]~output (
	.i(\my_slc|tr0|Data_write_buffer [6]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[6]~output .bus_hold = "false";
defparam \Data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \Data[7]~output (
	.i(\my_slc|tr0|Data_write_buffer [7]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[7]~output .bus_hold = "false";
defparam \Data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \Data[8]~output (
	.i(\my_slc|tr0|Data_write_buffer [8]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[8]~output .bus_hold = "false";
defparam \Data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \Data[9]~output (
	.i(\my_slc|tr0|Data_write_buffer [9]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[9]~output .bus_hold = "false";
defparam \Data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \Data[10]~output (
	.i(\my_slc|tr0|Data_write_buffer [10]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[10]~output .bus_hold = "false";
defparam \Data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \Data[11]~output (
	.i(\my_slc|tr0|Data_write_buffer [11]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[11]~output .bus_hold = "false";
defparam \Data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \Data[12]~output (
	.i(\my_slc|tr0|Data_write_buffer [12]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[12]~output .bus_hold = "false";
defparam \Data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \Data[13]~output (
	.i(\my_slc|tr0|Data_write_buffer [13]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[13]~output .bus_hold = "false";
defparam \Data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \Data[14]~output (
	.i(\my_slc|tr0|Data_write_buffer [14]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[14]~output .bus_hold = "false";
defparam \Data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \Data[15]~output (
	.i(\my_slc|tr0|Data_write_buffer [15]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[15]~output .bus_hold = "false";
defparam \Data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LED[0]~output (
	.i(\my_slc|LED [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LED[1]~output (
	.i(\my_slc|LED [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LED[2]~output (
	.i(\my_slc|LED [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LED[3]~output (
	.i(\my_slc|LED [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LED[4]~output (
	.i(\my_slc|LED [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LED[5]~output (
	.i(\my_slc|LED [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LED[6]~output (
	.i(\my_slc|LED [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LED[7]~output (
	.i(\my_slc|LED [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LED[8]~output (
	.i(\my_slc|LED [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LED[9]~output (
	.i(\my_slc|LED [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LED[10]~output (
	.i(\my_slc|LED [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[10]~output .bus_hold = "false";
defparam \LED[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LED[11]~output (
	.i(\my_slc|LED [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[11]~output .bus_hold = "false";
defparam \LED[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\my_slc|hex_driver0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\my_slc|hex_driver0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\my_slc|hex_driver0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\my_slc|hex_driver0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\my_slc|hex_driver0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\my_slc|hex_driver0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\my_slc|hex_driver0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\my_slc|hex_driver1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\my_slc|hex_driver1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\my_slc|hex_driver1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\my_slc|hex_driver1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\my_slc|hex_driver1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\my_slc|hex_driver1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\my_slc|hex_driver1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\my_slc|hex_driver2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\my_slc|hex_driver2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\my_slc|hex_driver2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\my_slc|hex_driver2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\my_slc|hex_driver2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\my_slc|hex_driver2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\my_slc|hex_driver2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\my_slc|hex_driver3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\my_slc|hex_driver3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\my_slc|hex_driver3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\my_slc|hex_driver3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\my_slc|hex_driver3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\my_slc|hex_driver3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\my_slc|hex_driver3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\my_slc|hex_driver4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\my_slc|hex_driver4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\my_slc|hex_driver4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\my_slc|hex_driver4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\my_slc|hex_driver4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\my_slc|hex_driver4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(!\my_slc|hex_driver4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\my_slc|hex_driver5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\my_slc|hex_driver5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\my_slc|hex_driver5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\my_slc|hex_driver5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\my_slc|hex_driver5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\my_slc|hex_driver5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(!\my_slc|hex_driver5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\my_slc|hex_driver6|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\my_slc|hex_driver6|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\my_slc|hex_driver6|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\my_slc|hex_driver6|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\my_slc|hex_driver6|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\my_slc|hex_driver6|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(!\my_slc|hex_driver6|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\my_slc|hex_driver7|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\my_slc|hex_driver7|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\my_slc|hex_driver7|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\my_slc|hex_driver7|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\my_slc|hex_driver7|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\my_slc|hex_driver7|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(!\my_slc|hex_driver7|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \CE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CE~output_o ),
	.obar());
// synopsys translate_off
defparam \CE~output .bus_hold = "false";
defparam \CE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \UB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UB~output_o ),
	.obar());
// synopsys translate_off
defparam \UB~output .bus_hold = "false";
defparam \UB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \LB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LB~output_o ),
	.obar());
// synopsys translate_off
defparam \LB~output .bus_hold = "false";
defparam \LB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \OE~output (
	.i(!\my_slc|state_controller|WideOr22~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OE~output_o ),
	.obar());
// synopsys translate_off
defparam \OE~output .bus_hold = "false";
defparam \OE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \WE~output (
	.i(!\my_slc|state_controller|Mem_WE~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WE~output_o ),
	.obar());
// synopsys translate_off
defparam \WE~output .bus_hold = "false";
defparam \WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \ADDR[0]~output (
	.i(\my_slc|MARReg|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[0]~output .bus_hold = "false";
defparam \ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \ADDR[1]~output (
	.i(\my_slc|MARReg|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[1]~output .bus_hold = "false";
defparam \ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \ADDR[2]~output (
	.i(\my_slc|MARReg|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[2]~output .bus_hold = "false";
defparam \ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \ADDR[3]~output (
	.i(\my_slc|MARReg|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[3]~output .bus_hold = "false";
defparam \ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \ADDR[4]~output (
	.i(\my_slc|MARReg|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[4]~output .bus_hold = "false";
defparam \ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \ADDR[5]~output (
	.i(\my_slc|MARReg|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[5]~output .bus_hold = "false";
defparam \ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \ADDR[6]~output (
	.i(\my_slc|MARReg|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[6]~output .bus_hold = "false";
defparam \ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \ADDR[7]~output (
	.i(\my_slc|MARReg|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[7]~output .bus_hold = "false";
defparam \ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \ADDR[8]~output (
	.i(\my_slc|MARReg|Data_Out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[8]~output .bus_hold = "false";
defparam \ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \ADDR[9]~output (
	.i(\my_slc|MARReg|Data_Out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[9]~output .bus_hold = "false";
defparam \ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \ADDR[10]~output (
	.i(\my_slc|MARReg|Data_Out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[10]~output .bus_hold = "false";
defparam \ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \ADDR[11]~output (
	.i(\my_slc|MARReg|Data_Out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[11]~output .bus_hold = "false";
defparam \ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \ADDR[12]~output (
	.i(\my_slc|MARReg|Data_Out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[12]~output .bus_hold = "false";
defparam \ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \ADDR[13]~output (
	.i(\my_slc|MARReg|Data_Out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[13]~output .bus_hold = "false";
defparam \ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \ADDR[14]~output (
	.i(\my_slc|MARReg|Data_Out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[14]~output .bus_hold = "false";
defparam \ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \ADDR[15]~output (
	.i(\my_slc|MARReg|Data_Out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[15]~output .bus_hold = "false";
defparam \ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[16]~output .bus_hold = "false";
defparam \ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[17]~output .bus_hold = "false";
defparam \ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[18]~output .bus_hold = "false";
defparam \ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[19]~output .bus_hold = "false";
defparam \ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N0
cycloneive_lcell_comb \my_slc|PCReg|Data_Out[0]~16 (
// Equation(s):
// \my_slc|PCReg|Data_Out[0]~16_combout  = \my_slc|PCReg|Data_Out [0] $ (VCC)
// \my_slc|PCReg|Data_Out[0]~17  = CARRY(\my_slc|PCReg|Data_Out [0])

	.dataa(gnd),
	.datab(\my_slc|PCReg|Data_Out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|PCReg|Data_Out[0]~16_combout ),
	.cout(\my_slc|PCReg|Data_Out[0]~17 ));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[0]~16 .lut_mask = 16'h33CC;
defparam \my_slc|PCReg|Data_Out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N24
cycloneive_lcell_comb \my_slc|PCReg|Data_Out[12]~54 (
// Equation(s):
// \my_slc|PCReg|Data_Out[12]~54_combout  = (\my_slc|PCReg|Data_Out [12] & (\my_slc|PCReg|Data_Out[11]~52  $ (GND))) # (!\my_slc|PCReg|Data_Out [12] & (!\my_slc|PCReg|Data_Out[11]~52  & VCC))
// \my_slc|PCReg|Data_Out[12]~55  = CARRY((\my_slc|PCReg|Data_Out [12] & !\my_slc|PCReg|Data_Out[11]~52 ))

	.dataa(gnd),
	.datab(\my_slc|PCReg|Data_Out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|PCReg|Data_Out[11]~52 ),
	.combout(\my_slc|PCReg|Data_Out[12]~54_combout ),
	.cout(\my_slc|PCReg|Data_Out[12]~55 ));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[12]~54 .lut_mask = 16'hC30C;
defparam \my_slc|PCReg|Data_Out[12]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N26
cycloneive_lcell_comb \my_slc|PCReg|Data_Out[13]~57 (
// Equation(s):
// \my_slc|PCReg|Data_Out[13]~57_combout  = (\my_slc|PCReg|Data_Out [13] & (!\my_slc|PCReg|Data_Out[12]~55 )) # (!\my_slc|PCReg|Data_Out [13] & ((\my_slc|PCReg|Data_Out[12]~55 ) # (GND)))
// \my_slc|PCReg|Data_Out[13]~58  = CARRY((!\my_slc|PCReg|Data_Out[12]~55 ) # (!\my_slc|PCReg|Data_Out [13]))

	.dataa(\my_slc|PCReg|Data_Out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|PCReg|Data_Out[12]~55 ),
	.combout(\my_slc|PCReg|Data_Out[13]~57_combout ),
	.cout(\my_slc|PCReg|Data_Out[13]~58 ));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[13]~57 .lut_mask = 16'h5A5F;
defparam \my_slc|PCReg|Data_Out[13]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N6
cycloneive_lcell_comb \my_slc|state_controller|State~35 (
// Equation(s):
// \my_slc|state_controller|State~35_combout  = (\my_slc|state_controller|State.S_25~q  & \Reset~input_o )

	.dataa(\my_slc|state_controller|State.S_25~q ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~35 .lut_mask = 16'hA0A0;
defparam \my_slc|state_controller|State~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y14_N7
dffeas \my_slc|state_controller|State.S_25_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_25_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_25_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_25_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N14
cycloneive_lcell_comb \my_slc|state_controller|State~41 (
// Equation(s):
// \my_slc|state_controller|State~41_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_25_1~q )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_25_1~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~41 .lut_mask = 16'hCC00;
defparam \my_slc|state_controller|State~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y14_N15
dffeas \my_slc|state_controller|State.S_27 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_27 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N28
cycloneive_lcell_comb \my_slc|PCReg|Data_Out[14]~60 (
// Equation(s):
// \my_slc|PCReg|Data_Out[14]~60_combout  = (\my_slc|PCReg|Data_Out [14] & (\my_slc|PCReg|Data_Out[13]~58  $ (GND))) # (!\my_slc|PCReg|Data_Out [14] & (!\my_slc|PCReg|Data_Out[13]~58  & VCC))
// \my_slc|PCReg|Data_Out[14]~61  = CARRY((\my_slc|PCReg|Data_Out [14] & !\my_slc|PCReg|Data_Out[13]~58 ))

	.dataa(gnd),
	.datab(\my_slc|PCReg|Data_Out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|PCReg|Data_Out[13]~58 ),
	.combout(\my_slc|PCReg|Data_Out[14]~60_combout ),
	.cout(\my_slc|PCReg|Data_Out[14]~61 ));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[14]~60 .lut_mask = 16'hC30C;
defparam \my_slc|PCReg|Data_Out[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N30
cycloneive_lcell_comb \my_slc|PCReg|Data_Out[15]~63 (
// Equation(s):
// \my_slc|PCReg|Data_Out[15]~63_combout  = \my_slc|PCReg|Data_Out [15] $ (\my_slc|PCReg|Data_Out[14]~61 )

	.dataa(\my_slc|PCReg|Data_Out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_slc|PCReg|Data_Out[14]~61 ),
	.combout(\my_slc|PCReg|Data_Out[15]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[15]~63 .lut_mask = 16'h5A5A;
defparam \my_slc|PCReg|Data_Out[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N10
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~8 (
// Equation(s):
// \my_slc|state_controller|Decoder0~8_combout  = (!\my_slc|IRReg|Data_Out [12] & (!\my_slc|IRReg|Data_Out [13] & (!\my_slc|IRReg|Data_Out [14] & !\my_slc|IRReg|Data_Out [15])))

	.dataa(\my_slc|IRReg|Data_Out [12]),
	.datab(\my_slc|IRReg|Data_Out [13]),
	.datac(\my_slc|IRReg|Data_Out [14]),
	.datad(\my_slc|IRReg|Data_Out [15]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~8 .lut_mask = 16'h0001;
defparam \my_slc|state_controller|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N4
cycloneive_lcell_comb \my_slc|state_controller|State~53 (
// Equation(s):
// \my_slc|state_controller|State~53_combout  = (\my_slc|state_controller|Decoder0~8_combout  & (\my_slc|state_controller|State.S_32~q  & \Reset~input_o ))

	.dataa(\my_slc|state_controller|Decoder0~8_combout ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~53 .lut_mask = 16'h8800;
defparam \my_slc|state_controller|State~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y14_N5
dffeas \my_slc|state_controller|State.S_00 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_00 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N14
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~2 (
// Equation(s):
// \my_slc|state_controller|Decoder0~2_combout  = (\my_slc|IRReg|Data_Out [12] & (!\my_slc|IRReg|Data_Out [13] & (!\my_slc|IRReg|Data_Out [14] & \my_slc|IRReg|Data_Out [15])))

	.dataa(\my_slc|IRReg|Data_Out [12]),
	.datab(\my_slc|IRReg|Data_Out [13]),
	.datac(\my_slc|IRReg|Data_Out [14]),
	.datad(\my_slc|IRReg|Data_Out [15]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~2 .lut_mask = 16'h0200;
defparam \my_slc|state_controller|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N12
cycloneive_lcell_comb \my_slc|state_controller|State~43 (
// Equation(s):
// \my_slc|state_controller|State~43_combout  = (\Reset~input_o  & (\my_slc|state_controller|State.S_32~q  & \my_slc|state_controller|Decoder0~2_combout ))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~43 .lut_mask = 16'h8800;
defparam \my_slc|state_controller|State~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N13
dffeas \my_slc|state_controller|State.S_09 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_09~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_09 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_09 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N26
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~4 (
// Equation(s):
// \my_slc|state_controller|Decoder0~4_combout  = (\my_slc|IRReg|Data_Out [12] & (!\my_slc|IRReg|Data_Out [13] & (\my_slc|IRReg|Data_Out [14] & !\my_slc|IRReg|Data_Out [15])))

	.dataa(\my_slc|IRReg|Data_Out [12]),
	.datab(\my_slc|IRReg|Data_Out [13]),
	.datac(\my_slc|IRReg|Data_Out [14]),
	.datad(\my_slc|IRReg|Data_Out [15]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~4 .lut_mask = 16'h0020;
defparam \my_slc|state_controller|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N4
cycloneive_lcell_comb \my_slc|state_controller|State~45 (
// Equation(s):
// \my_slc|state_controller|State~45_combout  = (\Reset~input_o  & (\my_slc|state_controller|Decoder0~4_combout  & \my_slc|state_controller|State.S_32~q ))

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\my_slc|state_controller|Decoder0~4_combout ),
	.datad(\my_slc|state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~45 .lut_mask = 16'hA000;
defparam \my_slc|state_controller|State~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N5
dffeas \my_slc|state_controller|State.S_05 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_05~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_05 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_05 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N24
cycloneive_lcell_comb \my_slc|d0|Mux15~5 (
// Equation(s):
// \my_slc|d0|Mux15~5_combout  = (!\my_slc|state_controller|State.S_23~q  & (!\my_slc|state_controller|State.S_09~q  & !\my_slc|state_controller|State.S_05~q ))

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(\my_slc|state_controller|State.S_09~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux15~5 .lut_mask = 16'h0011;
defparam \my_slc|d0|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \S[8]~input (
	.i(S[8]),
	.ibar(gnd),
	.o(\S[8]~input_o ));
// synopsys translate_off
defparam \S[8]~input .bus_hold = "false";
defparam \S[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N20
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~37 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~37_combout  = (!\my_slc|state_controller|State.S_16_1~q  & (\my_slc|state_controller|WideOr22~0_combout  & !\my_slc|state_controller|State.S_16~q ))

	.dataa(\my_slc|state_controller|State.S_16_1~q ),
	.datab(\my_slc|state_controller|WideOr22~0_combout ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_16~q ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~37 .lut_mask = 16'h0044;
defparam \my_slc|MDRReg|Data_Out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \Data[8]~input (
	.i(Data[8]),
	.ibar(gnd),
	.o(\Data[8]~input_o ));
// synopsys translate_off
defparam \Data[8]~input .bus_hold = "false";
defparam \Data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y11_N21
dffeas \my_slc|tr0|Data_read_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[8] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N20
cycloneive_lcell_comb \my_slc|MARReg|Data_Out[12]~feeder (
// Equation(s):
// \my_slc|MARReg|Data_Out[12]~feeder_combout  = \my_slc|MARReg|Data_Out~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|MARReg|Data_Out~1_combout ),
	.cin(gnd),
	.combout(\my_slc|MARReg|Data_Out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out[12]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|MARReg|Data_Out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N16
cycloneive_lcell_comb \my_slc|MARReg|Data_Out[5]~0 (
// Equation(s):
// \my_slc|MARReg|Data_Out[5]~0_combout  = (\my_slc|state_controller|State.S_18~q ) # ((\my_slc|state_controller|State.S_6~q ) # ((\my_slc|state_controller|State.S_07~q ) # (!\Reset~input_o )))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|state_controller|State.S_6~q ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\my_slc|MARReg|Data_Out[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out[5]~0 .lut_mask = 16'hFFEF;
defparam \my_slc|MARReg|Data_Out[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y14_N21
dffeas \my_slc|MARReg|Data_Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARReg|Data_Out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARReg|Data_Out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARReg|Data_Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out[12] .is_wysiwyg = "true";
defparam \my_slc|MARReg|Data_Out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N8
cycloneive_lcell_comb \my_slc|MARReg|Data_Out[14]~feeder (
// Equation(s):
// \my_slc|MARReg|Data_Out[14]~feeder_combout  = \my_slc|MARReg|Data_Out~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|MARReg|Data_Out~3_combout ),
	.cin(gnd),
	.combout(\my_slc|MARReg|Data_Out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out[14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|MARReg|Data_Out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y14_N9
dffeas \my_slc|MARReg|Data_Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARReg|Data_Out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARReg|Data_Out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARReg|Data_Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out[14] .is_wysiwyg = "true";
defparam \my_slc|MARReg|Data_Out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y14_N27
dffeas \my_slc|MARReg|Data_Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARReg|Data_Out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|MARReg|Data_Out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARReg|Data_Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out[15] .is_wysiwyg = "true";
defparam \my_slc|MARReg|Data_Out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N23
dffeas \my_slc|MARReg|Data_Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARReg|Data_Out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|MARReg|Data_Out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARReg|Data_Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out[13] .is_wysiwyg = "true";
defparam \my_slc|MARReg|Data_Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N26
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~3 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~3_combout  = (\my_slc|MARReg|Data_Out [12] & (\my_slc|MARReg|Data_Out [14] & (\my_slc|MARReg|Data_Out [15] & \my_slc|MARReg|Data_Out [13])))

	.dataa(\my_slc|MARReg|Data_Out [12]),
	.datab(\my_slc|MARReg|Data_Out [14]),
	.datac(\my_slc|MARReg|Data_Out [15]),
	.datad(\my_slc|MARReg|Data_Out [13]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~3 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y10_N12
cycloneive_lcell_comb \my_slc|state_controller|State~51 (
// Equation(s):
// \my_slc|state_controller|State~51_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_4~q )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_4~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~51 .lut_mask = 16'hAA00;
defparam \my_slc|state_controller|State~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y10_N13
dffeas \my_slc|state_controller|State.S_21 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_21 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N20
cycloneive_lcell_comb \my_slc|dr_mux|Mux0~0 (
// Equation(s):
// \my_slc|dr_mux|Mux0~0_combout  = (\my_slc|IRReg|Data_Out [11]) # ((\my_slc|state_controller|WideOr27~0_combout  & !\my_slc|state_controller|State.S_27~q ))

	.dataa(\my_slc|state_controller|WideOr27~0_combout ),
	.datab(gnd),
	.datac(\my_slc|IRReg|Data_Out [11]),
	.datad(\my_slc|state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\my_slc|dr_mux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|dr_mux|Mux0~0 .lut_mask = 16'hF0FA;
defparam \my_slc|dr_mux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N22
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~38 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~38_combout  = (!\my_slc|state_controller|State.S_16_1~q  & (\my_slc|state_controller|WideOr22~0_combout  & (\Reset~input_o  & !\my_slc|state_controller|State.S_16~q )))

	.dataa(\my_slc|state_controller|State.S_16_1~q ),
	.datab(\my_slc|state_controller|WideOr22~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_16~q ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~38 .lut_mask = 16'h0040;
defparam \my_slc|MDRReg|Data_Out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \S[10]~input (
	.i(S[10]),
	.ibar(gnd),
	.o(\S[10]~input_o ));
// synopsys translate_off
defparam \S[10]~input .bus_hold = "false";
defparam \S[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \Data[10]~input (
	.i(Data[10]),
	.ibar(gnd),
	.o(\Data[10]~input_o ));
// synopsys translate_off
defparam \Data[10]~input .bus_hold = "false";
defparam \Data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y15_N27
dffeas \my_slc|tr0|Data_read_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[10] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N26
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~25 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~25_combout  = (\my_slc|MDRReg|Data_Out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[10]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [10])))))

	.dataa(\my_slc|MDRReg|Data_Out~38_combout ),
	.datab(\S[10]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [10]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~25 .lut_mask = 16'h88A0;
defparam \my_slc|MDRReg|Data_Out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N12
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~26 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~26_combout  = (\my_slc|MDRReg|Data_Out~25_combout ) # ((\Reset~input_o  & (!\my_slc|state_controller|WideOr22~0_combout  & \my_slc|d0|Mux5~3_combout )))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|WideOr22~0_combout ),
	.datac(\my_slc|MDRReg|Data_Out~25_combout ),
	.datad(\my_slc|d0|Mux5~3_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~26 .lut_mask = 16'hF2F0;
defparam \my_slc|MDRReg|Data_Out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N26
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out[3]~6 (
// Equation(s):
// \my_slc|MDRReg|Data_Out[3]~6_combout  = (\my_slc|state_controller|State.S_23~q ) # ((\my_slc|state_controller|State.S_33_2~q ) # ((\my_slc|state_controller|State.S_25_1~q ) # (!\Reset~input_o )))

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(\my_slc|state_controller|State.S_33_2~q ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_25_1~q ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out[3]~6 .lut_mask = 16'hFFEF;
defparam \my_slc|MDRReg|Data_Out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y15_N13
dffeas \my_slc|MDRReg|Data_Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRReg|Data_Out~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRReg|Data_Out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRReg|Data_Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out[10] .is_wysiwyg = "true";
defparam \my_slc|MDRReg|Data_Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N6
cycloneive_lcell_comb \my_slc|state_controller|WideOr26 (
// Equation(s):
// \my_slc|state_controller|WideOr26~combout  = (\my_slc|state_controller|State.S_4~q ) # ((\my_slc|state_controller|State.S_27~q ) # (!\my_slc|state_controller|WideOr27~0_combout ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_4~q ),
	.datac(\my_slc|state_controller|State.S_27~q ),
	.datad(\my_slc|state_controller|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr26~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr26 .lut_mask = 16'hFCFF;
defparam \my_slc|state_controller|WideOr26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N8
cycloneive_lcell_comb \my_slc|reg_file|regs~80 (
// Equation(s):
// \my_slc|reg_file|regs~80_combout  = (\my_slc|reg_file|Decoder0~0_combout  & \my_slc|d0|Mux6~4_combout )

	.dataa(\my_slc|reg_file|Decoder0~0_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|Mux6~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~80 .lut_mask = 16'hA0A0;
defparam \my_slc|reg_file|regs~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y11_N4
cycloneive_lcell_comb \my_slc|reg_file|regs[5][11]~1 (
// Equation(s):
// \my_slc|reg_file|regs[5][11]~1_combout  = (\my_slc|reg_file|Decoder0~0_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|reg_file|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs[5][11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs[5][11]~1 .lut_mask = 16'hFF0F;
defparam \my_slc|reg_file|regs[5][11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N9
dffeas \my_slc|reg_file|regs[5][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[5][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[5][9] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y10_N8
cycloneive_lcell_comb \my_slc|reg_file|regs~83 (
// Equation(s):
// \my_slc|reg_file|regs~83_combout  = (\my_slc|reg_file|Decoder0~3_combout  & \my_slc|d0|Mux6~4_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~3_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux6~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~83 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y10_N0
cycloneive_lcell_comb \my_slc|reg_file|regs[7][4]~7 (
// Equation(s):
// \my_slc|reg_file|regs[7][4]~7_combout  = (\my_slc|reg_file|Decoder0~3_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|reg_file|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs[7][4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs[7][4]~7 .lut_mask = 16'hFF0F;
defparam \my_slc|reg_file|regs[7][4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y10_N9
dffeas \my_slc|reg_file|regs[7][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[7][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[7][9] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[7][9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \Data[6]~input (
	.i(Data[6]),
	.ibar(gnd),
	.o(\Data[6]~input_o ));
// synopsys translate_off
defparam \Data[6]~input .bus_hold = "false";
defparam \Data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y11_N19
dffeas \my_slc|tr0|Data_read_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[6] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N18
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~17 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~17_combout  = (\my_slc|MDRReg|Data_Out~37_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[6]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [6])))))

	.dataa(\S[6]~input_o ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [6]),
	.datad(\my_slc|MDRReg|Data_Out~37_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~17 .lut_mask = 16'hB800;
defparam \my_slc|MDRReg|Data_Out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N6
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~18 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~18_combout  = (\Reset~input_o  & ((\my_slc|MDRReg|Data_Out~17_combout ) # ((!\my_slc|state_controller|WideOr22~0_combout  & \my_slc|d0|Mux9~4_combout ))))

	.dataa(\my_slc|state_controller|WideOr22~0_combout ),
	.datab(\my_slc|MDRReg|Data_Out~17_combout ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|Mux9~4_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~18 .lut_mask = 16'hD0C0;
defparam \my_slc|MDRReg|Data_Out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y11_N7
dffeas \my_slc|MDRReg|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRReg|Data_Out~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRReg|Data_Out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRReg|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out[6] .is_wysiwyg = "true";
defparam \my_slc|MDRReg|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N2
cycloneive_lcell_comb \my_slc|addr2_mux|Mux6~0 (
// Equation(s):
// \my_slc|addr2_mux|Mux6~0_combout  = (!\my_slc|state_controller|State.S_6~q  & (!\my_slc|state_controller|State.S_07~q  & !\my_slc|state_controller|State.S_12~q ))

	.dataa(\my_slc|state_controller|State.S_6~q ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_07~q ),
	.datad(\my_slc|state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\my_slc|addr2_mux|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr2_mux|Mux6~0 .lut_mask = 16'h0005;
defparam \my_slc|addr2_mux|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N20
cycloneive_lcell_comb \my_slc|addr2_mux|Mux9~1 (
// Equation(s):
// \my_slc|addr2_mux|Mux9~1_combout  = (\my_slc|addr2_mux|Mux9~0_combout ) # ((\my_slc|addr2_mux|Mux6~0_combout  & \my_slc|IRReg|Data_Out [6]))

	.dataa(\my_slc|addr2_mux|Mux6~0_combout ),
	.datab(\my_slc|IRReg|Data_Out [6]),
	.datac(gnd),
	.datad(\my_slc|addr2_mux|Mux9~0_combout ),
	.cin(gnd),
	.combout(\my_slc|addr2_mux|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr2_mux|Mux9~1 .lut_mask = 16'hFF88;
defparam \my_slc|addr2_mux|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y11_N16
cycloneive_lcell_comb \my_slc|reg_file|regs~56 (
// Equation(s):
// \my_slc|reg_file|regs~56_combout  = (\my_slc|reg_file|Decoder0~0_combout  & \my_slc|d0|Mux9~4_combout )

	.dataa(\my_slc|reg_file|Decoder0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux9~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~56 .lut_mask = 16'hAA00;
defparam \my_slc|reg_file|regs~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y11_N17
dffeas \my_slc|reg_file|regs[5][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[5][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[5][6] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N20
cycloneive_lcell_comb \my_slc|reg_file|regs~59 (
// Equation(s):
// \my_slc|reg_file|regs~59_combout  = (\my_slc|reg_file|Decoder0~3_combout  & \my_slc|d0|Mux9~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~3_combout ),
	.datad(\my_slc|d0|Mux9~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~59 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y13_N21
dffeas \my_slc|reg_file|regs[7][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[7][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[7][6] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N0
cycloneive_lcell_comb \my_slc|reg_file|Decoder0~1 (
// Equation(s):
// \my_slc|reg_file|Decoder0~1_combout  = (\my_slc|dr_mux|Mux0~0_combout  & (\my_slc|dr_mux|Mux1~0_combout  & (\my_slc|state_controller|WideOr26~combout  & !\my_slc|dr_mux|Mux2~0_combout )))

	.dataa(\my_slc|dr_mux|Mux0~0_combout ),
	.datab(\my_slc|dr_mux|Mux1~0_combout ),
	.datac(\my_slc|state_controller|WideOr26~combout ),
	.datad(\my_slc|dr_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Decoder0~1 .lut_mask = 16'h0080;
defparam \my_slc|reg_file|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y13_N10
cycloneive_lcell_comb \my_slc|reg_file|regs~57 (
// Equation(s):
// \my_slc|reg_file|regs~57_combout  = (\my_slc|reg_file|Decoder0~1_combout  & \my_slc|d0|Mux9~4_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux9~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~57 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N18
cycloneive_lcell_comb \my_slc|reg_file|regs[6][9]~3 (
// Equation(s):
// \my_slc|reg_file|regs[6][9]~3_combout  = (\my_slc|reg_file|Decoder0~1_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|reg_file|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs[6][9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs[6][9]~3 .lut_mask = 16'hFF0F;
defparam \my_slc|reg_file|regs[6][9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y13_N11
dffeas \my_slc|reg_file|regs[6][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[6][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[6][6] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N18
cycloneive_lcell_comb \my_slc|reg_file|Decoder0~2 (
// Equation(s):
// \my_slc|reg_file|Decoder0~2_combout  = (\my_slc|dr_mux|Mux0~0_combout  & (!\my_slc|dr_mux|Mux1~0_combout  & (\my_slc|state_controller|WideOr26~combout  & !\my_slc|dr_mux|Mux2~0_combout )))

	.dataa(\my_slc|dr_mux|Mux0~0_combout ),
	.datab(\my_slc|dr_mux|Mux1~0_combout ),
	.datac(\my_slc|state_controller|WideOr26~combout ),
	.datad(\my_slc|dr_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Decoder0~2 .lut_mask = 16'h0020;
defparam \my_slc|reg_file|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N10
cycloneive_lcell_comb \my_slc|reg_file|regs~58 (
// Equation(s):
// \my_slc|reg_file|regs~58_combout  = (\my_slc|reg_file|Decoder0~2_combout  & \my_slc|d0|Mux9~4_combout )

	.dataa(\my_slc|reg_file|Decoder0~2_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|Mux9~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~58 .lut_mask = 16'hA0A0;
defparam \my_slc|reg_file|regs~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N28
cycloneive_lcell_comb \my_slc|reg_file|regs[4][11]~5 (
// Equation(s):
// \my_slc|reg_file|regs[4][11]~5_combout  = (\my_slc|reg_file|Decoder0~2_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~2_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs[4][11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs[4][11]~5 .lut_mask = 16'hF0FF;
defparam \my_slc|reg_file|regs[4][11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N11
dffeas \my_slc|reg_file|regs[4][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[4][11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[4][6] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[4][6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \Data[7]~input (
	.i(Data[7]),
	.ibar(gnd),
	.o(\Data[7]~input_o ));
// synopsys translate_off
defparam \Data[7]~input .bus_hold = "false";
defparam \Data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y11_N31
dffeas \my_slc|tr0|Data_read_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[7] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N30
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~19 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~19_combout  = (\my_slc|MDRReg|Data_Out~37_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[7]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [7])))))

	.dataa(\S[7]~input_o ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [7]),
	.datad(\my_slc|MDRReg|Data_Out~37_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~19 .lut_mask = 16'hB800;
defparam \my_slc|MDRReg|Data_Out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N10
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~20 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~20_combout  = (\Reset~input_o  & ((\my_slc|MDRReg|Data_Out~19_combout ) # ((!\my_slc|state_controller|WideOr22~0_combout  & \my_slc|d0|Mux8~8_combout ))))

	.dataa(\my_slc|MDRReg|Data_Out~19_combout ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|WideOr22~0_combout ),
	.datad(\my_slc|d0|Mux8~8_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~20 .lut_mask = 16'h8C88;
defparam \my_slc|MDRReg|Data_Out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y11_N11
dffeas \my_slc|MDRReg|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRReg|Data_Out~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRReg|Data_Out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRReg|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out[7] .is_wysiwyg = "true";
defparam \my_slc|MDRReg|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N18
cycloneive_lcell_comb \my_slc|addr2_mux|Mux8~0 (
// Equation(s):
// \my_slc|addr2_mux|Mux8~0_combout  = (\my_slc|addr2_mux|Mux9~0_combout ) # ((\my_slc|IRReg|Data_Out [7] & \my_slc|addr2_mux|Mux6~0_combout ))

	.dataa(\my_slc|addr2_mux|Mux9~0_combout ),
	.datab(gnd),
	.datac(\my_slc|IRReg|Data_Out [7]),
	.datad(\my_slc|addr2_mux|Mux6~0_combout ),
	.cin(gnd),
	.combout(\my_slc|addr2_mux|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr2_mux|Mux8~0 .lut_mask = 16'hFAAA;
defparam \my_slc|addr2_mux|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N10
cycloneive_lcell_comb \my_slc|reg_file|regs~64 (
// Equation(s):
// \my_slc|reg_file|regs~64_combout  = (\my_slc|reg_file|Decoder0~0_combout  & \my_slc|d0|Mux8~8_combout )

	.dataa(\my_slc|reg_file|Decoder0~0_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|Mux8~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~64 .lut_mask = 16'hA0A0;
defparam \my_slc|reg_file|regs~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y12_N11
dffeas \my_slc|reg_file|regs[5][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[5][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[5][7] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N14
cycloneive_lcell_comb \my_slc|reg_file|regs~67 (
// Equation(s):
// \my_slc|reg_file|regs~67_combout  = (\my_slc|reg_file|Decoder0~3_combout  & \my_slc|d0|Mux8~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~3_combout ),
	.datad(\my_slc|d0|Mux8~8_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~67 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y12_N15
dffeas \my_slc|reg_file|regs[7][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[7][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[7][7] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N0
cycloneive_lcell_comb \my_slc|reg_file|regs~65 (
// Equation(s):
// \my_slc|reg_file|regs~65_combout  = (\my_slc|reg_file|Decoder0~1_combout  & \my_slc|d0|Mux8~8_combout )

	.dataa(\my_slc|reg_file|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|Mux8~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~65 .lut_mask = 16'hA0A0;
defparam \my_slc|reg_file|regs~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N1
dffeas \my_slc|reg_file|regs[6][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[6][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[6][7] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N18
cycloneive_lcell_comb \my_slc|reg_file|regs~66 (
// Equation(s):
// \my_slc|reg_file|regs~66_combout  = (\my_slc|reg_file|Decoder0~2_combout  & \my_slc|d0|Mux8~8_combout )

	.dataa(\my_slc|reg_file|Decoder0~2_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|Mux8~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~66 .lut_mask = 16'hA0A0;
defparam \my_slc|reg_file|regs~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N19
dffeas \my_slc|reg_file|regs[4][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[4][11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[4][7] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N16
cycloneive_lcell_comb \my_slc|reg_file|Mux8~0 (
// Equation(s):
// \my_slc|reg_file|Mux8~0_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & (((\my_slc|sr1_mux|Mux1~0_combout )))) # (!\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|sr1_mux|Mux1~0_combout  & (\my_slc|reg_file|regs[6][7]~q )) # (!\my_slc|sr1_mux|Mux1~0_combout  & 
// ((\my_slc|reg_file|regs[4][7]~q )))))

	.dataa(\my_slc|reg_file|regs[6][7]~q ),
	.datab(\my_slc|reg_file|regs[4][7]~q ),
	.datac(\my_slc|sr1_mux|Mux2~0_combout ),
	.datad(\my_slc|sr1_mux|Mux1~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux8~0 .lut_mask = 16'hFA0C;
defparam \my_slc|reg_file|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N14
cycloneive_lcell_comb \my_slc|reg_file|Mux8~1 (
// Equation(s):
// \my_slc|reg_file|Mux8~1_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|Mux8~0_combout  & ((\my_slc|reg_file|regs[7][7]~q ))) # (!\my_slc|reg_file|Mux8~0_combout  & (\my_slc|reg_file|regs[5][7]~q )))) # (!\my_slc|sr1_mux|Mux2~0_combout  & 
// (((\my_slc|reg_file|Mux8~0_combout ))))

	.dataa(\my_slc|reg_file|regs[5][7]~q ),
	.datab(\my_slc|reg_file|regs[7][7]~q ),
	.datac(\my_slc|sr1_mux|Mux2~0_combout ),
	.datad(\my_slc|reg_file|Mux8~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux8~1 .lut_mask = 16'hCFA0;
defparam \my_slc|reg_file|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N2
cycloneive_lcell_comb \my_slc|reg_file|Decoder0~6 (
// Equation(s):
// \my_slc|reg_file|Decoder0~6_combout  = (!\my_slc|dr_mux|Mux0~0_combout  & (\my_slc|dr_mux|Mux1~0_combout  & (\my_slc|state_controller|WideOr26~combout  & \my_slc|dr_mux|Mux2~0_combout )))

	.dataa(\my_slc|dr_mux|Mux0~0_combout ),
	.datab(\my_slc|dr_mux|Mux1~0_combout ),
	.datac(\my_slc|state_controller|WideOr26~combout ),
	.datad(\my_slc|dr_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Decoder0~6 .lut_mask = 16'h4000;
defparam \my_slc|reg_file|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N12
cycloneive_lcell_comb \my_slc|reg_file|regs~71 (
// Equation(s):
// \my_slc|reg_file|regs~71_combout  = (\my_slc|d0|Mux8~8_combout  & \my_slc|reg_file|Decoder0~6_combout )

	.dataa(\my_slc|d0|Mux8~8_combout ),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~71 .lut_mask = 16'hA0A0;
defparam \my_slc|reg_file|regs~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N16
cycloneive_lcell_comb \my_slc|reg_file|regs[3][3]~13 (
// Equation(s):
// \my_slc|reg_file|regs[3][3]~13_combout  = (\my_slc|reg_file|Decoder0~6_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|reg_file|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs[3][3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs[3][3]~13 .lut_mask = 16'hFF0F;
defparam \my_slc|reg_file|regs[3][3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y16_N13
dffeas \my_slc|reg_file|regs[3][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[3][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[3][7] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N22
cycloneive_lcell_comb \my_slc|reg_file|Decoder0~4 (
// Equation(s):
// \my_slc|reg_file|Decoder0~4_combout  = (!\my_slc|dr_mux|Mux0~0_combout  & (\my_slc|dr_mux|Mux1~0_combout  & (\my_slc|state_controller|WideOr26~combout  & !\my_slc|dr_mux|Mux2~0_combout )))

	.dataa(\my_slc|dr_mux|Mux0~0_combout ),
	.datab(\my_slc|dr_mux|Mux1~0_combout ),
	.datac(\my_slc|state_controller|WideOr26~combout ),
	.datad(\my_slc|dr_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Decoder0~4 .lut_mask = 16'h0040;
defparam \my_slc|reg_file|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N4
cycloneive_lcell_comb \my_slc|reg_file|regs~68 (
// Equation(s):
// \my_slc|reg_file|regs~68_combout  = (\my_slc|d0|Mux8~8_combout  & \my_slc|reg_file|Decoder0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|Mux8~8_combout ),
	.datad(\my_slc|reg_file|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~68 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N6
cycloneive_lcell_comb \my_slc|reg_file|regs[2][8]~9 (
// Equation(s):
// \my_slc|reg_file|regs[2][8]~9_combout  = (\my_slc|reg_file|Decoder0~4_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|reg_file|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs[2][8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs[2][8]~9 .lut_mask = 16'hFF0F;
defparam \my_slc|reg_file|regs[2][8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y16_N5
dffeas \my_slc|reg_file|regs[2][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[2][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[2][7] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N16
cycloneive_lcell_comb \my_slc|reg_file|Decoder0~5 (
// Equation(s):
// \my_slc|reg_file|Decoder0~5_combout  = (!\my_slc|dr_mux|Mux0~0_combout  & (!\my_slc|dr_mux|Mux1~0_combout  & (\my_slc|state_controller|WideOr26~combout  & !\my_slc|dr_mux|Mux2~0_combout )))

	.dataa(\my_slc|dr_mux|Mux0~0_combout ),
	.datab(\my_slc|dr_mux|Mux1~0_combout ),
	.datac(\my_slc|state_controller|WideOr26~combout ),
	.datad(\my_slc|dr_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Decoder0~5 .lut_mask = 16'h0010;
defparam \my_slc|reg_file|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N2
cycloneive_lcell_comb \my_slc|reg_file|regs~70 (
// Equation(s):
// \my_slc|reg_file|regs~70_combout  = (\my_slc|reg_file|Decoder0~5_combout  & \my_slc|d0|Mux8~8_combout )

	.dataa(\my_slc|reg_file|Decoder0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux8~8_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~70 .lut_mask = 16'hAA00;
defparam \my_slc|reg_file|regs~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N12
cycloneive_lcell_comb \my_slc|reg_file|regs[0][3]~11 (
// Equation(s):
// \my_slc|reg_file|regs[0][3]~11_combout  = (\my_slc|reg_file|Decoder0~5_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|reg_file|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs[0][3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs[0][3]~11 .lut_mask = 16'hFF0F;
defparam \my_slc|reg_file|regs[0][3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N3
dffeas \my_slc|reg_file|regs[0][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[0][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[0][7] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N20
cycloneive_lcell_comb \my_slc|reg_file|Decoder0~7 (
// Equation(s):
// \my_slc|reg_file|Decoder0~7_combout  = (!\my_slc|dr_mux|Mux0~0_combout  & (!\my_slc|dr_mux|Mux1~0_combout  & (\my_slc|state_controller|WideOr26~combout  & \my_slc|dr_mux|Mux2~0_combout )))

	.dataa(\my_slc|dr_mux|Mux0~0_combout ),
	.datab(\my_slc|dr_mux|Mux1~0_combout ),
	.datac(\my_slc|state_controller|WideOr26~combout ),
	.datad(\my_slc|dr_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Decoder0~7 .lut_mask = 16'h1000;
defparam \my_slc|reg_file|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N12
cycloneive_lcell_comb \my_slc|reg_file|regs~69 (
// Equation(s):
// \my_slc|reg_file|regs~69_combout  = (\my_slc|reg_file|Decoder0~7_combout  & \my_slc|d0|Mux8~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~7_combout ),
	.datad(\my_slc|d0|Mux8~8_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~69 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N6
cycloneive_lcell_comb \my_slc|reg_file|regs[1][14]~15 (
// Equation(s):
// \my_slc|reg_file|regs[1][14]~15_combout  = (\my_slc|reg_file|Decoder0~7_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|reg_file|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs[1][14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs[1][14]~15 .lut_mask = 16'hFF0F;
defparam \my_slc|reg_file|regs[1][14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N13
dffeas \my_slc|reg_file|regs[1][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[1][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[1][7] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N2
cycloneive_lcell_comb \my_slc|reg_file|Mux8~2 (
// Equation(s):
// \my_slc|reg_file|Mux8~2_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & (((\my_slc|reg_file|regs[1][7]~q ) # (\my_slc|sr1_mux|Mux1~0_combout )))) # (!\my_slc|sr1_mux|Mux2~0_combout  & (\my_slc|reg_file|regs[0][7]~q  & ((!\my_slc|sr1_mux|Mux1~0_combout ))))

	.dataa(\my_slc|reg_file|regs[0][7]~q ),
	.datab(\my_slc|reg_file|regs[1][7]~q ),
	.datac(\my_slc|sr1_mux|Mux2~0_combout ),
	.datad(\my_slc|sr1_mux|Mux1~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux8~2 .lut_mask = 16'hF0CA;
defparam \my_slc|reg_file|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N10
cycloneive_lcell_comb \my_slc|reg_file|Mux8~3 (
// Equation(s):
// \my_slc|reg_file|Mux8~3_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|Mux8~2_combout  & (\my_slc|reg_file|regs[3][7]~q )) # (!\my_slc|reg_file|Mux8~2_combout  & ((\my_slc|reg_file|regs[2][7]~q ))))) # (!\my_slc|sr1_mux|Mux1~0_combout  & 
// (((\my_slc|reg_file|Mux8~2_combout ))))

	.dataa(\my_slc|reg_file|regs[3][7]~q ),
	.datab(\my_slc|reg_file|regs[2][7]~q ),
	.datac(\my_slc|sr1_mux|Mux1~0_combout ),
	.datad(\my_slc|reg_file|Mux8~2_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux8~3 .lut_mask = 16'hAFC0;
defparam \my_slc|reg_file|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N8
cycloneive_lcell_comb \my_slc|reg_file|Mux8~4 (
// Equation(s):
// \my_slc|reg_file|Mux8~4_combout  = (\my_slc|sr1_mux|Mux0~0_combout  & (\my_slc|reg_file|Mux8~1_combout )) # (!\my_slc|sr1_mux|Mux0~0_combout  & ((\my_slc|reg_file|Mux8~3_combout )))

	.dataa(gnd),
	.datab(\my_slc|sr1_mux|Mux0~0_combout ),
	.datac(\my_slc|reg_file|Mux8~1_combout ),
	.datad(\my_slc|reg_file|Mux8~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux8~4 .lut_mask = 16'hF3C0;
defparam \my_slc|reg_file|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N4
cycloneive_lcell_comb \my_slc|addr1_mux|Mux8~0 (
// Equation(s):
// \my_slc|addr1_mux|Mux8~0_combout  = (\my_slc|state_controller|State.S_22~q  & (\my_slc|PCReg|Data_Out [7])) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|PCReg|Data_Out [7])) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|reg_file|Mux8~4_combout )))))

	.dataa(\my_slc|PCReg|Data_Out [7]),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|reg_file|Mux8~4_combout ),
	.cin(gnd),
	.combout(\my_slc|addr1_mux|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr1_mux|Mux8~0 .lut_mask = 16'hABA8;
defparam \my_slc|addr1_mux|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N22
cycloneive_lcell_comb \my_slc|reg_file|regs~51 (
// Equation(s):
// \my_slc|reg_file|regs~51_combout  = (\my_slc|reg_file|Decoder0~3_combout  & \my_slc|d0|Mux10~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~3_combout ),
	.datad(\my_slc|d0|Mux10~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~51 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y13_N23
dffeas \my_slc|reg_file|regs[7][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[7][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[7][5] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y11_N20
cycloneive_lcell_comb \my_slc|reg_file|regs~48 (
// Equation(s):
// \my_slc|reg_file|regs~48_combout  = (\my_slc|reg_file|Decoder0~0_combout  & \my_slc|d0|Mux10~4_combout )

	.dataa(\my_slc|reg_file|Decoder0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux10~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~48 .lut_mask = 16'hAA00;
defparam \my_slc|reg_file|regs~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y11_N21
dffeas \my_slc|reg_file|regs[5][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[5][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[5][5] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y13_N16
cycloneive_lcell_comb \my_slc|reg_file|regs~49 (
// Equation(s):
// \my_slc|reg_file|regs~49_combout  = (\my_slc|reg_file|Decoder0~1_combout  & \my_slc|d0|Mux10~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~1_combout ),
	.datad(\my_slc|d0|Mux10~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~49 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y13_N17
dffeas \my_slc|reg_file|regs[6][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[6][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[6][5] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N16
cycloneive_lcell_comb \my_slc|reg_file|regs~50 (
// Equation(s):
// \my_slc|reg_file|regs~50_combout  = (\my_slc|reg_file|Decoder0~2_combout  & \my_slc|d0|Mux10~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~2_combout ),
	.datad(\my_slc|d0|Mux10~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~50 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N17
dffeas \my_slc|reg_file|regs[4][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[4][11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[4][5] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N20
cycloneive_lcell_comb \my_slc|reg_file|Mux10~0 (
// Equation(s):
// \my_slc|reg_file|Mux10~0_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|regs[6][5]~q ) # ((\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|sr1_mux|Mux1~0_combout  & (((\my_slc|reg_file|regs[4][5]~q  & !\my_slc|sr1_mux|Mux2~0_combout ))))

	.dataa(\my_slc|reg_file|regs[6][5]~q ),
	.datab(\my_slc|reg_file|regs[4][5]~q ),
	.datac(\my_slc|sr1_mux|Mux1~0_combout ),
	.datad(\my_slc|sr1_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux10~0 .lut_mask = 16'hF0AC;
defparam \my_slc|reg_file|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N26
cycloneive_lcell_comb \my_slc|reg_file|Mux10~1 (
// Equation(s):
// \my_slc|reg_file|Mux10~1_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|Mux10~0_combout  & (\my_slc|reg_file|regs[7][5]~q )) # (!\my_slc|reg_file|Mux10~0_combout  & ((\my_slc|reg_file|regs[5][5]~q ))))) # (!\my_slc|sr1_mux|Mux2~0_combout 
//  & (((\my_slc|reg_file|Mux10~0_combout ))))

	.dataa(\my_slc|sr1_mux|Mux2~0_combout ),
	.datab(\my_slc|reg_file|regs[7][5]~q ),
	.datac(\my_slc|reg_file|regs[5][5]~q ),
	.datad(\my_slc|reg_file|Mux10~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux10~1 .lut_mask = 16'hDDA0;
defparam \my_slc|reg_file|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N30
cycloneive_lcell_comb \my_slc|reg_file|regs~52 (
// Equation(s):
// \my_slc|reg_file|regs~52_combout  = (\my_slc|d0|Mux10~4_combout  & \my_slc|reg_file|Decoder0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|Mux10~4_combout ),
	.datad(\my_slc|reg_file|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~52 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N31
dffeas \my_slc|reg_file|regs[2][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[2][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[2][5] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N18
cycloneive_lcell_comb \my_slc|reg_file|regs~55 (
// Equation(s):
// \my_slc|reg_file|regs~55_combout  = (\my_slc|d0|Mux10~4_combout  & \my_slc|reg_file|Decoder0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|Mux10~4_combout ),
	.datad(\my_slc|reg_file|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~55 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y13_N19
dffeas \my_slc|reg_file|regs[3][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[3][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[3][5] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N4
cycloneive_lcell_comb \my_slc|reg_file|regs~54 (
// Equation(s):
// \my_slc|reg_file|regs~54_combout  = (\my_slc|reg_file|Decoder0~5_combout  & \my_slc|d0|Mux10~4_combout )

	.dataa(\my_slc|reg_file|Decoder0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux10~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~54 .lut_mask = 16'hAA00;
defparam \my_slc|reg_file|regs~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y11_N5
dffeas \my_slc|reg_file|regs[0][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[0][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[0][5] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N26
cycloneive_lcell_comb \my_slc|reg_file|regs~53 (
// Equation(s):
// \my_slc|reg_file|regs~53_combout  = (\my_slc|reg_file|Decoder0~7_combout  & \my_slc|d0|Mux10~4_combout )

	.dataa(\my_slc|reg_file|Decoder0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux10~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~53 .lut_mask = 16'hAA00;
defparam \my_slc|reg_file|regs~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y11_N27
dffeas \my_slc|reg_file|regs[1][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[1][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[1][5] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N12
cycloneive_lcell_comb \my_slc|reg_file|Mux10~2 (
// Equation(s):
// \my_slc|reg_file|Mux10~2_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & (((\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|regs[1][5]~q ))) # (!\my_slc|sr1_mux|Mux2~0_combout  
// & (\my_slc|reg_file|regs[0][5]~q ))))

	.dataa(\my_slc|reg_file|regs[0][5]~q ),
	.datab(\my_slc|reg_file|regs[1][5]~q ),
	.datac(\my_slc|sr1_mux|Mux1~0_combout ),
	.datad(\my_slc|sr1_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux10~2 .lut_mask = 16'hFC0A;
defparam \my_slc|reg_file|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N24
cycloneive_lcell_comb \my_slc|reg_file|Mux10~3 (
// Equation(s):
// \my_slc|reg_file|Mux10~3_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|Mux10~2_combout  & ((\my_slc|reg_file|regs[3][5]~q ))) # (!\my_slc|reg_file|Mux10~2_combout  & (\my_slc|reg_file|regs[2][5]~q )))) # (!\my_slc|sr1_mux|Mux1~0_combout 
//  & (((\my_slc|reg_file|Mux10~2_combout ))))

	.dataa(\my_slc|reg_file|regs[2][5]~q ),
	.datab(\my_slc|reg_file|regs[3][5]~q ),
	.datac(\my_slc|sr1_mux|Mux1~0_combout ),
	.datad(\my_slc|reg_file|Mux10~2_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux10~3 .lut_mask = 16'hCFA0;
defparam \my_slc|reg_file|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N2
cycloneive_lcell_comb \my_slc|reg_file|Mux10~4 (
// Equation(s):
// \my_slc|reg_file|Mux10~4_combout  = (\my_slc|sr1_mux|Mux0~0_combout  & (\my_slc|reg_file|Mux10~1_combout )) # (!\my_slc|sr1_mux|Mux0~0_combout  & ((\my_slc|reg_file|Mux10~3_combout )))

	.dataa(gnd),
	.datab(\my_slc|sr1_mux|Mux0~0_combout ),
	.datac(\my_slc|reg_file|Mux10~1_combout ),
	.datad(\my_slc|reg_file|Mux10~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux10~4 .lut_mask = 16'hF3C0;
defparam \my_slc|reg_file|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N30
cycloneive_lcell_comb \my_slc|addr1_mux|Mux10~0 (
// Equation(s):
// \my_slc|addr1_mux|Mux10~0_combout  = (\my_slc|state_controller|State.S_21~q  & (\my_slc|PCReg|Data_Out [5])) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|state_controller|State.S_22~q  & (\my_slc|PCReg|Data_Out [5])) # 
// (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|reg_file|Mux10~4_combout )))))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|PCReg|Data_Out [5]),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|reg_file|Mux10~4_combout ),
	.cin(gnd),
	.combout(\my_slc|addr1_mux|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr1_mux|Mux10~0 .lut_mask = 16'hCDC8;
defparam \my_slc|addr1_mux|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N24
cycloneive_lcell_comb \my_slc|addr2_mux|Mux10~0 (
// Equation(s):
// \my_slc|addr2_mux|Mux10~0_combout  = (\my_slc|IRReg|Data_Out [5] & ((\my_slc|addr2_mux|Mux6~0_combout ) # ((!\my_slc|state_controller|State.S_12~q  & !\my_slc|state_controller|State.S_22~q ))))

	.dataa(\my_slc|IRReg|Data_Out [5]),
	.datab(\my_slc|addr2_mux|Mux6~0_combout ),
	.datac(\my_slc|state_controller|State.S_12~q ),
	.datad(\my_slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\my_slc|addr2_mux|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr2_mux|Mux10~0 .lut_mask = 16'h888A;
defparam \my_slc|addr2_mux|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \Data[4]~input (
	.i(Data[4]),
	.ibar(gnd),
	.o(\Data[4]~input_o ));
// synopsys translate_off
defparam \Data[4]~input .bus_hold = "false";
defparam \Data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y11_N13
dffeas \my_slc|tr0|Data_read_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[4] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N12
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~13 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~13_combout  = (\my_slc|MDRReg|Data_Out~37_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[4]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [4])))))

	.dataa(\S[4]~input_o ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [4]),
	.datad(\my_slc|MDRReg|Data_Out~37_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~13 .lut_mask = 16'hB800;
defparam \my_slc|MDRReg|Data_Out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N10
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~14 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~14_combout  = (\Reset~input_o  & ((\my_slc|MDRReg|Data_Out~13_combout ) # ((!\my_slc|state_controller|WideOr22~0_combout  & \my_slc|d0|Mux11~4_combout ))))

	.dataa(\my_slc|state_controller|WideOr22~0_combout ),
	.datab(\my_slc|MDRReg|Data_Out~13_combout ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|Mux11~4_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~14 .lut_mask = 16'hD0C0;
defparam \my_slc|MDRReg|Data_Out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y14_N11
dffeas \my_slc|MDRReg|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRReg|Data_Out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRReg|Data_Out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRReg|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out[4] .is_wysiwyg = "true";
defparam \my_slc|MDRReg|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N12
cycloneive_lcell_comb \my_slc|reg_file|regs~47 (
// Equation(s):
// \my_slc|reg_file|regs~47_combout  = (\my_slc|d0|Mux11~4_combout  & \my_slc|reg_file|Decoder0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|Mux11~4_combout ),
	.datad(\my_slc|reg_file|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~47 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y12_N13
dffeas \my_slc|reg_file|regs[3][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[3][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[3][4] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N2
cycloneive_lcell_comb \my_slc|reg_file|regs~44 (
// Equation(s):
// \my_slc|reg_file|regs~44_combout  = (\my_slc|reg_file|Decoder0~4_combout  & \my_slc|d0|Mux11~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~4_combout ),
	.datad(\my_slc|d0|Mux11~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~44 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y11_N3
dffeas \my_slc|reg_file|regs[2][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[2][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[2][4] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N22
cycloneive_lcell_comb \my_slc|reg_file|regs~46 (
// Equation(s):
// \my_slc|reg_file|regs~46_combout  = (\my_slc|reg_file|Decoder0~5_combout  & \my_slc|d0|Mux11~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~5_combout ),
	.datad(\my_slc|d0|Mux11~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~46 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y12_N23
dffeas \my_slc|reg_file|regs[0][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[0][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[0][4] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N0
cycloneive_lcell_comb \my_slc|reg_file|regs~45 (
// Equation(s):
// \my_slc|reg_file|regs~45_combout  = (\my_slc|reg_file|Decoder0~7_combout  & \my_slc|d0|Mux11~4_combout )

	.dataa(\my_slc|reg_file|Decoder0~7_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|Mux11~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~45 .lut_mask = 16'hA0A0;
defparam \my_slc|reg_file|regs~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y11_N1
dffeas \my_slc|reg_file|regs[1][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[1][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[1][4] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N4
cycloneive_lcell_comb \my_slc|reg_file|Mux11~2 (
// Equation(s):
// \my_slc|reg_file|Mux11~2_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & (((\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|regs[1][4]~q ))) # (!\my_slc|sr1_mux|Mux2~0_combout  
// & (\my_slc|reg_file|regs[0][4]~q ))))

	.dataa(\my_slc|reg_file|regs[0][4]~q ),
	.datab(\my_slc|reg_file|regs[1][4]~q ),
	.datac(\my_slc|sr1_mux|Mux1~0_combout ),
	.datad(\my_slc|sr1_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux11~2 .lut_mask = 16'hFC0A;
defparam \my_slc|reg_file|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N26
cycloneive_lcell_comb \my_slc|reg_file|Mux11~3 (
// Equation(s):
// \my_slc|reg_file|Mux11~3_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|Mux11~2_combout  & (\my_slc|reg_file|regs[3][4]~q )) # (!\my_slc|reg_file|Mux11~2_combout  & ((\my_slc|reg_file|regs[2][4]~q ))))) # (!\my_slc|sr1_mux|Mux1~0_combout 
//  & (((\my_slc|reg_file|Mux11~2_combout ))))

	.dataa(\my_slc|reg_file|regs[3][4]~q ),
	.datab(\my_slc|reg_file|regs[2][4]~q ),
	.datac(\my_slc|sr1_mux|Mux1~0_combout ),
	.datad(\my_slc|reg_file|Mux11~2_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux11~3 .lut_mask = 16'hAFC0;
defparam \my_slc|reg_file|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y11_N0
cycloneive_lcell_comb \my_slc|reg_file|regs~40 (
// Equation(s):
// \my_slc|reg_file|regs~40_combout  = (\my_slc|reg_file|Decoder0~0_combout  & \my_slc|d0|Mux11~4_combout )

	.dataa(\my_slc|reg_file|Decoder0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux11~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~40 .lut_mask = 16'hAA00;
defparam \my_slc|reg_file|regs~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y11_N1
dffeas \my_slc|reg_file|regs[5][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[5][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[5][4] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N0
cycloneive_lcell_comb \my_slc|reg_file|regs~43 (
// Equation(s):
// \my_slc|reg_file|regs~43_combout  = (\my_slc|reg_file|Decoder0~3_combout  & \my_slc|d0|Mux11~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~3_combout ),
	.datad(\my_slc|d0|Mux11~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~43 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y11_N1
dffeas \my_slc|reg_file|regs[7][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[7][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[7][4] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N20
cycloneive_lcell_comb \my_slc|reg_file|regs~41 (
// Equation(s):
// \my_slc|reg_file|regs~41_combout  = (\my_slc|d0|Mux11~4_combout  & \my_slc|reg_file|Decoder0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|Mux11~4_combout ),
	.datad(\my_slc|reg_file|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~41 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N21
dffeas \my_slc|reg_file|regs[6][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[6][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[6][4] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N22
cycloneive_lcell_comb \my_slc|reg_file|regs~42 (
// Equation(s):
// \my_slc|reg_file|regs~42_combout  = (\my_slc|reg_file|Decoder0~2_combout  & \my_slc|d0|Mux11~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~2_combout ),
	.datad(\my_slc|d0|Mux11~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~42 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N23
dffeas \my_slc|reg_file|regs[4][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[4][11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[4][4] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N10
cycloneive_lcell_comb \my_slc|reg_file|Mux11~0 (
// Equation(s):
// \my_slc|reg_file|Mux11~0_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|regs[6][4]~q ) # ((\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|sr1_mux|Mux1~0_combout  & (((\my_slc|reg_file|regs[4][4]~q  & !\my_slc|sr1_mux|Mux2~0_combout ))))

	.dataa(\my_slc|reg_file|regs[6][4]~q ),
	.datab(\my_slc|reg_file|regs[4][4]~q ),
	.datac(\my_slc|sr1_mux|Mux1~0_combout ),
	.datad(\my_slc|sr1_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux11~0 .lut_mask = 16'hF0AC;
defparam \my_slc|reg_file|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N24
cycloneive_lcell_comb \my_slc|reg_file|Mux11~1 (
// Equation(s):
// \my_slc|reg_file|Mux11~1_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|Mux11~0_combout  & ((\my_slc|reg_file|regs[7][4]~q ))) # (!\my_slc|reg_file|Mux11~0_combout  & (\my_slc|reg_file|regs[5][4]~q )))) # (!\my_slc|sr1_mux|Mux2~0_combout 
//  & (((\my_slc|reg_file|Mux11~0_combout ))))

	.dataa(\my_slc|sr1_mux|Mux2~0_combout ),
	.datab(\my_slc|reg_file|regs[5][4]~q ),
	.datac(\my_slc|reg_file|regs[7][4]~q ),
	.datad(\my_slc|reg_file|Mux11~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux11~1 .lut_mask = 16'hF588;
defparam \my_slc|reg_file|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N12
cycloneive_lcell_comb \my_slc|reg_file|Mux11~4 (
// Equation(s):
// \my_slc|reg_file|Mux11~4_combout  = (\my_slc|sr1_mux|Mux0~0_combout  & ((\my_slc|reg_file|Mux11~1_combout ))) # (!\my_slc|sr1_mux|Mux0~0_combout  & (\my_slc|reg_file|Mux11~3_combout ))

	.dataa(gnd),
	.datab(\my_slc|sr1_mux|Mux0~0_combout ),
	.datac(\my_slc|reg_file|Mux11~3_combout ),
	.datad(\my_slc|reg_file|Mux11~1_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux11~4 .lut_mask = 16'hFC30;
defparam \my_slc|reg_file|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N20
cycloneive_lcell_comb \my_slc|addr1_mux|Mux11~0 (
// Equation(s):
// \my_slc|addr1_mux|Mux11~0_combout  = (\my_slc|state_controller|State.S_22~q  & (\my_slc|PCReg|Data_Out [4])) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|PCReg|Data_Out [4])) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|reg_file|Mux11~4_combout )))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|PCReg|Data_Out [4]),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|reg_file|Mux11~4_combout ),
	.cin(gnd),
	.combout(\my_slc|addr1_mux|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr1_mux|Mux11~0 .lut_mask = 16'hCDC8;
defparam \my_slc|addr1_mux|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \Data[3]~input (
	.i(Data[3]),
	.ibar(gnd),
	.o(\Data[3]~input_o ));
// synopsys translate_off
defparam \Data[3]~input .bus_hold = "false";
defparam \Data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y11_N29
dffeas \my_slc|tr0|Data_read_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[3] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N28
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~11 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~11_combout  = (\my_slc|MDRReg|Data_Out~37_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[3]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [3])))))

	.dataa(\S[3]~input_o ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [3]),
	.datad(\my_slc|MDRReg|Data_Out~37_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~11 .lut_mask = 16'hB800;
defparam \my_slc|MDRReg|Data_Out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N14
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~12 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~12_combout  = (\Reset~input_o  & ((\my_slc|MDRReg|Data_Out~11_combout ) # ((!\my_slc|state_controller|WideOr22~0_combout  & \my_slc|d0|Mux12~3_combout ))))

	.dataa(\my_slc|state_controller|WideOr22~0_combout ),
	.datab(\my_slc|MDRReg|Data_Out~11_combout ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|Mux12~3_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~12 .lut_mask = 16'hD0C0;
defparam \my_slc|MDRReg|Data_Out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y11_N15
dffeas \my_slc|MDRReg|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRReg|Data_Out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRReg|Data_Out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRReg|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out[3] .is_wysiwyg = "true";
defparam \my_slc|MDRReg|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N4
cycloneive_lcell_comb \my_slc|IRReg|Data_Out~4 (
// Equation(s):
// \my_slc|IRReg|Data_Out~4_combout  = (\Reset~input_o  & \my_slc|d0|Mux12~3_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux12~3_combout ),
	.cin(gnd),
	.combout(\my_slc|IRReg|Data_Out~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out~4 .lut_mask = 16'hCC00;
defparam \my_slc|IRReg|Data_Out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N22
cycloneive_lcell_comb \my_slc|IRReg|Data_Out[3]~1 (
// Equation(s):
// \my_slc|IRReg|Data_Out[3]~1_combout  = (\my_slc|state_controller|State.S_35~q ) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\my_slc|IRReg|Data_Out[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out[3]~1 .lut_mask = 16'hFF55;
defparam \my_slc|IRReg|Data_Out[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N25
dffeas \my_slc|IRReg|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRReg|Data_Out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRReg|Data_Out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRReg|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out[3] .is_wysiwyg = "true";
defparam \my_slc|IRReg|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N12
cycloneive_lcell_comb \my_slc|addr2_mux|Mux12~0 (
// Equation(s):
// \my_slc|addr2_mux|Mux12~0_combout  = (\my_slc|IRReg|Data_Out [3] & ((\my_slc|addr2_mux|Mux6~0_combout ) # ((!\my_slc|state_controller|State.S_22~q  & !\my_slc|state_controller|State.S_12~q ))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|IRReg|Data_Out [3]),
	.datac(\my_slc|state_controller|State.S_12~q ),
	.datad(\my_slc|addr2_mux|Mux6~0_combout ),
	.cin(gnd),
	.combout(\my_slc|addr2_mux|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr2_mux|Mux12~0 .lut_mask = 16'hCC04;
defparam \my_slc|addr2_mux|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \Data[2]~input (
	.i(Data[2]),
	.ibar(gnd),
	.o(\Data[2]~input_o ));
// synopsys translate_off
defparam \Data[2]~input .bus_hold = "false";
defparam \Data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y11_N9
dffeas \my_slc|tr0|Data_read_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[2] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N8
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~9 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~9_combout  = (\my_slc|MDRReg|Data_Out~37_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[2]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [2])))))

	.dataa(\S[2]~input_o ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [2]),
	.datad(\my_slc|MDRReg|Data_Out~37_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~9 .lut_mask = 16'hB800;
defparam \my_slc|MDRReg|Data_Out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N22
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~10 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~10_combout  = (\Reset~input_o  & ((\my_slc|MDRReg|Data_Out~9_combout ) # ((!\my_slc|state_controller|WideOr22~0_combout  & \my_slc|d0|Mux13~10_combout ))))

	.dataa(\my_slc|state_controller|WideOr22~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|MDRReg|Data_Out~9_combout ),
	.datad(\my_slc|d0|Mux13~10_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~10 .lut_mask = 16'hC4C0;
defparam \my_slc|MDRReg|Data_Out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y11_N23
dffeas \my_slc|MDRReg|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRReg|Data_Out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRReg|Data_Out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRReg|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out[2] .is_wysiwyg = "true";
defparam \my_slc|MDRReg|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N24
cycloneive_lcell_comb \my_slc|d0|Mux13~8 (
// Equation(s):
// \my_slc|d0|Mux13~8_combout  = (\my_slc|d0|Mux8~2_combout  & ((\my_slc|d0|Mux8~4_combout  & (\my_slc|PCReg|Data_Out [2])) # (!\my_slc|d0|Mux8~4_combout  & ((\my_slc|MDRReg|Data_Out [2]))))) # (!\my_slc|d0|Mux8~2_combout  & (((\my_slc|d0|Mux8~4_combout ))))

	.dataa(\my_slc|d0|Mux8~2_combout ),
	.datab(\my_slc|PCReg|Data_Out [2]),
	.datac(\my_slc|MDRReg|Data_Out [2]),
	.datad(\my_slc|d0|Mux8~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux13~8 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N6
cycloneive_lcell_comb \my_slc|IRReg|Data_Out~3 (
// Equation(s):
// \my_slc|IRReg|Data_Out~3_combout  = (\Reset~input_o  & \my_slc|d0|Mux13~10_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux13~10_combout ),
	.cin(gnd),
	.combout(\my_slc|IRReg|Data_Out~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out~3 .lut_mask = 16'hCC00;
defparam \my_slc|IRReg|Data_Out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y11_N21
dffeas \my_slc|IRReg|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRReg|Data_Out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRReg|Data_Out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRReg|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out[2] .is_wysiwyg = "true";
defparam \my_slc|IRReg|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N12
cycloneive_lcell_comb \my_slc|addr2_mux|Mux13~0 (
// Equation(s):
// \my_slc|addr2_mux|Mux13~0_combout  = (\my_slc|IRReg|Data_Out [2] & ((\my_slc|addr2_mux|Mux6~0_combout ) # ((!\my_slc|state_controller|State.S_12~q  & !\my_slc|state_controller|State.S_22~q ))))

	.dataa(\my_slc|IRReg|Data_Out [2]),
	.datab(\my_slc|addr2_mux|Mux6~0_combout ),
	.datac(\my_slc|state_controller|State.S_12~q ),
	.datad(\my_slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\my_slc|addr2_mux|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr2_mux|Mux13~0 .lut_mask = 16'h888A;
defparam \my_slc|addr2_mux|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \Data[1]~input (
	.i(Data[1]),
	.ibar(gnd),
	.o(\Data[1]~input_o ));
// synopsys translate_off
defparam \Data[1]~input .bus_hold = "false";
defparam \Data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y11_N1
dffeas \my_slc|tr0|Data_read_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[1] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N0
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~7 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~7_combout  = (\my_slc|MDRReg|Data_Out~37_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[1]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [1])))))

	.dataa(\S[1]~input_o ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [1]),
	.datad(\my_slc|MDRReg|Data_Out~37_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~7 .lut_mask = 16'hB800;
defparam \my_slc|MDRReg|Data_Out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N18
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~8 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~8_combout  = (\Reset~input_o  & ((\my_slc|MDRReg|Data_Out~7_combout ) # ((!\my_slc|state_controller|WideOr22~0_combout  & \my_slc|d0|Mux14~4_combout ))))

	.dataa(\my_slc|state_controller|WideOr22~0_combout ),
	.datab(\my_slc|MDRReg|Data_Out~7_combout ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|Mux14~4_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~8 .lut_mask = 16'hD0C0;
defparam \my_slc|MDRReg|Data_Out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y14_N19
dffeas \my_slc|MDRReg|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRReg|Data_Out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRReg|Data_Out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRReg|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out[1] .is_wysiwyg = "true";
defparam \my_slc|MDRReg|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N0
cycloneive_lcell_comb \my_slc|IRReg|Data_Out~2 (
// Equation(s):
// \my_slc|IRReg|Data_Out~2_combout  = (\Reset~input_o  & \my_slc|d0|Mux14~4_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux14~4_combout ),
	.cin(gnd),
	.combout(\my_slc|IRReg|Data_Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out~2 .lut_mask = 16'hCC00;
defparam \my_slc|IRReg|Data_Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y13_N23
dffeas \my_slc|IRReg|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRReg|Data_Out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRReg|Data_Out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRReg|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out[1] .is_wysiwyg = "true";
defparam \my_slc|IRReg|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N2
cycloneive_lcell_comb \my_slc|addr2_mux|Mux14~0 (
// Equation(s):
// \my_slc|addr2_mux|Mux14~0_combout  = (\my_slc|IRReg|Data_Out [1] & ((\my_slc|addr2_mux|Mux6~0_combout ) # ((!\my_slc|state_controller|State.S_22~q  & !\my_slc|state_controller|State.S_12~q ))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|IRReg|Data_Out [1]),
	.datac(\my_slc|state_controller|State.S_12~q ),
	.datad(\my_slc|addr2_mux|Mux6~0_combout ),
	.cin(gnd),
	.combout(\my_slc|addr2_mux|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr2_mux|Mux14~0 .lut_mask = 16'hCC04;
defparam \my_slc|addr2_mux|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y13_N5
dffeas \my_slc|IRReg|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRReg|Data_Out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRReg|Data_Out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRReg|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out[0] .is_wysiwyg = "true";
defparam \my_slc|IRReg|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N28
cycloneive_lcell_comb \my_slc|addr2_mux|Mux15~0 (
// Equation(s):
// \my_slc|addr2_mux|Mux15~0_combout  = (\my_slc|IRReg|Data_Out [0] & ((\my_slc|addr2_mux|Mux6~0_combout ) # ((!\my_slc|state_controller|State.S_12~q  & !\my_slc|state_controller|State.S_22~q ))))

	.dataa(\my_slc|IRReg|Data_Out [0]),
	.datab(\my_slc|addr2_mux|Mux6~0_combout ),
	.datac(\my_slc|state_controller|State.S_12~q ),
	.datad(\my_slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\my_slc|addr2_mux|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr2_mux|Mux15~0 .lut_mask = 16'h888A;
defparam \my_slc|addr2_mux|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N0
cycloneive_lcell_comb \my_slc|A1A2OUT[0]~0 (
// Equation(s):
// \my_slc|A1A2OUT[0]~0_combout  = (\my_slc|addr1_mux|Mux15~1_combout  & (\my_slc|addr2_mux|Mux15~0_combout  $ (VCC))) # (!\my_slc|addr1_mux|Mux15~1_combout  & (\my_slc|addr2_mux|Mux15~0_combout  & VCC))
// \my_slc|A1A2OUT[0]~1  = CARRY((\my_slc|addr1_mux|Mux15~1_combout  & \my_slc|addr2_mux|Mux15~0_combout ))

	.dataa(\my_slc|addr1_mux|Mux15~1_combout ),
	.datab(\my_slc|addr2_mux|Mux15~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|A1A2OUT[0]~0_combout ),
	.cout(\my_slc|A1A2OUT[0]~1 ));
// synopsys translate_off
defparam \my_slc|A1A2OUT[0]~0 .lut_mask = 16'h6688;
defparam \my_slc|A1A2OUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N2
cycloneive_lcell_comb \my_slc|A1A2OUT[1]~2 (
// Equation(s):
// \my_slc|A1A2OUT[1]~2_combout  = (\my_slc|addr1_mux|Mux14~0_combout  & ((\my_slc|addr2_mux|Mux14~0_combout  & (\my_slc|A1A2OUT[0]~1  & VCC)) # (!\my_slc|addr2_mux|Mux14~0_combout  & (!\my_slc|A1A2OUT[0]~1 )))) # (!\my_slc|addr1_mux|Mux14~0_combout  & 
// ((\my_slc|addr2_mux|Mux14~0_combout  & (!\my_slc|A1A2OUT[0]~1 )) # (!\my_slc|addr2_mux|Mux14~0_combout  & ((\my_slc|A1A2OUT[0]~1 ) # (GND)))))
// \my_slc|A1A2OUT[1]~3  = CARRY((\my_slc|addr1_mux|Mux14~0_combout  & (!\my_slc|addr2_mux|Mux14~0_combout  & !\my_slc|A1A2OUT[0]~1 )) # (!\my_slc|addr1_mux|Mux14~0_combout  & ((!\my_slc|A1A2OUT[0]~1 ) # (!\my_slc|addr2_mux|Mux14~0_combout ))))

	.dataa(\my_slc|addr1_mux|Mux14~0_combout ),
	.datab(\my_slc|addr2_mux|Mux14~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|A1A2OUT[0]~1 ),
	.combout(\my_slc|A1A2OUT[1]~2_combout ),
	.cout(\my_slc|A1A2OUT[1]~3 ));
// synopsys translate_off
defparam \my_slc|A1A2OUT[1]~2 .lut_mask = 16'h9617;
defparam \my_slc|A1A2OUT[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N20
cycloneive_lcell_comb \my_slc|d0|Mux14~3 (
// Equation(s):
// \my_slc|d0|Mux14~3_combout  = (\my_slc|d0|Mux8~2_combout  & ((\my_slc|MDRReg|Data_Out [1]) # ((\my_slc|d0|Mux8~4_combout )))) # (!\my_slc|d0|Mux8~2_combout  & (((\my_slc|A1A2OUT[1]~2_combout  & !\my_slc|d0|Mux8~4_combout ))))

	.dataa(\my_slc|d0|Mux8~2_combout ),
	.datab(\my_slc|MDRReg|Data_Out [1]),
	.datac(\my_slc|A1A2OUT[1]~2_combout ),
	.datad(\my_slc|d0|Mux8~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux14~3 .lut_mask = 16'hAAD8;
defparam \my_slc|d0|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N6
cycloneive_lcell_comb \my_slc|state_controller|Selector23~0 (
// Equation(s):
// \my_slc|state_controller|Selector23~0_combout  = (!\my_slc|IRReg|Data_Out [5] & ((\my_slc|state_controller|State.S_01~q ) # (\my_slc|state_controller|State.S_05~q )))

	.dataa(\my_slc|IRReg|Data_Out [5]),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_01~q ),
	.datad(\my_slc|state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector23~0 .lut_mask = 16'h5550;
defparam \my_slc|state_controller|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N24
cycloneive_lcell_comb \my_slc|state_controller|ALUK[1] (
// Equation(s):
// \my_slc|state_controller|ALUK [1] = (\my_slc|state_controller|State.S_23~q ) # (\my_slc|state_controller|State.S_09~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(\my_slc|state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|ALUK [1]),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|ALUK[1] .lut_mask = 16'hFFF0;
defparam \my_slc|state_controller|ALUK[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y11_N30
cycloneive_lcell_comb \my_slc|reg_file|regs~16 (
// Equation(s):
// \my_slc|reg_file|regs~16_combout  = (\my_slc|reg_file|Decoder0~0_combout  & \my_slc|d0|Mux14~4_combout )

	.dataa(\my_slc|reg_file|Decoder0~0_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|Mux14~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~16 .lut_mask = 16'hA0A0;
defparam \my_slc|reg_file|regs~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y11_N31
dffeas \my_slc|reg_file|regs[5][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[5][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[5][1] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N2
cycloneive_lcell_comb \my_slc|reg_file|regs~18 (
// Equation(s):
// \my_slc|reg_file|regs~18_combout  = (\my_slc|reg_file|Decoder0~2_combout  & \my_slc|d0|Mux14~4_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~2_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux14~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~18 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y11_N3
dffeas \my_slc|reg_file|regs[4][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[4][11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[4][1] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N30
cycloneive_lcell_comb \my_slc|reg_file|regs~17 (
// Equation(s):
// \my_slc|reg_file|regs~17_combout  = (\my_slc|reg_file|Decoder0~1_combout  & \my_slc|d0|Mux14~4_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux14~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~17 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N31
dffeas \my_slc|reg_file|regs[6][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[6][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[6][1] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N28
cycloneive_lcell_comb \my_slc|sr2_mux|Mux14~0 (
// Equation(s):
// \my_slc|sr2_mux|Mux14~0_combout  = (\my_slc|IRReg|Data_Out [0] & (((\my_slc|IRReg|Data_Out [1])))) # (!\my_slc|IRReg|Data_Out [0] & ((\my_slc|IRReg|Data_Out [1] & ((\my_slc|reg_file|regs[6][1]~q ))) # (!\my_slc|IRReg|Data_Out [1] & 
// (\my_slc|reg_file|regs[4][1]~q ))))

	.dataa(\my_slc|IRReg|Data_Out [0]),
	.datab(\my_slc|reg_file|regs[4][1]~q ),
	.datac(\my_slc|IRReg|Data_Out [1]),
	.datad(\my_slc|reg_file|regs[6][1]~q ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux14~0 .lut_mask = 16'hF4A4;
defparam \my_slc|sr2_mux|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N30
cycloneive_lcell_comb \my_slc|sr2_mux|Mux14~1 (
// Equation(s):
// \my_slc|sr2_mux|Mux14~1_combout  = (\my_slc|IRReg|Data_Out [0] & ((\my_slc|sr2_mux|Mux14~0_combout  & (\my_slc|reg_file|regs[7][1]~q )) # (!\my_slc|sr2_mux|Mux14~0_combout  & ((\my_slc|reg_file|regs[5][1]~q ))))) # (!\my_slc|IRReg|Data_Out [0] & 
// (((\my_slc|sr2_mux|Mux14~0_combout ))))

	.dataa(\my_slc|IRReg|Data_Out [0]),
	.datab(\my_slc|reg_file|regs[7][1]~q ),
	.datac(\my_slc|reg_file|regs[5][1]~q ),
	.datad(\my_slc|sr2_mux|Mux14~0_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux14~1 .lut_mask = 16'hDDA0;
defparam \my_slc|sr2_mux|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N30
cycloneive_lcell_comb \my_slc|reg_file|regs~23 (
// Equation(s):
// \my_slc|reg_file|regs~23_combout  = (\my_slc|reg_file|Decoder0~6_combout  & \my_slc|d0|Mux14~4_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~6_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux14~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~23 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y12_N31
dffeas \my_slc|reg_file|regs[3][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[3][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[3][1] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N6
cycloneive_lcell_comb \my_slc|reg_file|regs~21 (
// Equation(s):
// \my_slc|reg_file|regs~21_combout  = (\my_slc|reg_file|Decoder0~7_combout  & \my_slc|d0|Mux14~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~7_combout ),
	.datad(\my_slc|d0|Mux14~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~21 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N7
dffeas \my_slc|reg_file|regs[1][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[1][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[1][1] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N24
cycloneive_lcell_comb \my_slc|reg_file|regs~22 (
// Equation(s):
// \my_slc|reg_file|regs~22_combout  = (\my_slc|reg_file|Decoder0~5_combout  & \my_slc|d0|Mux14~4_combout )

	.dataa(\my_slc|reg_file|Decoder0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux14~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~22 .lut_mask = 16'hAA00;
defparam \my_slc|reg_file|regs~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N25
dffeas \my_slc|reg_file|regs[0][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[0][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[0][1] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N30
cycloneive_lcell_comb \my_slc|sr2_mux|Mux14~2 (
// Equation(s):
// \my_slc|sr2_mux|Mux14~2_combout  = (\my_slc|IRReg|Data_Out [1] & (((\my_slc|IRReg|Data_Out [0])))) # (!\my_slc|IRReg|Data_Out [1] & ((\my_slc|IRReg|Data_Out [0] & (\my_slc|reg_file|regs[1][1]~q )) # (!\my_slc|IRReg|Data_Out [0] & 
// ((\my_slc|reg_file|regs[0][1]~q )))))

	.dataa(\my_slc|reg_file|regs[1][1]~q ),
	.datab(\my_slc|reg_file|regs[0][1]~q ),
	.datac(\my_slc|IRReg|Data_Out [1]),
	.datad(\my_slc|IRReg|Data_Out [0]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux14~2 .lut_mask = 16'hFA0C;
defparam \my_slc|sr2_mux|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N10
cycloneive_lcell_comb \my_slc|reg_file|regs~20 (
// Equation(s):
// \my_slc|reg_file|regs~20_combout  = (\my_slc|reg_file|Decoder0~4_combout  & \my_slc|d0|Mux14~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~4_combout ),
	.datad(\my_slc|d0|Mux14~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~20 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y11_N11
dffeas \my_slc|reg_file|regs[2][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[2][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[2][1] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N0
cycloneive_lcell_comb \my_slc|sr2_mux|Mux14~3 (
// Equation(s):
// \my_slc|sr2_mux|Mux14~3_combout  = (\my_slc|IRReg|Data_Out [1] & ((\my_slc|sr2_mux|Mux14~2_combout  & (\my_slc|reg_file|regs[3][1]~q )) # (!\my_slc|sr2_mux|Mux14~2_combout  & ((\my_slc|reg_file|regs[2][1]~q ))))) # (!\my_slc|IRReg|Data_Out [1] & 
// (((\my_slc|sr2_mux|Mux14~2_combout ))))

	.dataa(\my_slc|IRReg|Data_Out [1]),
	.datab(\my_slc|reg_file|regs[3][1]~q ),
	.datac(\my_slc|sr2_mux|Mux14~2_combout ),
	.datad(\my_slc|reg_file|regs[2][1]~q ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux14~3 .lut_mask = 16'hDAD0;
defparam \my_slc|sr2_mux|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N20
cycloneive_lcell_comb \my_slc|sr2_mux|Mux14~6 (
// Equation(s):
// \my_slc|sr2_mux|Mux14~6_combout  = (\my_slc|state_controller|Selector23~0_combout  & ((\my_slc|IRReg|Data_Out [2] & (\my_slc|sr2_mux|Mux14~1_combout )) # (!\my_slc|IRReg|Data_Out [2] & ((\my_slc|sr2_mux|Mux14~3_combout )))))

	.dataa(\my_slc|sr2_mux|Mux14~1_combout ),
	.datab(\my_slc|sr2_mux|Mux14~3_combout ),
	.datac(\my_slc|IRReg|Data_Out [2]),
	.datad(\my_slc|state_controller|Selector23~0_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux14~6 .lut_mask = 16'hAC00;
defparam \my_slc|sr2_mux|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y12_N10
cycloneive_lcell_comb \my_slc|d0|Mux14~1 (
// Equation(s):
// \my_slc|d0|Mux14~1_combout  = (\my_slc|state_controller|ALUK [1]) # ((\my_slc|sr2_mux|Mux14~6_combout ) # ((!\my_slc|state_controller|Selector23~0_combout  & \my_slc|IRReg|Data_Out [1])))

	.dataa(\my_slc|state_controller|Selector23~0_combout ),
	.datab(\my_slc|IRReg|Data_Out [1]),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|sr2_mux|Mux14~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux14~1 .lut_mask = 16'hFFF4;
defparam \my_slc|d0|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N28
cycloneive_lcell_comb \my_slc|state_controller|ALUK[0] (
// Equation(s):
// \my_slc|state_controller|ALUK [0] = (\my_slc|state_controller|State.S_23~q ) # (\my_slc|state_controller|State.S_05~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(\my_slc|state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|ALUK [0]),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|ALUK[0] .lut_mask = 16'hFFF0;
defparam \my_slc|state_controller|ALUK[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N14
cycloneive_lcell_comb \my_slc|sr2_mux|Mux14~4 (
// Equation(s):
// \my_slc|sr2_mux|Mux14~4_combout  = (\my_slc|state_controller|Selector23~0_combout  & ((\my_slc|IRReg|Data_Out [2]))) # (!\my_slc|state_controller|Selector23~0_combout  & (\my_slc|IRReg|Data_Out [1]))

	.dataa(\my_slc|IRReg|Data_Out [1]),
	.datab(\my_slc|IRReg|Data_Out [2]),
	.datac(gnd),
	.datad(\my_slc|state_controller|Selector23~0_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux14~4 .lut_mask = 16'hCCAA;
defparam \my_slc|sr2_mux|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N10
cycloneive_lcell_comb \my_slc|sr2_mux|Mux14~5 (
// Equation(s):
// \my_slc|sr2_mux|Mux14~5_combout  = (\my_slc|state_controller|Selector23~0_combout  & ((\my_slc|sr2_mux|Mux14~4_combout  & (\my_slc|sr2_mux|Mux14~1_combout )) # (!\my_slc|sr2_mux|Mux14~4_combout  & ((\my_slc|sr2_mux|Mux14~3_combout ))))) # 
// (!\my_slc|state_controller|Selector23~0_combout  & (\my_slc|sr2_mux|Mux14~4_combout ))

	.dataa(\my_slc|state_controller|Selector23~0_combout ),
	.datab(\my_slc|sr2_mux|Mux14~4_combout ),
	.datac(\my_slc|sr2_mux|Mux14~1_combout ),
	.datad(\my_slc|sr2_mux|Mux14~3_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux14~5 .lut_mask = 16'hE6C4;
defparam \my_slc|sr2_mux|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N8
cycloneive_lcell_comb \my_slc|sr2_mux|Mux15~4 (
// Equation(s):
// \my_slc|sr2_mux|Mux15~4_combout  = (\my_slc|state_controller|Selector23~0_combout  & ((!\my_slc|IRReg|Data_Out [2]))) # (!\my_slc|state_controller|Selector23~0_combout  & (\my_slc|IRReg|Data_Out [0]))

	.dataa(\my_slc|IRReg|Data_Out [0]),
	.datab(\my_slc|IRReg|Data_Out [2]),
	.datac(gnd),
	.datad(\my_slc|state_controller|Selector23~0_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux15~4 .lut_mask = 16'h33AA;
defparam \my_slc|sr2_mux|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y11_N12
cycloneive_lcell_comb \my_slc|reg_file|regs~0 (
// Equation(s):
// \my_slc|reg_file|regs~0_combout  = (\my_slc|d0|Mux15~4_combout  & \my_slc|reg_file|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|Mux15~4_combout ),
	.datad(\my_slc|reg_file|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~0 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y11_N13
dffeas \my_slc|reg_file|regs[5][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[5][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[5][0] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N12
cycloneive_lcell_comb \my_slc|reg_file|regs~4 (
// Equation(s):
// \my_slc|reg_file|regs~4_combout  = (\my_slc|reg_file|Decoder0~2_combout  & \my_slc|d0|Mux15~4_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~2_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux15~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~4 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y11_N13
dffeas \my_slc|reg_file|regs[4][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[4][11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[4][0] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N16
cycloneive_lcell_comb \my_slc|reg_file|regs~2 (
// Equation(s):
// \my_slc|reg_file|regs~2_combout  = (\my_slc|reg_file|Decoder0~1_combout  & \my_slc|d0|Mux15~4_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux15~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~2 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N17
dffeas \my_slc|reg_file|regs[6][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[6][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[6][0] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N16
cycloneive_lcell_comb \my_slc|sr2_mux|Mux15~0 (
// Equation(s):
// \my_slc|sr2_mux|Mux15~0_combout  = (\my_slc|IRReg|Data_Out [0] & (((\my_slc|IRReg|Data_Out [1])))) # (!\my_slc|IRReg|Data_Out [0] & ((\my_slc|IRReg|Data_Out [1] & ((\my_slc|reg_file|regs[6][0]~q ))) # (!\my_slc|IRReg|Data_Out [1] & 
// (\my_slc|reg_file|regs[4][0]~q ))))

	.dataa(\my_slc|reg_file|regs[4][0]~q ),
	.datab(\my_slc|IRReg|Data_Out [0]),
	.datac(\my_slc|IRReg|Data_Out [1]),
	.datad(\my_slc|reg_file|regs[6][0]~q ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux15~0 .lut_mask = 16'hF2C2;
defparam \my_slc|sr2_mux|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N26
cycloneive_lcell_comb \my_slc|sr2_mux|Mux15~1 (
// Equation(s):
// \my_slc|sr2_mux|Mux15~1_combout  = (\my_slc|IRReg|Data_Out [0] & ((\my_slc|sr2_mux|Mux15~0_combout  & ((\my_slc|reg_file|regs[7][0]~q ))) # (!\my_slc|sr2_mux|Mux15~0_combout  & (\my_slc|reg_file|regs[5][0]~q )))) # (!\my_slc|IRReg|Data_Out [0] & 
// (((\my_slc|sr2_mux|Mux15~0_combout ))))

	.dataa(\my_slc|reg_file|regs[5][0]~q ),
	.datab(\my_slc|IRReg|Data_Out [0]),
	.datac(\my_slc|reg_file|regs[7][0]~q ),
	.datad(\my_slc|sr2_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux15~1 .lut_mask = 16'hF388;
defparam \my_slc|sr2_mux|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y12_N4
cycloneive_lcell_comb \my_slc|reg_file|regs~12 (
// Equation(s):
// \my_slc|reg_file|regs~12_combout  = (\my_slc|reg_file|Decoder0~6_combout  & \my_slc|d0|Mux15~4_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~6_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux15~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~12 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y12_N5
dffeas \my_slc|reg_file|regs[3][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[3][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[3][0] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N24
cycloneive_lcell_comb \my_slc|reg_file|regs~8 (
// Equation(s):
// \my_slc|reg_file|regs~8_combout  = (\my_slc|reg_file|Decoder0~4_combout  & \my_slc|d0|Mux15~4_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~4_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux15~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~8 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N25
dffeas \my_slc|reg_file|regs[2][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[2][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[2][0] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y12_N30
cycloneive_lcell_comb \my_slc|reg_file|regs~14 (
// Equation(s):
// \my_slc|reg_file|regs~14_combout  = (\my_slc|reg_file|Decoder0~7_combout  & \my_slc|d0|Mux15~4_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~7_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux15~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~14 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y12_N31
dffeas \my_slc|reg_file|regs[1][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[1][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[1][0] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N16
cycloneive_lcell_comb \my_slc|reg_file|regs~10 (
// Equation(s):
// \my_slc|reg_file|regs~10_combout  = (\my_slc|reg_file|Decoder0~5_combout  & \my_slc|d0|Mux15~4_combout )

	.dataa(\my_slc|reg_file|Decoder0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux15~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~10 .lut_mask = 16'hAA00;
defparam \my_slc|reg_file|regs~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y11_N17
dffeas \my_slc|reg_file|regs[0][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[0][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[0][0] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N24
cycloneive_lcell_comb \my_slc|sr2_mux|Mux15~2 (
// Equation(s):
// \my_slc|sr2_mux|Mux15~2_combout  = (\my_slc|IRReg|Data_Out [0] & ((\my_slc|reg_file|regs[1][0]~q ) # ((\my_slc|IRReg|Data_Out [1])))) # (!\my_slc|IRReg|Data_Out [0] & (((\my_slc|reg_file|regs[0][0]~q  & !\my_slc|IRReg|Data_Out [1]))))

	.dataa(\my_slc|IRReg|Data_Out [0]),
	.datab(\my_slc|reg_file|regs[1][0]~q ),
	.datac(\my_slc|reg_file|regs[0][0]~q ),
	.datad(\my_slc|IRReg|Data_Out [1]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux15~2 .lut_mask = 16'hAAD8;
defparam \my_slc|sr2_mux|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N18
cycloneive_lcell_comb \my_slc|sr2_mux|Mux15~3 (
// Equation(s):
// \my_slc|sr2_mux|Mux15~3_combout  = (\my_slc|IRReg|Data_Out [1] & ((\my_slc|sr2_mux|Mux15~2_combout  & (\my_slc|reg_file|regs[3][0]~q )) # (!\my_slc|sr2_mux|Mux15~2_combout  & ((\my_slc|reg_file|regs[2][0]~q ))))) # (!\my_slc|IRReg|Data_Out [1] & 
// (((\my_slc|sr2_mux|Mux15~2_combout ))))

	.dataa(\my_slc|IRReg|Data_Out [1]),
	.datab(\my_slc|reg_file|regs[3][0]~q ),
	.datac(\my_slc|reg_file|regs[2][0]~q ),
	.datad(\my_slc|sr2_mux|Mux15~2_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux15~3 .lut_mask = 16'hDDA0;
defparam \my_slc|sr2_mux|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N22
cycloneive_lcell_comb \my_slc|sr2_mux|Mux15~5 (
// Equation(s):
// \my_slc|sr2_mux|Mux15~5_combout  = (\my_slc|state_controller|Selector23~0_combout  & ((\my_slc|sr2_mux|Mux15~4_combout  & ((\my_slc|sr2_mux|Mux15~3_combout ))) # (!\my_slc|sr2_mux|Mux15~4_combout  & (\my_slc|sr2_mux|Mux15~1_combout )))) # 
// (!\my_slc|state_controller|Selector23~0_combout  & (\my_slc|sr2_mux|Mux15~4_combout ))

	.dataa(\my_slc|state_controller|Selector23~0_combout ),
	.datab(\my_slc|sr2_mux|Mux15~4_combout ),
	.datac(\my_slc|sr2_mux|Mux15~1_combout ),
	.datad(\my_slc|sr2_mux|Mux15~3_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux15~5 .lut_mask = 16'hEC64;
defparam \my_slc|sr2_mux|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y12_N12
cycloneive_lcell_comb \my_slc|reg_file|Mux15~2 (
// Equation(s):
// \my_slc|reg_file|Mux15~2_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|regs[3][0]~q ))) # (!\my_slc|sr1_mux|Mux1~0_combout  & (\my_slc|reg_file|regs[1][0]~q )))) # (!\my_slc|sr1_mux|Mux2~0_combout  & 
// (((\my_slc|sr1_mux|Mux1~0_combout ))))

	.dataa(\my_slc|reg_file|regs[1][0]~q ),
	.datab(\my_slc|reg_file|regs[3][0]~q ),
	.datac(\my_slc|sr1_mux|Mux2~0_combout ),
	.datad(\my_slc|sr1_mux|Mux1~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux15~2 .lut_mask = 16'hCFA0;
defparam \my_slc|reg_file|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y12_N6
cycloneive_lcell_comb \my_slc|reg_file|Mux15~3 (
// Equation(s):
// \my_slc|reg_file|Mux15~3_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & (((\my_slc|reg_file|Mux15~2_combout )))) # (!\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|Mux15~2_combout  & ((\my_slc|reg_file|regs[2][0]~q ))) # 
// (!\my_slc|reg_file|Mux15~2_combout  & (\my_slc|reg_file|regs[0][0]~q ))))

	.dataa(\my_slc|reg_file|regs[0][0]~q ),
	.datab(\my_slc|reg_file|regs[2][0]~q ),
	.datac(\my_slc|sr1_mux|Mux2~0_combout ),
	.datad(\my_slc|reg_file|Mux15~2_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux15~3 .lut_mask = 16'hFC0A;
defparam \my_slc|reg_file|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y12_N0
cycloneive_lcell_comb \my_slc|reg_file|Mux15~4 (
// Equation(s):
// \my_slc|reg_file|Mux15~4_combout  = (\my_slc|sr1_mux|Mux0~0_combout  & (\my_slc|reg_file|Mux15~1_combout )) # (!\my_slc|sr1_mux|Mux0~0_combout  & ((\my_slc|reg_file|Mux15~3_combout )))

	.dataa(\my_slc|sr1_mux|Mux0~0_combout ),
	.datab(gnd),
	.datac(\my_slc|reg_file|Mux15~1_combout ),
	.datad(\my_slc|reg_file|Mux15~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux15~4 .lut_mask = 16'hF5A0;
defparam \my_slc|reg_file|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N0
cycloneive_lcell_comb \my_slc|alu_unit|Add0~0 (
// Equation(s):
// \my_slc|alu_unit|Add0~0_combout  = (\my_slc|sr2_mux|Mux15~5_combout  & (\my_slc|reg_file|Mux15~4_combout  $ (VCC))) # (!\my_slc|sr2_mux|Mux15~5_combout  & (\my_slc|reg_file|Mux15~4_combout  & VCC))
// \my_slc|alu_unit|Add0~1  = CARRY((\my_slc|sr2_mux|Mux15~5_combout  & \my_slc|reg_file|Mux15~4_combout ))

	.dataa(\my_slc|sr2_mux|Mux15~5_combout ),
	.datab(\my_slc|reg_file|Mux15~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|alu_unit|Add0~0_combout ),
	.cout(\my_slc|alu_unit|Add0~1 ));
// synopsys translate_off
defparam \my_slc|alu_unit|Add0~0 .lut_mask = 16'h6688;
defparam \my_slc|alu_unit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N2
cycloneive_lcell_comb \my_slc|alu_unit|Add0~2 (
// Equation(s):
// \my_slc|alu_unit|Add0~2_combout  = (\my_slc|sr2_mux|Mux14~5_combout  & ((\my_slc|reg_file|Mux14~4_combout  & (\my_slc|alu_unit|Add0~1  & VCC)) # (!\my_slc|reg_file|Mux14~4_combout  & (!\my_slc|alu_unit|Add0~1 )))) # (!\my_slc|sr2_mux|Mux14~5_combout  & 
// ((\my_slc|reg_file|Mux14~4_combout  & (!\my_slc|alu_unit|Add0~1 )) # (!\my_slc|reg_file|Mux14~4_combout  & ((\my_slc|alu_unit|Add0~1 ) # (GND)))))
// \my_slc|alu_unit|Add0~3  = CARRY((\my_slc|sr2_mux|Mux14~5_combout  & (!\my_slc|reg_file|Mux14~4_combout  & !\my_slc|alu_unit|Add0~1 )) # (!\my_slc|sr2_mux|Mux14~5_combout  & ((!\my_slc|alu_unit|Add0~1 ) # (!\my_slc|reg_file|Mux14~4_combout ))))

	.dataa(\my_slc|sr2_mux|Mux14~5_combout ),
	.datab(\my_slc|reg_file|Mux14~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu_unit|Add0~1 ),
	.combout(\my_slc|alu_unit|Add0~2_combout ),
	.cout(\my_slc|alu_unit|Add0~3 ));
// synopsys translate_off
defparam \my_slc|alu_unit|Add0~2 .lut_mask = 16'h9617;
defparam \my_slc|alu_unit|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y12_N28
cycloneive_lcell_comb \my_slc|d0|Mux14~0 (
// Equation(s):
// \my_slc|d0|Mux14~0_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & ((!\my_slc|reg_file|Mux14~4_combout ))) # (!\my_slc|state_controller|ALUK [1] & (\my_slc|alu_unit|Add0~2_combout ))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|alu_unit|Add0~2_combout ),
	.datad(\my_slc|reg_file|Mux14~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux14~0 .lut_mask = 16'h1054;
defparam \my_slc|d0|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y12_N16
cycloneive_lcell_comb \my_slc|d0|Mux14~2 (
// Equation(s):
// \my_slc|d0|Mux14~2_combout  = (\my_slc|d0|Mux14~0_combout ) # ((\my_slc|d0|Mux14~1_combout  & (\my_slc|reg_file|Mux14~4_combout  & \my_slc|state_controller|ALUK [0])))

	.dataa(\my_slc|d0|Mux14~1_combout ),
	.datab(\my_slc|reg_file|Mux14~4_combout ),
	.datac(\my_slc|state_controller|ALUK [0]),
	.datad(\my_slc|d0|Mux14~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux14~2 .lut_mask = 16'hFF80;
defparam \my_slc|d0|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N28
cycloneive_lcell_comb \my_slc|d0|Mux14~4 (
// Equation(s):
// \my_slc|d0|Mux14~4_combout  = (\my_slc|d0|Mux8~4_combout  & ((\my_slc|d0|Mux14~3_combout  & (\my_slc|PCReg|Data_Out [1])) # (!\my_slc|d0|Mux14~3_combout  & ((\my_slc|d0|Mux14~2_combout ))))) # (!\my_slc|d0|Mux8~4_combout  & (((\my_slc|d0|Mux14~3_combout 
// ))))

	.dataa(\my_slc|d0|Mux8~4_combout ),
	.datab(\my_slc|PCReg|Data_Out [1]),
	.datac(\my_slc|d0|Mux14~3_combout ),
	.datad(\my_slc|d0|Mux14~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux14~4 .lut_mask = 16'hDAD0;
defparam \my_slc|d0|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N24
cycloneive_lcell_comb \my_slc|reg_file|regs~19 (
// Equation(s):
// \my_slc|reg_file|regs~19_combout  = (\my_slc|reg_file|Decoder0~3_combout  & \my_slc|d0|Mux14~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~3_combout ),
	.datad(\my_slc|d0|Mux14~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~19 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y11_N25
dffeas \my_slc|reg_file|regs[7][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[7][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[7][1] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N28
cycloneive_lcell_comb \my_slc|reg_file|Mux14~0 (
// Equation(s):
// \my_slc|reg_file|Mux14~0_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|regs[6][1]~q ) # ((\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|sr1_mux|Mux1~0_combout  & (((\my_slc|reg_file|regs[4][1]~q  & !\my_slc|sr1_mux|Mux2~0_combout ))))

	.dataa(\my_slc|reg_file|regs[6][1]~q ),
	.datab(\my_slc|reg_file|regs[4][1]~q ),
	.datac(\my_slc|sr1_mux|Mux1~0_combout ),
	.datad(\my_slc|sr1_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux14~0 .lut_mask = 16'hF0AC;
defparam \my_slc|reg_file|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N10
cycloneive_lcell_comb \my_slc|reg_file|Mux14~1 (
// Equation(s):
// \my_slc|reg_file|Mux14~1_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|Mux14~0_combout  & (\my_slc|reg_file|regs[7][1]~q )) # (!\my_slc|reg_file|Mux14~0_combout  & ((\my_slc|reg_file|regs[5][1]~q ))))) # (!\my_slc|sr1_mux|Mux2~0_combout 
//  & (((\my_slc|reg_file|Mux14~0_combout ))))

	.dataa(\my_slc|reg_file|regs[7][1]~q ),
	.datab(\my_slc|sr1_mux|Mux2~0_combout ),
	.datac(\my_slc|reg_file|regs[5][1]~q ),
	.datad(\my_slc|reg_file|Mux14~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux14~1 .lut_mask = 16'hBBC0;
defparam \my_slc|reg_file|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N0
cycloneive_lcell_comb \my_slc|reg_file|Mux14~2 (
// Equation(s):
// \my_slc|reg_file|Mux14~2_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & (((\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|regs[1][1]~q ))) # (!\my_slc|sr1_mux|Mux2~0_combout  
// & (\my_slc|reg_file|regs[0][1]~q ))))

	.dataa(\my_slc|reg_file|regs[0][1]~q ),
	.datab(\my_slc|reg_file|regs[1][1]~q ),
	.datac(\my_slc|sr1_mux|Mux1~0_combout ),
	.datad(\my_slc|sr1_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux14~2 .lut_mask = 16'hFC0A;
defparam \my_slc|reg_file|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N18
cycloneive_lcell_comb \my_slc|reg_file|Mux14~3 (
// Equation(s):
// \my_slc|reg_file|Mux14~3_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|Mux14~2_combout  & ((\my_slc|reg_file|regs[3][1]~q ))) # (!\my_slc|reg_file|Mux14~2_combout  & (\my_slc|reg_file|regs[2][1]~q )))) # (!\my_slc|sr1_mux|Mux1~0_combout 
//  & (((\my_slc|reg_file|Mux14~2_combout ))))

	.dataa(\my_slc|sr1_mux|Mux1~0_combout ),
	.datab(\my_slc|reg_file|regs[2][1]~q ),
	.datac(\my_slc|reg_file|regs[3][1]~q ),
	.datad(\my_slc|reg_file|Mux14~2_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux14~3 .lut_mask = 16'hF588;
defparam \my_slc|reg_file|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N22
cycloneive_lcell_comb \my_slc|reg_file|Mux14~4 (
// Equation(s):
// \my_slc|reg_file|Mux14~4_combout  = (\my_slc|sr1_mux|Mux0~0_combout  & (\my_slc|reg_file|Mux14~1_combout )) # (!\my_slc|sr1_mux|Mux0~0_combout  & ((\my_slc|reg_file|Mux14~3_combout )))

	.dataa(\my_slc|reg_file|Mux14~1_combout ),
	.datab(\my_slc|sr1_mux|Mux0~0_combout ),
	.datac(gnd),
	.datad(\my_slc|reg_file|Mux14~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux14~4 .lut_mask = 16'hBB88;
defparam \my_slc|reg_file|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y12_N14
cycloneive_lcell_comb \my_slc|addr1_mux|Mux14~0 (
// Equation(s):
// \my_slc|addr1_mux|Mux14~0_combout  = (\my_slc|state_controller|State.S_21~q  & (\my_slc|PCReg|Data_Out [1])) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|state_controller|State.S_22~q  & (\my_slc|PCReg|Data_Out [1])) # 
// (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|reg_file|Mux14~4_combout )))))

	.dataa(\my_slc|PCReg|Data_Out [1]),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|reg_file|Mux14~4_combout ),
	.cin(gnd),
	.combout(\my_slc|addr1_mux|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr1_mux|Mux14~0 .lut_mask = 16'hABA8;
defparam \my_slc|addr1_mux|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N4
cycloneive_lcell_comb \my_slc|A1A2OUT[2]~4 (
// Equation(s):
// \my_slc|A1A2OUT[2]~4_combout  = ((\my_slc|addr1_mux|Mux13~0_combout  $ (\my_slc|addr2_mux|Mux13~0_combout  $ (!\my_slc|A1A2OUT[1]~3 )))) # (GND)
// \my_slc|A1A2OUT[2]~5  = CARRY((\my_slc|addr1_mux|Mux13~0_combout  & ((\my_slc|addr2_mux|Mux13~0_combout ) # (!\my_slc|A1A2OUT[1]~3 ))) # (!\my_slc|addr1_mux|Mux13~0_combout  & (\my_slc|addr2_mux|Mux13~0_combout  & !\my_slc|A1A2OUT[1]~3 )))

	.dataa(\my_slc|addr1_mux|Mux13~0_combout ),
	.datab(\my_slc|addr2_mux|Mux13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|A1A2OUT[1]~3 ),
	.combout(\my_slc|A1A2OUT[2]~4_combout ),
	.cout(\my_slc|A1A2OUT[2]~5 ));
// synopsys translate_off
defparam \my_slc|A1A2OUT[2]~4 .lut_mask = 16'h698E;
defparam \my_slc|A1A2OUT[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y10_N6
cycloneive_lcell_comb \my_slc|reg_file|regs~27 (
// Equation(s):
// \my_slc|reg_file|regs~27_combout  = (\my_slc|reg_file|Decoder0~3_combout  & \my_slc|d0|Mux13~10_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~3_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux13~10_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~27 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y10_N7
dffeas \my_slc|reg_file|regs[7][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[7][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[7][2] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N24
cycloneive_lcell_comb \my_slc|reg_file|regs~25 (
// Equation(s):
// \my_slc|reg_file|regs~25_combout  = (\my_slc|d0|Mux13~10_combout  & \my_slc|reg_file|Decoder0~1_combout )

	.dataa(gnd),
	.datab(\my_slc|d0|Mux13~10_combout ),
	.datac(\my_slc|reg_file|Decoder0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~25 .lut_mask = 16'hC0C0;
defparam \my_slc|reg_file|regs~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N25
dffeas \my_slc|reg_file|regs[6][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[6][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[6][2] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N26
cycloneive_lcell_comb \my_slc|reg_file|regs~26 (
// Equation(s):
// \my_slc|reg_file|regs~26_combout  = (\my_slc|d0|Mux13~10_combout  & \my_slc|reg_file|Decoder0~2_combout )

	.dataa(gnd),
	.datab(\my_slc|d0|Mux13~10_combout ),
	.datac(\my_slc|reg_file|Decoder0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~26 .lut_mask = 16'hC0C0;
defparam \my_slc|reg_file|regs~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N27
dffeas \my_slc|reg_file|regs[4][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[4][11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[4][2] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N0
cycloneive_lcell_comb \my_slc|sr2_mux|Mux13~0 (
// Equation(s):
// \my_slc|sr2_mux|Mux13~0_combout  = (\my_slc|IRReg|Data_Out [1] & ((\my_slc|reg_file|regs[6][2]~q ) # ((\my_slc|IRReg|Data_Out [0])))) # (!\my_slc|IRReg|Data_Out [1] & (((\my_slc|reg_file|regs[4][2]~q  & !\my_slc|IRReg|Data_Out [0]))))

	.dataa(\my_slc|reg_file|regs[6][2]~q ),
	.datab(\my_slc|reg_file|regs[4][2]~q ),
	.datac(\my_slc|IRReg|Data_Out [1]),
	.datad(\my_slc|IRReg|Data_Out [0]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux13~0 .lut_mask = 16'hF0AC;
defparam \my_slc|sr2_mux|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N14
cycloneive_lcell_comb \my_slc|sr2_mux|Mux13~1 (
// Equation(s):
// \my_slc|sr2_mux|Mux13~1_combout  = (\my_slc|IRReg|Data_Out [0] & ((\my_slc|sr2_mux|Mux13~0_combout  & ((\my_slc|reg_file|regs[7][2]~q ))) # (!\my_slc|sr2_mux|Mux13~0_combout  & (\my_slc|reg_file|regs[5][2]~q )))) # (!\my_slc|IRReg|Data_Out [0] & 
// (((\my_slc|sr2_mux|Mux13~0_combout ))))

	.dataa(\my_slc|reg_file|regs[5][2]~q ),
	.datab(\my_slc|reg_file|regs[7][2]~q ),
	.datac(\my_slc|IRReg|Data_Out [0]),
	.datad(\my_slc|sr2_mux|Mux13~0_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux13~1 .lut_mask = 16'hCFA0;
defparam \my_slc|sr2_mux|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N8
cycloneive_lcell_comb \my_slc|reg_file|regs~28 (
// Equation(s):
// \my_slc|reg_file|regs~28_combout  = (\my_slc|reg_file|Decoder0~4_combout  & \my_slc|d0|Mux13~10_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~4_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux13~10_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~28 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N9
dffeas \my_slc|reg_file|regs[2][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[2][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[2][2] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N2
cycloneive_lcell_comb \my_slc|reg_file|regs~31 (
// Equation(s):
// \my_slc|reg_file|regs~31_combout  = (\my_slc|d0|Mux13~10_combout  & \my_slc|reg_file|Decoder0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|Mux13~10_combout ),
	.datad(\my_slc|reg_file|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~31 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y12_N3
dffeas \my_slc|reg_file|regs[3][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[3][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[3][2] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N30
cycloneive_lcell_comb \my_slc|reg_file|regs~30 (
// Equation(s):
// \my_slc|reg_file|regs~30_combout  = (\my_slc|reg_file|Decoder0~5_combout  & \my_slc|d0|Mux13~10_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~5_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux13~10_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~30 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y14_N31
dffeas \my_slc|reg_file|regs[0][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[0][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[0][2] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N24
cycloneive_lcell_comb \my_slc|reg_file|regs~29 (
// Equation(s):
// \my_slc|reg_file|regs~29_combout  = (\my_slc|reg_file|Decoder0~7_combout  & \my_slc|d0|Mux13~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~7_combout ),
	.datad(\my_slc|d0|Mux13~10_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~29 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y14_N25
dffeas \my_slc|reg_file|regs[1][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[1][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[1][2] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N28
cycloneive_lcell_comb \my_slc|sr2_mux|Mux13~2 (
// Equation(s):
// \my_slc|sr2_mux|Mux13~2_combout  = (\my_slc|IRReg|Data_Out [1] & (((\my_slc|IRReg|Data_Out [0])))) # (!\my_slc|IRReg|Data_Out [1] & ((\my_slc|IRReg|Data_Out [0] & ((\my_slc|reg_file|regs[1][2]~q ))) # (!\my_slc|IRReg|Data_Out [0] & 
// (\my_slc|reg_file|regs[0][2]~q ))))

	.dataa(\my_slc|reg_file|regs[0][2]~q ),
	.datab(\my_slc|reg_file|regs[1][2]~q ),
	.datac(\my_slc|IRReg|Data_Out [1]),
	.datad(\my_slc|IRReg|Data_Out [0]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux13~2 .lut_mask = 16'hFC0A;
defparam \my_slc|sr2_mux|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N18
cycloneive_lcell_comb \my_slc|sr2_mux|Mux13~3 (
// Equation(s):
// \my_slc|sr2_mux|Mux13~3_combout  = (\my_slc|IRReg|Data_Out [1] & ((\my_slc|sr2_mux|Mux13~2_combout  & ((\my_slc|reg_file|regs[3][2]~q ))) # (!\my_slc|sr2_mux|Mux13~2_combout  & (\my_slc|reg_file|regs[2][2]~q )))) # (!\my_slc|IRReg|Data_Out [1] & 
// (((\my_slc|sr2_mux|Mux13~2_combout ))))

	.dataa(\my_slc|IRReg|Data_Out [1]),
	.datab(\my_slc|reg_file|regs[2][2]~q ),
	.datac(\my_slc|reg_file|regs[3][2]~q ),
	.datad(\my_slc|sr2_mux|Mux13~2_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux13~3 .lut_mask = 16'hF588;
defparam \my_slc|sr2_mux|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N8
cycloneive_lcell_comb \my_slc|sr2_mux|Mux13~4 (
// Equation(s):
// \my_slc|sr2_mux|Mux13~4_combout  = (\my_slc|IRReg|Data_Out [2] & (((\my_slc|sr2_mux|Mux13~1_combout )) # (!\my_slc|state_controller|Selector23~0_combout ))) # (!\my_slc|IRReg|Data_Out [2] & (\my_slc|state_controller|Selector23~0_combout  & 
// ((\my_slc|sr2_mux|Mux13~3_combout ))))

	.dataa(\my_slc|IRReg|Data_Out [2]),
	.datab(\my_slc|state_controller|Selector23~0_combout ),
	.datac(\my_slc|sr2_mux|Mux13~1_combout ),
	.datad(\my_slc|sr2_mux|Mux13~3_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux13~4 .lut_mask = 16'hE6A2;
defparam \my_slc|sr2_mux|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N22
cycloneive_lcell_comb \my_slc|d0|Mux13~11 (
// Equation(s):
// \my_slc|d0|Mux13~11_combout  = (\my_slc|state_controller|State.S_09~q ) # ((\my_slc|state_controller|State.S_23~q ) # ((\my_slc|state_controller|State.S_05~q  & \my_slc|sr2_mux|Mux13~4_combout )))

	.dataa(\my_slc|state_controller|State.S_05~q ),
	.datab(\my_slc|sr2_mux|Mux13~4_combout ),
	.datac(\my_slc|state_controller|State.S_09~q ),
	.datad(\my_slc|state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux13~11 .lut_mask = 16'hFFF8;
defparam \my_slc|d0|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N4
cycloneive_lcell_comb \my_slc|alu_unit|Add0~4 (
// Equation(s):
// \my_slc|alu_unit|Add0~4_combout  = ((\my_slc|reg_file|Mux13~4_combout  $ (\my_slc|sr2_mux|Mux13~4_combout  $ (!\my_slc|alu_unit|Add0~3 )))) # (GND)
// \my_slc|alu_unit|Add0~5  = CARRY((\my_slc|reg_file|Mux13~4_combout  & ((\my_slc|sr2_mux|Mux13~4_combout ) # (!\my_slc|alu_unit|Add0~3 ))) # (!\my_slc|reg_file|Mux13~4_combout  & (\my_slc|sr2_mux|Mux13~4_combout  & !\my_slc|alu_unit|Add0~3 )))

	.dataa(\my_slc|reg_file|Mux13~4_combout ),
	.datab(\my_slc|sr2_mux|Mux13~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu_unit|Add0~3 ),
	.combout(\my_slc|alu_unit|Add0~4_combout ),
	.cout(\my_slc|alu_unit|Add0~5 ));
// synopsys translate_off
defparam \my_slc|alu_unit|Add0~4 .lut_mask = 16'h698E;
defparam \my_slc|alu_unit|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N2
cycloneive_lcell_comb \my_slc|d0|Mux13~9 (
// Equation(s):
// \my_slc|d0|Mux13~9_combout  = (\my_slc|d0|Mux13~11_combout  & (\my_slc|reg_file|Mux13~4_combout  $ ((!\my_slc|state_controller|ALUK [0])))) # (!\my_slc|d0|Mux13~11_combout  & (((!\my_slc|state_controller|ALUK [0] & \my_slc|alu_unit|Add0~4_combout ))))

	.dataa(\my_slc|d0|Mux13~11_combout ),
	.datab(\my_slc|reg_file|Mux13~4_combout ),
	.datac(\my_slc|state_controller|ALUK [0]),
	.datad(\my_slc|alu_unit|Add0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux13~9 .lut_mask = 16'h8782;
defparam \my_slc|d0|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N16
cycloneive_lcell_comb \my_slc|d0|Mux13~10 (
// Equation(s):
// \my_slc|d0|Mux13~10_combout  = (\my_slc|d0|Mux13~8_combout  & ((\my_slc|d0|Mux8~2_combout ) # ((\my_slc|d0|Mux13~9_combout )))) # (!\my_slc|d0|Mux13~8_combout  & (!\my_slc|d0|Mux8~2_combout  & (\my_slc|A1A2OUT[2]~4_combout )))

	.dataa(\my_slc|d0|Mux13~8_combout ),
	.datab(\my_slc|d0|Mux8~2_combout ),
	.datac(\my_slc|A1A2OUT[2]~4_combout ),
	.datad(\my_slc|d0|Mux13~9_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux13~10 .lut_mask = 16'hBA98;
defparam \my_slc|d0|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N14
cycloneive_lcell_comb \my_slc|reg_file|regs~24 (
// Equation(s):
// \my_slc|reg_file|regs~24_combout  = (\my_slc|reg_file|Decoder0~0_combout  & \my_slc|d0|Mux13~10_combout )

	.dataa(\my_slc|reg_file|Decoder0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux13~10_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~24 .lut_mask = 16'hAA00;
defparam \my_slc|reg_file|regs~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N15
dffeas \my_slc|reg_file|regs[5][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[5][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[5][2] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N12
cycloneive_lcell_comb \my_slc|reg_file|Mux13~0 (
// Equation(s):
// \my_slc|reg_file|Mux13~0_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|regs[6][2]~q ) # ((\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|sr1_mux|Mux1~0_combout  & (((\my_slc|reg_file|regs[4][2]~q  & !\my_slc|sr1_mux|Mux2~0_combout ))))

	.dataa(\my_slc|reg_file|regs[6][2]~q ),
	.datab(\my_slc|sr1_mux|Mux1~0_combout ),
	.datac(\my_slc|reg_file|regs[4][2]~q ),
	.datad(\my_slc|sr1_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux13~0 .lut_mask = 16'hCCB8;
defparam \my_slc|reg_file|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N26
cycloneive_lcell_comb \my_slc|reg_file|Mux13~1 (
// Equation(s):
// \my_slc|reg_file|Mux13~1_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|Mux13~0_combout  & ((\my_slc|reg_file|regs[7][2]~q ))) # (!\my_slc|reg_file|Mux13~0_combout  & (\my_slc|reg_file|regs[5][2]~q )))) # (!\my_slc|sr1_mux|Mux2~0_combout 
//  & (((\my_slc|reg_file|Mux13~0_combout ))))

	.dataa(\my_slc|reg_file|regs[5][2]~q ),
	.datab(\my_slc|sr1_mux|Mux2~0_combout ),
	.datac(\my_slc|reg_file|regs[7][2]~q ),
	.datad(\my_slc|reg_file|Mux13~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux13~1 .lut_mask = 16'hF388;
defparam \my_slc|reg_file|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N4
cycloneive_lcell_comb \my_slc|reg_file|Mux13~2 (
// Equation(s):
// \my_slc|reg_file|Mux13~2_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & (((\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|regs[1][2]~q ))) # (!\my_slc|sr1_mux|Mux2~0_combout  
// & (\my_slc|reg_file|regs[0][2]~q ))))

	.dataa(\my_slc|reg_file|regs[0][2]~q ),
	.datab(\my_slc|sr1_mux|Mux1~0_combout ),
	.datac(\my_slc|reg_file|regs[1][2]~q ),
	.datad(\my_slc|sr1_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux13~2 .lut_mask = 16'hFC22;
defparam \my_slc|reg_file|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N10
cycloneive_lcell_comb \my_slc|reg_file|Mux13~3 (
// Equation(s):
// \my_slc|reg_file|Mux13~3_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|Mux13~2_combout  & ((\my_slc|reg_file|regs[3][2]~q ))) # (!\my_slc|reg_file|Mux13~2_combout  & (\my_slc|reg_file|regs[2][2]~q )))) # (!\my_slc|sr1_mux|Mux1~0_combout 
//  & (((\my_slc|reg_file|Mux13~2_combout ))))

	.dataa(\my_slc|reg_file|regs[2][2]~q ),
	.datab(\my_slc|sr1_mux|Mux1~0_combout ),
	.datac(\my_slc|reg_file|Mux13~2_combout ),
	.datad(\my_slc|reg_file|regs[3][2]~q ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux13~3 .lut_mask = 16'hF838;
defparam \my_slc|reg_file|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N20
cycloneive_lcell_comb \my_slc|reg_file|Mux13~4 (
// Equation(s):
// \my_slc|reg_file|Mux13~4_combout  = (\my_slc|sr1_mux|Mux0~0_combout  & (\my_slc|reg_file|Mux13~1_combout )) # (!\my_slc|sr1_mux|Mux0~0_combout  & ((\my_slc|reg_file|Mux13~3_combout )))

	.dataa(gnd),
	.datab(\my_slc|sr1_mux|Mux0~0_combout ),
	.datac(\my_slc|reg_file|Mux13~1_combout ),
	.datad(\my_slc|reg_file|Mux13~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux13~4 .lut_mask = 16'hF3C0;
defparam \my_slc|reg_file|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N6
cycloneive_lcell_comb \my_slc|addr1_mux|Mux13~0 (
// Equation(s):
// \my_slc|addr1_mux|Mux13~0_combout  = (\my_slc|state_controller|State.S_22~q  & (\my_slc|PCReg|Data_Out [2])) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|PCReg|Data_Out [2])) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|reg_file|Mux13~4_combout )))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|PCReg|Data_Out [2]),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|reg_file|Mux13~4_combout ),
	.cin(gnd),
	.combout(\my_slc|addr1_mux|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr1_mux|Mux13~0 .lut_mask = 16'hCDC8;
defparam \my_slc|addr1_mux|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N6
cycloneive_lcell_comb \my_slc|A1A2OUT[3]~6 (
// Equation(s):
// \my_slc|A1A2OUT[3]~6_combout  = (\my_slc|addr1_mux|Mux12~0_combout  & ((\my_slc|addr2_mux|Mux12~0_combout  & (\my_slc|A1A2OUT[2]~5  & VCC)) # (!\my_slc|addr2_mux|Mux12~0_combout  & (!\my_slc|A1A2OUT[2]~5 )))) # (!\my_slc|addr1_mux|Mux12~0_combout  & 
// ((\my_slc|addr2_mux|Mux12~0_combout  & (!\my_slc|A1A2OUT[2]~5 )) # (!\my_slc|addr2_mux|Mux12~0_combout  & ((\my_slc|A1A2OUT[2]~5 ) # (GND)))))
// \my_slc|A1A2OUT[3]~7  = CARRY((\my_slc|addr1_mux|Mux12~0_combout  & (!\my_slc|addr2_mux|Mux12~0_combout  & !\my_slc|A1A2OUT[2]~5 )) # (!\my_slc|addr1_mux|Mux12~0_combout  & ((!\my_slc|A1A2OUT[2]~5 ) # (!\my_slc|addr2_mux|Mux12~0_combout ))))

	.dataa(\my_slc|addr1_mux|Mux12~0_combout ),
	.datab(\my_slc|addr2_mux|Mux12~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|A1A2OUT[2]~5 ),
	.combout(\my_slc|A1A2OUT[3]~6_combout ),
	.cout(\my_slc|A1A2OUT[3]~7 ));
// synopsys translate_off
defparam \my_slc|A1A2OUT[3]~6 .lut_mask = 16'h9617;
defparam \my_slc|A1A2OUT[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N30
cycloneive_lcell_comb \my_slc|d0|Mux12~2 (
// Equation(s):
// \my_slc|d0|Mux12~2_combout  = (\my_slc|d0|Mux8~4_combout  & (\my_slc|d0|Mux8~2_combout )) # (!\my_slc|d0|Mux8~4_combout  & ((\my_slc|d0|Mux8~2_combout  & (\my_slc|MDRReg|Data_Out [3])) # (!\my_slc|d0|Mux8~2_combout  & ((\my_slc|A1A2OUT[3]~6_combout )))))

	.dataa(\my_slc|d0|Mux8~4_combout ),
	.datab(\my_slc|d0|Mux8~2_combout ),
	.datac(\my_slc|MDRReg|Data_Out [3]),
	.datad(\my_slc|A1A2OUT[3]~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux12~2 .lut_mask = 16'hD9C8;
defparam \my_slc|d0|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N4
cycloneive_lcell_comb \my_slc|reg_file|regs~36 (
// Equation(s):
// \my_slc|reg_file|regs~36_combout  = (\my_slc|d0|Mux12~3_combout  & \my_slc|reg_file|Decoder0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|Mux12~3_combout ),
	.datad(\my_slc|reg_file|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~36 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N5
dffeas \my_slc|reg_file|regs[2][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[2][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[2][3] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N12
cycloneive_lcell_comb \my_slc|reg_file|regs~39 (
// Equation(s):
// \my_slc|reg_file|regs~39_combout  = (\my_slc|reg_file|Decoder0~6_combout  & \my_slc|d0|Mux12~3_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~6_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux12~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~39 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N13
dffeas \my_slc|reg_file|regs[3][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[3][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[3][3] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N14
cycloneive_lcell_comb \my_slc|reg_file|regs~37 (
// Equation(s):
// \my_slc|reg_file|regs~37_combout  = (\my_slc|reg_file|Decoder0~7_combout  & \my_slc|d0|Mux12~3_combout )

	.dataa(\my_slc|reg_file|Decoder0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux12~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~37 .lut_mask = 16'hAA00;
defparam \my_slc|reg_file|regs~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y11_N15
dffeas \my_slc|reg_file|regs[1][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[1][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[1][3] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N8
cycloneive_lcell_comb \my_slc|reg_file|regs~38 (
// Equation(s):
// \my_slc|reg_file|regs~38_combout  = (\my_slc|reg_file|Decoder0~5_combout  & \my_slc|d0|Mux12~3_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~5_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux12~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~38 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y13_N9
dffeas \my_slc|reg_file|regs[0][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[0][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[0][3] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N4
cycloneive_lcell_comb \my_slc|sr2_mux|Mux12~2 (
// Equation(s):
// \my_slc|sr2_mux|Mux12~2_combout  = (\my_slc|IRReg|Data_Out [0] & ((\my_slc|reg_file|regs[1][3]~q ) # ((\my_slc|IRReg|Data_Out [1])))) # (!\my_slc|IRReg|Data_Out [0] & (((\my_slc|reg_file|regs[0][3]~q  & !\my_slc|IRReg|Data_Out [1]))))

	.dataa(\my_slc|reg_file|regs[1][3]~q ),
	.datab(\my_slc|reg_file|regs[0][3]~q ),
	.datac(\my_slc|IRReg|Data_Out [0]),
	.datad(\my_slc|IRReg|Data_Out [1]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux12~2 .lut_mask = 16'hF0AC;
defparam \my_slc|sr2_mux|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N26
cycloneive_lcell_comb \my_slc|sr2_mux|Mux12~3 (
// Equation(s):
// \my_slc|sr2_mux|Mux12~3_combout  = (\my_slc|sr2_mux|Mux12~2_combout  & (((\my_slc|reg_file|regs[3][3]~q ) # (!\my_slc|IRReg|Data_Out [1])))) # (!\my_slc|sr2_mux|Mux12~2_combout  & (\my_slc|reg_file|regs[2][3]~q  & ((\my_slc|IRReg|Data_Out [1]))))

	.dataa(\my_slc|reg_file|regs[2][3]~q ),
	.datab(\my_slc|reg_file|regs[3][3]~q ),
	.datac(\my_slc|sr2_mux|Mux12~2_combout ),
	.datad(\my_slc|IRReg|Data_Out [1]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux12~3 .lut_mask = 16'hCAF0;
defparam \my_slc|sr2_mux|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N30
cycloneive_lcell_comb \my_slc|reg_file|regs~33 (
// Equation(s):
// \my_slc|reg_file|regs~33_combout  = (\my_slc|reg_file|Decoder0~1_combout  & \my_slc|d0|Mux12~3_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~1_combout ),
	.datac(\my_slc|d0|Mux12~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~33 .lut_mask = 16'hC0C0;
defparam \my_slc|reg_file|regs~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y14_N31
dffeas \my_slc|reg_file|regs[6][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[6][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[6][3] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N4
cycloneive_lcell_comb \my_slc|reg_file|regs~34 (
// Equation(s):
// \my_slc|reg_file|regs~34_combout  = (\my_slc|reg_file|Decoder0~2_combout  & \my_slc|d0|Mux12~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~2_combout ),
	.datad(\my_slc|d0|Mux12~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~34 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N5
dffeas \my_slc|reg_file|regs[4][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[4][11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[4][3] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N22
cycloneive_lcell_comb \my_slc|sr2_mux|Mux12~0 (
// Equation(s):
// \my_slc|sr2_mux|Mux12~0_combout  = (\my_slc|IRReg|Data_Out [0] & (((\my_slc|IRReg|Data_Out [1])))) # (!\my_slc|IRReg|Data_Out [0] & ((\my_slc|IRReg|Data_Out [1] & (\my_slc|reg_file|regs[6][3]~q )) # (!\my_slc|IRReg|Data_Out [1] & 
// ((\my_slc|reg_file|regs[4][3]~q )))))

	.dataa(\my_slc|IRReg|Data_Out [0]),
	.datab(\my_slc|reg_file|regs[6][3]~q ),
	.datac(\my_slc|IRReg|Data_Out [1]),
	.datad(\my_slc|reg_file|regs[4][3]~q ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux12~0 .lut_mask = 16'hE5E0;
defparam \my_slc|sr2_mux|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N10
cycloneive_lcell_comb \my_slc|reg_file|regs~32 (
// Equation(s):
// \my_slc|reg_file|regs~32_combout  = (\my_slc|d0|Mux12~3_combout  & \my_slc|reg_file|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|Mux12~3_combout ),
	.datad(\my_slc|reg_file|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~32 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N11
dffeas \my_slc|reg_file|regs[5][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[5][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[5][3] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N16
cycloneive_lcell_comb \my_slc|sr2_mux|Mux12~1 (
// Equation(s):
// \my_slc|sr2_mux|Mux12~1_combout  = (\my_slc|sr2_mux|Mux12~0_combout  & ((\my_slc|reg_file|regs[7][3]~q ) # ((!\my_slc|IRReg|Data_Out [0])))) # (!\my_slc|sr2_mux|Mux12~0_combout  & (((\my_slc|reg_file|regs[5][3]~q  & \my_slc|IRReg|Data_Out [0]))))

	.dataa(\my_slc|sr2_mux|Mux12~0_combout ),
	.datab(\my_slc|reg_file|regs[7][3]~q ),
	.datac(\my_slc|reg_file|regs[5][3]~q ),
	.datad(\my_slc|IRReg|Data_Out [0]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux12~1 .lut_mask = 16'hD8AA;
defparam \my_slc|sr2_mux|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N24
cycloneive_lcell_comb \my_slc|sr2_mux|Mux12~4 (
// Equation(s):
// \my_slc|sr2_mux|Mux12~4_combout  = (\my_slc|state_controller|Selector23~0_combout  & ((\my_slc|IRReg|Data_Out [2] & ((\my_slc|sr2_mux|Mux12~1_combout ))) # (!\my_slc|IRReg|Data_Out [2] & (\my_slc|sr2_mux|Mux12~3_combout ))))

	.dataa(\my_slc|sr2_mux|Mux12~3_combout ),
	.datab(\my_slc|IRReg|Data_Out [2]),
	.datac(\my_slc|state_controller|Selector23~0_combout ),
	.datad(\my_slc|sr2_mux|Mux12~1_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux12~4 .lut_mask = 16'hE020;
defparam \my_slc|sr2_mux|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N14
cycloneive_lcell_comb \my_slc|sr2_mux|Mux12~5 (
// Equation(s):
// \my_slc|sr2_mux|Mux12~5_combout  = (\my_slc|sr2_mux|Mux12~4_combout ) # ((!\my_slc|state_controller|Selector23~0_combout  & \my_slc|IRReg|Data_Out [3]))

	.dataa(gnd),
	.datab(\my_slc|state_controller|Selector23~0_combout ),
	.datac(\my_slc|IRReg|Data_Out [3]),
	.datad(\my_slc|sr2_mux|Mux12~4_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux12~5 .lut_mask = 16'hFF30;
defparam \my_slc|sr2_mux|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N6
cycloneive_lcell_comb \my_slc|alu_unit|Add0~6 (
// Equation(s):
// \my_slc|alu_unit|Add0~6_combout  = (\my_slc|sr2_mux|Mux12~5_combout  & ((\my_slc|reg_file|Mux12~4_combout  & (\my_slc|alu_unit|Add0~5  & VCC)) # (!\my_slc|reg_file|Mux12~4_combout  & (!\my_slc|alu_unit|Add0~5 )))) # (!\my_slc|sr2_mux|Mux12~5_combout  & 
// ((\my_slc|reg_file|Mux12~4_combout  & (!\my_slc|alu_unit|Add0~5 )) # (!\my_slc|reg_file|Mux12~4_combout  & ((\my_slc|alu_unit|Add0~5 ) # (GND)))))
// \my_slc|alu_unit|Add0~7  = CARRY((\my_slc|sr2_mux|Mux12~5_combout  & (!\my_slc|reg_file|Mux12~4_combout  & !\my_slc|alu_unit|Add0~5 )) # (!\my_slc|sr2_mux|Mux12~5_combout  & ((!\my_slc|alu_unit|Add0~5 ) # (!\my_slc|reg_file|Mux12~4_combout ))))

	.dataa(\my_slc|sr2_mux|Mux12~5_combout ),
	.datab(\my_slc|reg_file|Mux12~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu_unit|Add0~5 ),
	.combout(\my_slc|alu_unit|Add0~6_combout ),
	.cout(\my_slc|alu_unit|Add0~7 ));
// synopsys translate_off
defparam \my_slc|alu_unit|Add0~6 .lut_mask = 16'h9617;
defparam \my_slc|alu_unit|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N28
cycloneive_lcell_comb \my_slc|d0|Mux12~0 (
// Equation(s):
// \my_slc|d0|Mux12~0_combout  = (\my_slc|reg_file|Mux12~4_combout  & (\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1]) # (\my_slc|sr2_mux|Mux12~5_combout )))) # (!\my_slc|reg_file|Mux12~4_combout  & (\my_slc|state_controller|ALUK [1] 
// & (!\my_slc|state_controller|ALUK [0])))

	.dataa(\my_slc|reg_file|Mux12~4_combout ),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|state_controller|ALUK [0]),
	.datad(\my_slc|sr2_mux|Mux12~5_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux12~0 .lut_mask = 16'hA484;
defparam \my_slc|d0|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N2
cycloneive_lcell_comb \my_slc|d0|Mux12~1 (
// Equation(s):
// \my_slc|d0|Mux12~1_combout  = (\my_slc|d0|Mux12~0_combout ) # ((\my_slc|d0|Mux15~5_combout  & \my_slc|alu_unit|Add0~6_combout ))

	.dataa(\my_slc|d0|Mux15~5_combout ),
	.datab(gnd),
	.datac(\my_slc|alu_unit|Add0~6_combout ),
	.datad(\my_slc|d0|Mux12~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux12~1 .lut_mask = 16'hFFA0;
defparam \my_slc|d0|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N12
cycloneive_lcell_comb \my_slc|d0|Mux12~3 (
// Equation(s):
// \my_slc|d0|Mux12~3_combout  = (\my_slc|d0|Mux8~4_combout  & ((\my_slc|d0|Mux12~2_combout  & (\my_slc|PCReg|Data_Out [3])) # (!\my_slc|d0|Mux12~2_combout  & ((\my_slc|d0|Mux12~1_combout ))))) # (!\my_slc|d0|Mux8~4_combout  & (((\my_slc|d0|Mux12~2_combout 
// ))))

	.dataa(\my_slc|d0|Mux8~4_combout ),
	.datab(\my_slc|PCReg|Data_Out [3]),
	.datac(\my_slc|d0|Mux12~2_combout ),
	.datad(\my_slc|d0|Mux12~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux12~3 .lut_mask = 16'hDAD0;
defparam \my_slc|d0|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N12
cycloneive_lcell_comb \my_slc|reg_file|regs~35 (
// Equation(s):
// \my_slc|reg_file|regs~35_combout  = (\my_slc|reg_file|Decoder0~3_combout  & \my_slc|d0|Mux12~3_combout )

	.dataa(\my_slc|reg_file|Decoder0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux12~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~35 .lut_mask = 16'hAA00;
defparam \my_slc|reg_file|regs~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y13_N13
dffeas \my_slc|reg_file|regs[7][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[7][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[7][3] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N12
cycloneive_lcell_comb \my_slc|reg_file|Mux12~0 (
// Equation(s):
// \my_slc|reg_file|Mux12~0_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & (((\my_slc|reg_file|regs[6][3]~q ) # (\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|sr1_mux|Mux1~0_combout  & (\my_slc|reg_file|regs[4][3]~q  & ((!\my_slc|sr1_mux|Mux2~0_combout ))))

	.dataa(\my_slc|reg_file|regs[4][3]~q ),
	.datab(\my_slc|sr1_mux|Mux1~0_combout ),
	.datac(\my_slc|reg_file|regs[6][3]~q ),
	.datad(\my_slc|sr1_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux12~0 .lut_mask = 16'hCCE2;
defparam \my_slc|reg_file|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N30
cycloneive_lcell_comb \my_slc|reg_file|Mux12~1 (
// Equation(s):
// \my_slc|reg_file|Mux12~1_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|Mux12~0_combout  & (\my_slc|reg_file|regs[7][3]~q )) # (!\my_slc|reg_file|Mux12~0_combout  & ((\my_slc|reg_file|regs[5][3]~q ))))) # (!\my_slc|sr1_mux|Mux2~0_combout 
//  & (((\my_slc|reg_file|Mux12~0_combout ))))

	.dataa(\my_slc|sr1_mux|Mux2~0_combout ),
	.datab(\my_slc|reg_file|regs[7][3]~q ),
	.datac(\my_slc|reg_file|regs[5][3]~q ),
	.datad(\my_slc|reg_file|Mux12~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux12~1 .lut_mask = 16'hDDA0;
defparam \my_slc|reg_file|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N18
cycloneive_lcell_comb \my_slc|reg_file|Mux12~2 (
// Equation(s):
// \my_slc|reg_file|Mux12~2_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & (((\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|sr1_mux|Mux2~0_combout  & (\my_slc|reg_file|regs[1][3]~q )) # (!\my_slc|sr1_mux|Mux2~0_combout  & 
// ((\my_slc|reg_file|regs[0][3]~q )))))

	.dataa(\my_slc|reg_file|regs[1][3]~q ),
	.datab(\my_slc|sr1_mux|Mux1~0_combout ),
	.datac(\my_slc|reg_file|regs[0][3]~q ),
	.datad(\my_slc|sr1_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux12~2 .lut_mask = 16'hEE30;
defparam \my_slc|reg_file|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N0
cycloneive_lcell_comb \my_slc|reg_file|Mux12~3 (
// Equation(s):
// \my_slc|reg_file|Mux12~3_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|Mux12~2_combout  & ((\my_slc|reg_file|regs[3][3]~q ))) # (!\my_slc|reg_file|Mux12~2_combout  & (\my_slc|reg_file|regs[2][3]~q )))) # (!\my_slc|sr1_mux|Mux1~0_combout 
//  & (((\my_slc|reg_file|Mux12~2_combout ))))

	.dataa(\my_slc|reg_file|regs[2][3]~q ),
	.datab(\my_slc|sr1_mux|Mux1~0_combout ),
	.datac(\my_slc|reg_file|regs[3][3]~q ),
	.datad(\my_slc|reg_file|Mux12~2_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux12~3 .lut_mask = 16'hF388;
defparam \my_slc|reg_file|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N10
cycloneive_lcell_comb \my_slc|reg_file|Mux12~4 (
// Equation(s):
// \my_slc|reg_file|Mux12~4_combout  = (\my_slc|sr1_mux|Mux0~0_combout  & (\my_slc|reg_file|Mux12~1_combout )) # (!\my_slc|sr1_mux|Mux0~0_combout  & ((\my_slc|reg_file|Mux12~3_combout )))

	.dataa(\my_slc|sr1_mux|Mux0~0_combout ),
	.datab(gnd),
	.datac(\my_slc|reg_file|Mux12~1_combout ),
	.datad(\my_slc|reg_file|Mux12~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux12~4 .lut_mask = 16'hF5A0;
defparam \my_slc|reg_file|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N28
cycloneive_lcell_comb \my_slc|addr1_mux|Mux12~0 (
// Equation(s):
// \my_slc|addr1_mux|Mux12~0_combout  = (\my_slc|state_controller|State.S_21~q  & (\my_slc|PCReg|Data_Out [3])) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|state_controller|State.S_22~q  & (\my_slc|PCReg|Data_Out [3])) # 
// (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|reg_file|Mux12~4_combout )))))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|PCReg|Data_Out [3]),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|reg_file|Mux12~4_combout ),
	.cin(gnd),
	.combout(\my_slc|addr1_mux|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr1_mux|Mux12~0 .lut_mask = 16'hCDC8;
defparam \my_slc|addr1_mux|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N8
cycloneive_lcell_comb \my_slc|A1A2OUT[4]~8 (
// Equation(s):
// \my_slc|A1A2OUT[4]~8_combout  = ((\my_slc|addr2_mux|Mux11~0_combout  $ (\my_slc|addr1_mux|Mux11~0_combout  $ (!\my_slc|A1A2OUT[3]~7 )))) # (GND)
// \my_slc|A1A2OUT[4]~9  = CARRY((\my_slc|addr2_mux|Mux11~0_combout  & ((\my_slc|addr1_mux|Mux11~0_combout ) # (!\my_slc|A1A2OUT[3]~7 ))) # (!\my_slc|addr2_mux|Mux11~0_combout  & (\my_slc|addr1_mux|Mux11~0_combout  & !\my_slc|A1A2OUT[3]~7 )))

	.dataa(\my_slc|addr2_mux|Mux11~0_combout ),
	.datab(\my_slc|addr1_mux|Mux11~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|A1A2OUT[3]~7 ),
	.combout(\my_slc|A1A2OUT[4]~8_combout ),
	.cout(\my_slc|A1A2OUT[4]~9 ));
// synopsys translate_off
defparam \my_slc|A1A2OUT[4]~8 .lut_mask = 16'h698E;
defparam \my_slc|A1A2OUT[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N6
cycloneive_lcell_comb \my_slc|sr2_mux|Mux11~0 (
// Equation(s):
// \my_slc|sr2_mux|Mux11~0_combout  = (\my_slc|IRReg|Data_Out [1] & (((\my_slc|reg_file|regs[6][4]~q ) # (\my_slc|IRReg|Data_Out [0])))) # (!\my_slc|IRReg|Data_Out [1] & (\my_slc|reg_file|regs[4][4]~q  & ((!\my_slc|IRReg|Data_Out [0]))))

	.dataa(\my_slc|reg_file|regs[4][4]~q ),
	.datab(\my_slc|IRReg|Data_Out [1]),
	.datac(\my_slc|reg_file|regs[6][4]~q ),
	.datad(\my_slc|IRReg|Data_Out [0]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux11~0 .lut_mask = 16'hCCE2;
defparam \my_slc|sr2_mux|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N8
cycloneive_lcell_comb \my_slc|sr2_mux|Mux11~1 (
// Equation(s):
// \my_slc|sr2_mux|Mux11~1_combout  = (\my_slc|IRReg|Data_Out [0] & ((\my_slc|sr2_mux|Mux11~0_combout  & ((\my_slc|reg_file|regs[7][4]~q ))) # (!\my_slc|sr2_mux|Mux11~0_combout  & (\my_slc|reg_file|regs[5][4]~q )))) # (!\my_slc|IRReg|Data_Out [0] & 
// (((\my_slc|sr2_mux|Mux11~0_combout ))))

	.dataa(\my_slc|IRReg|Data_Out [0]),
	.datab(\my_slc|reg_file|regs[5][4]~q ),
	.datac(\my_slc|reg_file|regs[7][4]~q ),
	.datad(\my_slc|sr2_mux|Mux11~0_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux11~1 .lut_mask = 16'hF588;
defparam \my_slc|sr2_mux|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N30
cycloneive_lcell_comb \my_slc|sr2_mux|Mux11~2 (
// Equation(s):
// \my_slc|sr2_mux|Mux11~2_combout  = (\my_slc|IRReg|Data_Out [1] & (((\my_slc|IRReg|Data_Out [0])))) # (!\my_slc|IRReg|Data_Out [1] & ((\my_slc|IRReg|Data_Out [0] & ((\my_slc|reg_file|regs[1][4]~q ))) # (!\my_slc|IRReg|Data_Out [0] & 
// (\my_slc|reg_file|regs[0][4]~q ))))

	.dataa(\my_slc|reg_file|regs[0][4]~q ),
	.datab(\my_slc|reg_file|regs[1][4]~q ),
	.datac(\my_slc|IRReg|Data_Out [1]),
	.datad(\my_slc|IRReg|Data_Out [0]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux11~2 .lut_mask = 16'hFC0A;
defparam \my_slc|sr2_mux|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N28
cycloneive_lcell_comb \my_slc|sr2_mux|Mux11~3 (
// Equation(s):
// \my_slc|sr2_mux|Mux11~3_combout  = (\my_slc|IRReg|Data_Out [1] & ((\my_slc|sr2_mux|Mux11~2_combout  & ((\my_slc|reg_file|regs[3][4]~q ))) # (!\my_slc|sr2_mux|Mux11~2_combout  & (\my_slc|reg_file|regs[2][4]~q )))) # (!\my_slc|IRReg|Data_Out [1] & 
// (((\my_slc|sr2_mux|Mux11~2_combout ))))

	.dataa(\my_slc|IRReg|Data_Out [1]),
	.datab(\my_slc|reg_file|regs[2][4]~q ),
	.datac(\my_slc|sr2_mux|Mux11~2_combout ),
	.datad(\my_slc|reg_file|regs[3][4]~q ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux11~3 .lut_mask = 16'hF858;
defparam \my_slc|sr2_mux|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N2
cycloneive_lcell_comb \my_slc|sr2_mux|Mux11~4 (
// Equation(s):
// \my_slc|sr2_mux|Mux11~4_combout  = (\my_slc|state_controller|Selector23~0_combout  & ((\my_slc|IRReg|Data_Out [2] & (\my_slc|sr2_mux|Mux11~1_combout )) # (!\my_slc|IRReg|Data_Out [2] & ((\my_slc|sr2_mux|Mux11~3_combout )))))

	.dataa(\my_slc|IRReg|Data_Out [2]),
	.datab(\my_slc|state_controller|Selector23~0_combout ),
	.datac(\my_slc|sr2_mux|Mux11~1_combout ),
	.datad(\my_slc|sr2_mux|Mux11~3_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux11~4 .lut_mask = 16'hC480;
defparam \my_slc|sr2_mux|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N0
cycloneive_lcell_comb \my_slc|sr2_mux|Mux11~5 (
// Equation(s):
// \my_slc|sr2_mux|Mux11~5_combout  = (\my_slc|sr2_mux|Mux11~4_combout ) # ((!\my_slc|state_controller|Selector23~0_combout  & \my_slc|IRReg|Data_Out [4]))

	.dataa(gnd),
	.datab(\my_slc|state_controller|Selector23~0_combout ),
	.datac(\my_slc|IRReg|Data_Out [4]),
	.datad(\my_slc|sr2_mux|Mux11~4_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux11~5 .lut_mask = 16'hFF30;
defparam \my_slc|sr2_mux|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N8
cycloneive_lcell_comb \my_slc|alu_unit|Add0~8 (
// Equation(s):
// \my_slc|alu_unit|Add0~8_combout  = ((\my_slc|reg_file|Mux11~4_combout  $ (\my_slc|sr2_mux|Mux11~5_combout  $ (!\my_slc|alu_unit|Add0~7 )))) # (GND)
// \my_slc|alu_unit|Add0~9  = CARRY((\my_slc|reg_file|Mux11~4_combout  & ((\my_slc|sr2_mux|Mux11~5_combout ) # (!\my_slc|alu_unit|Add0~7 ))) # (!\my_slc|reg_file|Mux11~4_combout  & (\my_slc|sr2_mux|Mux11~5_combout  & !\my_slc|alu_unit|Add0~7 )))

	.dataa(\my_slc|reg_file|Mux11~4_combout ),
	.datab(\my_slc|sr2_mux|Mux11~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu_unit|Add0~7 ),
	.combout(\my_slc|alu_unit|Add0~8_combout ),
	.cout(\my_slc|alu_unit|Add0~9 ));
// synopsys translate_off
defparam \my_slc|alu_unit|Add0~8 .lut_mask = 16'h698E;
defparam \my_slc|alu_unit|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N22
cycloneive_lcell_comb \my_slc|d0|Mux11~0 (
// Equation(s):
// \my_slc|d0|Mux11~0_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|reg_file|Mux11~4_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|alu_unit|Add0~8_combout )))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|reg_file|Mux11~4_combout ),
	.datad(\my_slc|alu_unit|Add0~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux11~0 .lut_mask = 16'h1504;
defparam \my_slc|d0|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y11_N10
cycloneive_lcell_comb \my_slc|d0|Mux11~1 (
// Equation(s):
// \my_slc|d0|Mux11~1_combout  = (\my_slc|state_controller|ALUK [1]) # ((\my_slc|sr2_mux|Mux11~4_combout ) # ((\my_slc|IRReg|Data_Out [4] & !\my_slc|state_controller|Selector23~0_combout )))

	.dataa(\my_slc|IRReg|Data_Out [4]),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|state_controller|Selector23~0_combout ),
	.datad(\my_slc|sr2_mux|Mux11~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux11~1 .lut_mask = 16'hFFCE;
defparam \my_slc|d0|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N24
cycloneive_lcell_comb \my_slc|d0|Mux11~2 (
// Equation(s):
// \my_slc|d0|Mux11~2_combout  = (\my_slc|d0|Mux11~0_combout ) # ((\my_slc|state_controller|ALUK [0] & (\my_slc|reg_file|Mux11~4_combout  & \my_slc|d0|Mux11~1_combout )))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|reg_file|Mux11~4_combout ),
	.datac(\my_slc|d0|Mux11~0_combout ),
	.datad(\my_slc|d0|Mux11~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux11~2 .lut_mask = 16'hF8F0;
defparam \my_slc|d0|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N18
cycloneive_lcell_comb \my_slc|d0|Mux11~3 (
// Equation(s):
// \my_slc|d0|Mux11~3_combout  = (\my_slc|d0|Mux8~4_combout  & ((\my_slc|d0|Mux8~2_combout ) # ((\my_slc|d0|Mux11~2_combout )))) # (!\my_slc|d0|Mux8~4_combout  & (!\my_slc|d0|Mux8~2_combout  & (\my_slc|A1A2OUT[4]~8_combout )))

	.dataa(\my_slc|d0|Mux8~4_combout ),
	.datab(\my_slc|d0|Mux8~2_combout ),
	.datac(\my_slc|A1A2OUT[4]~8_combout ),
	.datad(\my_slc|d0|Mux11~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux11~3 .lut_mask = 16'hBA98;
defparam \my_slc|d0|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N8
cycloneive_lcell_comb \my_slc|d0|Mux11~4 (
// Equation(s):
// \my_slc|d0|Mux11~4_combout  = (\my_slc|d0|Mux8~2_combout  & ((\my_slc|d0|Mux11~3_combout  & ((\my_slc|PCReg|Data_Out [4]))) # (!\my_slc|d0|Mux11~3_combout  & (\my_slc|MDRReg|Data_Out [4])))) # (!\my_slc|d0|Mux8~2_combout  & (((\my_slc|d0|Mux11~3_combout 
// ))))

	.dataa(\my_slc|MDRReg|Data_Out [4]),
	.datab(\my_slc|d0|Mux8~2_combout ),
	.datac(\my_slc|PCReg|Data_Out [4]),
	.datad(\my_slc|d0|Mux11~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux11~4 .lut_mask = 16'hF388;
defparam \my_slc|d0|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N16
cycloneive_lcell_comb \my_slc|IRReg|Data_Out~5 (
// Equation(s):
// \my_slc|IRReg|Data_Out~5_combout  = (\Reset~input_o  & \my_slc|d0|Mux11~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|Mux11~4_combout ),
	.cin(gnd),
	.combout(\my_slc|IRReg|Data_Out~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out~5 .lut_mask = 16'hF000;
defparam \my_slc|IRReg|Data_Out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y12_N1
dffeas \my_slc|IRReg|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRReg|Data_Out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRReg|Data_Out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRReg|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out[4] .is_wysiwyg = "true";
defparam \my_slc|IRReg|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N14
cycloneive_lcell_comb \my_slc|addr2_mux|Mux11~0 (
// Equation(s):
// \my_slc|addr2_mux|Mux11~0_combout  = (\my_slc|IRReg|Data_Out [4] & ((\my_slc|addr2_mux|Mux6~0_combout ) # ((!\my_slc|state_controller|State.S_22~q  & !\my_slc|state_controller|State.S_12~q ))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|IRReg|Data_Out [4]),
	.datac(\my_slc|state_controller|State.S_12~q ),
	.datad(\my_slc|addr2_mux|Mux6~0_combout ),
	.cin(gnd),
	.combout(\my_slc|addr2_mux|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr2_mux|Mux11~0 .lut_mask = 16'hCC04;
defparam \my_slc|addr2_mux|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N10
cycloneive_lcell_comb \my_slc|A1A2OUT[5]~10 (
// Equation(s):
// \my_slc|A1A2OUT[5]~10_combout  = (\my_slc|addr1_mux|Mux10~0_combout  & ((\my_slc|addr2_mux|Mux10~0_combout  & (\my_slc|A1A2OUT[4]~9  & VCC)) # (!\my_slc|addr2_mux|Mux10~0_combout  & (!\my_slc|A1A2OUT[4]~9 )))) # (!\my_slc|addr1_mux|Mux10~0_combout  & 
// ((\my_slc|addr2_mux|Mux10~0_combout  & (!\my_slc|A1A2OUT[4]~9 )) # (!\my_slc|addr2_mux|Mux10~0_combout  & ((\my_slc|A1A2OUT[4]~9 ) # (GND)))))
// \my_slc|A1A2OUT[5]~11  = CARRY((\my_slc|addr1_mux|Mux10~0_combout  & (!\my_slc|addr2_mux|Mux10~0_combout  & !\my_slc|A1A2OUT[4]~9 )) # (!\my_slc|addr1_mux|Mux10~0_combout  & ((!\my_slc|A1A2OUT[4]~9 ) # (!\my_slc|addr2_mux|Mux10~0_combout ))))

	.dataa(\my_slc|addr1_mux|Mux10~0_combout ),
	.datab(\my_slc|addr2_mux|Mux10~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|A1A2OUT[4]~9 ),
	.combout(\my_slc|A1A2OUT[5]~10_combout ),
	.cout(\my_slc|A1A2OUT[5]~11 ));
// synopsys translate_off
defparam \my_slc|A1A2OUT[5]~10 .lut_mask = 16'h9617;
defparam \my_slc|A1A2OUT[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N12
cycloneive_lcell_comb \my_slc|A1A2OUT[6]~12 (
// Equation(s):
// \my_slc|A1A2OUT[6]~12_combout  = ((\my_slc|addr2_mux|Mux9~1_combout  $ (\my_slc|addr1_mux|Mux9~0_combout  $ (!\my_slc|A1A2OUT[5]~11 )))) # (GND)
// \my_slc|A1A2OUT[6]~13  = CARRY((\my_slc|addr2_mux|Mux9~1_combout  & ((\my_slc|addr1_mux|Mux9~0_combout ) # (!\my_slc|A1A2OUT[5]~11 ))) # (!\my_slc|addr2_mux|Mux9~1_combout  & (\my_slc|addr1_mux|Mux9~0_combout  & !\my_slc|A1A2OUT[5]~11 )))

	.dataa(\my_slc|addr2_mux|Mux9~1_combout ),
	.datab(\my_slc|addr1_mux|Mux9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|A1A2OUT[5]~11 ),
	.combout(\my_slc|A1A2OUT[6]~12_combout ),
	.cout(\my_slc|A1A2OUT[6]~13 ));
// synopsys translate_off
defparam \my_slc|A1A2OUT[6]~12 .lut_mask = 16'h698E;
defparam \my_slc|A1A2OUT[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N14
cycloneive_lcell_comb \my_slc|A1A2OUT[7]~14 (
// Equation(s):
// \my_slc|A1A2OUT[7]~14_combout  = (\my_slc|addr2_mux|Mux8~0_combout  & ((\my_slc|addr1_mux|Mux8~0_combout  & (\my_slc|A1A2OUT[6]~13  & VCC)) # (!\my_slc|addr1_mux|Mux8~0_combout  & (!\my_slc|A1A2OUT[6]~13 )))) # (!\my_slc|addr2_mux|Mux8~0_combout  & 
// ((\my_slc|addr1_mux|Mux8~0_combout  & (!\my_slc|A1A2OUT[6]~13 )) # (!\my_slc|addr1_mux|Mux8~0_combout  & ((\my_slc|A1A2OUT[6]~13 ) # (GND)))))
// \my_slc|A1A2OUT[7]~15  = CARRY((\my_slc|addr2_mux|Mux8~0_combout  & (!\my_slc|addr1_mux|Mux8~0_combout  & !\my_slc|A1A2OUT[6]~13 )) # (!\my_slc|addr2_mux|Mux8~0_combout  & ((!\my_slc|A1A2OUT[6]~13 ) # (!\my_slc|addr1_mux|Mux8~0_combout ))))

	.dataa(\my_slc|addr2_mux|Mux8~0_combout ),
	.datab(\my_slc|addr1_mux|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|A1A2OUT[6]~13 ),
	.combout(\my_slc|A1A2OUT[7]~14_combout ),
	.cout(\my_slc|A1A2OUT[7]~15 ));
// synopsys translate_off
defparam \my_slc|A1A2OUT[7]~14 .lut_mask = 16'h9617;
defparam \my_slc|A1A2OUT[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N4
cycloneive_lcell_comb \my_slc|d0|Mux8~7 (
// Equation(s):
// \my_slc|d0|Mux8~7_combout  = (\my_slc|d0|Mux8~4_combout  & (((\my_slc|d0|Mux8~2_combout )))) # (!\my_slc|d0|Mux8~4_combout  & ((\my_slc|d0|Mux8~2_combout  & (\my_slc|MDRReg|Data_Out [7])) # (!\my_slc|d0|Mux8~2_combout  & ((\my_slc|A1A2OUT[7]~14_combout 
// )))))

	.dataa(\my_slc|d0|Mux8~4_combout ),
	.datab(\my_slc|MDRReg|Data_Out [7]),
	.datac(\my_slc|d0|Mux8~2_combout ),
	.datad(\my_slc|A1A2OUT[7]~14_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux8~7 .lut_mask = 16'hE5E0;
defparam \my_slc|d0|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N30
cycloneive_lcell_comb \my_slc|sr2_mux|Mux8~0 (
// Equation(s):
// \my_slc|sr2_mux|Mux8~0_combout  = (\my_slc|IRReg|Data_Out [1] & ((\my_slc|reg_file|regs[6][7]~q ) # ((\my_slc|IRReg|Data_Out [0])))) # (!\my_slc|IRReg|Data_Out [1] & (((\my_slc|reg_file|regs[4][7]~q  & !\my_slc|IRReg|Data_Out [0]))))

	.dataa(\my_slc|reg_file|regs[6][7]~q ),
	.datab(\my_slc|reg_file|regs[4][7]~q ),
	.datac(\my_slc|IRReg|Data_Out [1]),
	.datad(\my_slc|IRReg|Data_Out [0]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux8~0 .lut_mask = 16'hF0AC;
defparam \my_slc|sr2_mux|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N14
cycloneive_lcell_comb \my_slc|sr2_mux|Mux8~1 (
// Equation(s):
// \my_slc|sr2_mux|Mux8~1_combout  = (\my_slc|IRReg|Data_Out [0] & ((\my_slc|sr2_mux|Mux8~0_combout  & ((\my_slc|reg_file|regs[7][7]~q ))) # (!\my_slc|sr2_mux|Mux8~0_combout  & (\my_slc|reg_file|regs[5][7]~q )))) # (!\my_slc|IRReg|Data_Out [0] & 
// (((\my_slc|sr2_mux|Mux8~0_combout ))))

	.dataa(\my_slc|reg_file|regs[5][7]~q ),
	.datab(\my_slc|IRReg|Data_Out [0]),
	.datac(\my_slc|reg_file|regs[7][7]~q ),
	.datad(\my_slc|sr2_mux|Mux8~0_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux8~1 .lut_mask = 16'hF388;
defparam \my_slc|sr2_mux|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N24
cycloneive_lcell_comb \my_slc|sr2_mux|Mux8~2 (
// Equation(s):
// \my_slc|sr2_mux|Mux8~2_combout  = (\my_slc|IRReg|Data_Out [1] & (((\my_slc|IRReg|Data_Out [0])))) # (!\my_slc|IRReg|Data_Out [1] & ((\my_slc|IRReg|Data_Out [0] & ((\my_slc|reg_file|regs[1][7]~q ))) # (!\my_slc|IRReg|Data_Out [0] & 
// (\my_slc|reg_file|regs[0][7]~q ))))

	.dataa(\my_slc|reg_file|regs[0][7]~q ),
	.datab(\my_slc|reg_file|regs[1][7]~q ),
	.datac(\my_slc|IRReg|Data_Out [1]),
	.datad(\my_slc|IRReg|Data_Out [0]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux8~2 .lut_mask = 16'hFC0A;
defparam \my_slc|sr2_mux|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N6
cycloneive_lcell_comb \my_slc|sr2_mux|Mux8~3 (
// Equation(s):
// \my_slc|sr2_mux|Mux8~3_combout  = (\my_slc|IRReg|Data_Out [1] & ((\my_slc|sr2_mux|Mux8~2_combout  & (\my_slc|reg_file|regs[3][7]~q )) # (!\my_slc|sr2_mux|Mux8~2_combout  & ((\my_slc|reg_file|regs[2][7]~q ))))) # (!\my_slc|IRReg|Data_Out [1] & 
// (((\my_slc|sr2_mux|Mux8~2_combout ))))

	.dataa(\my_slc|reg_file|regs[3][7]~q ),
	.datab(\my_slc|reg_file|regs[2][7]~q ),
	.datac(\my_slc|IRReg|Data_Out [1]),
	.datad(\my_slc|sr2_mux|Mux8~2_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux8~3 .lut_mask = 16'hAFC0;
defparam \my_slc|sr2_mux|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N16
cycloneive_lcell_comb \my_slc|sr2_mux|Mux8~4 (
// Equation(s):
// \my_slc|sr2_mux|Mux8~4_combout  = (\my_slc|state_controller|Selector23~0_combout  & ((\my_slc|IRReg|Data_Out [2] & (\my_slc|sr2_mux|Mux8~1_combout )) # (!\my_slc|IRReg|Data_Out [2] & ((\my_slc|sr2_mux|Mux8~3_combout )))))

	.dataa(\my_slc|IRReg|Data_Out [2]),
	.datab(\my_slc|state_controller|Selector23~0_combout ),
	.datac(\my_slc|sr2_mux|Mux8~1_combout ),
	.datad(\my_slc|sr2_mux|Mux8~3_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux8~4 .lut_mask = 16'hC480;
defparam \my_slc|sr2_mux|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N18
cycloneive_lcell_comb \my_slc|sr2_mux|Mux8~5 (
// Equation(s):
// \my_slc|sr2_mux|Mux8~5_combout  = (\my_slc|sr2_mux|Mux8~4_combout ) # ((\my_slc|IRReg|Data_Out [4] & !\my_slc|state_controller|Selector23~0_combout ))

	.dataa(gnd),
	.datab(\my_slc|IRReg|Data_Out [4]),
	.datac(\my_slc|state_controller|Selector23~0_combout ),
	.datad(\my_slc|sr2_mux|Mux8~4_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux8~5 .lut_mask = 16'hFF0C;
defparam \my_slc|sr2_mux|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N8
cycloneive_lcell_comb \my_slc|d0|Mux8~5 (
// Equation(s):
// \my_slc|d0|Mux8~5_combout  = (\my_slc|state_controller|ALUK [0] & (\my_slc|reg_file|Mux8~4_combout  & ((\my_slc|state_controller|ALUK [1]) # (\my_slc|sr2_mux|Mux8~5_combout ))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|sr2_mux|Mux8~5_combout ),
	.datad(\my_slc|reg_file|Mux8~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux8~5 .lut_mask = 16'hA800;
defparam \my_slc|d0|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N26
cycloneive_lcell_comb \my_slc|d0|Mux8~9 (
// Equation(s):
// \my_slc|d0|Mux8~9_combout  = (!\my_slc|state_controller|State.S_23~q  & (\my_slc|state_controller|State.S_09~q  & (!\my_slc|reg_file|Mux8~4_combout  & !\my_slc|state_controller|State.S_05~q )))

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(\my_slc|state_controller|State.S_09~q ),
	.datac(\my_slc|reg_file|Mux8~4_combout ),
	.datad(\my_slc|state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux8~9 .lut_mask = 16'h0004;
defparam \my_slc|d0|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N20
cycloneive_lcell_comb \my_slc|sr2_mux|Mux9~0 (
// Equation(s):
// \my_slc|sr2_mux|Mux9~0_combout  = (\my_slc|IRReg|Data_Out [0] & (\my_slc|IRReg|Data_Out [1])) # (!\my_slc|IRReg|Data_Out [0] & ((\my_slc|IRReg|Data_Out [1] & (\my_slc|reg_file|regs[6][6]~q )) # (!\my_slc|IRReg|Data_Out [1] & 
// ((\my_slc|reg_file|regs[4][6]~q )))))

	.dataa(\my_slc|IRReg|Data_Out [0]),
	.datab(\my_slc|IRReg|Data_Out [1]),
	.datac(\my_slc|reg_file|regs[6][6]~q ),
	.datad(\my_slc|reg_file|regs[4][6]~q ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux9~0 .lut_mask = 16'hD9C8;
defparam \my_slc|sr2_mux|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N4
cycloneive_lcell_comb \my_slc|sr2_mux|Mux9~1 (
// Equation(s):
// \my_slc|sr2_mux|Mux9~1_combout  = (\my_slc|IRReg|Data_Out [0] & ((\my_slc|sr2_mux|Mux9~0_combout  & ((\my_slc|reg_file|regs[7][6]~q ))) # (!\my_slc|sr2_mux|Mux9~0_combout  & (\my_slc|reg_file|regs[5][6]~q )))) # (!\my_slc|IRReg|Data_Out [0] & 
// (((\my_slc|sr2_mux|Mux9~0_combout ))))

	.dataa(\my_slc|reg_file|regs[5][6]~q ),
	.datab(\my_slc|reg_file|regs[7][6]~q ),
	.datac(\my_slc|IRReg|Data_Out [0]),
	.datad(\my_slc|sr2_mux|Mux9~0_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux9~1 .lut_mask = 16'hCFA0;
defparam \my_slc|sr2_mux|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N2
cycloneive_lcell_comb \my_slc|reg_file|regs~63 (
// Equation(s):
// \my_slc|reg_file|regs~63_combout  = (\my_slc|reg_file|Decoder0~6_combout  & \my_slc|d0|Mux9~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~6_combout ),
	.datad(\my_slc|d0|Mux9~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~63 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y13_N3
dffeas \my_slc|reg_file|regs[3][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[3][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[3][6] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N10
cycloneive_lcell_comb \my_slc|reg_file|regs~62 (
// Equation(s):
// \my_slc|reg_file|regs~62_combout  = (\my_slc|reg_file|Decoder0~5_combout  & \my_slc|d0|Mux9~4_combout )

	.dataa(\my_slc|reg_file|Decoder0~5_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|Mux9~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~62 .lut_mask = 16'hA0A0;
defparam \my_slc|reg_file|regs~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y11_N11
dffeas \my_slc|reg_file|regs[0][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[0][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[0][6] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N20
cycloneive_lcell_comb \my_slc|reg_file|regs~61 (
// Equation(s):
// \my_slc|reg_file|regs~61_combout  = (\my_slc|reg_file|Decoder0~7_combout  & \my_slc|d0|Mux9~4_combout )

	.dataa(\my_slc|reg_file|Decoder0~7_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|Mux9~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~61 .lut_mask = 16'hA0A0;
defparam \my_slc|reg_file|regs~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y11_N21
dffeas \my_slc|reg_file|regs[1][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[1][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[1][6] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N24
cycloneive_lcell_comb \my_slc|sr2_mux|Mux9~2 (
// Equation(s):
// \my_slc|sr2_mux|Mux9~2_combout  = (\my_slc|IRReg|Data_Out [0] & (((\my_slc|reg_file|regs[1][6]~q ) # (\my_slc|IRReg|Data_Out [1])))) # (!\my_slc|IRReg|Data_Out [0] & (\my_slc|reg_file|regs[0][6]~q  & ((!\my_slc|IRReg|Data_Out [1]))))

	.dataa(\my_slc|reg_file|regs[0][6]~q ),
	.datab(\my_slc|reg_file|regs[1][6]~q ),
	.datac(\my_slc|IRReg|Data_Out [0]),
	.datad(\my_slc|IRReg|Data_Out [1]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux9~2 .lut_mask = 16'hF0CA;
defparam \my_slc|sr2_mux|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N20
cycloneive_lcell_comb \my_slc|reg_file|regs~60 (
// Equation(s):
// \my_slc|reg_file|regs~60_combout  = (\my_slc|d0|Mux9~4_combout  & \my_slc|reg_file|Decoder0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|Mux9~4_combout ),
	.datad(\my_slc|reg_file|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~60 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N21
dffeas \my_slc|reg_file|regs[2][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[2][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[2][6] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N10
cycloneive_lcell_comb \my_slc|sr2_mux|Mux9~3 (
// Equation(s):
// \my_slc|sr2_mux|Mux9~3_combout  = (\my_slc|IRReg|Data_Out [1] & ((\my_slc|sr2_mux|Mux9~2_combout  & (\my_slc|reg_file|regs[3][6]~q )) # (!\my_slc|sr2_mux|Mux9~2_combout  & ((\my_slc|reg_file|regs[2][6]~q ))))) # (!\my_slc|IRReg|Data_Out [1] & 
// (((\my_slc|sr2_mux|Mux9~2_combout ))))

	.dataa(\my_slc|IRReg|Data_Out [1]),
	.datab(\my_slc|reg_file|regs[3][6]~q ),
	.datac(\my_slc|sr2_mux|Mux9~2_combout ),
	.datad(\my_slc|reg_file|regs[2][6]~q ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux9~3 .lut_mask = 16'hDAD0;
defparam \my_slc|sr2_mux|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N28
cycloneive_lcell_comb \my_slc|sr2_mux|Mux9~4 (
// Equation(s):
// \my_slc|sr2_mux|Mux9~4_combout  = (\my_slc|state_controller|Selector23~0_combout  & ((\my_slc|IRReg|Data_Out [2] & (\my_slc|sr2_mux|Mux9~1_combout )) # (!\my_slc|IRReg|Data_Out [2] & ((\my_slc|sr2_mux|Mux9~3_combout )))))

	.dataa(\my_slc|state_controller|Selector23~0_combout ),
	.datab(\my_slc|IRReg|Data_Out [2]),
	.datac(\my_slc|sr2_mux|Mux9~1_combout ),
	.datad(\my_slc|sr2_mux|Mux9~3_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux9~4 .lut_mask = 16'hA280;
defparam \my_slc|sr2_mux|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N14
cycloneive_lcell_comb \my_slc|sr2_mux|Mux9~5 (
// Equation(s):
// \my_slc|sr2_mux|Mux9~5_combout  = (\my_slc|sr2_mux|Mux9~4_combout ) # ((\my_slc|IRReg|Data_Out [4] & !\my_slc|state_controller|Selector23~0_combout ))

	.dataa(\my_slc|IRReg|Data_Out [4]),
	.datab(gnd),
	.datac(\my_slc|state_controller|Selector23~0_combout ),
	.datad(\my_slc|sr2_mux|Mux9~4_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux9~5 .lut_mask = 16'hFF0A;
defparam \my_slc|sr2_mux|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N2
cycloneive_lcell_comb \my_slc|sr2_mux|Mux10~0 (
// Equation(s):
// \my_slc|sr2_mux|Mux10~0_combout  = (\my_slc|IRReg|Data_Out [0] & (\my_slc|IRReg|Data_Out [1])) # (!\my_slc|IRReg|Data_Out [0] & ((\my_slc|IRReg|Data_Out [1] & (\my_slc|reg_file|regs[6][5]~q )) # (!\my_slc|IRReg|Data_Out [1] & 
// ((\my_slc|reg_file|regs[4][5]~q )))))

	.dataa(\my_slc|IRReg|Data_Out [0]),
	.datab(\my_slc|IRReg|Data_Out [1]),
	.datac(\my_slc|reg_file|regs[6][5]~q ),
	.datad(\my_slc|reg_file|regs[4][5]~q ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux10~0 .lut_mask = 16'hD9C8;
defparam \my_slc|sr2_mux|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N4
cycloneive_lcell_comb \my_slc|sr2_mux|Mux10~1 (
// Equation(s):
// \my_slc|sr2_mux|Mux10~1_combout  = (\my_slc|IRReg|Data_Out [0] & ((\my_slc|sr2_mux|Mux10~0_combout  & (\my_slc|reg_file|regs[7][5]~q )) # (!\my_slc|sr2_mux|Mux10~0_combout  & ((\my_slc|reg_file|regs[5][5]~q ))))) # (!\my_slc|IRReg|Data_Out [0] & 
// (((\my_slc|sr2_mux|Mux10~0_combout ))))

	.dataa(\my_slc|IRReg|Data_Out [0]),
	.datab(\my_slc|reg_file|regs[7][5]~q ),
	.datac(\my_slc|reg_file|regs[5][5]~q ),
	.datad(\my_slc|sr2_mux|Mux10~0_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux10~1 .lut_mask = 16'hDDA0;
defparam \my_slc|sr2_mux|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N18
cycloneive_lcell_comb \my_slc|sr2_mux|Mux10~2 (
// Equation(s):
// \my_slc|sr2_mux|Mux10~2_combout  = (\my_slc|IRReg|Data_Out [1] & (((\my_slc|IRReg|Data_Out [0])))) # (!\my_slc|IRReg|Data_Out [1] & ((\my_slc|IRReg|Data_Out [0] & (\my_slc|reg_file|regs[1][5]~q )) # (!\my_slc|IRReg|Data_Out [0] & 
// ((\my_slc|reg_file|regs[0][5]~q )))))

	.dataa(\my_slc|reg_file|regs[1][5]~q ),
	.datab(\my_slc|reg_file|regs[0][5]~q ),
	.datac(\my_slc|IRReg|Data_Out [1]),
	.datad(\my_slc|IRReg|Data_Out [0]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux10~2 .lut_mask = 16'hFA0C;
defparam \my_slc|sr2_mux|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N6
cycloneive_lcell_comb \my_slc|sr2_mux|Mux10~3 (
// Equation(s):
// \my_slc|sr2_mux|Mux10~3_combout  = (\my_slc|IRReg|Data_Out [1] & ((\my_slc|sr2_mux|Mux10~2_combout  & (\my_slc|reg_file|regs[3][5]~q )) # (!\my_slc|sr2_mux|Mux10~2_combout  & ((\my_slc|reg_file|regs[2][5]~q ))))) # (!\my_slc|IRReg|Data_Out [1] & 
// (((\my_slc|sr2_mux|Mux10~2_combout ))))

	.dataa(\my_slc|reg_file|regs[3][5]~q ),
	.datab(\my_slc|IRReg|Data_Out [1]),
	.datac(\my_slc|reg_file|regs[2][5]~q ),
	.datad(\my_slc|sr2_mux|Mux10~2_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux10~3 .lut_mask = 16'hBBC0;
defparam \my_slc|sr2_mux|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N28
cycloneive_lcell_comb \my_slc|sr2_mux|Mux10~4 (
// Equation(s):
// \my_slc|sr2_mux|Mux10~4_combout  = (\my_slc|state_controller|Selector23~0_combout  & ((\my_slc|IRReg|Data_Out [2] & (\my_slc|sr2_mux|Mux10~1_combout )) # (!\my_slc|IRReg|Data_Out [2] & ((\my_slc|sr2_mux|Mux10~3_combout )))))

	.dataa(\my_slc|state_controller|Selector23~0_combout ),
	.datab(\my_slc|IRReg|Data_Out [2]),
	.datac(\my_slc|sr2_mux|Mux10~1_combout ),
	.datad(\my_slc|sr2_mux|Mux10~3_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux10~4 .lut_mask = 16'hA280;
defparam \my_slc|sr2_mux|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N10
cycloneive_lcell_comb \my_slc|sr2_mux|Mux10~5 (
// Equation(s):
// \my_slc|sr2_mux|Mux10~5_combout  = (\my_slc|sr2_mux|Mux10~4_combout ) # ((\my_slc|IRReg|Data_Out [4] & !\my_slc|state_controller|Selector23~0_combout ))

	.dataa(\my_slc|IRReg|Data_Out [4]),
	.datab(gnd),
	.datac(\my_slc|state_controller|Selector23~0_combout ),
	.datad(\my_slc|sr2_mux|Mux10~4_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux10~5 .lut_mask = 16'hFF0A;
defparam \my_slc|sr2_mux|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N10
cycloneive_lcell_comb \my_slc|alu_unit|Add0~10 (
// Equation(s):
// \my_slc|alu_unit|Add0~10_combout  = (\my_slc|reg_file|Mux10~4_combout  & ((\my_slc|sr2_mux|Mux10~5_combout  & (\my_slc|alu_unit|Add0~9  & VCC)) # (!\my_slc|sr2_mux|Mux10~5_combout  & (!\my_slc|alu_unit|Add0~9 )))) # (!\my_slc|reg_file|Mux10~4_combout  & 
// ((\my_slc|sr2_mux|Mux10~5_combout  & (!\my_slc|alu_unit|Add0~9 )) # (!\my_slc|sr2_mux|Mux10~5_combout  & ((\my_slc|alu_unit|Add0~9 ) # (GND)))))
// \my_slc|alu_unit|Add0~11  = CARRY((\my_slc|reg_file|Mux10~4_combout  & (!\my_slc|sr2_mux|Mux10~5_combout  & !\my_slc|alu_unit|Add0~9 )) # (!\my_slc|reg_file|Mux10~4_combout  & ((!\my_slc|alu_unit|Add0~9 ) # (!\my_slc|sr2_mux|Mux10~5_combout ))))

	.dataa(\my_slc|reg_file|Mux10~4_combout ),
	.datab(\my_slc|sr2_mux|Mux10~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu_unit|Add0~9 ),
	.combout(\my_slc|alu_unit|Add0~10_combout ),
	.cout(\my_slc|alu_unit|Add0~11 ));
// synopsys translate_off
defparam \my_slc|alu_unit|Add0~10 .lut_mask = 16'h9617;
defparam \my_slc|alu_unit|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N12
cycloneive_lcell_comb \my_slc|alu_unit|Add0~12 (
// Equation(s):
// \my_slc|alu_unit|Add0~12_combout  = ((\my_slc|reg_file|Mux9~4_combout  $ (\my_slc|sr2_mux|Mux9~5_combout  $ (!\my_slc|alu_unit|Add0~11 )))) # (GND)
// \my_slc|alu_unit|Add0~13  = CARRY((\my_slc|reg_file|Mux9~4_combout  & ((\my_slc|sr2_mux|Mux9~5_combout ) # (!\my_slc|alu_unit|Add0~11 ))) # (!\my_slc|reg_file|Mux9~4_combout  & (\my_slc|sr2_mux|Mux9~5_combout  & !\my_slc|alu_unit|Add0~11 )))

	.dataa(\my_slc|reg_file|Mux9~4_combout ),
	.datab(\my_slc|sr2_mux|Mux9~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu_unit|Add0~11 ),
	.combout(\my_slc|alu_unit|Add0~12_combout ),
	.cout(\my_slc|alu_unit|Add0~13 ));
// synopsys translate_off
defparam \my_slc|alu_unit|Add0~12 .lut_mask = 16'h698E;
defparam \my_slc|alu_unit|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N14
cycloneive_lcell_comb \my_slc|alu_unit|Add0~14 (
// Equation(s):
// \my_slc|alu_unit|Add0~14_combout  = (\my_slc|sr2_mux|Mux8~5_combout  & ((\my_slc|reg_file|Mux8~4_combout  & (\my_slc|alu_unit|Add0~13  & VCC)) # (!\my_slc|reg_file|Mux8~4_combout  & (!\my_slc|alu_unit|Add0~13 )))) # (!\my_slc|sr2_mux|Mux8~5_combout  & 
// ((\my_slc|reg_file|Mux8~4_combout  & (!\my_slc|alu_unit|Add0~13 )) # (!\my_slc|reg_file|Mux8~4_combout  & ((\my_slc|alu_unit|Add0~13 ) # (GND)))))
// \my_slc|alu_unit|Add0~15  = CARRY((\my_slc|sr2_mux|Mux8~5_combout  & (!\my_slc|reg_file|Mux8~4_combout  & !\my_slc|alu_unit|Add0~13 )) # (!\my_slc|sr2_mux|Mux8~5_combout  & ((!\my_slc|alu_unit|Add0~13 ) # (!\my_slc|reg_file|Mux8~4_combout ))))

	.dataa(\my_slc|sr2_mux|Mux8~5_combout ),
	.datab(\my_slc|reg_file|Mux8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu_unit|Add0~13 ),
	.combout(\my_slc|alu_unit|Add0~14_combout ),
	.cout(\my_slc|alu_unit|Add0~15 ));
// synopsys translate_off
defparam \my_slc|alu_unit|Add0~14 .lut_mask = 16'h9617;
defparam \my_slc|alu_unit|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N18
cycloneive_lcell_comb \my_slc|d0|Mux8~6 (
// Equation(s):
// \my_slc|d0|Mux8~6_combout  = (\my_slc|d0|Mux8~5_combout ) # ((\my_slc|d0|Mux8~9_combout ) # ((\my_slc|d0|Mux15~5_combout  & \my_slc|alu_unit|Add0~14_combout )))

	.dataa(\my_slc|d0|Mux15~5_combout ),
	.datab(\my_slc|d0|Mux8~5_combout ),
	.datac(\my_slc|d0|Mux8~9_combout ),
	.datad(\my_slc|alu_unit|Add0~14_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux8~6 .lut_mask = 16'hFEFC;
defparam \my_slc|d0|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N14
cycloneive_lcell_comb \my_slc|d0|Mux8~8 (
// Equation(s):
// \my_slc|d0|Mux8~8_combout  = (\my_slc|d0|Mux8~4_combout  & ((\my_slc|d0|Mux8~7_combout  & (\my_slc|PCReg|Data_Out [7])) # (!\my_slc|d0|Mux8~7_combout  & ((\my_slc|d0|Mux8~6_combout ))))) # (!\my_slc|d0|Mux8~4_combout  & (((\my_slc|d0|Mux8~7_combout ))))

	.dataa(\my_slc|d0|Mux8~4_combout ),
	.datab(\my_slc|PCReg|Data_Out [7]),
	.datac(\my_slc|d0|Mux8~7_combout ),
	.datad(\my_slc|d0|Mux8~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux8~8 .lut_mask = 16'hDAD0;
defparam \my_slc|d0|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N8
cycloneive_lcell_comb \my_slc|IRReg|Data_Out~8 (
// Equation(s):
// \my_slc|IRReg|Data_Out~8_combout  = (\Reset~input_o  & \my_slc|d0|Mux8~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|Mux8~8_combout ),
	.cin(gnd),
	.combout(\my_slc|IRReg|Data_Out~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out~8 .lut_mask = 16'hF000;
defparam \my_slc|IRReg|Data_Out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N31
dffeas \my_slc|IRReg|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRReg|Data_Out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRReg|Data_Out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRReg|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out[7] .is_wysiwyg = "true";
defparam \my_slc|IRReg|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N30
cycloneive_lcell_comb \my_slc|sr1_mux|Mux1~0 (
// Equation(s):
// \my_slc|sr1_mux|Mux1~0_combout  = (\my_slc|addr2_mux|Mux6~0_combout  & ((\my_slc|state_controller|WideOr27~0_combout  & (\my_slc|IRReg|Data_Out [10])) # (!\my_slc|state_controller|WideOr27~0_combout  & ((\my_slc|IRReg|Data_Out [7]))))) # 
// (!\my_slc|addr2_mux|Mux6~0_combout  & (((\my_slc|IRReg|Data_Out [7]))))

	.dataa(\my_slc|IRReg|Data_Out [10]),
	.datab(\my_slc|addr2_mux|Mux6~0_combout ),
	.datac(\my_slc|IRReg|Data_Out [7]),
	.datad(\my_slc|state_controller|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\my_slc|sr1_mux|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr1_mux|Mux1~0 .lut_mask = 16'hB8F0;
defparam \my_slc|sr1_mux|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N8
cycloneive_lcell_comb \my_slc|reg_file|Mux9~0 (
// Equation(s):
// \my_slc|reg_file|Mux9~0_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|regs[6][6]~q ) # ((\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|sr1_mux|Mux1~0_combout  & (((\my_slc|reg_file|regs[4][6]~q  & !\my_slc|sr1_mux|Mux2~0_combout ))))

	.dataa(\my_slc|reg_file|regs[6][6]~q ),
	.datab(\my_slc|reg_file|regs[4][6]~q ),
	.datac(\my_slc|sr1_mux|Mux1~0_combout ),
	.datad(\my_slc|sr1_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux9~0 .lut_mask = 16'hF0AC;
defparam \my_slc|reg_file|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N26
cycloneive_lcell_comb \my_slc|reg_file|Mux9~1 (
// Equation(s):
// \my_slc|reg_file|Mux9~1_combout  = (\my_slc|reg_file|Mux9~0_combout  & (((\my_slc|reg_file|regs[7][6]~q ) # (!\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|reg_file|Mux9~0_combout  & (\my_slc|reg_file|regs[5][6]~q  & ((\my_slc|sr1_mux|Mux2~0_combout 
// ))))

	.dataa(\my_slc|reg_file|regs[5][6]~q ),
	.datab(\my_slc|reg_file|regs[7][6]~q ),
	.datac(\my_slc|reg_file|Mux9~0_combout ),
	.datad(\my_slc|sr1_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux9~1 .lut_mask = 16'hCAF0;
defparam \my_slc|reg_file|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N16
cycloneive_lcell_comb \my_slc|reg_file|Mux9~2 (
// Equation(s):
// \my_slc|reg_file|Mux9~2_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & (((\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|sr1_mux|Mux2~0_combout  & (\my_slc|reg_file|regs[1][6]~q )) # (!\my_slc|sr1_mux|Mux2~0_combout  & 
// ((\my_slc|reg_file|regs[0][6]~q )))))

	.dataa(\my_slc|reg_file|regs[1][6]~q ),
	.datab(\my_slc|reg_file|regs[0][6]~q ),
	.datac(\my_slc|sr1_mux|Mux1~0_combout ),
	.datad(\my_slc|sr1_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux9~2 .lut_mask = 16'hFA0C;
defparam \my_slc|reg_file|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N24
cycloneive_lcell_comb \my_slc|reg_file|Mux9~3 (
// Equation(s):
// \my_slc|reg_file|Mux9~3_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|Mux9~2_combout  & (\my_slc|reg_file|regs[3][6]~q )) # (!\my_slc|reg_file|Mux9~2_combout  & ((\my_slc|reg_file|regs[2][6]~q ))))) # (!\my_slc|sr1_mux|Mux1~0_combout  & 
// (((\my_slc|reg_file|Mux9~2_combout ))))

	.dataa(\my_slc|sr1_mux|Mux1~0_combout ),
	.datab(\my_slc|reg_file|regs[3][6]~q ),
	.datac(\my_slc|reg_file|regs[2][6]~q ),
	.datad(\my_slc|reg_file|Mux9~2_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux9~3 .lut_mask = 16'hDDA0;
defparam \my_slc|reg_file|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N30
cycloneive_lcell_comb \my_slc|reg_file|Mux9~4 (
// Equation(s):
// \my_slc|reg_file|Mux9~4_combout  = (\my_slc|sr1_mux|Mux0~0_combout  & (\my_slc|reg_file|Mux9~1_combout )) # (!\my_slc|sr1_mux|Mux0~0_combout  & ((\my_slc|reg_file|Mux9~3_combout )))

	.dataa(\my_slc|sr1_mux|Mux0~0_combout ),
	.datab(gnd),
	.datac(\my_slc|reg_file|Mux9~1_combout ),
	.datad(\my_slc|reg_file|Mux9~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux9~4 .lut_mask = 16'hF5A0;
defparam \my_slc|reg_file|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N20
cycloneive_lcell_comb \my_slc|addr1_mux|Mux9~0 (
// Equation(s):
// \my_slc|addr1_mux|Mux9~0_combout  = (\my_slc|state_controller|State.S_22~q  & (\my_slc|PCReg|Data_Out [6])) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|PCReg|Data_Out [6])) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|reg_file|Mux9~4_combout )))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|PCReg|Data_Out [6]),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|reg_file|Mux9~4_combout ),
	.cin(gnd),
	.combout(\my_slc|addr1_mux|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr1_mux|Mux9~0 .lut_mask = 16'hCDC8;
defparam \my_slc|addr1_mux|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N6
cycloneive_lcell_comb \my_slc|d0|Mux9~1 (
// Equation(s):
// \my_slc|d0|Mux9~1_combout  = (\my_slc|state_controller|ALUK [1]) # ((\my_slc|sr2_mux|Mux9~4_combout ) # ((!\my_slc|state_controller|Selector23~0_combout  & \my_slc|IRReg|Data_Out [4])))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|state_controller|Selector23~0_combout ),
	.datac(\my_slc|sr2_mux|Mux9~4_combout ),
	.datad(\my_slc|IRReg|Data_Out [4]),
	.cin(gnd),
	.combout(\my_slc|d0|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux9~1 .lut_mask = 16'hFBFA;
defparam \my_slc|d0|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N12
cycloneive_lcell_comb \my_slc|d0|Mux9~0 (
// Equation(s):
// \my_slc|d0|Mux9~0_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|reg_file|Mux9~4_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|alu_unit|Add0~12_combout )))))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|reg_file|Mux9~4_combout ),
	.datac(\my_slc|state_controller|ALUK [0]),
	.datad(\my_slc|alu_unit|Add0~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux9~0 .lut_mask = 16'h0702;
defparam \my_slc|d0|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N18
cycloneive_lcell_comb \my_slc|d0|Mux9~2 (
// Equation(s):
// \my_slc|d0|Mux9~2_combout  = (\my_slc|d0|Mux9~0_combout ) # ((\my_slc|reg_file|Mux9~4_combout  & (\my_slc|state_controller|ALUK [0] & \my_slc|d0|Mux9~1_combout )))

	.dataa(\my_slc|reg_file|Mux9~4_combout ),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|d0|Mux9~1_combout ),
	.datad(\my_slc|d0|Mux9~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux9~2 .lut_mask = 16'hFF80;
defparam \my_slc|d0|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N6
cycloneive_lcell_comb \my_slc|d0|Mux9~3 (
// Equation(s):
// \my_slc|d0|Mux9~3_combout  = (\my_slc|d0|Mux8~4_combout  & ((\my_slc|d0|Mux8~2_combout ) # ((\my_slc|d0|Mux9~2_combout )))) # (!\my_slc|d0|Mux8~4_combout  & (!\my_slc|d0|Mux8~2_combout  & (\my_slc|A1A2OUT[6]~12_combout )))

	.dataa(\my_slc|d0|Mux8~4_combout ),
	.datab(\my_slc|d0|Mux8~2_combout ),
	.datac(\my_slc|A1A2OUT[6]~12_combout ),
	.datad(\my_slc|d0|Mux9~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux9~3 .lut_mask = 16'hBA98;
defparam \my_slc|d0|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N0
cycloneive_lcell_comb \my_slc|d0|Mux9~4 (
// Equation(s):
// \my_slc|d0|Mux9~4_combout  = (\my_slc|d0|Mux8~2_combout  & ((\my_slc|d0|Mux9~3_combout  & ((\my_slc|PCReg|Data_Out [6]))) # (!\my_slc|d0|Mux9~3_combout  & (\my_slc|MDRReg|Data_Out [6])))) # (!\my_slc|d0|Mux8~2_combout  & (((\my_slc|d0|Mux9~3_combout ))))

	.dataa(\my_slc|MDRReg|Data_Out [6]),
	.datab(\my_slc|PCReg|Data_Out [6]),
	.datac(\my_slc|d0|Mux8~2_combout ),
	.datad(\my_slc|d0|Mux9~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux9~4 .lut_mask = 16'hCFA0;
defparam \my_slc|d0|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N2
cycloneive_lcell_comb \my_slc|IRReg|Data_Out~7 (
// Equation(s):
// \my_slc|IRReg|Data_Out~7_combout  = (\Reset~input_o  & \my_slc|d0|Mux9~4_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\my_slc|d0|Mux9~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|IRReg|Data_Out~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out~7 .lut_mask = 16'hA0A0;
defparam \my_slc|IRReg|Data_Out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N21
dffeas \my_slc|IRReg|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRReg|Data_Out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRReg|Data_Out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRReg|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out[6] .is_wysiwyg = "true";
defparam \my_slc|IRReg|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N20
cycloneive_lcell_comb \my_slc|sr1_mux|Mux2~0 (
// Equation(s):
// \my_slc|sr1_mux|Mux2~0_combout  = (\my_slc|state_controller|WideOr27~0_combout  & ((\my_slc|addr2_mux|Mux6~0_combout  & (\my_slc|IRReg|Data_Out [9])) # (!\my_slc|addr2_mux|Mux6~0_combout  & ((\my_slc|IRReg|Data_Out [6]))))) # 
// (!\my_slc|state_controller|WideOr27~0_combout  & (((\my_slc|IRReg|Data_Out [6]))))

	.dataa(\my_slc|state_controller|WideOr27~0_combout ),
	.datab(\my_slc|IRReg|Data_Out [9]),
	.datac(\my_slc|IRReg|Data_Out [6]),
	.datad(\my_slc|addr2_mux|Mux6~0_combout ),
	.cin(gnd),
	.combout(\my_slc|sr1_mux|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr1_mux|Mux2~0 .lut_mask = 16'hD8F0;
defparam \my_slc|sr1_mux|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N20
cycloneive_lcell_comb \my_slc|reg_file|regs~82 (
// Equation(s):
// \my_slc|reg_file|regs~82_combout  = (\my_slc|reg_file|Decoder0~2_combout  & \my_slc|d0|Mux6~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~2_combout ),
	.datad(\my_slc|d0|Mux6~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~82 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N21
dffeas \my_slc|reg_file|regs[4][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[4][11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[4][9] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N4
cycloneive_lcell_comb \my_slc|reg_file|regs~81 (
// Equation(s):
// \my_slc|reg_file|regs~81_combout  = (\my_slc|reg_file|Decoder0~1_combout  & \my_slc|d0|Mux6~4_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux6~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~81 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N5
dffeas \my_slc|reg_file|regs[6][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[6][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[6][9] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y10_N24
cycloneive_lcell_comb \my_slc|reg_file|Mux6~0 (
// Equation(s):
// \my_slc|reg_file|Mux6~0_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & (((\my_slc|sr1_mux|Mux1~0_combout )))) # (!\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|regs[6][9]~q ))) # (!\my_slc|sr1_mux|Mux1~0_combout  
// & (\my_slc|reg_file|regs[4][9]~q ))))

	.dataa(\my_slc|sr1_mux|Mux2~0_combout ),
	.datab(\my_slc|reg_file|regs[4][9]~q ),
	.datac(\my_slc|reg_file|regs[6][9]~q ),
	.datad(\my_slc|sr1_mux|Mux1~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux6~0 .lut_mask = 16'hFA44;
defparam \my_slc|reg_file|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y10_N14
cycloneive_lcell_comb \my_slc|reg_file|Mux6~1 (
// Equation(s):
// \my_slc|reg_file|Mux6~1_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|Mux6~0_combout  & ((\my_slc|reg_file|regs[7][9]~q ))) # (!\my_slc|reg_file|Mux6~0_combout  & (\my_slc|reg_file|regs[5][9]~q )))) # (!\my_slc|sr1_mux|Mux2~0_combout  & 
// (((\my_slc|reg_file|Mux6~0_combout ))))

	.dataa(\my_slc|reg_file|regs[5][9]~q ),
	.datab(\my_slc|reg_file|regs[7][9]~q ),
	.datac(\my_slc|sr1_mux|Mux2~0_combout ),
	.datad(\my_slc|reg_file|Mux6~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux6~1 .lut_mask = 16'hCFA0;
defparam \my_slc|reg_file|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N14
cycloneive_lcell_comb \my_slc|reg_file|regs~87 (
// Equation(s):
// \my_slc|reg_file|regs~87_combout  = (\my_slc|reg_file|Decoder0~6_combout  & \my_slc|d0|Mux6~4_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~6_combout ),
	.datac(\my_slc|d0|Mux6~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~87 .lut_mask = 16'hC0C0;
defparam \my_slc|reg_file|regs~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N15
dffeas \my_slc|reg_file|regs[3][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[3][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[3][9] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N6
cycloneive_lcell_comb \my_slc|reg_file|regs~84 (
// Equation(s):
// \my_slc|reg_file|regs~84_combout  = (\my_slc|reg_file|Decoder0~4_combout  & \my_slc|d0|Mux6~4_combout )

	.dataa(\my_slc|reg_file|Decoder0~4_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|Mux6~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~84 .lut_mask = 16'hA0A0;
defparam \my_slc|reg_file|regs~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y10_N13
dffeas \my_slc|reg_file|regs[2][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|reg_file|regs~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|reg_file|regs[2][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[2][9] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N20
cycloneive_lcell_comb \my_slc|reg_file|regs~85 (
// Equation(s):
// \my_slc|reg_file|regs~85_combout  = (\my_slc|reg_file|Decoder0~7_combout  & \my_slc|d0|Mux6~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~7_combout ),
	.datad(\my_slc|d0|Mux6~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~85 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N21
dffeas \my_slc|reg_file|regs[1][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[1][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[1][9] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N18
cycloneive_lcell_comb \my_slc|reg_file|regs~86 (
// Equation(s):
// \my_slc|reg_file|regs~86_combout  = (\my_slc|reg_file|Decoder0~5_combout  & \my_slc|d0|Mux6~4_combout )

	.dataa(\my_slc|reg_file|Decoder0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux6~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~86 .lut_mask = 16'hAA00;
defparam \my_slc|reg_file|regs~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N19
dffeas \my_slc|reg_file|regs[0][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[0][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[0][9] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y10_N22
cycloneive_lcell_comb \my_slc|reg_file|Mux6~2 (
// Equation(s):
// \my_slc|reg_file|Mux6~2_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|regs[1][9]~q ) # ((\my_slc|sr1_mux|Mux1~0_combout )))) # (!\my_slc|sr1_mux|Mux2~0_combout  & (((\my_slc|reg_file|regs[0][9]~q  & !\my_slc|sr1_mux|Mux1~0_combout ))))

	.dataa(\my_slc|sr1_mux|Mux2~0_combout ),
	.datab(\my_slc|reg_file|regs[1][9]~q ),
	.datac(\my_slc|reg_file|regs[0][9]~q ),
	.datad(\my_slc|sr1_mux|Mux1~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux6~2 .lut_mask = 16'hAAD8;
defparam \my_slc|reg_file|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y10_N16
cycloneive_lcell_comb \my_slc|reg_file|Mux6~3 (
// Equation(s):
// \my_slc|reg_file|Mux6~3_combout  = (\my_slc|reg_file|Mux6~2_combout  & ((\my_slc|reg_file|regs[3][9]~q ) # ((!\my_slc|sr1_mux|Mux1~0_combout )))) # (!\my_slc|reg_file|Mux6~2_combout  & (((\my_slc|reg_file|regs[2][9]~q  & \my_slc|sr1_mux|Mux1~0_combout 
// ))))

	.dataa(\my_slc|reg_file|regs[3][9]~q ),
	.datab(\my_slc|reg_file|regs[2][9]~q ),
	.datac(\my_slc|reg_file|Mux6~2_combout ),
	.datad(\my_slc|sr1_mux|Mux1~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux6~3 .lut_mask = 16'hACF0;
defparam \my_slc|reg_file|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y10_N12
cycloneive_lcell_comb \my_slc|reg_file|Mux6~4 (
// Equation(s):
// \my_slc|reg_file|Mux6~4_combout  = (\my_slc|sr1_mux|Mux0~0_combout  & (\my_slc|reg_file|Mux6~1_combout )) # (!\my_slc|sr1_mux|Mux0~0_combout  & ((\my_slc|reg_file|Mux6~3_combout )))

	.dataa(\my_slc|sr1_mux|Mux0~0_combout ),
	.datab(\my_slc|reg_file|Mux6~1_combout ),
	.datac(gnd),
	.datad(\my_slc|reg_file|Mux6~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux6~4 .lut_mask = 16'hDD88;
defparam \my_slc|reg_file|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N28
cycloneive_lcell_comb \my_slc|sr2_mux|Mux6~2 (
// Equation(s):
// \my_slc|sr2_mux|Mux6~2_combout  = (\my_slc|IRReg|Data_Out [1] & (((\my_slc|IRReg|Data_Out [0])))) # (!\my_slc|IRReg|Data_Out [1] & ((\my_slc|IRReg|Data_Out [0] & ((\my_slc|reg_file|regs[1][9]~q ))) # (!\my_slc|IRReg|Data_Out [0] & 
// (\my_slc|reg_file|regs[0][9]~q ))))

	.dataa(\my_slc|reg_file|regs[0][9]~q ),
	.datab(\my_slc|reg_file|regs[1][9]~q ),
	.datac(\my_slc|IRReg|Data_Out [1]),
	.datad(\my_slc|IRReg|Data_Out [0]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux6~2 .lut_mask = 16'hFC0A;
defparam \my_slc|sr2_mux|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y10_N8
cycloneive_lcell_comb \my_slc|sr2_mux|Mux6~3 (
// Equation(s):
// \my_slc|sr2_mux|Mux6~3_combout  = (\my_slc|IRReg|Data_Out [1] & ((\my_slc|sr2_mux|Mux6~2_combout  & ((\my_slc|reg_file|regs[3][9]~q ))) # (!\my_slc|sr2_mux|Mux6~2_combout  & (\my_slc|reg_file|regs[2][9]~q )))) # (!\my_slc|IRReg|Data_Out [1] & 
// (((\my_slc|sr2_mux|Mux6~2_combout ))))

	.dataa(\my_slc|IRReg|Data_Out [1]),
	.datab(\my_slc|reg_file|regs[2][9]~q ),
	.datac(\my_slc|sr2_mux|Mux6~2_combout ),
	.datad(\my_slc|reg_file|regs[3][9]~q ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux6~3 .lut_mask = 16'hF858;
defparam \my_slc|sr2_mux|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N28
cycloneive_lcell_comb \my_slc|sr2_mux|Mux6~0 (
// Equation(s):
// \my_slc|sr2_mux|Mux6~0_combout  = (\my_slc|IRReg|Data_Out [0] & (((\my_slc|IRReg|Data_Out [1])))) # (!\my_slc|IRReg|Data_Out [0] & ((\my_slc|IRReg|Data_Out [1] & ((\my_slc|reg_file|regs[6][9]~q ))) # (!\my_slc|IRReg|Data_Out [1] & 
// (\my_slc|reg_file|regs[4][9]~q ))))

	.dataa(\my_slc|reg_file|regs[4][9]~q ),
	.datab(\my_slc|reg_file|regs[6][9]~q ),
	.datac(\my_slc|IRReg|Data_Out [0]),
	.datad(\my_slc|IRReg|Data_Out [1]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux6~0 .lut_mask = 16'hFC0A;
defparam \my_slc|sr2_mux|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y10_N6
cycloneive_lcell_comb \my_slc|sr2_mux|Mux6~1 (
// Equation(s):
// \my_slc|sr2_mux|Mux6~1_combout  = (\my_slc|IRReg|Data_Out [0] & ((\my_slc|sr2_mux|Mux6~0_combout  & ((\my_slc|reg_file|regs[7][9]~q ))) # (!\my_slc|sr2_mux|Mux6~0_combout  & (\my_slc|reg_file|regs[5][9]~q )))) # (!\my_slc|IRReg|Data_Out [0] & 
// (((\my_slc|sr2_mux|Mux6~0_combout ))))

	.dataa(\my_slc|reg_file|regs[5][9]~q ),
	.datab(\my_slc|reg_file|regs[7][9]~q ),
	.datac(\my_slc|IRReg|Data_Out [0]),
	.datad(\my_slc|sr2_mux|Mux6~0_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux6~1 .lut_mask = 16'hCFA0;
defparam \my_slc|sr2_mux|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y10_N18
cycloneive_lcell_comb \my_slc|sr2_mux|Mux6~4 (
// Equation(s):
// \my_slc|sr2_mux|Mux6~4_combout  = (\my_slc|state_controller|Selector23~0_combout  & ((\my_slc|IRReg|Data_Out [2] & ((\my_slc|sr2_mux|Mux6~1_combout ))) # (!\my_slc|IRReg|Data_Out [2] & (\my_slc|sr2_mux|Mux6~3_combout ))))

	.dataa(\my_slc|state_controller|Selector23~0_combout ),
	.datab(\my_slc|IRReg|Data_Out [2]),
	.datac(\my_slc|sr2_mux|Mux6~3_combout ),
	.datad(\my_slc|sr2_mux|Mux6~1_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux6~4 .lut_mask = 16'hA820;
defparam \my_slc|sr2_mux|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y10_N28
cycloneive_lcell_comb \my_slc|d0|Mux6~1 (
// Equation(s):
// \my_slc|d0|Mux6~1_combout  = (\my_slc|state_controller|ALUK [1]) # ((\my_slc|sr2_mux|Mux6~4_combout ) # ((\my_slc|IRReg|Data_Out [4] & !\my_slc|state_controller|Selector23~0_combout )))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|IRReg|Data_Out [4]),
	.datac(\my_slc|state_controller|Selector23~0_combout ),
	.datad(\my_slc|sr2_mux|Mux6~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux6~1 .lut_mask = 16'hFFAE;
defparam \my_slc|d0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y10_N4
cycloneive_lcell_comb \my_slc|sr2_mux|Mux6~5 (
// Equation(s):
// \my_slc|sr2_mux|Mux6~5_combout  = (\my_slc|sr2_mux|Mux6~4_combout ) # ((\my_slc|IRReg|Data_Out [4] & !\my_slc|state_controller|Selector23~0_combout ))

	.dataa(gnd),
	.datab(\my_slc|IRReg|Data_Out [4]),
	.datac(\my_slc|state_controller|Selector23~0_combout ),
	.datad(\my_slc|sr2_mux|Mux6~4_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux6~5 .lut_mask = 16'hFF0C;
defparam \my_slc|sr2_mux|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N10
cycloneive_lcell_comb \my_slc|reg_file|regs~79 (
// Equation(s):
// \my_slc|reg_file|regs~79_combout  = (\my_slc|reg_file|Decoder0~6_combout  & \my_slc|d0|Mux7~4_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~6_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux7~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~79 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N11
dffeas \my_slc|reg_file|regs[3][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[3][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[3][8] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N6
cycloneive_lcell_comb \my_slc|reg_file|regs~76 (
// Equation(s):
// \my_slc|reg_file|regs~76_combout  = (\my_slc|reg_file|Decoder0~4_combout  & \my_slc|d0|Mux7~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~4_combout ),
	.datad(\my_slc|d0|Mux7~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~76 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y11_N7
dffeas \my_slc|reg_file|regs[2][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[2][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[2][8] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N30
cycloneive_lcell_comb \my_slc|reg_file|regs~77 (
// Equation(s):
// \my_slc|reg_file|regs~77_combout  = (\my_slc|reg_file|Decoder0~7_combout  & \my_slc|d0|Mux7~4_combout )

	.dataa(\my_slc|reg_file|Decoder0~7_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|Mux7~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~77 .lut_mask = 16'hA0A0;
defparam \my_slc|reg_file|regs~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y11_N31
dffeas \my_slc|reg_file|regs[1][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[1][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[1][8] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N8
cycloneive_lcell_comb \my_slc|reg_file|regs~78 (
// Equation(s):
// \my_slc|reg_file|regs~78_combout  = (\my_slc|reg_file|Decoder0~5_combout  & \my_slc|d0|Mux7~4_combout )

	.dataa(\my_slc|reg_file|Decoder0~5_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|Mux7~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~78 .lut_mask = 16'hA0A0;
defparam \my_slc|reg_file|regs~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y11_N9
dffeas \my_slc|reg_file|regs[0][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[0][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[0][8] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N22
cycloneive_lcell_comb \my_slc|sr2_mux|Mux7~2 (
// Equation(s):
// \my_slc|sr2_mux|Mux7~2_combout  = (\my_slc|IRReg|Data_Out [0] & ((\my_slc|reg_file|regs[1][8]~q ) # ((\my_slc|IRReg|Data_Out [1])))) # (!\my_slc|IRReg|Data_Out [0] & (((\my_slc|reg_file|regs[0][8]~q  & !\my_slc|IRReg|Data_Out [1]))))

	.dataa(\my_slc|reg_file|regs[1][8]~q ),
	.datab(\my_slc|reg_file|regs[0][8]~q ),
	.datac(\my_slc|IRReg|Data_Out [0]),
	.datad(\my_slc|IRReg|Data_Out [1]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux7~2 .lut_mask = 16'hF0AC;
defparam \my_slc|sr2_mux|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N26
cycloneive_lcell_comb \my_slc|sr2_mux|Mux7~3 (
// Equation(s):
// \my_slc|sr2_mux|Mux7~3_combout  = (\my_slc|IRReg|Data_Out [1] & ((\my_slc|sr2_mux|Mux7~2_combout  & (\my_slc|reg_file|regs[3][8]~q )) # (!\my_slc|sr2_mux|Mux7~2_combout  & ((\my_slc|reg_file|regs[2][8]~q ))))) # (!\my_slc|IRReg|Data_Out [1] & 
// (((\my_slc|sr2_mux|Mux7~2_combout ))))

	.dataa(\my_slc|IRReg|Data_Out [1]),
	.datab(\my_slc|reg_file|regs[3][8]~q ),
	.datac(\my_slc|reg_file|regs[2][8]~q ),
	.datad(\my_slc|sr2_mux|Mux7~2_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux7~3 .lut_mask = 16'hDDA0;
defparam \my_slc|sr2_mux|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N8
cycloneive_lcell_comb \my_slc|reg_file|regs~75 (
// Equation(s):
// \my_slc|reg_file|regs~75_combout  = (\my_slc|reg_file|Decoder0~3_combout  & \my_slc|d0|Mux7~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~3_combout ),
	.datad(\my_slc|d0|Mux7~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~75 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y11_N9
dffeas \my_slc|reg_file|regs[7][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[7][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[7][8] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y11_N22
cycloneive_lcell_comb \my_slc|reg_file|regs~72 (
// Equation(s):
// \my_slc|reg_file|regs~72_combout  = (\my_slc|reg_file|Decoder0~0_combout  & \my_slc|d0|Mux7~4_combout )

	.dataa(\my_slc|reg_file|Decoder0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux7~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~72 .lut_mask = 16'hAA00;
defparam \my_slc|reg_file|regs~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y11_N23
dffeas \my_slc|reg_file|regs[5][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[5][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[5][8] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N2
cycloneive_lcell_comb \my_slc|reg_file|regs~73 (
// Equation(s):
// \my_slc|reg_file|regs~73_combout  = (\my_slc|d0|Mux7~4_combout  & \my_slc|reg_file|Decoder0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|Mux7~4_combout ),
	.datad(\my_slc|reg_file|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~73 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N3
dffeas \my_slc|reg_file|regs[6][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[6][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[6][8] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y11_N14
cycloneive_lcell_comb \my_slc|reg_file|regs~74 (
// Equation(s):
// \my_slc|reg_file|regs~74_combout  = (\my_slc|reg_file|Decoder0~2_combout  & \my_slc|d0|Mux7~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~2_combout ),
	.datad(\my_slc|d0|Mux7~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~74 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y11_N5
dffeas \my_slc|reg_file|regs[4][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|reg_file|regs~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|reg_file|regs[4][11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[4][8] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N4
cycloneive_lcell_comb \my_slc|sr2_mux|Mux7~0 (
// Equation(s):
// \my_slc|sr2_mux|Mux7~0_combout  = (\my_slc|IRReg|Data_Out [0] & (((\my_slc|IRReg|Data_Out [1])))) # (!\my_slc|IRReg|Data_Out [0] & ((\my_slc|IRReg|Data_Out [1] & (\my_slc|reg_file|regs[6][8]~q )) # (!\my_slc|IRReg|Data_Out [1] & 
// ((\my_slc|reg_file|regs[4][8]~q )))))

	.dataa(\my_slc|reg_file|regs[6][8]~q ),
	.datab(\my_slc|IRReg|Data_Out [0]),
	.datac(\my_slc|reg_file|regs[4][8]~q ),
	.datad(\my_slc|IRReg|Data_Out [1]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux7~0 .lut_mask = 16'hEE30;
defparam \my_slc|sr2_mux|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N24
cycloneive_lcell_comb \my_slc|sr2_mux|Mux7~1 (
// Equation(s):
// \my_slc|sr2_mux|Mux7~1_combout  = (\my_slc|sr2_mux|Mux7~0_combout  & ((\my_slc|reg_file|regs[7][8]~q ) # ((!\my_slc|IRReg|Data_Out [0])))) # (!\my_slc|sr2_mux|Mux7~0_combout  & (((\my_slc|reg_file|regs[5][8]~q  & \my_slc|IRReg|Data_Out [0]))))

	.dataa(\my_slc|reg_file|regs[7][8]~q ),
	.datab(\my_slc|reg_file|regs[5][8]~q ),
	.datac(\my_slc|sr2_mux|Mux7~0_combout ),
	.datad(\my_slc|IRReg|Data_Out [0]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux7~1 .lut_mask = 16'hACF0;
defparam \my_slc|sr2_mux|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N28
cycloneive_lcell_comb \my_slc|sr2_mux|Mux7~4 (
// Equation(s):
// \my_slc|sr2_mux|Mux7~4_combout  = (\my_slc|state_controller|Selector23~0_combout  & ((\my_slc|IRReg|Data_Out [2] & ((\my_slc|sr2_mux|Mux7~1_combout ))) # (!\my_slc|IRReg|Data_Out [2] & (\my_slc|sr2_mux|Mux7~3_combout ))))

	.dataa(\my_slc|state_controller|Selector23~0_combout ),
	.datab(\my_slc|IRReg|Data_Out [2]),
	.datac(\my_slc|sr2_mux|Mux7~3_combout ),
	.datad(\my_slc|sr2_mux|Mux7~1_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux7~4 .lut_mask = 16'hA820;
defparam \my_slc|sr2_mux|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N30
cycloneive_lcell_comb \my_slc|sr2_mux|Mux7~5 (
// Equation(s):
// \my_slc|sr2_mux|Mux7~5_combout  = (\my_slc|sr2_mux|Mux7~4_combout ) # ((!\my_slc|state_controller|Selector23~0_combout  & \my_slc|IRReg|Data_Out [4]))

	.dataa(\my_slc|state_controller|Selector23~0_combout ),
	.datab(gnd),
	.datac(\my_slc|IRReg|Data_Out [4]),
	.datad(\my_slc|sr2_mux|Mux7~4_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux7~5 .lut_mask = 16'hFF50;
defparam \my_slc|sr2_mux|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N6
cycloneive_lcell_comb \my_slc|reg_file|Mux7~2 (
// Equation(s):
// \my_slc|reg_file|Mux7~2_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|regs[1][8]~q ) # ((\my_slc|sr1_mux|Mux1~0_combout )))) # (!\my_slc|sr1_mux|Mux2~0_combout  & (((\my_slc|reg_file|regs[0][8]~q  & !\my_slc|sr1_mux|Mux1~0_combout ))))

	.dataa(\my_slc|reg_file|regs[1][8]~q ),
	.datab(\my_slc|reg_file|regs[0][8]~q ),
	.datac(\my_slc|sr1_mux|Mux2~0_combout ),
	.datad(\my_slc|sr1_mux|Mux1~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux7~2 .lut_mask = 16'hF0AC;
defparam \my_slc|reg_file|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N8
cycloneive_lcell_comb \my_slc|reg_file|Mux7~3 (
// Equation(s):
// \my_slc|reg_file|Mux7~3_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|Mux7~2_combout  & (\my_slc|reg_file|regs[3][8]~q )) # (!\my_slc|reg_file|Mux7~2_combout  & ((\my_slc|reg_file|regs[2][8]~q ))))) # (!\my_slc|sr1_mux|Mux1~0_combout  & 
// (((\my_slc|reg_file|Mux7~2_combout ))))

	.dataa(\my_slc|reg_file|regs[3][8]~q ),
	.datab(\my_slc|sr1_mux|Mux1~0_combout ),
	.datac(\my_slc|reg_file|regs[2][8]~q ),
	.datad(\my_slc|reg_file|Mux7~2_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux7~3 .lut_mask = 16'hBBC0;
defparam \my_slc|reg_file|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N18
cycloneive_lcell_comb \my_slc|reg_file|Mux7~0 (
// Equation(s):
// \my_slc|reg_file|Mux7~0_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & (((\my_slc|sr1_mux|Mux1~0_combout )))) # (!\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|regs[6][8]~q ))) # (!\my_slc|sr1_mux|Mux1~0_combout  
// & (\my_slc|reg_file|regs[4][8]~q ))))

	.dataa(\my_slc|reg_file|regs[4][8]~q ),
	.datab(\my_slc|reg_file|regs[6][8]~q ),
	.datac(\my_slc|sr1_mux|Mux2~0_combout ),
	.datad(\my_slc|sr1_mux|Mux1~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux7~0 .lut_mask = 16'hFC0A;
defparam \my_slc|reg_file|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N0
cycloneive_lcell_comb \my_slc|reg_file|Mux7~1 (
// Equation(s):
// \my_slc|reg_file|Mux7~1_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|Mux7~0_combout  & (\my_slc|reg_file|regs[7][8]~q )) # (!\my_slc|reg_file|Mux7~0_combout  & ((\my_slc|reg_file|regs[5][8]~q ))))) # (!\my_slc|sr1_mux|Mux2~0_combout  & 
// (((\my_slc|reg_file|Mux7~0_combout ))))

	.dataa(\my_slc|reg_file|regs[7][8]~q ),
	.datab(\my_slc|reg_file|regs[5][8]~q ),
	.datac(\my_slc|sr1_mux|Mux2~0_combout ),
	.datad(\my_slc|reg_file|Mux7~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux7~1 .lut_mask = 16'hAFC0;
defparam \my_slc|reg_file|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N14
cycloneive_lcell_comb \my_slc|reg_file|Mux7~4 (
// Equation(s):
// \my_slc|reg_file|Mux7~4_combout  = (\my_slc|sr1_mux|Mux0~0_combout  & ((\my_slc|reg_file|Mux7~1_combout ))) # (!\my_slc|sr1_mux|Mux0~0_combout  & (\my_slc|reg_file|Mux7~3_combout ))

	.dataa(gnd),
	.datab(\my_slc|sr1_mux|Mux0~0_combout ),
	.datac(\my_slc|reg_file|Mux7~3_combout ),
	.datad(\my_slc|reg_file|Mux7~1_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux7~4 .lut_mask = 16'hFC30;
defparam \my_slc|reg_file|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N16
cycloneive_lcell_comb \my_slc|alu_unit|Add0~16 (
// Equation(s):
// \my_slc|alu_unit|Add0~16_combout  = ((\my_slc|sr2_mux|Mux7~5_combout  $ (\my_slc|reg_file|Mux7~4_combout  $ (!\my_slc|alu_unit|Add0~15 )))) # (GND)
// \my_slc|alu_unit|Add0~17  = CARRY((\my_slc|sr2_mux|Mux7~5_combout  & ((\my_slc|reg_file|Mux7~4_combout ) # (!\my_slc|alu_unit|Add0~15 ))) # (!\my_slc|sr2_mux|Mux7~5_combout  & (\my_slc|reg_file|Mux7~4_combout  & !\my_slc|alu_unit|Add0~15 )))

	.dataa(\my_slc|sr2_mux|Mux7~5_combout ),
	.datab(\my_slc|reg_file|Mux7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu_unit|Add0~15 ),
	.combout(\my_slc|alu_unit|Add0~16_combout ),
	.cout(\my_slc|alu_unit|Add0~17 ));
// synopsys translate_off
defparam \my_slc|alu_unit|Add0~16 .lut_mask = 16'h698E;
defparam \my_slc|alu_unit|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N18
cycloneive_lcell_comb \my_slc|alu_unit|Add0~18 (
// Equation(s):
// \my_slc|alu_unit|Add0~18_combout  = (\my_slc|sr2_mux|Mux6~5_combout  & ((\my_slc|reg_file|Mux6~4_combout  & (\my_slc|alu_unit|Add0~17  & VCC)) # (!\my_slc|reg_file|Mux6~4_combout  & (!\my_slc|alu_unit|Add0~17 )))) # (!\my_slc|sr2_mux|Mux6~5_combout  & 
// ((\my_slc|reg_file|Mux6~4_combout  & (!\my_slc|alu_unit|Add0~17 )) # (!\my_slc|reg_file|Mux6~4_combout  & ((\my_slc|alu_unit|Add0~17 ) # (GND)))))
// \my_slc|alu_unit|Add0~19  = CARRY((\my_slc|sr2_mux|Mux6~5_combout  & (!\my_slc|reg_file|Mux6~4_combout  & !\my_slc|alu_unit|Add0~17 )) # (!\my_slc|sr2_mux|Mux6~5_combout  & ((!\my_slc|alu_unit|Add0~17 ) # (!\my_slc|reg_file|Mux6~4_combout ))))

	.dataa(\my_slc|sr2_mux|Mux6~5_combout ),
	.datab(\my_slc|reg_file|Mux6~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu_unit|Add0~17 ),
	.combout(\my_slc|alu_unit|Add0~18_combout ),
	.cout(\my_slc|alu_unit|Add0~19 ));
// synopsys translate_off
defparam \my_slc|alu_unit|Add0~18 .lut_mask = 16'h9617;
defparam \my_slc|alu_unit|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y10_N10
cycloneive_lcell_comb \my_slc|d0|Mux6~0 (
// Equation(s):
// \my_slc|d0|Mux6~0_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|reg_file|Mux6~4_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|alu_unit|Add0~18_combout )))))

	.dataa(\my_slc|reg_file|Mux6~4_combout ),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|state_controller|ALUK [0]),
	.datad(\my_slc|alu_unit|Add0~18_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux6~0 .lut_mask = 16'h0704;
defparam \my_slc|d0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y10_N26
cycloneive_lcell_comb \my_slc|d0|Mux6~2 (
// Equation(s):
// \my_slc|d0|Mux6~2_combout  = (\my_slc|d0|Mux6~0_combout ) # ((\my_slc|reg_file|Mux6~4_combout  & (\my_slc|d0|Mux6~1_combout  & \my_slc|state_controller|ALUK [0])))

	.dataa(\my_slc|reg_file|Mux6~4_combout ),
	.datab(\my_slc|d0|Mux6~1_combout ),
	.datac(\my_slc|state_controller|ALUK [0]),
	.datad(\my_slc|d0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux6~2 .lut_mask = 16'hFF80;
defparam \my_slc|d0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \S[9]~input (
	.i(S[9]),
	.ibar(gnd),
	.o(\S[9]~input_o ));
// synopsys translate_off
defparam \S[9]~input .bus_hold = "false";
defparam \S[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \Data[9]~input (
	.i(Data[9]),
	.ibar(gnd),
	.o(\Data[9]~input_o ));
// synopsys translate_off
defparam \Data[9]~input .bus_hold = "false";
defparam \Data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y16_N13
dffeas \my_slc|tr0|Data_read_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[9] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N12
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~23 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~23_combout  = (\my_slc|MDRReg|Data_Out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[9]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [9])))))

	.dataa(\S[9]~input_o ),
	.datab(\my_slc|MDRReg|Data_Out~38_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [9]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~23 .lut_mask = 16'h88C0;
defparam \my_slc|MDRReg|Data_Out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N14
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~24 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~24_combout  = (\my_slc|MDRReg|Data_Out~23_combout ) # ((!\my_slc|state_controller|WideOr22~0_combout  & (\Reset~input_o  & \my_slc|d0|Mux6~4_combout )))

	.dataa(\my_slc|state_controller|WideOr22~0_combout ),
	.datab(\my_slc|MDRReg|Data_Out~23_combout ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|Mux6~4_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~24 .lut_mask = 16'hDCCC;
defparam \my_slc|MDRReg|Data_Out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y14_N15
dffeas \my_slc|MDRReg|Data_Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRReg|Data_Out~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRReg|Data_Out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRReg|Data_Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out[9] .is_wysiwyg = "true";
defparam \my_slc|MDRReg|Data_Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y10_N0
cycloneive_lcell_comb \my_slc|addr1_mux|Mux6~0 (
// Equation(s):
// \my_slc|addr1_mux|Mux6~0_combout  = (\my_slc|state_controller|State.S_22~q  & (\my_slc|PCReg|Data_Out [9])) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|PCReg|Data_Out [9])) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|reg_file|Mux6~4_combout )))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|PCReg|Data_Out [9]),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|reg_file|Mux6~4_combout ),
	.cin(gnd),
	.combout(\my_slc|addr1_mux|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr1_mux|Mux6~0 .lut_mask = 16'hCDC8;
defparam \my_slc|addr1_mux|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N28
cycloneive_lcell_comb \my_slc|addr2_mux|Mux6~1 (
// Equation(s):
// \my_slc|addr2_mux|Mux6~1_combout  = (\my_slc|state_controller|State.S_22~q  & ((\my_slc|IRReg|Data_Out [8]))) # (!\my_slc|state_controller|State.S_22~q  & (\my_slc|IRReg|Data_Out [9]))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|IRReg|Data_Out [9]),
	.datac(gnd),
	.datad(\my_slc|IRReg|Data_Out [8]),
	.cin(gnd),
	.combout(\my_slc|addr2_mux|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr2_mux|Mux6~1 .lut_mask = 16'hEE44;
defparam \my_slc|addr2_mux|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N22
cycloneive_lcell_comb \my_slc|addr2_mux|Mux6~2 (
// Equation(s):
// \my_slc|addr2_mux|Mux6~2_combout  = (\my_slc|addr2_mux|Mux9~0_combout ) # ((\my_slc|addr2_mux|Mux6~0_combout  & \my_slc|addr2_mux|Mux6~1_combout ))

	.dataa(gnd),
	.datab(\my_slc|addr2_mux|Mux6~0_combout ),
	.datac(\my_slc|addr2_mux|Mux6~1_combout ),
	.datad(\my_slc|addr2_mux|Mux9~0_combout ),
	.cin(gnd),
	.combout(\my_slc|addr2_mux|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr2_mux|Mux6~2 .lut_mask = 16'hFFC0;
defparam \my_slc|addr2_mux|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N16
cycloneive_lcell_comb \my_slc|addr2_mux|Mux7~0 (
// Equation(s):
// \my_slc|addr2_mux|Mux7~0_combout  = (\my_slc|addr2_mux|Mux9~0_combout ) # ((\my_slc|IRReg|Data_Out [8] & \my_slc|addr2_mux|Mux6~0_combout ))

	.dataa(\my_slc|addr2_mux|Mux9~0_combout ),
	.datab(gnd),
	.datac(\my_slc|IRReg|Data_Out [8]),
	.datad(\my_slc|addr2_mux|Mux6~0_combout ),
	.cin(gnd),
	.combout(\my_slc|addr2_mux|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr2_mux|Mux7~0 .lut_mask = 16'hFAAA;
defparam \my_slc|addr2_mux|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N16
cycloneive_lcell_comb \my_slc|addr1_mux|Mux7~0 (
// Equation(s):
// \my_slc|addr1_mux|Mux7~0_combout  = (\my_slc|state_controller|State.S_21~q  & (\my_slc|PCReg|Data_Out [8])) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|state_controller|State.S_22~q  & (\my_slc|PCReg|Data_Out [8])) # 
// (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|reg_file|Mux7~4_combout )))))

	.dataa(\my_slc|PCReg|Data_Out [8]),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|reg_file|Mux7~4_combout ),
	.datad(\my_slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\my_slc|addr1_mux|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr1_mux|Mux7~0 .lut_mask = 16'hAAB8;
defparam \my_slc|addr1_mux|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N16
cycloneive_lcell_comb \my_slc|A1A2OUT[8]~16 (
// Equation(s):
// \my_slc|A1A2OUT[8]~16_combout  = ((\my_slc|addr2_mux|Mux7~0_combout  $ (\my_slc|addr1_mux|Mux7~0_combout  $ (!\my_slc|A1A2OUT[7]~15 )))) # (GND)
// \my_slc|A1A2OUT[8]~17  = CARRY((\my_slc|addr2_mux|Mux7~0_combout  & ((\my_slc|addr1_mux|Mux7~0_combout ) # (!\my_slc|A1A2OUT[7]~15 ))) # (!\my_slc|addr2_mux|Mux7~0_combout  & (\my_slc|addr1_mux|Mux7~0_combout  & !\my_slc|A1A2OUT[7]~15 )))

	.dataa(\my_slc|addr2_mux|Mux7~0_combout ),
	.datab(\my_slc|addr1_mux|Mux7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|A1A2OUT[7]~15 ),
	.combout(\my_slc|A1A2OUT[8]~16_combout ),
	.cout(\my_slc|A1A2OUT[8]~17 ));
// synopsys translate_off
defparam \my_slc|A1A2OUT[8]~16 .lut_mask = 16'h698E;
defparam \my_slc|A1A2OUT[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N18
cycloneive_lcell_comb \my_slc|A1A2OUT[9]~18 (
// Equation(s):
// \my_slc|A1A2OUT[9]~18_combout  = (\my_slc|addr1_mux|Mux6~0_combout  & ((\my_slc|addr2_mux|Mux6~2_combout  & (\my_slc|A1A2OUT[8]~17  & VCC)) # (!\my_slc|addr2_mux|Mux6~2_combout  & (!\my_slc|A1A2OUT[8]~17 )))) # (!\my_slc|addr1_mux|Mux6~0_combout  & 
// ((\my_slc|addr2_mux|Mux6~2_combout  & (!\my_slc|A1A2OUT[8]~17 )) # (!\my_slc|addr2_mux|Mux6~2_combout  & ((\my_slc|A1A2OUT[8]~17 ) # (GND)))))
// \my_slc|A1A2OUT[9]~19  = CARRY((\my_slc|addr1_mux|Mux6~0_combout  & (!\my_slc|addr2_mux|Mux6~2_combout  & !\my_slc|A1A2OUT[8]~17 )) # (!\my_slc|addr1_mux|Mux6~0_combout  & ((!\my_slc|A1A2OUT[8]~17 ) # (!\my_slc|addr2_mux|Mux6~2_combout ))))

	.dataa(\my_slc|addr1_mux|Mux6~0_combout ),
	.datab(\my_slc|addr2_mux|Mux6~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|A1A2OUT[8]~17 ),
	.combout(\my_slc|A1A2OUT[9]~18_combout ),
	.cout(\my_slc|A1A2OUT[9]~19 ));
// synopsys translate_off
defparam \my_slc|A1A2OUT[9]~18 .lut_mask = 16'h9617;
defparam \my_slc|A1A2OUT[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y10_N2
cycloneive_lcell_comb \my_slc|d0|Mux6~3 (
// Equation(s):
// \my_slc|d0|Mux6~3_combout  = (\my_slc|d0|Mux8~4_combout  & (((\my_slc|d0|Mux8~2_combout )))) # (!\my_slc|d0|Mux8~4_combout  & ((\my_slc|d0|Mux8~2_combout  & (\my_slc|MDRReg|Data_Out [9])) # (!\my_slc|d0|Mux8~2_combout  & ((\my_slc|A1A2OUT[9]~18_combout 
// )))))

	.dataa(\my_slc|MDRReg|Data_Out [9]),
	.datab(\my_slc|d0|Mux8~4_combout ),
	.datac(\my_slc|A1A2OUT[9]~18_combout ),
	.datad(\my_slc|d0|Mux8~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux6~3 .lut_mask = 16'hEE30;
defparam \my_slc|d0|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y10_N20
cycloneive_lcell_comb \my_slc|d0|Mux6~4 (
// Equation(s):
// \my_slc|d0|Mux6~4_combout  = (\my_slc|d0|Mux8~4_combout  & ((\my_slc|d0|Mux6~3_combout  & (\my_slc|PCReg|Data_Out [9])) # (!\my_slc|d0|Mux6~3_combout  & ((\my_slc|d0|Mux6~2_combout ))))) # (!\my_slc|d0|Mux8~4_combout  & (((\my_slc|d0|Mux6~3_combout ))))

	.dataa(\my_slc|PCReg|Data_Out [9]),
	.datab(\my_slc|d0|Mux8~4_combout ),
	.datac(\my_slc|d0|Mux6~2_combout ),
	.datad(\my_slc|d0|Mux6~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux6~4 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N22
cycloneive_lcell_comb \my_slc|IRReg|Data_Out~10 (
// Equation(s):
// \my_slc|IRReg|Data_Out~10_combout  = (\Reset~input_o  & \my_slc|d0|Mux6~4_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux6~4_combout ),
	.cin(gnd),
	.combout(\my_slc|IRReg|Data_Out~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out~10 .lut_mask = 16'hCC00;
defparam \my_slc|IRReg|Data_Out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N15
dffeas \my_slc|IRReg|Data_Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRReg|Data_Out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRReg|Data_Out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRReg|Data_Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out[9] .is_wysiwyg = "true";
defparam \my_slc|IRReg|Data_Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N24
cycloneive_lcell_comb \my_slc|dr_mux|Mux2~0 (
// Equation(s):
// \my_slc|dr_mux|Mux2~0_combout  = (\my_slc|IRReg|Data_Out [9]) # ((!\my_slc|state_controller|State.S_27~q  & \my_slc|state_controller|WideOr27~0_combout ))

	.dataa(\my_slc|state_controller|State.S_27~q ),
	.datab(\my_slc|IRReg|Data_Out [9]),
	.datac(gnd),
	.datad(\my_slc|state_controller|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\my_slc|dr_mux|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|dr_mux|Mux2~0 .lut_mask = 16'hDDCC;
defparam \my_slc|dr_mux|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N30
cycloneive_lcell_comb \my_slc|reg_file|Decoder0~0 (
// Equation(s):
// \my_slc|reg_file|Decoder0~0_combout  = (\my_slc|dr_mux|Mux0~0_combout  & (!\my_slc|dr_mux|Mux1~0_combout  & (\my_slc|state_controller|WideOr26~combout  & \my_slc|dr_mux|Mux2~0_combout )))

	.dataa(\my_slc|dr_mux|Mux0~0_combout ),
	.datab(\my_slc|dr_mux|Mux1~0_combout ),
	.datac(\my_slc|state_controller|WideOr26~combout ),
	.datad(\my_slc|dr_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Decoder0~0 .lut_mask = 16'h2000;
defparam \my_slc|reg_file|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N0
cycloneive_lcell_comb \my_slc|reg_file|regs~88 (
// Equation(s):
// \my_slc|reg_file|regs~88_combout  = (\my_slc|reg_file|Decoder0~0_combout  & \my_slc|d0|Mux5~3_combout )

	.dataa(\my_slc|reg_file|Decoder0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux5~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~88 .lut_mask = 16'hAA00;
defparam \my_slc|reg_file|regs~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y16_N1
dffeas \my_slc|reg_file|regs[5][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[5][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[5][10] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N22
cycloneive_lcell_comb \my_slc|reg_file|regs~91 (
// Equation(s):
// \my_slc|reg_file|regs~91_combout  = (\my_slc|reg_file|Decoder0~3_combout  & \my_slc|d0|Mux5~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~3_combout ),
	.datad(\my_slc|d0|Mux5~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~91 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y16_N23
dffeas \my_slc|reg_file|regs[7][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[7][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[7][10] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N22
cycloneive_lcell_comb \my_slc|reg_file|regs~89 (
// Equation(s):
// \my_slc|reg_file|regs~89_combout  = (\my_slc|d0|Mux5~3_combout  & \my_slc|reg_file|Decoder0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|Mux5~3_combout ),
	.datad(\my_slc|reg_file|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~89 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N23
dffeas \my_slc|reg_file|regs[6][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[6][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[6][10] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N14
cycloneive_lcell_comb \my_slc|reg_file|regs~90 (
// Equation(s):
// \my_slc|reg_file|regs~90_combout  = (\my_slc|reg_file|Decoder0~2_combout  & \my_slc|d0|Mux5~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~2_combout ),
	.datad(\my_slc|d0|Mux5~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~90 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N15
dffeas \my_slc|reg_file|regs[4][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[4][11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[4][10] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N0
cycloneive_lcell_comb \my_slc|reg_file|Mux5~0 (
// Equation(s):
// \my_slc|reg_file|Mux5~0_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|regs[6][10]~q ) # ((\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|sr1_mux|Mux1~0_combout  & (((!\my_slc|sr1_mux|Mux2~0_combout  & \my_slc|reg_file|regs[4][10]~q 
// ))))

	.dataa(\my_slc|reg_file|regs[6][10]~q ),
	.datab(\my_slc|sr1_mux|Mux1~0_combout ),
	.datac(\my_slc|sr1_mux|Mux2~0_combout ),
	.datad(\my_slc|reg_file|regs[4][10]~q ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux5~0 .lut_mask = 16'hCBC8;
defparam \my_slc|reg_file|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N26
cycloneive_lcell_comb \my_slc|reg_file|Mux5~1 (
// Equation(s):
// \my_slc|reg_file|Mux5~1_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|Mux5~0_combout  & ((\my_slc|reg_file|regs[7][10]~q ))) # (!\my_slc|reg_file|Mux5~0_combout  & (\my_slc|reg_file|regs[5][10]~q )))) # (!\my_slc|sr1_mux|Mux2~0_combout  
// & (((\my_slc|reg_file|Mux5~0_combout ))))

	.dataa(\my_slc|reg_file|regs[5][10]~q ),
	.datab(\my_slc|reg_file|regs[7][10]~q ),
	.datac(\my_slc|sr1_mux|Mux2~0_combout ),
	.datad(\my_slc|reg_file|Mux5~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux5~1 .lut_mask = 16'hCFA0;
defparam \my_slc|reg_file|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N28
cycloneive_lcell_comb \my_slc|reg_file|regs~95 (
// Equation(s):
// \my_slc|reg_file|regs~95_combout  = (\my_slc|reg_file|Decoder0~6_combout  & \my_slc|d0|Mux5~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~6_combout ),
	.datad(\my_slc|d0|Mux5~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~95 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y16_N29
dffeas \my_slc|reg_file|regs[3][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[3][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[3][10] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N2
cycloneive_lcell_comb \my_slc|reg_file|regs~92 (
// Equation(s):
// \my_slc|reg_file|regs~92_combout  = (\my_slc|reg_file|Decoder0~4_combout  & \my_slc|d0|Mux5~3_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~4_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux5~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~92 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N3
dffeas \my_slc|reg_file|regs[2][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[2][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[2][10] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N26
cycloneive_lcell_comb \my_slc|reg_file|regs~93 (
// Equation(s):
// \my_slc|reg_file|regs~93_combout  = (\my_slc|reg_file|Decoder0~7_combout  & \my_slc|d0|Mux5~3_combout )

	.dataa(\my_slc|reg_file|Decoder0~7_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|Mux5~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~93 .lut_mask = 16'hA0A0;
defparam \my_slc|reg_file|regs~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N27
dffeas \my_slc|reg_file|regs[1][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[1][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[1][10] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N8
cycloneive_lcell_comb \my_slc|reg_file|regs~94 (
// Equation(s):
// \my_slc|reg_file|regs~94_combout  = (\my_slc|reg_file|Decoder0~5_combout  & \my_slc|d0|Mux5~3_combout )

	.dataa(\my_slc|reg_file|Decoder0~5_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|Mux5~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~94 .lut_mask = 16'hA0A0;
defparam \my_slc|reg_file|regs~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N9
dffeas \my_slc|reg_file|regs[0][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[0][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[0][10] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N10
cycloneive_lcell_comb \my_slc|reg_file|Mux5~2 (
// Equation(s):
// \my_slc|reg_file|Mux5~2_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|regs[1][10]~q ) # ((\my_slc|sr1_mux|Mux1~0_combout )))) # (!\my_slc|sr1_mux|Mux2~0_combout  & (((\my_slc|reg_file|regs[0][10]~q  & !\my_slc|sr1_mux|Mux1~0_combout 
// ))))

	.dataa(\my_slc|reg_file|regs[1][10]~q ),
	.datab(\my_slc|reg_file|regs[0][10]~q ),
	.datac(\my_slc|sr1_mux|Mux2~0_combout ),
	.datad(\my_slc|sr1_mux|Mux1~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux5~2 .lut_mask = 16'hF0AC;
defparam \my_slc|reg_file|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N18
cycloneive_lcell_comb \my_slc|reg_file|Mux5~3 (
// Equation(s):
// \my_slc|reg_file|Mux5~3_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|Mux5~2_combout  & (\my_slc|reg_file|regs[3][10]~q )) # (!\my_slc|reg_file|Mux5~2_combout  & ((\my_slc|reg_file|regs[2][10]~q ))))) # (!\my_slc|sr1_mux|Mux1~0_combout  
// & (((\my_slc|reg_file|Mux5~2_combout ))))

	.dataa(\my_slc|reg_file|regs[3][10]~q ),
	.datab(\my_slc|sr1_mux|Mux1~0_combout ),
	.datac(\my_slc|reg_file|regs[2][10]~q ),
	.datad(\my_slc|reg_file|Mux5~2_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux5~3 .lut_mask = 16'hBBC0;
defparam \my_slc|reg_file|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N20
cycloneive_lcell_comb \my_slc|reg_file|Mux5~4 (
// Equation(s):
// \my_slc|reg_file|Mux5~4_combout  = (\my_slc|sr1_mux|Mux0~0_combout  & (\my_slc|reg_file|Mux5~1_combout )) # (!\my_slc|sr1_mux|Mux0~0_combout  & ((\my_slc|reg_file|Mux5~3_combout )))

	.dataa(gnd),
	.datab(\my_slc|sr1_mux|Mux0~0_combout ),
	.datac(\my_slc|reg_file|Mux5~1_combout ),
	.datad(\my_slc|reg_file|Mux5~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux5~4 .lut_mask = 16'hF3C0;
defparam \my_slc|reg_file|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N22
cycloneive_lcell_comb \my_slc|addr1_mux|Mux5~0 (
// Equation(s):
// \my_slc|addr1_mux|Mux5~0_combout  = (\my_slc|state_controller|State.S_22~q  & (\my_slc|PCReg|Data_Out [10])) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|PCReg|Data_Out [10])) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|reg_file|Mux5~4_combout )))))

	.dataa(\my_slc|PCReg|Data_Out [10]),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|reg_file|Mux5~4_combout ),
	.cin(gnd),
	.combout(\my_slc|addr1_mux|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr1_mux|Mux5~0 .lut_mask = 16'hABA8;
defparam \my_slc|addr1_mux|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N20
cycloneive_lcell_comb \my_slc|A1A2OUT[10]~20 (
// Equation(s):
// \my_slc|A1A2OUT[10]~20_combout  = ((\my_slc|addr1_mux|Mux5~0_combout  $ (\my_slc|addr2_mux|Mux0~1_combout  $ (!\my_slc|A1A2OUT[9]~19 )))) # (GND)
// \my_slc|A1A2OUT[10]~21  = CARRY((\my_slc|addr1_mux|Mux5~0_combout  & ((\my_slc|addr2_mux|Mux0~1_combout ) # (!\my_slc|A1A2OUT[9]~19 ))) # (!\my_slc|addr1_mux|Mux5~0_combout  & (\my_slc|addr2_mux|Mux0~1_combout  & !\my_slc|A1A2OUT[9]~19 )))

	.dataa(\my_slc|addr1_mux|Mux5~0_combout ),
	.datab(\my_slc|addr2_mux|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|A1A2OUT[9]~19 ),
	.combout(\my_slc|A1A2OUT[10]~20_combout ),
	.cout(\my_slc|A1A2OUT[10]~21 ));
// synopsys translate_off
defparam \my_slc|A1A2OUT[10]~20 .lut_mask = 16'h698E;
defparam \my_slc|A1A2OUT[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N28
cycloneive_lcell_comb \my_slc|sr2_mux|Mux5~0 (
// Equation(s):
// \my_slc|sr2_mux|Mux5~0_combout  = (\my_slc|IRReg|Data_Out [1] & (((\my_slc|reg_file|regs[6][10]~q ) # (\my_slc|IRReg|Data_Out [0])))) # (!\my_slc|IRReg|Data_Out [1] & (\my_slc|reg_file|regs[4][10]~q  & ((!\my_slc|IRReg|Data_Out [0]))))

	.dataa(\my_slc|reg_file|regs[4][10]~q ),
	.datab(\my_slc|reg_file|regs[6][10]~q ),
	.datac(\my_slc|IRReg|Data_Out [1]),
	.datad(\my_slc|IRReg|Data_Out [0]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux5~0 .lut_mask = 16'hF0CA;
defparam \my_slc|sr2_mux|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N26
cycloneive_lcell_comb \my_slc|sr2_mux|Mux5~1 (
// Equation(s):
// \my_slc|sr2_mux|Mux5~1_combout  = (\my_slc|IRReg|Data_Out [0] & ((\my_slc|sr2_mux|Mux5~0_combout  & ((\my_slc|reg_file|regs[7][10]~q ))) # (!\my_slc|sr2_mux|Mux5~0_combout  & (\my_slc|reg_file|regs[5][10]~q )))) # (!\my_slc|IRReg|Data_Out [0] & 
// (((\my_slc|sr2_mux|Mux5~0_combout ))))

	.dataa(\my_slc|IRReg|Data_Out [0]),
	.datab(\my_slc|reg_file|regs[5][10]~q ),
	.datac(\my_slc|reg_file|regs[7][10]~q ),
	.datad(\my_slc|sr2_mux|Mux5~0_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux5~1 .lut_mask = 16'hF588;
defparam \my_slc|sr2_mux|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N4
cycloneive_lcell_comb \my_slc|sr2_mux|Mux5~2 (
// Equation(s):
// \my_slc|sr2_mux|Mux5~2_combout  = (\my_slc|IRReg|Data_Out [1] & (((\my_slc|IRReg|Data_Out [0])))) # (!\my_slc|IRReg|Data_Out [1] & ((\my_slc|IRReg|Data_Out [0] & (\my_slc|reg_file|regs[1][10]~q )) # (!\my_slc|IRReg|Data_Out [0] & 
// ((\my_slc|reg_file|regs[0][10]~q )))))

	.dataa(\my_slc|reg_file|regs[1][10]~q ),
	.datab(\my_slc|reg_file|regs[0][10]~q ),
	.datac(\my_slc|IRReg|Data_Out [1]),
	.datad(\my_slc|IRReg|Data_Out [0]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux5~2 .lut_mask = 16'hFA0C;
defparam \my_slc|sr2_mux|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N8
cycloneive_lcell_comb \my_slc|sr2_mux|Mux5~3 (
// Equation(s):
// \my_slc|sr2_mux|Mux5~3_combout  = (\my_slc|IRReg|Data_Out [1] & ((\my_slc|sr2_mux|Mux5~2_combout  & (\my_slc|reg_file|regs[3][10]~q )) # (!\my_slc|sr2_mux|Mux5~2_combout  & ((\my_slc|reg_file|regs[2][10]~q ))))) # (!\my_slc|IRReg|Data_Out [1] & 
// (((\my_slc|sr2_mux|Mux5~2_combout ))))

	.dataa(\my_slc|IRReg|Data_Out [1]),
	.datab(\my_slc|reg_file|regs[3][10]~q ),
	.datac(\my_slc|reg_file|regs[2][10]~q ),
	.datad(\my_slc|sr2_mux|Mux5~2_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux5~3 .lut_mask = 16'hDDA0;
defparam \my_slc|sr2_mux|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N18
cycloneive_lcell_comb \my_slc|sr2_mux|Mux5~4 (
// Equation(s):
// \my_slc|sr2_mux|Mux5~4_combout  = (\my_slc|state_controller|Selector23~0_combout  & ((\my_slc|IRReg|Data_Out [2] & (\my_slc|sr2_mux|Mux5~1_combout )) # (!\my_slc|IRReg|Data_Out [2] & ((\my_slc|sr2_mux|Mux5~3_combout )))))

	.dataa(\my_slc|sr2_mux|Mux5~1_combout ),
	.datab(\my_slc|IRReg|Data_Out [2]),
	.datac(\my_slc|sr2_mux|Mux5~3_combout ),
	.datad(\my_slc|state_controller|Selector23~0_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux5~4 .lut_mask = 16'hB800;
defparam \my_slc|sr2_mux|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N20
cycloneive_lcell_comb \my_slc|sr2_mux|Mux5~5 (
// Equation(s):
// \my_slc|sr2_mux|Mux5~5_combout  = (\my_slc|sr2_mux|Mux5~4_combout ) # ((!\my_slc|state_controller|Selector23~0_combout  & \my_slc|IRReg|Data_Out [4]))

	.dataa(gnd),
	.datab(\my_slc|state_controller|Selector23~0_combout ),
	.datac(\my_slc|IRReg|Data_Out [4]),
	.datad(\my_slc|sr2_mux|Mux5~4_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux5~5 .lut_mask = 16'hFF30;
defparam \my_slc|sr2_mux|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N20
cycloneive_lcell_comb \my_slc|alu_unit|Add0~20 (
// Equation(s):
// \my_slc|alu_unit|Add0~20_combout  = ((\my_slc|reg_file|Mux5~4_combout  $ (\my_slc|sr2_mux|Mux5~5_combout  $ (!\my_slc|alu_unit|Add0~19 )))) # (GND)
// \my_slc|alu_unit|Add0~21  = CARRY((\my_slc|reg_file|Mux5~4_combout  & ((\my_slc|sr2_mux|Mux5~5_combout ) # (!\my_slc|alu_unit|Add0~19 ))) # (!\my_slc|reg_file|Mux5~4_combout  & (\my_slc|sr2_mux|Mux5~5_combout  & !\my_slc|alu_unit|Add0~19 )))

	.dataa(\my_slc|reg_file|Mux5~4_combout ),
	.datab(\my_slc|sr2_mux|Mux5~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu_unit|Add0~19 ),
	.combout(\my_slc|alu_unit|Add0~20_combout ),
	.cout(\my_slc|alu_unit|Add0~21 ));
// synopsys translate_off
defparam \my_slc|alu_unit|Add0~20 .lut_mask = 16'h698E;
defparam \my_slc|alu_unit|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N22
cycloneive_lcell_comb \my_slc|d0|Mux5~0 (
// Equation(s):
// \my_slc|d0|Mux5~0_combout  = (\my_slc|state_controller|ALUK [0] & (\my_slc|reg_file|Mux5~4_combout  & ((\my_slc|state_controller|ALUK [1]) # (\my_slc|sr2_mux|Mux5~5_combout )))) # (!\my_slc|state_controller|ALUK [0] & (!\my_slc|reg_file|Mux5~4_combout  & 
// (\my_slc|state_controller|ALUK [1])))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|reg_file|Mux5~4_combout ),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|sr2_mux|Mux5~5_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux5~0 .lut_mask = 16'h9890;
defparam \my_slc|d0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N6
cycloneive_lcell_comb \my_slc|d0|Mux5~1 (
// Equation(s):
// \my_slc|d0|Mux5~1_combout  = (\my_slc|d0|Mux5~0_combout ) # ((\my_slc|d0|Mux15~5_combout  & \my_slc|alu_unit|Add0~20_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|Mux15~5_combout ),
	.datac(\my_slc|alu_unit|Add0~20_combout ),
	.datad(\my_slc|d0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux5~1 .lut_mask = 16'hFFC0;
defparam \my_slc|d0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N20
cycloneive_lcell_comb \my_slc|d0|Mux5~2 (
// Equation(s):
// \my_slc|d0|Mux5~2_combout  = (\my_slc|d0|Mux8~2_combout  & (\my_slc|d0|Mux8~4_combout )) # (!\my_slc|d0|Mux8~2_combout  & ((\my_slc|d0|Mux8~4_combout  & ((\my_slc|d0|Mux5~1_combout ))) # (!\my_slc|d0|Mux8~4_combout  & (\my_slc|A1A2OUT[10]~20_combout ))))

	.dataa(\my_slc|d0|Mux8~2_combout ),
	.datab(\my_slc|d0|Mux8~4_combout ),
	.datac(\my_slc|A1A2OUT[10]~20_combout ),
	.datad(\my_slc|d0|Mux5~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux5~2 .lut_mask = 16'hDC98;
defparam \my_slc|d0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N14
cycloneive_lcell_comb \my_slc|d0|Mux5~3 (
// Equation(s):
// \my_slc|d0|Mux5~3_combout  = (\my_slc|d0|Mux8~2_combout  & ((\my_slc|d0|Mux5~2_combout  & (\my_slc|PCReg|Data_Out [10])) # (!\my_slc|d0|Mux5~2_combout  & ((\my_slc|MDRReg|Data_Out [10]))))) # (!\my_slc|d0|Mux8~2_combout  & (((\my_slc|d0|Mux5~2_combout 
// ))))

	.dataa(\my_slc|d0|Mux8~2_combout ),
	.datab(\my_slc|PCReg|Data_Out [10]),
	.datac(\my_slc|MDRReg|Data_Out [10]),
	.datad(\my_slc|d0|Mux5~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux5~3 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N14
cycloneive_lcell_comb \my_slc|IRReg|Data_Out~11 (
// Equation(s):
// \my_slc|IRReg|Data_Out~11_combout  = (\Reset~input_o  & \my_slc|d0|Mux5~3_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux5~3_combout ),
	.cin(gnd),
	.combout(\my_slc|IRReg|Data_Out~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out~11 .lut_mask = 16'hAA00;
defparam \my_slc|IRReg|Data_Out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N23
dffeas \my_slc|IRReg|Data_Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRReg|Data_Out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRReg|Data_Out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRReg|Data_Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out[10] .is_wysiwyg = "true";
defparam \my_slc|IRReg|Data_Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N18
cycloneive_lcell_comb \my_slc|dr_mux|Mux1~0 (
// Equation(s):
// \my_slc|dr_mux|Mux1~0_combout  = (\my_slc|IRReg|Data_Out [10]) # ((!\my_slc|state_controller|State.S_27~q  & \my_slc|state_controller|WideOr27~0_combout ))

	.dataa(\my_slc|state_controller|State.S_27~q ),
	.datab(gnd),
	.datac(\my_slc|IRReg|Data_Out [10]),
	.datad(\my_slc|state_controller|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\my_slc|dr_mux|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|dr_mux|Mux1~0 .lut_mask = 16'hF5F0;
defparam \my_slc|dr_mux|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N28
cycloneive_lcell_comb \my_slc|reg_file|Decoder0~3 (
// Equation(s):
// \my_slc|reg_file|Decoder0~3_combout  = (\my_slc|dr_mux|Mux0~0_combout  & (\my_slc|dr_mux|Mux1~0_combout  & (\my_slc|state_controller|WideOr26~combout  & \my_slc|dr_mux|Mux2~0_combout )))

	.dataa(\my_slc|dr_mux|Mux0~0_combout ),
	.datab(\my_slc|dr_mux|Mux1~0_combout ),
	.datac(\my_slc|state_controller|WideOr26~combout ),
	.datad(\my_slc|dr_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Decoder0~3 .lut_mask = 16'h8000;
defparam \my_slc|reg_file|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N30
cycloneive_lcell_comb \my_slc|reg_file|regs~6 (
// Equation(s):
// \my_slc|reg_file|regs~6_combout  = (\my_slc|reg_file|Decoder0~3_combout  & \my_slc|d0|Mux15~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~3_combout ),
	.datad(\my_slc|d0|Mux15~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~6 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y11_N31
dffeas \my_slc|reg_file|regs[7][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[7][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[7][0] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y12_N24
cycloneive_lcell_comb \my_slc|reg_file|Mux15~0 (
// Equation(s):
// \my_slc|reg_file|Mux15~0_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & (((\my_slc|sr1_mux|Mux1~0_combout )))) # (!\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|sr1_mux|Mux1~0_combout  & (\my_slc|reg_file|regs[6][0]~q )) # (!\my_slc|sr1_mux|Mux1~0_combout  & 
// ((\my_slc|reg_file|regs[4][0]~q )))))

	.dataa(\my_slc|reg_file|regs[6][0]~q ),
	.datab(\my_slc|reg_file|regs[4][0]~q ),
	.datac(\my_slc|sr1_mux|Mux2~0_combout ),
	.datad(\my_slc|sr1_mux|Mux1~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux15~0 .lut_mask = 16'hFA0C;
defparam \my_slc|reg_file|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y12_N26
cycloneive_lcell_comb \my_slc|reg_file|Mux15~1 (
// Equation(s):
// \my_slc|reg_file|Mux15~1_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|Mux15~0_combout  & (\my_slc|reg_file|regs[7][0]~q )) # (!\my_slc|reg_file|Mux15~0_combout  & ((\my_slc|reg_file|regs[5][0]~q ))))) # (!\my_slc|sr1_mux|Mux2~0_combout 
//  & (((\my_slc|reg_file|Mux15~0_combout ))))

	.dataa(\my_slc|reg_file|regs[7][0]~q ),
	.datab(\my_slc|reg_file|regs[5][0]~q ),
	.datac(\my_slc|sr1_mux|Mux2~0_combout ),
	.datad(\my_slc|reg_file|Mux15~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux15~1 .lut_mask = 16'hAFC0;
defparam \my_slc|reg_file|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y12_N2
cycloneive_lcell_comb \my_slc|addr1_mux|Mux15~0 (
// Equation(s):
// \my_slc|addr1_mux|Mux15~0_combout  = (\my_slc|sr1_mux|Mux0~0_combout  & (\my_slc|reg_file|Mux15~1_combout )) # (!\my_slc|sr1_mux|Mux0~0_combout  & ((\my_slc|reg_file|Mux15~3_combout )))

	.dataa(\my_slc|sr1_mux|Mux0~0_combout ),
	.datab(gnd),
	.datac(\my_slc|reg_file|Mux15~1_combout ),
	.datad(\my_slc|reg_file|Mux15~3_combout ),
	.cin(gnd),
	.combout(\my_slc|addr1_mux|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr1_mux|Mux15~0 .lut_mask = 16'hF5A0;
defparam \my_slc|addr1_mux|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y12_N8
cycloneive_lcell_comb \my_slc|addr1_mux|Mux15~1 (
// Equation(s):
// \my_slc|addr1_mux|Mux15~1_combout  = (\my_slc|state_controller|State.S_22~q  & (\my_slc|PCReg|Data_Out [0])) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|PCReg|Data_Out [0])) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|addr1_mux|Mux15~0_combout )))))

	.dataa(\my_slc|PCReg|Data_Out [0]),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|addr1_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\my_slc|addr1_mux|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr1_mux|Mux15~1 .lut_mask = 16'hABA8;
defparam \my_slc|addr1_mux|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N4
cycloneive_lcell_comb \my_slc|sr2_mux|Mux15~6 (
// Equation(s):
// \my_slc|sr2_mux|Mux15~6_combout  = (\my_slc|state_controller|Selector23~0_combout  & ((\my_slc|IRReg|Data_Out [2] & (\my_slc|sr2_mux|Mux15~1_combout )) # (!\my_slc|IRReg|Data_Out [2] & ((\my_slc|sr2_mux|Mux15~3_combout )))))

	.dataa(\my_slc|state_controller|Selector23~0_combout ),
	.datab(\my_slc|IRReg|Data_Out [2]),
	.datac(\my_slc|sr2_mux|Mux15~1_combout ),
	.datad(\my_slc|sr2_mux|Mux15~3_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux15~6 .lut_mask = 16'hA280;
defparam \my_slc|sr2_mux|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N0
cycloneive_lcell_comb \my_slc|d0|Mux15~1 (
// Equation(s):
// \my_slc|d0|Mux15~1_combout  = (\my_slc|state_controller|ALUK [1]) # ((\my_slc|sr2_mux|Mux15~6_combout ) # ((!\my_slc|state_controller|Selector23~0_combout  & \my_slc|IRReg|Data_Out [0])))

	.dataa(\my_slc|state_controller|Selector23~0_combout ),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|IRReg|Data_Out [0]),
	.datad(\my_slc|sr2_mux|Mux15~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux15~1 .lut_mask = 16'hFFDC;
defparam \my_slc|d0|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y12_N18
cycloneive_lcell_comb \my_slc|d0|Mux15~0 (
// Equation(s):
// \my_slc|d0|Mux15~0_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|reg_file|Mux15~4_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|alu_unit|Add0~0_combout )))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|reg_file|Mux15~4_combout ),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|alu_unit|Add0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux15~0 .lut_mask = 16'h1510;
defparam \my_slc|d0|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y12_N20
cycloneive_lcell_comb \my_slc|d0|Mux15~2 (
// Equation(s):
// \my_slc|d0|Mux15~2_combout  = (\my_slc|d0|Mux15~0_combout ) # ((\my_slc|d0|Mux15~1_combout  & (\my_slc|reg_file|Mux15~4_combout  & \my_slc|state_controller|ALUK [0])))

	.dataa(\my_slc|d0|Mux15~1_combout ),
	.datab(\my_slc|reg_file|Mux15~4_combout ),
	.datac(\my_slc|state_controller|ALUK [0]),
	.datad(\my_slc|d0|Mux15~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux15~2 .lut_mask = 16'hFF80;
defparam \my_slc|d0|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y12_N22
cycloneive_lcell_comb \my_slc|d0|Mux15~3 (
// Equation(s):
// \my_slc|d0|Mux15~3_combout  = (\my_slc|d0|Mux8~2_combout  & (\my_slc|d0|Mux8~4_combout )) # (!\my_slc|d0|Mux8~2_combout  & ((\my_slc|d0|Mux8~4_combout  & ((\my_slc|d0|Mux15~2_combout ))) # (!\my_slc|d0|Mux8~4_combout  & (\my_slc|A1A2OUT[0]~0_combout ))))

	.dataa(\my_slc|d0|Mux8~2_combout ),
	.datab(\my_slc|d0|Mux8~4_combout ),
	.datac(\my_slc|A1A2OUT[0]~0_combout ),
	.datad(\my_slc|d0|Mux15~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux15~3 .lut_mask = 16'hDC98;
defparam \my_slc|d0|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N14
cycloneive_lcell_comb \my_slc|d0|Mux15~4 (
// Equation(s):
// \my_slc|d0|Mux15~4_combout  = (\my_slc|d0|Mux8~2_combout  & ((\my_slc|d0|Mux15~3_combout  & (\my_slc|PCReg|Data_Out [0])) # (!\my_slc|d0|Mux15~3_combout  & ((\my_slc|MDRReg|Data_Out [0]))))) # (!\my_slc|d0|Mux8~2_combout  & (((\my_slc|d0|Mux15~3_combout 
// ))))

	.dataa(\my_slc|PCReg|Data_Out [0]),
	.datab(\my_slc|d0|Mux8~2_combout ),
	.datac(\my_slc|MDRReg|Data_Out [0]),
	.datad(\my_slc|d0|Mux15~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux15~4 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N30
cycloneive_lcell_comb \my_slc|IRReg|Data_Out~0 (
// Equation(s):
// \my_slc|IRReg|Data_Out~0_combout  = (\Reset~input_o  & \my_slc|d0|Mux15~4_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux15~4_combout ),
	.cin(gnd),
	.combout(\my_slc|IRReg|Data_Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out~0 .lut_mask = 16'hCC00;
defparam \my_slc|IRReg|Data_Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N31
dffeas \my_slc|MARReg|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|IRReg|Data_Out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARReg|Data_Out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARReg|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out[0] .is_wysiwyg = "true";
defparam \my_slc|MARReg|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y14_N1
dffeas \my_slc|MARReg|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|IRReg|Data_Out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARReg|Data_Out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARReg|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out[1] .is_wysiwyg = "true";
defparam \my_slc|MARReg|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y14_N5
dffeas \my_slc|MARReg|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|IRReg|Data_Out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARReg|Data_Out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARReg|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out[3] .is_wysiwyg = "true";
defparam \my_slc|MARReg|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y14_N7
dffeas \my_slc|MARReg|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|IRReg|Data_Out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARReg|Data_Out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARReg|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out[2] .is_wysiwyg = "true";
defparam \my_slc|MARReg|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N8
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~0 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~0_combout  = (\my_slc|MARReg|Data_Out [0] & (\my_slc|MARReg|Data_Out [1] & (\my_slc|MARReg|Data_Out [3] & \my_slc|MARReg|Data_Out [2])))

	.dataa(\my_slc|MARReg|Data_Out [0]),
	.datab(\my_slc|MARReg|Data_Out [1]),
	.datac(\my_slc|MARReg|Data_Out [3]),
	.datad(\my_slc|MARReg|Data_Out [2]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~0 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y11_N24
cycloneive_lcell_comb \my_slc|MARReg|Data_Out[5]~feeder (
// Equation(s):
// \my_slc|MARReg|Data_Out[5]~feeder_combout  = \my_slc|IRReg|Data_Out~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|IRReg|Data_Out~6_combout ),
	.cin(gnd),
	.combout(\my_slc|MARReg|Data_Out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out[5]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|MARReg|Data_Out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y11_N25
dffeas \my_slc|MARReg|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARReg|Data_Out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARReg|Data_Out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARReg|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out[5] .is_wysiwyg = "true";
defparam \my_slc|MARReg|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y14_N3
dffeas \my_slc|MARReg|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|IRReg|Data_Out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARReg|Data_Out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARReg|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out[6] .is_wysiwyg = "true";
defparam \my_slc|MARReg|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y14_N9
dffeas \my_slc|MARReg|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|IRReg|Data_Out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARReg|Data_Out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARReg|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out[7] .is_wysiwyg = "true";
defparam \my_slc|MARReg|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y14_N17
dffeas \my_slc|MARReg|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|IRReg|Data_Out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARReg|Data_Out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARReg|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out[4] .is_wysiwyg = "true";
defparam \my_slc|MARReg|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N12
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~1 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~1_combout  = (\my_slc|MARReg|Data_Out [5] & (\my_slc|MARReg|Data_Out [6] & (\my_slc|MARReg|Data_Out [7] & \my_slc|MARReg|Data_Out [4])))

	.dataa(\my_slc|MARReg|Data_Out [5]),
	.datab(\my_slc|MARReg|Data_Out [6]),
	.datac(\my_slc|MARReg|Data_Out [7]),
	.datad(\my_slc|MARReg|Data_Out [4]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~1 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N29
dffeas \my_slc|MARReg|Data_Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRReg|Data_Out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|MARReg|Data_Out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARReg|Data_Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out[10] .is_wysiwyg = "true";
defparam \my_slc|MARReg|Data_Out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y14_N27
dffeas \my_slc|MARReg|Data_Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|IRReg|Data_Out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARReg|Data_Out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARReg|Data_Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out[11] .is_wysiwyg = "true";
defparam \my_slc|MARReg|Data_Out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y14_N23
dffeas \my_slc|MARReg|Data_Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|IRReg|Data_Out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARReg|Data_Out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARReg|Data_Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out[9] .is_wysiwyg = "true";
defparam \my_slc|MARReg|Data_Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y11_N26
cycloneive_lcell_comb \my_slc|MARReg|Data_Out[8]~feeder (
// Equation(s):
// \my_slc|MARReg|Data_Out[8]~feeder_combout  = \my_slc|IRReg|Data_Out~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|IRReg|Data_Out~9_combout ),
	.cin(gnd),
	.combout(\my_slc|MARReg|Data_Out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out[8]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|MARReg|Data_Out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y11_N27
dffeas \my_slc|MARReg|Data_Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARReg|Data_Out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARReg|Data_Out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARReg|Data_Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out[8] .is_wysiwyg = "true";
defparam \my_slc|MARReg|Data_Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N10
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~2 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~2_combout  = (\my_slc|MARReg|Data_Out [10] & (\my_slc|MARReg|Data_Out [11] & (\my_slc|MARReg|Data_Out [9] & \my_slc|MARReg|Data_Out [8])))

	.dataa(\my_slc|MARReg|Data_Out [10]),
	.datab(\my_slc|MARReg|Data_Out [11]),
	.datac(\my_slc|MARReg|Data_Out [9]),
	.datad(\my_slc|MARReg|Data_Out [8]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~2 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N16
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~4 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~4_combout  = (\my_slc|memory_subsystem|Equal0~3_combout  & (\my_slc|memory_subsystem|Equal0~0_combout  & (\my_slc|memory_subsystem|Equal0~1_combout  & \my_slc|memory_subsystem|Equal0~2_combout )))

	.dataa(\my_slc|memory_subsystem|Equal0~3_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~0_combout ),
	.datac(\my_slc|memory_subsystem|Equal0~1_combout ),
	.datad(\my_slc|memory_subsystem|Equal0~2_combout ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~4 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N20
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~21 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~21_combout  = (\my_slc|MDRReg|Data_Out~37_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[8]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [8])))))

	.dataa(\S[8]~input_o ),
	.datab(\my_slc|MDRReg|Data_Out~37_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [8]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~21 .lut_mask = 16'h88C0;
defparam \my_slc|MDRReg|Data_Out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N16
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~22 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~22_combout  = (\Reset~input_o  & ((\my_slc|MDRReg|Data_Out~21_combout ) # ((!\my_slc|state_controller|WideOr22~0_combout  & \my_slc|d0|Mux7~4_combout ))))

	.dataa(\my_slc|state_controller|WideOr22~0_combout ),
	.datab(\my_slc|MDRReg|Data_Out~21_combout ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|Mux7~4_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~22 .lut_mask = 16'hD0C0;
defparam \my_slc|MDRReg|Data_Out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y11_N17
dffeas \my_slc|MDRReg|Data_Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRReg|Data_Out~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRReg|Data_Out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRReg|Data_Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out[8] .is_wysiwyg = "true";
defparam \my_slc|MDRReg|Data_Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y11_N8
cycloneive_lcell_comb \my_slc|d0|Mux7~1 (
// Equation(s):
// \my_slc|d0|Mux7~1_combout  = (\my_slc|state_controller|ALUK [1]) # ((\my_slc|sr2_mux|Mux7~4_combout ) # ((\my_slc|IRReg|Data_Out [4] & !\my_slc|state_controller|Selector23~0_combout )))

	.dataa(\my_slc|IRReg|Data_Out [4]),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|state_controller|Selector23~0_combout ),
	.datad(\my_slc|sr2_mux|Mux7~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux7~1 .lut_mask = 16'hFFCE;
defparam \my_slc|d0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N20
cycloneive_lcell_comb \my_slc|d0|Mux7~0 (
// Equation(s):
// \my_slc|d0|Mux7~0_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|reg_file|Mux7~4_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|alu_unit|Add0~16_combout )))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|reg_file|Mux7~4_combout ),
	.datac(\my_slc|alu_unit|Add0~16_combout ),
	.datad(\my_slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\my_slc|d0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux7~0 .lut_mask = 16'h1150;
defparam \my_slc|d0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N2
cycloneive_lcell_comb \my_slc|d0|Mux7~2 (
// Equation(s):
// \my_slc|d0|Mux7~2_combout  = (\my_slc|d0|Mux7~0_combout ) # ((\my_slc|state_controller|ALUK [0] & (\my_slc|reg_file|Mux7~4_combout  & \my_slc|d0|Mux7~1_combout )))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|reg_file|Mux7~4_combout ),
	.datac(\my_slc|d0|Mux7~1_combout ),
	.datad(\my_slc|d0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux7~2 .lut_mask = 16'hFF80;
defparam \my_slc|d0|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N10
cycloneive_lcell_comb \my_slc|d0|Mux7~3 (
// Equation(s):
// \my_slc|d0|Mux7~3_combout  = (\my_slc|d0|Mux8~2_combout  & (((\my_slc|d0|Mux8~4_combout )))) # (!\my_slc|d0|Mux8~2_combout  & ((\my_slc|d0|Mux8~4_combout  & ((\my_slc|d0|Mux7~2_combout ))) # (!\my_slc|d0|Mux8~4_combout  & (\my_slc|A1A2OUT[8]~16_combout 
// ))))

	.dataa(\my_slc|A1A2OUT[8]~16_combout ),
	.datab(\my_slc|d0|Mux8~2_combout ),
	.datac(\my_slc|d0|Mux8~4_combout ),
	.datad(\my_slc|d0|Mux7~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux7~3 .lut_mask = 16'hF2C2;
defparam \my_slc|d0|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N12
cycloneive_lcell_comb \my_slc|d0|Mux7~4 (
// Equation(s):
// \my_slc|d0|Mux7~4_combout  = (\my_slc|d0|Mux8~2_combout  & ((\my_slc|d0|Mux7~3_combout  & (\my_slc|PCReg|Data_Out [8])) # (!\my_slc|d0|Mux7~3_combout  & ((\my_slc|MDRReg|Data_Out [8]))))) # (!\my_slc|d0|Mux8~2_combout  & (((\my_slc|d0|Mux7~3_combout ))))

	.dataa(\my_slc|PCReg|Data_Out [8]),
	.datab(\my_slc|d0|Mux8~2_combout ),
	.datac(\my_slc|MDRReg|Data_Out [8]),
	.datad(\my_slc|d0|Mux7~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux7~4 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y11_N18
cycloneive_lcell_comb \my_slc|IRReg|Data_Out~9 (
// Equation(s):
// \my_slc|IRReg|Data_Out~9_combout  = (\Reset~input_o  & \my_slc|d0|Mux7~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|Mux7~4_combout ),
	.cin(gnd),
	.combout(\my_slc|IRReg|Data_Out~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out~9 .lut_mask = 16'hF000;
defparam \my_slc|IRReg|Data_Out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N25
dffeas \my_slc|IRReg|Data_Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRReg|Data_Out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRReg|Data_Out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRReg|Data_Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out[8] .is_wysiwyg = "true";
defparam \my_slc|IRReg|Data_Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N24
cycloneive_lcell_comb \my_slc|sr1_mux|Mux0~0 (
// Equation(s):
// \my_slc|sr1_mux|Mux0~0_combout  = (\my_slc|state_controller|WideOr27~0_combout  & ((\my_slc|addr2_mux|Mux6~0_combout  & (\my_slc|IRReg|Data_Out [11])) # (!\my_slc|addr2_mux|Mux6~0_combout  & ((\my_slc|IRReg|Data_Out [8]))))) # 
// (!\my_slc|state_controller|WideOr27~0_combout  & (((\my_slc|IRReg|Data_Out [8]))))

	.dataa(\my_slc|state_controller|WideOr27~0_combout ),
	.datab(\my_slc|IRReg|Data_Out [11]),
	.datac(\my_slc|IRReg|Data_Out [8]),
	.datad(\my_slc|addr2_mux|Mux6~0_combout ),
	.cin(gnd),
	.combout(\my_slc|sr1_mux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr1_mux|Mux0~0 .lut_mask = 16'hD8F0;
defparam \my_slc|sr1_mux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N12
cycloneive_lcell_comb \my_slc|reg_file|regs~99 (
// Equation(s):
// \my_slc|reg_file|regs~99_combout  = (\my_slc|reg_file|Decoder0~3_combout  & \my_slc|d0|Mux4~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~3_combout ),
	.datad(\my_slc|d0|Mux4~5_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~99 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y16_N13
dffeas \my_slc|reg_file|regs[7][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[7][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[7][11] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N0
cycloneive_lcell_comb \my_slc|reg_file|regs~96 (
// Equation(s):
// \my_slc|reg_file|regs~96_combout  = (\my_slc|reg_file|Decoder0~0_combout  & \my_slc|d0|Mux4~5_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux4~5_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~96 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y16_N1
dffeas \my_slc|reg_file|regs[5][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[5][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[5][11] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N30
cycloneive_lcell_comb \my_slc|reg_file|regs~98 (
// Equation(s):
// \my_slc|reg_file|regs~98_combout  = (\my_slc|reg_file|Decoder0~2_combout  & \my_slc|d0|Mux4~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~2_combout ),
	.datad(\my_slc|d0|Mux4~5_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~98 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N31
dffeas \my_slc|reg_file|regs[4][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[4][11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[4][11] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N8
cycloneive_lcell_comb \my_slc|reg_file|regs~97 (
// Equation(s):
// \my_slc|reg_file|regs~97_combout  = (\my_slc|reg_file|Decoder0~1_combout  & \my_slc|d0|Mux4~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~1_combout ),
	.datad(\my_slc|d0|Mux4~5_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~97 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N9
dffeas \my_slc|reg_file|regs[6][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[6][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[6][11] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N2
cycloneive_lcell_comb \my_slc|reg_file|Mux4~0 (
// Equation(s):
// \my_slc|reg_file|Mux4~0_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & (((\my_slc|sr1_mux|Mux1~0_combout )))) # (!\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|regs[6][11]~q ))) # (!\my_slc|sr1_mux|Mux1~0_combout  
// & (\my_slc|reg_file|regs[4][11]~q ))))

	.dataa(\my_slc|reg_file|regs[4][11]~q ),
	.datab(\my_slc|reg_file|regs[6][11]~q ),
	.datac(\my_slc|sr1_mux|Mux2~0_combout ),
	.datad(\my_slc|sr1_mux|Mux1~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux4~0 .lut_mask = 16'hFC0A;
defparam \my_slc|reg_file|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N26
cycloneive_lcell_comb \my_slc|reg_file|Mux4~1 (
// Equation(s):
// \my_slc|reg_file|Mux4~1_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|Mux4~0_combout  & (\my_slc|reg_file|regs[7][11]~q )) # (!\my_slc|reg_file|Mux4~0_combout  & ((\my_slc|reg_file|regs[5][11]~q ))))) # (!\my_slc|sr1_mux|Mux2~0_combout  
// & (((\my_slc|reg_file|Mux4~0_combout ))))

	.dataa(\my_slc|reg_file|regs[7][11]~q ),
	.datab(\my_slc|reg_file|regs[5][11]~q ),
	.datac(\my_slc|sr1_mux|Mux2~0_combout ),
	.datad(\my_slc|reg_file|Mux4~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux4~1 .lut_mask = 16'hAFC0;
defparam \my_slc|reg_file|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N0
cycloneive_lcell_comb \my_slc|reg_file|regs~100 (
// Equation(s):
// \my_slc|reg_file|regs~100_combout  = (\my_slc|reg_file|Decoder0~4_combout  & \my_slc|d0|Mux4~5_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~4_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux4~5_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~100 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N1
dffeas \my_slc|reg_file|regs[2][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[2][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[2][11] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N20
cycloneive_lcell_comb \my_slc|reg_file|regs~103 (
// Equation(s):
// \my_slc|reg_file|regs~103_combout  = (\my_slc|reg_file|Decoder0~6_combout  & \my_slc|d0|Mux4~5_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~6_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux4~5_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~103 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y12_N21
dffeas \my_slc|reg_file|regs[3][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[3][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[3][11] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N16
cycloneive_lcell_comb \my_slc|reg_file|regs~102 (
// Equation(s):
// \my_slc|reg_file|regs~102_combout  = (\my_slc|reg_file|Decoder0~5_combout  & \my_slc|d0|Mux4~5_combout )

	.dataa(\my_slc|reg_file|Decoder0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux4~5_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~102 .lut_mask = 16'hAA00;
defparam \my_slc|reg_file|regs~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N17
dffeas \my_slc|reg_file|regs[0][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[0][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[0][11] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N14
cycloneive_lcell_comb \my_slc|reg_file|regs~101 (
// Equation(s):
// \my_slc|reg_file|regs~101_combout  = (\my_slc|reg_file|Decoder0~7_combout  & \my_slc|d0|Mux4~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~7_combout ),
	.datad(\my_slc|d0|Mux4~5_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~101 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N15
dffeas \my_slc|reg_file|regs[1][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[1][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[1][11] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N24
cycloneive_lcell_comb \my_slc|reg_file|Mux4~2 (
// Equation(s):
// \my_slc|reg_file|Mux4~2_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & (((\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|regs[1][11]~q ))) # (!\my_slc|sr1_mux|Mux2~0_combout  
// & (\my_slc|reg_file|regs[0][11]~q ))))

	.dataa(\my_slc|sr1_mux|Mux1~0_combout ),
	.datab(\my_slc|reg_file|regs[0][11]~q ),
	.datac(\my_slc|sr1_mux|Mux2~0_combout ),
	.datad(\my_slc|reg_file|regs[1][11]~q ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux4~2 .lut_mask = 16'hF4A4;
defparam \my_slc|reg_file|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N6
cycloneive_lcell_comb \my_slc|reg_file|Mux4~3 (
// Equation(s):
// \my_slc|reg_file|Mux4~3_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|Mux4~2_combout  & ((\my_slc|reg_file|regs[3][11]~q ))) # (!\my_slc|reg_file|Mux4~2_combout  & (\my_slc|reg_file|regs[2][11]~q )))) # (!\my_slc|sr1_mux|Mux1~0_combout  
// & (((\my_slc|reg_file|Mux4~2_combout ))))

	.dataa(\my_slc|sr1_mux|Mux1~0_combout ),
	.datab(\my_slc|reg_file|regs[2][11]~q ),
	.datac(\my_slc|reg_file|regs[3][11]~q ),
	.datad(\my_slc|reg_file|Mux4~2_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux4~3 .lut_mask = 16'hF588;
defparam \my_slc|reg_file|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N20
cycloneive_lcell_comb \my_slc|reg_file|Mux4~4 (
// Equation(s):
// \my_slc|reg_file|Mux4~4_combout  = (\my_slc|sr1_mux|Mux0~0_combout  & (\my_slc|reg_file|Mux4~1_combout )) # (!\my_slc|sr1_mux|Mux0~0_combout  & ((\my_slc|reg_file|Mux4~3_combout )))

	.dataa(\my_slc|sr1_mux|Mux0~0_combout ),
	.datab(gnd),
	.datac(\my_slc|reg_file|Mux4~1_combout ),
	.datad(\my_slc|reg_file|Mux4~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux4~4 .lut_mask = 16'hF5A0;
defparam \my_slc|reg_file|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N10
cycloneive_lcell_comb \my_slc|d0|Mux4~6 (
// Equation(s):
// \my_slc|d0|Mux4~6_combout  = (!\my_slc|state_controller|State.S_23~q  & (\my_slc|state_controller|State.S_09~q  & (!\my_slc|reg_file|Mux4~4_combout  & !\my_slc|state_controller|State.S_05~q )))

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(\my_slc|state_controller|State.S_09~q ),
	.datac(\my_slc|reg_file|Mux4~4_combout ),
	.datad(\my_slc|state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux4~6 .lut_mask = 16'h0004;
defparam \my_slc|d0|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N30
cycloneive_lcell_comb \my_slc|sr2_mux|Mux4~2 (
// Equation(s):
// \my_slc|sr2_mux|Mux4~2_combout  = (\my_slc|IRReg|Data_Out [0] & (((\my_slc|IRReg|Data_Out [1]) # (\my_slc|reg_file|regs[1][11]~q )))) # (!\my_slc|IRReg|Data_Out [0] & (\my_slc|reg_file|regs[0][11]~q  & (!\my_slc|IRReg|Data_Out [1])))

	.dataa(\my_slc|reg_file|regs[0][11]~q ),
	.datab(\my_slc|IRReg|Data_Out [0]),
	.datac(\my_slc|IRReg|Data_Out [1]),
	.datad(\my_slc|reg_file|regs[1][11]~q ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux4~2 .lut_mask = 16'hCEC2;
defparam \my_slc|sr2_mux|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N8
cycloneive_lcell_comb \my_slc|sr2_mux|Mux4~3 (
// Equation(s):
// \my_slc|sr2_mux|Mux4~3_combout  = (\my_slc|sr2_mux|Mux4~2_combout  & ((\my_slc|reg_file|regs[3][11]~q ) # ((!\my_slc|IRReg|Data_Out [1])))) # (!\my_slc|sr2_mux|Mux4~2_combout  & (((\my_slc|reg_file|regs[2][11]~q  & \my_slc|IRReg|Data_Out [1]))))

	.dataa(\my_slc|reg_file|regs[3][11]~q ),
	.datab(\my_slc|reg_file|regs[2][11]~q ),
	.datac(\my_slc|sr2_mux|Mux4~2_combout ),
	.datad(\my_slc|IRReg|Data_Out [1]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux4~3 .lut_mask = 16'hACF0;
defparam \my_slc|sr2_mux|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N18
cycloneive_lcell_comb \my_slc|sr2_mux|Mux4~0 (
// Equation(s):
// \my_slc|sr2_mux|Mux4~0_combout  = (\my_slc|IRReg|Data_Out [0] & (((\my_slc|IRReg|Data_Out [1])))) # (!\my_slc|IRReg|Data_Out [0] & ((\my_slc|IRReg|Data_Out [1] & ((\my_slc|reg_file|regs[6][11]~q ))) # (!\my_slc|IRReg|Data_Out [1] & 
// (\my_slc|reg_file|regs[4][11]~q ))))

	.dataa(\my_slc|reg_file|regs[4][11]~q ),
	.datab(\my_slc|IRReg|Data_Out [0]),
	.datac(\my_slc|reg_file|regs[6][11]~q ),
	.datad(\my_slc|IRReg|Data_Out [1]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux4~0 .lut_mask = 16'hFC22;
defparam \my_slc|sr2_mux|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N28
cycloneive_lcell_comb \my_slc|sr2_mux|Mux4~1 (
// Equation(s):
// \my_slc|sr2_mux|Mux4~1_combout  = (\my_slc|IRReg|Data_Out [0] & ((\my_slc|sr2_mux|Mux4~0_combout  & (\my_slc|reg_file|regs[7][11]~q )) # (!\my_slc|sr2_mux|Mux4~0_combout  & ((\my_slc|reg_file|regs[5][11]~q ))))) # (!\my_slc|IRReg|Data_Out [0] & 
// (((\my_slc|sr2_mux|Mux4~0_combout ))))

	.dataa(\my_slc|reg_file|regs[7][11]~q ),
	.datab(\my_slc|reg_file|regs[5][11]~q ),
	.datac(\my_slc|IRReg|Data_Out [0]),
	.datad(\my_slc|sr2_mux|Mux4~0_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux4~1 .lut_mask = 16'hAFC0;
defparam \my_slc|sr2_mux|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N10
cycloneive_lcell_comb \my_slc|sr2_mux|Mux4~4 (
// Equation(s):
// \my_slc|sr2_mux|Mux4~4_combout  = (\my_slc|state_controller|Selector23~0_combout  & ((\my_slc|IRReg|Data_Out [2] & ((\my_slc|sr2_mux|Mux4~1_combout ))) # (!\my_slc|IRReg|Data_Out [2] & (\my_slc|sr2_mux|Mux4~3_combout ))))

	.dataa(\my_slc|state_controller|Selector23~0_combout ),
	.datab(\my_slc|IRReg|Data_Out [2]),
	.datac(\my_slc|sr2_mux|Mux4~3_combout ),
	.datad(\my_slc|sr2_mux|Mux4~1_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux4~4 .lut_mask = 16'hA820;
defparam \my_slc|sr2_mux|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N16
cycloneive_lcell_comb \my_slc|sr2_mux|Mux4~5 (
// Equation(s):
// \my_slc|sr2_mux|Mux4~5_combout  = (\my_slc|sr2_mux|Mux4~4_combout ) # ((\my_slc|IRReg|Data_Out [4] & !\my_slc|state_controller|Selector23~0_combout ))

	.dataa(gnd),
	.datab(\my_slc|IRReg|Data_Out [4]),
	.datac(\my_slc|state_controller|Selector23~0_combout ),
	.datad(\my_slc|sr2_mux|Mux4~4_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux4~5 .lut_mask = 16'hFF0C;
defparam \my_slc|sr2_mux|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N12
cycloneive_lcell_comb \my_slc|d0|Mux4~2 (
// Equation(s):
// \my_slc|d0|Mux4~2_combout  = (\my_slc|reg_file|Mux4~4_combout  & (\my_slc|state_controller|ALUK [0] & ((\my_slc|sr2_mux|Mux4~5_combout ) # (\my_slc|state_controller|ALUK [1]))))

	.dataa(\my_slc|reg_file|Mux4~4_combout ),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|sr2_mux|Mux4~5_combout ),
	.datad(\my_slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\my_slc|d0|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux4~2 .lut_mask = 16'h8880;
defparam \my_slc|d0|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N22
cycloneive_lcell_comb \my_slc|alu_unit|Add0~22 (
// Equation(s):
// \my_slc|alu_unit|Add0~22_combout  = (\my_slc|reg_file|Mux4~4_combout  & ((\my_slc|sr2_mux|Mux4~5_combout  & (\my_slc|alu_unit|Add0~21  & VCC)) # (!\my_slc|sr2_mux|Mux4~5_combout  & (!\my_slc|alu_unit|Add0~21 )))) # (!\my_slc|reg_file|Mux4~4_combout  & 
// ((\my_slc|sr2_mux|Mux4~5_combout  & (!\my_slc|alu_unit|Add0~21 )) # (!\my_slc|sr2_mux|Mux4~5_combout  & ((\my_slc|alu_unit|Add0~21 ) # (GND)))))
// \my_slc|alu_unit|Add0~23  = CARRY((\my_slc|reg_file|Mux4~4_combout  & (!\my_slc|sr2_mux|Mux4~5_combout  & !\my_slc|alu_unit|Add0~21 )) # (!\my_slc|reg_file|Mux4~4_combout  & ((!\my_slc|alu_unit|Add0~21 ) # (!\my_slc|sr2_mux|Mux4~5_combout ))))

	.dataa(\my_slc|reg_file|Mux4~4_combout ),
	.datab(\my_slc|sr2_mux|Mux4~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu_unit|Add0~21 ),
	.combout(\my_slc|alu_unit|Add0~22_combout ),
	.cout(\my_slc|alu_unit|Add0~23 ));
// synopsys translate_off
defparam \my_slc|alu_unit|Add0~22 .lut_mask = 16'h9617;
defparam \my_slc|alu_unit|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N22
cycloneive_lcell_comb \my_slc|d0|Mux4~3 (
// Equation(s):
// \my_slc|d0|Mux4~3_combout  = (\my_slc|d0|Mux4~6_combout ) # ((\my_slc|d0|Mux4~2_combout ) # ((\my_slc|d0|Mux15~5_combout  & \my_slc|alu_unit|Add0~22_combout )))

	.dataa(\my_slc|d0|Mux15~5_combout ),
	.datab(\my_slc|d0|Mux4~6_combout ),
	.datac(\my_slc|d0|Mux4~2_combout ),
	.datad(\my_slc|alu_unit|Add0~22_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux4~3 .lut_mask = 16'hFEFC;
defparam \my_slc|d0|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \S[11]~input (
	.i(S[11]),
	.ibar(gnd),
	.o(\S[11]~input_o ));
// synopsys translate_off
defparam \S[11]~input .bus_hold = "false";
defparam \S[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \Data[11]~input (
	.i(Data[11]),
	.ibar(gnd),
	.o(\Data[11]~input_o ));
// synopsys translate_off
defparam \Data[11]~input .bus_hold = "false";
defparam \Data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y16_N31
dffeas \my_slc|tr0|Data_read_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[11] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N30
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~27 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~27_combout  = (\my_slc|MDRReg|Data_Out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[11]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [11])))))

	.dataa(\S[11]~input_o ),
	.datab(\my_slc|MDRReg|Data_Out~38_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [11]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~27 .lut_mask = 16'h88C0;
defparam \my_slc|MDRReg|Data_Out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N2
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~28 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~28_combout  = (\my_slc|MDRReg|Data_Out~27_combout ) # ((\Reset~input_o  & (!\my_slc|state_controller|WideOr22~0_combout  & \my_slc|d0|Mux4~5_combout )))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|WideOr22~0_combout ),
	.datac(\my_slc|d0|Mux4~5_combout ),
	.datad(\my_slc|MDRReg|Data_Out~27_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~28 .lut_mask = 16'hFF20;
defparam \my_slc|MDRReg|Data_Out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y15_N3
dffeas \my_slc|MDRReg|Data_Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRReg|Data_Out~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRReg|Data_Out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRReg|Data_Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out[11] .is_wysiwyg = "true";
defparam \my_slc|MDRReg|Data_Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N14
cycloneive_lcell_comb \my_slc|addr1_mux|Mux4~0 (
// Equation(s):
// \my_slc|addr1_mux|Mux4~0_combout  = (\my_slc|state_controller|State.S_22~q  & (\my_slc|PCReg|Data_Out [11])) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|PCReg|Data_Out [11])) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|reg_file|Mux4~4_combout )))))

	.dataa(\my_slc|PCReg|Data_Out [11]),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|reg_file|Mux4~4_combout ),
	.cin(gnd),
	.combout(\my_slc|addr1_mux|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr1_mux|Mux4~0 .lut_mask = 16'hABA8;
defparam \my_slc|addr1_mux|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N22
cycloneive_lcell_comb \my_slc|A1A2OUT[11]~22 (
// Equation(s):
// \my_slc|A1A2OUT[11]~22_combout  = (\my_slc|addr1_mux|Mux4~0_combout  & ((\my_slc|addr2_mux|Mux0~1_combout  & (\my_slc|A1A2OUT[10]~21  & VCC)) # (!\my_slc|addr2_mux|Mux0~1_combout  & (!\my_slc|A1A2OUT[10]~21 )))) # (!\my_slc|addr1_mux|Mux4~0_combout  & 
// ((\my_slc|addr2_mux|Mux0~1_combout  & (!\my_slc|A1A2OUT[10]~21 )) # (!\my_slc|addr2_mux|Mux0~1_combout  & ((\my_slc|A1A2OUT[10]~21 ) # (GND)))))
// \my_slc|A1A2OUT[11]~23  = CARRY((\my_slc|addr1_mux|Mux4~0_combout  & (!\my_slc|addr2_mux|Mux0~1_combout  & !\my_slc|A1A2OUT[10]~21 )) # (!\my_slc|addr1_mux|Mux4~0_combout  & ((!\my_slc|A1A2OUT[10]~21 ) # (!\my_slc|addr2_mux|Mux0~1_combout ))))

	.dataa(\my_slc|addr1_mux|Mux4~0_combout ),
	.datab(\my_slc|addr2_mux|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|A1A2OUT[10]~21 ),
	.combout(\my_slc|A1A2OUT[11]~22_combout ),
	.cout(\my_slc|A1A2OUT[11]~23 ));
// synopsys translate_off
defparam \my_slc|A1A2OUT[11]~22 .lut_mask = 16'h9617;
defparam \my_slc|A1A2OUT[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N28
cycloneive_lcell_comb \my_slc|d0|Mux4~4 (
// Equation(s):
// \my_slc|d0|Mux4~4_combout  = (\my_slc|d0|Mux8~4_combout  & (((\my_slc|d0|Mux8~2_combout )))) # (!\my_slc|d0|Mux8~4_combout  & ((\my_slc|d0|Mux8~2_combout  & (\my_slc|MDRReg|Data_Out [11])) # (!\my_slc|d0|Mux8~2_combout  & ((\my_slc|A1A2OUT[11]~22_combout 
// )))))

	.dataa(\my_slc|d0|Mux8~4_combout ),
	.datab(\my_slc|MDRReg|Data_Out [11]),
	.datac(\my_slc|d0|Mux8~2_combout ),
	.datad(\my_slc|A1A2OUT[11]~22_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux4~4 .lut_mask = 16'hE5E0;
defparam \my_slc|d0|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N6
cycloneive_lcell_comb \my_slc|d0|Mux4~5 (
// Equation(s):
// \my_slc|d0|Mux4~5_combout  = (\my_slc|d0|Mux8~4_combout  & ((\my_slc|d0|Mux4~4_combout  & (\my_slc|PCReg|Data_Out [11])) # (!\my_slc|d0|Mux4~4_combout  & ((\my_slc|d0|Mux4~3_combout ))))) # (!\my_slc|d0|Mux8~4_combout  & (((\my_slc|d0|Mux4~4_combout ))))

	.dataa(\my_slc|d0|Mux8~4_combout ),
	.datab(\my_slc|PCReg|Data_Out [11]),
	.datac(\my_slc|d0|Mux4~3_combout ),
	.datad(\my_slc|d0|Mux4~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux4~5 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N26
cycloneive_lcell_comb \my_slc|IRReg|Data_Out~12 (
// Equation(s):
// \my_slc|IRReg|Data_Out~12_combout  = (\my_slc|d0|Mux4~5_combout  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|Mux4~5_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|IRReg|Data_Out~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out~12 .lut_mask = 16'hF000;
defparam \my_slc|IRReg|Data_Out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N21
dffeas \my_slc|IRReg|Data_Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRReg|Data_Out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRReg|Data_Out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRReg|Data_Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out[11] .is_wysiwyg = "true";
defparam \my_slc|IRReg|Data_Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y11_N28
cycloneive_lcell_comb \my_slc|nzp_reg|Data_Out[0]~1 (
// Equation(s):
// \my_slc|nzp_reg|Data_Out[0]~1_combout  = (\my_slc|state_controller|State.S_05~q ) # ((\my_slc|state_controller|State.S_01~q ) # ((\my_slc|state_controller|State.S_09~q ) # (!\Reset~input_o )))

	.dataa(\my_slc|state_controller|State.S_05~q ),
	.datab(\my_slc|state_controller|State.S_01~q ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\my_slc|nzp_reg|Data_Out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|nzp_reg|Data_Out[0]~1 .lut_mask = 16'hFFEF;
defparam \my_slc|nzp_reg|Data_Out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N27
dffeas \my_slc|nzp_reg|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARReg|Data_Out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|nzp_reg|Data_Out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|nzp_reg|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|nzp_reg|Data_Out[2] .is_wysiwyg = "true";
defparam \my_slc|nzp_reg|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N6
cycloneive_lcell_comb \my_slc|Equal0~0 (
// Equation(s):
// \my_slc|Equal0~0_combout  = (!\my_slc|d0|Mux12~3_combout  & (!\my_slc|d0|Mux13~10_combout  & (!\my_slc|d0|Mux15~4_combout  & !\my_slc|d0|Mux14~4_combout )))

	.dataa(\my_slc|d0|Mux12~3_combout ),
	.datab(\my_slc|d0|Mux13~10_combout ),
	.datac(\my_slc|d0|Mux15~4_combout ),
	.datad(\my_slc|d0|Mux14~4_combout ),
	.cin(gnd),
	.combout(\my_slc|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Equal0~0 .lut_mask = 16'h0001;
defparam \my_slc|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N20
cycloneive_lcell_comb \my_slc|Equal0~1 (
// Equation(s):
// \my_slc|Equal0~1_combout  = (!\my_slc|d0|Mux8~8_combout  & (!\my_slc|d0|Mux11~4_combout  & (!\my_slc|d0|Mux10~4_combout  & \my_slc|Equal0~0_combout )))

	.dataa(\my_slc|d0|Mux8~8_combout ),
	.datab(\my_slc|d0|Mux11~4_combout ),
	.datac(\my_slc|d0|Mux10~4_combout ),
	.datad(\my_slc|Equal0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Equal0~1 .lut_mask = 16'h0100;
defparam \my_slc|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N2
cycloneive_lcell_comb \my_slc|Equal0~2 (
// Equation(s):
// \my_slc|Equal0~2_combout  = (!\my_slc|d0|Mux9~4_combout  & (!\my_slc|d0|Mux4~5_combout  & (!\my_slc|d0|Mux6~4_combout  & \my_slc|Equal0~1_combout )))

	.dataa(\my_slc|d0|Mux9~4_combout ),
	.datab(\my_slc|d0|Mux4~5_combout ),
	.datac(\my_slc|d0|Mux6~4_combout ),
	.datad(\my_slc|Equal0~1_combout ),
	.cin(gnd),
	.combout(\my_slc|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Equal0~2 .lut_mask = 16'h0100;
defparam \my_slc|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N0
cycloneive_lcell_comb \my_slc|Equal0~3 (
// Equation(s):
// \my_slc|Equal0~3_combout  = (!\my_slc|d0|Mux7~4_combout  & (!\my_slc|d0|Mux2~3_combout  & (!\my_slc|d0|Mux5~3_combout  & \my_slc|Equal0~2_combout )))

	.dataa(\my_slc|d0|Mux7~4_combout ),
	.datab(\my_slc|d0|Mux2~3_combout ),
	.datac(\my_slc|d0|Mux5~3_combout ),
	.datad(\my_slc|Equal0~2_combout ),
	.cin(gnd),
	.combout(\my_slc|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Equal0~3 .lut_mask = 16'h0100;
defparam \my_slc|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N10
cycloneive_lcell_comb \my_slc|Equal0~4 (
// Equation(s):
// \my_slc|Equal0~4_combout  = (\my_slc|d0|Mux0~3_combout  & (!\my_slc|d0|Mux3~3_combout  & (!\my_slc|d0|Mux1~3_combout  & \my_slc|Equal0~3_combout )))

	.dataa(\my_slc|d0|Mux0~3_combout ),
	.datab(\my_slc|d0|Mux3~3_combout ),
	.datac(\my_slc|d0|Mux1~3_combout ),
	.datad(\my_slc|Equal0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Equal0~4 .lut_mask = 16'h0200;
defparam \my_slc|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N16
cycloneive_lcell_comb \my_slc|nzp_reg|Data_Out~2 (
// Equation(s):
// \my_slc|nzp_reg|Data_Out~2_combout  = (\my_slc|state_controller|WideOr27~0_combout  & (\my_slc|nzp_reg|Data_Out [1])) # (!\my_slc|state_controller|WideOr27~0_combout  & ((\my_slc|Equal0~4_combout )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|WideOr27~0_combout ),
	.datac(\my_slc|nzp_reg|Data_Out [1]),
	.datad(\my_slc|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|nzp_reg|Data_Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|nzp_reg|Data_Out~2 .lut_mask = 16'hF3C0;
defparam \my_slc|nzp_reg|Data_Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N17
dffeas \my_slc|nzp_reg|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|nzp_reg|Data_Out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|nzp_reg|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|nzp_reg|Data_Out[1] .is_wysiwyg = "true";
defparam \my_slc|nzp_reg|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N26
cycloneive_lcell_comb \my_slc|ben_reg|Data_Out~1 (
// Equation(s):
// \my_slc|ben_reg|Data_Out~1_combout  = (\my_slc|IRReg|Data_Out [11] & ((\my_slc|nzp_reg|Data_Out [2]) # ((\my_slc|IRReg|Data_Out [10] & \my_slc|nzp_reg|Data_Out [1])))) # (!\my_slc|IRReg|Data_Out [11] & (\my_slc|IRReg|Data_Out [10] & 
// ((\my_slc|nzp_reg|Data_Out [1]))))

	.dataa(\my_slc|IRReg|Data_Out [11]),
	.datab(\my_slc|IRReg|Data_Out [10]),
	.datac(\my_slc|nzp_reg|Data_Out [2]),
	.datad(\my_slc|nzp_reg|Data_Out [1]),
	.cin(gnd),
	.combout(\my_slc|ben_reg|Data_Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ben_reg|Data_Out~1 .lut_mask = 16'hECA0;
defparam \my_slc|ben_reg|Data_Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N4
cycloneive_lcell_comb \my_slc|nzp_reg|Data_Out~0 (
// Equation(s):
// \my_slc|nzp_reg|Data_Out~0_combout  = (\Reset~input_o  & (\my_slc|d0|Mux0~3_combout  & !\my_slc|Equal0~4_combout ))

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\my_slc|d0|Mux0~3_combout ),
	.datad(\my_slc|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|nzp_reg|Data_Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|nzp_reg|Data_Out~0 .lut_mask = 16'h00A0;
defparam \my_slc|nzp_reg|Data_Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N5
dffeas \my_slc|nzp_reg|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|nzp_reg|Data_Out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|nzp_reg|Data_Out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|nzp_reg|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|nzp_reg|Data_Out[0] .is_wysiwyg = "true";
defparam \my_slc|nzp_reg|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N18
cycloneive_lcell_comb \my_slc|ben_reg|Data_Out~0 (
// Equation(s):
// \my_slc|ben_reg|Data_Out~0_combout  = (\my_slc|IRReg|Data_Out [9] & \my_slc|nzp_reg|Data_Out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRReg|Data_Out [9]),
	.datad(\my_slc|nzp_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\my_slc|ben_reg|Data_Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ben_reg|Data_Out~0 .lut_mask = 16'hF000;
defparam \my_slc|ben_reg|Data_Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N18
cycloneive_lcell_comb \my_slc|ben_reg|Data_Out~2 (
// Equation(s):
// \my_slc|ben_reg|Data_Out~2_combout  = (\my_slc|state_controller|State.S_32~q  & ((\my_slc|ben_reg|Data_Out~1_combout ) # ((\my_slc|ben_reg|Data_Out~0_combout )))) # (!\my_slc|state_controller|State.S_32~q  & (((\my_slc|ben_reg|Data_Out [0]))))

	.dataa(\my_slc|ben_reg|Data_Out~1_combout ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(\my_slc|ben_reg|Data_Out [0]),
	.datad(\my_slc|ben_reg|Data_Out~0_combout ),
	.cin(gnd),
	.combout(\my_slc|ben_reg|Data_Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ben_reg|Data_Out~2 .lut_mask = 16'hFCB8;
defparam \my_slc|ben_reg|Data_Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y14_N19
dffeas \my_slc|ben_reg|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|ben_reg|Data_Out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|ben_reg|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|ben_reg|Data_Out[0] .is_wysiwyg = "true";
defparam \my_slc|ben_reg|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N16
cycloneive_lcell_comb \my_slc|state_controller|State~50 (
// Equation(s):
// \my_slc|state_controller|State~50_combout  = (\Reset~input_o  & (\my_slc|state_controller|State.S_00~q  & \my_slc|ben_reg|Data_Out [0]))

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_00~q ),
	.datad(\my_slc|ben_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~50 .lut_mask = 16'hA000;
defparam \my_slc|state_controller|State~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y14_N17
dffeas \my_slc|state_controller|State.S_22 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_22 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N16
cycloneive_lcell_comb \my_slc|reg_file|regs~132 (
// Equation(s):
// \my_slc|reg_file|regs~132_combout  = (\my_slc|reg_file|Decoder0~4_combout  & !\my_slc|d0|Mux0~3_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~4_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~132 .lut_mask = 16'h00CC;
defparam \my_slc|reg_file|regs~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N17
dffeas \my_slc|reg_file|regs[2][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[2][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[2][15] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N2
cycloneive_lcell_comb \my_slc|reg_file|regs~134 (
// Equation(s):
// \my_slc|reg_file|regs~134_combout  = (\my_slc|reg_file|Decoder0~5_combout  & !\my_slc|d0|Mux0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~5_combout ),
	.datad(\my_slc|d0|Mux0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~134 .lut_mask = 16'h00F0;
defparam \my_slc|reg_file|regs~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y13_N3
dffeas \my_slc|reg_file|regs[0][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[0][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[0][15] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y13_N2
cycloneive_lcell_comb \my_slc|reg_file|regs~133 (
// Equation(s):
// \my_slc|reg_file|regs~133_combout  = (\my_slc|reg_file|Decoder0~7_combout  & !\my_slc|d0|Mux0~3_combout )

	.dataa(\my_slc|reg_file|Decoder0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~133 .lut_mask = 16'h00AA;
defparam \my_slc|reg_file|regs~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y13_N3
dffeas \my_slc|reg_file|regs[1][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[1][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[1][15] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N30
cycloneive_lcell_comb \my_slc|reg_file|Mux0~2 (
// Equation(s):
// \my_slc|reg_file|Mux0~2_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & (((\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|regs[1][15]~q ))) # (!\my_slc|sr1_mux|Mux2~0_combout  
// & (\my_slc|reg_file|regs[0][15]~q ))))

	.dataa(\my_slc|reg_file|regs[0][15]~q ),
	.datab(\my_slc|reg_file|regs[1][15]~q ),
	.datac(\my_slc|sr1_mux|Mux1~0_combout ),
	.datad(\my_slc|sr1_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux0~2 .lut_mask = 16'hFC0A;
defparam \my_slc|reg_file|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y12_N18
cycloneive_lcell_comb \my_slc|reg_file|regs~135 (
// Equation(s):
// \my_slc|reg_file|regs~135_combout  = (!\my_slc|d0|Mux0~3_combout  & \my_slc|reg_file|Decoder0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|Mux0~3_combout ),
	.datad(\my_slc|reg_file|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~135 .lut_mask = 16'h0F00;
defparam \my_slc|reg_file|regs~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y12_N19
dffeas \my_slc|reg_file|regs[3][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[3][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[3][15] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N8
cycloneive_lcell_comb \my_slc|reg_file|Mux0~3 (
// Equation(s):
// \my_slc|reg_file|Mux0~3_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|Mux0~2_combout  & ((\my_slc|reg_file|regs[3][15]~q ))) # (!\my_slc|reg_file|Mux0~2_combout  & (\my_slc|reg_file|regs[2][15]~q )))) # (!\my_slc|sr1_mux|Mux1~0_combout  
// & (((\my_slc|reg_file|Mux0~2_combout ))))

	.dataa(\my_slc|sr1_mux|Mux1~0_combout ),
	.datab(\my_slc|reg_file|regs[2][15]~q ),
	.datac(\my_slc|reg_file|Mux0~2_combout ),
	.datad(\my_slc|reg_file|regs[3][15]~q ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux0~3 .lut_mask = 16'hF858;
defparam \my_slc|reg_file|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N26
cycloneive_lcell_comb \my_slc|reg_file|regs~128 (
// Equation(s):
// \my_slc|reg_file|regs~128_combout  = (\my_slc|reg_file|Decoder0~0_combout  & !\my_slc|d0|Mux0~3_combout )

	.dataa(\my_slc|reg_file|Decoder0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~128 .lut_mask = 16'h00AA;
defparam \my_slc|reg_file|regs~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N27
dffeas \my_slc|reg_file|regs[5][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[5][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[5][15] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N28
cycloneive_lcell_comb \my_slc|reg_file|regs~131 (
// Equation(s):
// \my_slc|reg_file|regs~131_combout  = (\my_slc|reg_file|Decoder0~3_combout  & !\my_slc|d0|Mux0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~3_combout ),
	.datad(\my_slc|d0|Mux0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~131 .lut_mask = 16'h00F0;
defparam \my_slc|reg_file|regs~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y13_N29
dffeas \my_slc|reg_file|regs[7][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[7][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[7][15] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y13_N0
cycloneive_lcell_comb \my_slc|reg_file|regs~129 (
// Equation(s):
// \my_slc|reg_file|regs~129_combout  = (\my_slc|reg_file|Decoder0~1_combout  & !\my_slc|d0|Mux0~3_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~129 .lut_mask = 16'h00CC;
defparam \my_slc|reg_file|regs~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y13_N1
dffeas \my_slc|reg_file|regs[6][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[6][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[6][15] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N20
cycloneive_lcell_comb \my_slc|reg_file|regs~130 (
// Equation(s):
// \my_slc|reg_file|regs~130_combout  = (\my_slc|reg_file|Decoder0~2_combout  & !\my_slc|d0|Mux0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~2_combout ),
	.datad(\my_slc|d0|Mux0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~130 .lut_mask = 16'h00F0;
defparam \my_slc|reg_file|regs~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y15_N21
dffeas \my_slc|reg_file|regs[4][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~130_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[4][11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[4][15] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N2
cycloneive_lcell_comb \my_slc|reg_file|Mux0~0 (
// Equation(s):
// \my_slc|reg_file|Mux0~0_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|regs[6][15]~q ) # ((\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|sr1_mux|Mux1~0_combout  & (((\my_slc|reg_file|regs[4][15]~q  & !\my_slc|sr1_mux|Mux2~0_combout 
// ))))

	.dataa(\my_slc|reg_file|regs[6][15]~q ),
	.datab(\my_slc|reg_file|regs[4][15]~q ),
	.datac(\my_slc|sr1_mux|Mux1~0_combout ),
	.datad(\my_slc|sr1_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux0~0 .lut_mask = 16'hF0AC;
defparam \my_slc|reg_file|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N16
cycloneive_lcell_comb \my_slc|reg_file|Mux0~1 (
// Equation(s):
// \my_slc|reg_file|Mux0~1_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|Mux0~0_combout  & ((\my_slc|reg_file|regs[7][15]~q ))) # (!\my_slc|reg_file|Mux0~0_combout  & (\my_slc|reg_file|regs[5][15]~q )))) # (!\my_slc|sr1_mux|Mux2~0_combout  
// & (((\my_slc|reg_file|Mux0~0_combout ))))

	.dataa(\my_slc|sr1_mux|Mux2~0_combout ),
	.datab(\my_slc|reg_file|regs[5][15]~q ),
	.datac(\my_slc|reg_file|regs[7][15]~q ),
	.datad(\my_slc|reg_file|Mux0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux0~1 .lut_mask = 16'hF588;
defparam \my_slc|reg_file|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N14
cycloneive_lcell_comb \my_slc|reg_file|Mux0~4 (
// Equation(s):
// \my_slc|reg_file|Mux0~4_combout  = (\my_slc|sr1_mux|Mux0~0_combout  & ((\my_slc|reg_file|Mux0~1_combout ))) # (!\my_slc|sr1_mux|Mux0~0_combout  & (\my_slc|reg_file|Mux0~3_combout ))

	.dataa(\my_slc|sr1_mux|Mux0~0_combout ),
	.datab(gnd),
	.datac(\my_slc|reg_file|Mux0~3_combout ),
	.datad(\my_slc|reg_file|Mux0~1_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux0~4 .lut_mask = 16'hFA50;
defparam \my_slc|reg_file|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N26
cycloneive_lcell_comb \my_slc|addr1_mux|Mux0~0 (
// Equation(s):
// \my_slc|addr1_mux|Mux0~0_combout  = (\my_slc|state_controller|State.S_22~q  & (\my_slc|PCReg|Data_Out [15])) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|PCReg|Data_Out [15])) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|reg_file|Mux0~4_combout )))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|PCReg|Data_Out [15]),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|reg_file|Mux0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|addr1_mux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr1_mux|Mux0~0 .lut_mask = 16'hCDC8;
defparam \my_slc|addr1_mux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N26
cycloneive_lcell_comb \my_slc|reg_file|regs~127 (
// Equation(s):
// \my_slc|reg_file|regs~127_combout  = (\my_slc|reg_file|Decoder0~6_combout  & \my_slc|d0|Mux1~3_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~6_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux1~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~127 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y15_N27
dffeas \my_slc|reg_file|regs[3][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[3][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[3][14] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N22
cycloneive_lcell_comb \my_slc|reg_file|regs~124 (
// Equation(s):
// \my_slc|reg_file|regs~124_combout  = (\my_slc|reg_file|Decoder0~4_combout  & \my_slc|d0|Mux1~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~4_combout ),
	.datad(\my_slc|d0|Mux1~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~124 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y15_N23
dffeas \my_slc|reg_file|regs[2][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[2][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[2][14] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N12
cycloneive_lcell_comb \my_slc|reg_file|regs~125 (
// Equation(s):
// \my_slc|reg_file|regs~125_combout  = (\my_slc|reg_file|Decoder0~7_combout  & \my_slc|d0|Mux1~3_combout )

	.dataa(\my_slc|reg_file|Decoder0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux1~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~125 .lut_mask = 16'hAA00;
defparam \my_slc|reg_file|regs~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y11_N13
dffeas \my_slc|reg_file|regs[1][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[1][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[1][14] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N14
cycloneive_lcell_comb \my_slc|reg_file|regs~126 (
// Equation(s):
// \my_slc|reg_file|regs~126_combout  = (\my_slc|reg_file|Decoder0~5_combout  & \my_slc|d0|Mux1~3_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~5_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux1~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~126 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N15
dffeas \my_slc|reg_file|regs[0][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[0][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[0][14] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N12
cycloneive_lcell_comb \my_slc|reg_file|Mux1~2 (
// Equation(s):
// \my_slc|reg_file|Mux1~2_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & (((\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|sr1_mux|Mux2~0_combout  & (\my_slc|reg_file|regs[1][14]~q )) # (!\my_slc|sr1_mux|Mux2~0_combout  & 
// ((\my_slc|reg_file|regs[0][14]~q )))))

	.dataa(\my_slc|reg_file|regs[1][14]~q ),
	.datab(\my_slc|reg_file|regs[0][14]~q ),
	.datac(\my_slc|sr1_mux|Mux1~0_combout ),
	.datad(\my_slc|sr1_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux1~2 .lut_mask = 16'hFA0C;
defparam \my_slc|reg_file|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N8
cycloneive_lcell_comb \my_slc|reg_file|Mux1~3 (
// Equation(s):
// \my_slc|reg_file|Mux1~3_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|Mux1~2_combout  & (\my_slc|reg_file|regs[3][14]~q )) # (!\my_slc|reg_file|Mux1~2_combout  & ((\my_slc|reg_file|regs[2][14]~q ))))) # (!\my_slc|sr1_mux|Mux1~0_combout  
// & (((\my_slc|reg_file|Mux1~2_combout ))))

	.dataa(\my_slc|reg_file|regs[3][14]~q ),
	.datab(\my_slc|sr1_mux|Mux1~0_combout ),
	.datac(\my_slc|reg_file|regs[2][14]~q ),
	.datad(\my_slc|reg_file|Mux1~2_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux1~3 .lut_mask = 16'hBBC0;
defparam \my_slc|reg_file|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N12
cycloneive_lcell_comb \my_slc|reg_file|regs~120 (
// Equation(s):
// \my_slc|reg_file|regs~120_combout  = (\my_slc|reg_file|Decoder0~0_combout  & \my_slc|d0|Mux1~3_combout )

	.dataa(\my_slc|reg_file|Decoder0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux1~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~120 .lut_mask = 16'hAA00;
defparam \my_slc|reg_file|regs~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N13
dffeas \my_slc|reg_file|regs[5][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[5][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[5][14] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N30
cycloneive_lcell_comb \my_slc|reg_file|regs~123 (
// Equation(s):
// \my_slc|reg_file|regs~123_combout  = (\my_slc|reg_file|Decoder0~3_combout  & \my_slc|d0|Mux1~3_combout )

	.dataa(\my_slc|reg_file|Decoder0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux1~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~123 .lut_mask = 16'hAA00;
defparam \my_slc|reg_file|regs~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y13_N31
dffeas \my_slc|reg_file|regs[7][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[7][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[7][14] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N26
cycloneive_lcell_comb \my_slc|reg_file|regs~122 (
// Equation(s):
// \my_slc|reg_file|regs~122_combout  = (\my_slc|reg_file|Decoder0~2_combout  & \my_slc|d0|Mux1~3_combout )

	.dataa(\my_slc|reg_file|Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux1~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~122 .lut_mask = 16'hAA00;
defparam \my_slc|reg_file|regs~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N27
dffeas \my_slc|reg_file|regs[4][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[4][11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[4][14] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N8
cycloneive_lcell_comb \my_slc|reg_file|regs~121 (
// Equation(s):
// \my_slc|reg_file|regs~121_combout  = (\my_slc|reg_file|Decoder0~1_combout  & \my_slc|d0|Mux1~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~1_combout ),
	.datad(\my_slc|d0|Mux1~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~121 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N9
dffeas \my_slc|reg_file|regs[6][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[6][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[6][14] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N20
cycloneive_lcell_comb \my_slc|reg_file|Mux1~0 (
// Equation(s):
// \my_slc|reg_file|Mux1~0_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & (((\my_slc|reg_file|regs[6][14]~q ) # (\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|sr1_mux|Mux1~0_combout  & (\my_slc|reg_file|regs[4][14]~q  & ((!\my_slc|sr1_mux|Mux2~0_combout 
// ))))

	.dataa(\my_slc|reg_file|regs[4][14]~q ),
	.datab(\my_slc|reg_file|regs[6][14]~q ),
	.datac(\my_slc|sr1_mux|Mux1~0_combout ),
	.datad(\my_slc|sr1_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux1~0 .lut_mask = 16'hF0CA;
defparam \my_slc|reg_file|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N16
cycloneive_lcell_comb \my_slc|reg_file|Mux1~1 (
// Equation(s):
// \my_slc|reg_file|Mux1~1_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|Mux1~0_combout  & ((\my_slc|reg_file|regs[7][14]~q ))) # (!\my_slc|reg_file|Mux1~0_combout  & (\my_slc|reg_file|regs[5][14]~q )))) # (!\my_slc|sr1_mux|Mux2~0_combout  
// & (((\my_slc|reg_file|Mux1~0_combout ))))

	.dataa(\my_slc|reg_file|regs[5][14]~q ),
	.datab(\my_slc|reg_file|regs[7][14]~q ),
	.datac(\my_slc|sr1_mux|Mux2~0_combout ),
	.datad(\my_slc|reg_file|Mux1~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux1~1 .lut_mask = 16'hCFA0;
defparam \my_slc|reg_file|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N18
cycloneive_lcell_comb \my_slc|reg_file|Mux1~4 (
// Equation(s):
// \my_slc|reg_file|Mux1~4_combout  = (\my_slc|sr1_mux|Mux0~0_combout  & ((\my_slc|reg_file|Mux1~1_combout ))) # (!\my_slc|sr1_mux|Mux0~0_combout  & (\my_slc|reg_file|Mux1~3_combout ))

	.dataa(\my_slc|sr1_mux|Mux0~0_combout ),
	.datab(gnd),
	.datac(\my_slc|reg_file|Mux1~3_combout ),
	.datad(\my_slc|reg_file|Mux1~1_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux1~4 .lut_mask = 16'hFA50;
defparam \my_slc|reg_file|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N20
cycloneive_lcell_comb \my_slc|addr1_mux|Mux1~0 (
// Equation(s):
// \my_slc|addr1_mux|Mux1~0_combout  = (\my_slc|state_controller|State.S_21~q  & (\my_slc|PCReg|Data_Out [14])) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|state_controller|State.S_22~q  & (\my_slc|PCReg|Data_Out [14])) # 
// (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|reg_file|Mux1~4_combout )))))

	.dataa(\my_slc|PCReg|Data_Out [14]),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|reg_file|Mux1~4_combout ),
	.cin(gnd),
	.combout(\my_slc|addr1_mux|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr1_mux|Mux1~0 .lut_mask = 16'hABA8;
defparam \my_slc|addr1_mux|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N16
cycloneive_lcell_comb \my_slc|reg_file|regs~119 (
// Equation(s):
// \my_slc|reg_file|regs~119_combout  = (\my_slc|d0|Mux2~3_combout  & \my_slc|reg_file|Decoder0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|Mux2~3_combout ),
	.datad(\my_slc|reg_file|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~119 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y12_N17
dffeas \my_slc|reg_file|regs[3][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[3][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[3][13] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N22
cycloneive_lcell_comb \my_slc|reg_file|regs~116 (
// Equation(s):
// \my_slc|reg_file|regs~116_combout  = (\my_slc|d0|Mux2~3_combout  & \my_slc|reg_file|Decoder0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|Mux2~3_combout ),
	.datad(\my_slc|reg_file|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~116 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N23
dffeas \my_slc|reg_file|regs[2][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[2][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[2][13] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N0
cycloneive_lcell_comb \my_slc|reg_file|regs~118 (
// Equation(s):
// \my_slc|reg_file|regs~118_combout  = (\my_slc|reg_file|Decoder0~5_combout  & \my_slc|d0|Mux2~3_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~5_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux2~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~118 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N1
dffeas \my_slc|reg_file|regs[0][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[0][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[0][13] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N22
cycloneive_lcell_comb \my_slc|reg_file|regs~117 (
// Equation(s):
// \my_slc|reg_file|regs~117_combout  = (\my_slc|reg_file|Decoder0~7_combout  & \my_slc|d0|Mux2~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~7_combout ),
	.datad(\my_slc|d0|Mux2~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~117 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N23
dffeas \my_slc|reg_file|regs[1][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[1][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[1][13] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N10
cycloneive_lcell_comb \my_slc|reg_file|Mux2~2 (
// Equation(s):
// \my_slc|reg_file|Mux2~2_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & (((\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|regs[1][13]~q ))) # (!\my_slc|sr1_mux|Mux2~0_combout  
// & (\my_slc|reg_file|regs[0][13]~q ))))

	.dataa(\my_slc|reg_file|regs[0][13]~q ),
	.datab(\my_slc|reg_file|regs[1][13]~q ),
	.datac(\my_slc|sr1_mux|Mux1~0_combout ),
	.datad(\my_slc|sr1_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux2~2 .lut_mask = 16'hFC0A;
defparam \my_slc|reg_file|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N4
cycloneive_lcell_comb \my_slc|reg_file|Mux2~3 (
// Equation(s):
// \my_slc|reg_file|Mux2~3_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|Mux2~2_combout  & (\my_slc|reg_file|regs[3][13]~q )) # (!\my_slc|reg_file|Mux2~2_combout  & ((\my_slc|reg_file|regs[2][13]~q ))))) # (!\my_slc|sr1_mux|Mux1~0_combout  
// & (((\my_slc|reg_file|Mux2~2_combout ))))

	.dataa(\my_slc|reg_file|regs[3][13]~q ),
	.datab(\my_slc|reg_file|regs[2][13]~q ),
	.datac(\my_slc|sr1_mux|Mux1~0_combout ),
	.datad(\my_slc|reg_file|Mux2~2_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux2~3 .lut_mask = 16'hAFC0;
defparam \my_slc|reg_file|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N28
cycloneive_lcell_comb \my_slc|reg_file|regs~112 (
// Equation(s):
// \my_slc|reg_file|regs~112_combout  = (\my_slc|d0|Mux2~3_combout  & \my_slc|reg_file|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|Mux2~3_combout ),
	.datad(\my_slc|reg_file|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~112 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N29
dffeas \my_slc|reg_file|regs[5][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[5][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[5][13] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N8
cycloneive_lcell_comb \my_slc|reg_file|regs~115 (
// Equation(s):
// \my_slc|reg_file|regs~115_combout  = (\my_slc|reg_file|Decoder0~3_combout  & \my_slc|d0|Mux2~3_combout )

	.dataa(\my_slc|reg_file|Decoder0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux2~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~115 .lut_mask = 16'hAA00;
defparam \my_slc|reg_file|regs~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y13_N9
dffeas \my_slc|reg_file|regs[7][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[7][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[7][13] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N30
cycloneive_lcell_comb \my_slc|reg_file|regs~114 (
// Equation(s):
// \my_slc|reg_file|regs~114_combout  = (\my_slc|reg_file|Decoder0~2_combout  & \my_slc|d0|Mux2~3_combout )

	.dataa(\my_slc|reg_file|Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux2~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~114 .lut_mask = 16'hAA00;
defparam \my_slc|reg_file|regs~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N31
dffeas \my_slc|reg_file|regs[4][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[4][11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[4][13] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N4
cycloneive_lcell_comb \my_slc|reg_file|regs~113 (
// Equation(s):
// \my_slc|reg_file|regs~113_combout  = (\my_slc|reg_file|Decoder0~1_combout  & \my_slc|d0|Mux2~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~1_combout ),
	.datad(\my_slc|d0|Mux2~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~113 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N5
dffeas \my_slc|reg_file|regs[6][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[6][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[6][13] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N28
cycloneive_lcell_comb \my_slc|reg_file|Mux2~0 (
// Equation(s):
// \my_slc|reg_file|Mux2~0_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & (((\my_slc|reg_file|regs[6][13]~q ) # (\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|sr1_mux|Mux1~0_combout  & (\my_slc|reg_file|regs[4][13]~q  & ((!\my_slc|sr1_mux|Mux2~0_combout 
// ))))

	.dataa(\my_slc|reg_file|regs[4][13]~q ),
	.datab(\my_slc|reg_file|regs[6][13]~q ),
	.datac(\my_slc|sr1_mux|Mux1~0_combout ),
	.datad(\my_slc|sr1_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux2~0 .lut_mask = 16'hF0CA;
defparam \my_slc|reg_file|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N22
cycloneive_lcell_comb \my_slc|reg_file|Mux2~1 (
// Equation(s):
// \my_slc|reg_file|Mux2~1_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|Mux2~0_combout  & ((\my_slc|reg_file|regs[7][13]~q ))) # (!\my_slc|reg_file|Mux2~0_combout  & (\my_slc|reg_file|regs[5][13]~q )))) # (!\my_slc|sr1_mux|Mux2~0_combout  
// & (((\my_slc|reg_file|Mux2~0_combout ))))

	.dataa(\my_slc|sr1_mux|Mux2~0_combout ),
	.datab(\my_slc|reg_file|regs[5][13]~q ),
	.datac(\my_slc|reg_file|regs[7][13]~q ),
	.datad(\my_slc|reg_file|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux2~1 .lut_mask = 16'hF588;
defparam \my_slc|reg_file|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N6
cycloneive_lcell_comb \my_slc|reg_file|Mux2~4 (
// Equation(s):
// \my_slc|reg_file|Mux2~4_combout  = (\my_slc|sr1_mux|Mux0~0_combout  & ((\my_slc|reg_file|Mux2~1_combout ))) # (!\my_slc|sr1_mux|Mux0~0_combout  & (\my_slc|reg_file|Mux2~3_combout ))

	.dataa(gnd),
	.datab(\my_slc|sr1_mux|Mux0~0_combout ),
	.datac(\my_slc|reg_file|Mux2~3_combout ),
	.datad(\my_slc|reg_file|Mux2~1_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux2~4 .lut_mask = 16'hFC30;
defparam \my_slc|reg_file|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N16
cycloneive_lcell_comb \my_slc|addr1_mux|Mux2~0 (
// Equation(s):
// \my_slc|addr1_mux|Mux2~0_combout  = (\my_slc|state_controller|State.S_22~q  & (\my_slc|PCReg|Data_Out [13])) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|PCReg|Data_Out [13])) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|reg_file|Mux2~4_combout )))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|PCReg|Data_Out [13]),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|reg_file|Mux2~4_combout ),
	.cin(gnd),
	.combout(\my_slc|addr1_mux|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr1_mux|Mux2~0 .lut_mask = 16'hCDC8;
defparam \my_slc|addr1_mux|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N24
cycloneive_lcell_comb \my_slc|reg_file|regs~111 (
// Equation(s):
// \my_slc|reg_file|regs~111_combout  = (\my_slc|reg_file|Decoder0~6_combout  & \my_slc|d0|Mux3~3_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~6_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~111 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N25
dffeas \my_slc|reg_file|regs[3][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[3][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[3][12] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N18
cycloneive_lcell_comb \my_slc|reg_file|regs~108 (
// Equation(s):
// \my_slc|reg_file|regs~108_combout  = (\my_slc|reg_file|Decoder0~4_combout  & \my_slc|d0|Mux3~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~4_combout ),
	.datad(\my_slc|d0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~108 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y15_N19
dffeas \my_slc|reg_file|regs[2][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[2][8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[2][12] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N6
cycloneive_lcell_comb \my_slc|reg_file|regs~110 (
// Equation(s):
// \my_slc|reg_file|regs~110_combout  = (\my_slc|reg_file|Decoder0~5_combout  & \my_slc|d0|Mux3~3_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~5_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~110 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N7
dffeas \my_slc|reg_file|regs[0][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[0][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[0][12] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N24
cycloneive_lcell_comb \my_slc|reg_file|regs~109 (
// Equation(s):
// \my_slc|reg_file|regs~109_combout  = (\my_slc|reg_file|Decoder0~7_combout  & \my_slc|d0|Mux3~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~7_combout ),
	.datad(\my_slc|d0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~109 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y15_N25
dffeas \my_slc|reg_file|regs[1][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[1][14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[1][12] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N8
cycloneive_lcell_comb \my_slc|reg_file|Mux3~2 (
// Equation(s):
// \my_slc|reg_file|Mux3~2_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & (((\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|regs[1][12]~q ))) # (!\my_slc|sr1_mux|Mux2~0_combout  
// & (\my_slc|reg_file|regs[0][12]~q ))))

	.dataa(\my_slc|reg_file|regs[0][12]~q ),
	.datab(\my_slc|sr1_mux|Mux1~0_combout ),
	.datac(\my_slc|reg_file|regs[1][12]~q ),
	.datad(\my_slc|sr1_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux3~2 .lut_mask = 16'hFC22;
defparam \my_slc|reg_file|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N4
cycloneive_lcell_comb \my_slc|reg_file|Mux3~3 (
// Equation(s):
// \my_slc|reg_file|Mux3~3_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|Mux3~2_combout  & (\my_slc|reg_file|regs[3][12]~q )) # (!\my_slc|reg_file|Mux3~2_combout  & ((\my_slc|reg_file|regs[2][12]~q ))))) # (!\my_slc|sr1_mux|Mux1~0_combout  
// & (((\my_slc|reg_file|Mux3~2_combout ))))

	.dataa(\my_slc|reg_file|regs[3][12]~q ),
	.datab(\my_slc|reg_file|regs[2][12]~q ),
	.datac(\my_slc|sr1_mux|Mux1~0_combout ),
	.datad(\my_slc|reg_file|Mux3~2_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux3~3 .lut_mask = 16'hAFC0;
defparam \my_slc|reg_file|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N30
cycloneive_lcell_comb \my_slc|reg_file|regs~107 (
// Equation(s):
// \my_slc|reg_file|regs~107_combout  = (\my_slc|reg_file|Decoder0~3_combout  & \my_slc|d0|Mux3~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~3_combout ),
	.datad(\my_slc|d0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~107 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y15_N31
dffeas \my_slc|reg_file|regs[7][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[7][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[7][12] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N18
cycloneive_lcell_comb \my_slc|reg_file|regs~104 (
// Equation(s):
// \my_slc|reg_file|regs~104_combout  = (\my_slc|reg_file|Decoder0~0_combout  & \my_slc|d0|Mux3~3_combout )

	.dataa(\my_slc|reg_file|Decoder0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~104 .lut_mask = 16'hAA00;
defparam \my_slc|reg_file|regs~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N19
dffeas \my_slc|reg_file|regs[5][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[5][11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[5][12] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N24
cycloneive_lcell_comb \my_slc|reg_file|regs~105 (
// Equation(s):
// \my_slc|reg_file|regs~105_combout  = (\my_slc|reg_file|Decoder0~1_combout  & \my_slc|d0|Mux3~3_combout )

	.dataa(gnd),
	.datab(\my_slc|reg_file|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~105 .lut_mask = 16'hCC00;
defparam \my_slc|reg_file|regs~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N25
dffeas \my_slc|reg_file|regs[6][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[6][9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[6][12] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N4
cycloneive_lcell_comb \my_slc|reg_file|regs~106 (
// Equation(s):
// \my_slc|reg_file|regs~106_combout  = (\my_slc|reg_file|Decoder0~2_combout  & \my_slc|d0|Mux3~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|reg_file|Decoder0~2_combout ),
	.datad(\my_slc|d0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|regs~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|regs~106 .lut_mask = 16'hF000;
defparam \my_slc|reg_file|regs~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y15_N5
dffeas \my_slc|reg_file|regs[4][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|reg_file|regs~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|reg_file|regs[4][11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|reg_file|regs[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|reg_file|regs[4][12] .is_wysiwyg = "true";
defparam \my_slc|reg_file|regs[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N6
cycloneive_lcell_comb \my_slc|reg_file|Mux3~0 (
// Equation(s):
// \my_slc|reg_file|Mux3~0_combout  = (\my_slc|sr1_mux|Mux1~0_combout  & ((\my_slc|reg_file|regs[6][12]~q ) # ((\my_slc|sr1_mux|Mux2~0_combout )))) # (!\my_slc|sr1_mux|Mux1~0_combout  & (((\my_slc|reg_file|regs[4][12]~q  & !\my_slc|sr1_mux|Mux2~0_combout 
// ))))

	.dataa(\my_slc|reg_file|regs[6][12]~q ),
	.datab(\my_slc|reg_file|regs[4][12]~q ),
	.datac(\my_slc|sr1_mux|Mux1~0_combout ),
	.datad(\my_slc|sr1_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux3~0 .lut_mask = 16'hF0AC;
defparam \my_slc|reg_file|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N16
cycloneive_lcell_comb \my_slc|reg_file|Mux3~1 (
// Equation(s):
// \my_slc|reg_file|Mux3~1_combout  = (\my_slc|sr1_mux|Mux2~0_combout  & ((\my_slc|reg_file|Mux3~0_combout  & (\my_slc|reg_file|regs[7][12]~q )) # (!\my_slc|reg_file|Mux3~0_combout  & ((\my_slc|reg_file|regs[5][12]~q ))))) # (!\my_slc|sr1_mux|Mux2~0_combout  
// & (((\my_slc|reg_file|Mux3~0_combout ))))

	.dataa(\my_slc|reg_file|regs[7][12]~q ),
	.datab(\my_slc|reg_file|regs[5][12]~q ),
	.datac(\my_slc|sr1_mux|Mux2~0_combout ),
	.datad(\my_slc|reg_file|Mux3~0_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux3~1 .lut_mask = 16'hAFC0;
defparam \my_slc|reg_file|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N10
cycloneive_lcell_comb \my_slc|reg_file|Mux3~4 (
// Equation(s):
// \my_slc|reg_file|Mux3~4_combout  = (\my_slc|sr1_mux|Mux0~0_combout  & ((\my_slc|reg_file|Mux3~1_combout ))) # (!\my_slc|sr1_mux|Mux0~0_combout  & (\my_slc|reg_file|Mux3~3_combout ))

	.dataa(\my_slc|sr1_mux|Mux0~0_combout ),
	.datab(gnd),
	.datac(\my_slc|reg_file|Mux3~3_combout ),
	.datad(\my_slc|reg_file|Mux3~1_combout ),
	.cin(gnd),
	.combout(\my_slc|reg_file|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|reg_file|Mux3~4 .lut_mask = 16'hFA50;
defparam \my_slc|reg_file|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N12
cycloneive_lcell_comb \my_slc|addr1_mux|Mux3~0 (
// Equation(s):
// \my_slc|addr1_mux|Mux3~0_combout  = (\my_slc|state_controller|State.S_22~q  & (\my_slc|PCReg|Data_Out [12])) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|state_controller|State.S_21~q  & (\my_slc|PCReg|Data_Out [12])) # 
// (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|reg_file|Mux3~4_combout )))))

	.dataa(\my_slc|PCReg|Data_Out [12]),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|reg_file|Mux3~4_combout ),
	.cin(gnd),
	.combout(\my_slc|addr1_mux|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr1_mux|Mux3~0 .lut_mask = 16'hABA8;
defparam \my_slc|addr1_mux|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N24
cycloneive_lcell_comb \my_slc|A1A2OUT[12]~24 (
// Equation(s):
// \my_slc|A1A2OUT[12]~24_combout  = ((\my_slc|addr2_mux|Mux0~1_combout  $ (\my_slc|addr1_mux|Mux3~0_combout  $ (!\my_slc|A1A2OUT[11]~23 )))) # (GND)
// \my_slc|A1A2OUT[12]~25  = CARRY((\my_slc|addr2_mux|Mux0~1_combout  & ((\my_slc|addr1_mux|Mux3~0_combout ) # (!\my_slc|A1A2OUT[11]~23 ))) # (!\my_slc|addr2_mux|Mux0~1_combout  & (\my_slc|addr1_mux|Mux3~0_combout  & !\my_slc|A1A2OUT[11]~23 )))

	.dataa(\my_slc|addr2_mux|Mux0~1_combout ),
	.datab(\my_slc|addr1_mux|Mux3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|A1A2OUT[11]~23 ),
	.combout(\my_slc|A1A2OUT[12]~24_combout ),
	.cout(\my_slc|A1A2OUT[12]~25 ));
// synopsys translate_off
defparam \my_slc|A1A2OUT[12]~24 .lut_mask = 16'h698E;
defparam \my_slc|A1A2OUT[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N26
cycloneive_lcell_comb \my_slc|A1A2OUT[13]~26 (
// Equation(s):
// \my_slc|A1A2OUT[13]~26_combout  = (\my_slc|addr2_mux|Mux0~1_combout  & ((\my_slc|addr1_mux|Mux2~0_combout  & (\my_slc|A1A2OUT[12]~25  & VCC)) # (!\my_slc|addr1_mux|Mux2~0_combout  & (!\my_slc|A1A2OUT[12]~25 )))) # (!\my_slc|addr2_mux|Mux0~1_combout  & 
// ((\my_slc|addr1_mux|Mux2~0_combout  & (!\my_slc|A1A2OUT[12]~25 )) # (!\my_slc|addr1_mux|Mux2~0_combout  & ((\my_slc|A1A2OUT[12]~25 ) # (GND)))))
// \my_slc|A1A2OUT[13]~27  = CARRY((\my_slc|addr2_mux|Mux0~1_combout  & (!\my_slc|addr1_mux|Mux2~0_combout  & !\my_slc|A1A2OUT[12]~25 )) # (!\my_slc|addr2_mux|Mux0~1_combout  & ((!\my_slc|A1A2OUT[12]~25 ) # (!\my_slc|addr1_mux|Mux2~0_combout ))))

	.dataa(\my_slc|addr2_mux|Mux0~1_combout ),
	.datab(\my_slc|addr1_mux|Mux2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|A1A2OUT[12]~25 ),
	.combout(\my_slc|A1A2OUT[13]~26_combout ),
	.cout(\my_slc|A1A2OUT[13]~27 ));
// synopsys translate_off
defparam \my_slc|A1A2OUT[13]~26 .lut_mask = 16'h9617;
defparam \my_slc|A1A2OUT[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N28
cycloneive_lcell_comb \my_slc|A1A2OUT[14]~28 (
// Equation(s):
// \my_slc|A1A2OUT[14]~28_combout  = ((\my_slc|addr1_mux|Mux1~0_combout  $ (\my_slc|addr2_mux|Mux0~1_combout  $ (!\my_slc|A1A2OUT[13]~27 )))) # (GND)
// \my_slc|A1A2OUT[14]~29  = CARRY((\my_slc|addr1_mux|Mux1~0_combout  & ((\my_slc|addr2_mux|Mux0~1_combout ) # (!\my_slc|A1A2OUT[13]~27 ))) # (!\my_slc|addr1_mux|Mux1~0_combout  & (\my_slc|addr2_mux|Mux0~1_combout  & !\my_slc|A1A2OUT[13]~27 )))

	.dataa(\my_slc|addr1_mux|Mux1~0_combout ),
	.datab(\my_slc|addr2_mux|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|A1A2OUT[13]~27 ),
	.combout(\my_slc|A1A2OUT[14]~28_combout ),
	.cout(\my_slc|A1A2OUT[14]~29 ));
// synopsys translate_off
defparam \my_slc|A1A2OUT[14]~28 .lut_mask = 16'h698E;
defparam \my_slc|A1A2OUT[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N30
cycloneive_lcell_comb \my_slc|A1A2OUT[15]~30 (
// Equation(s):
// \my_slc|A1A2OUT[15]~30_combout  = \my_slc|addr2_mux|Mux0~1_combout  $ (\my_slc|A1A2OUT[14]~29  $ (\my_slc|addr1_mux|Mux0~0_combout ))

	.dataa(\my_slc|addr2_mux|Mux0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|addr1_mux|Mux0~0_combout ),
	.cin(\my_slc|A1A2OUT[14]~29 ),
	.combout(\my_slc|A1A2OUT[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|A1A2OUT[15]~30 .lut_mask = 16'hA55A;
defparam \my_slc|A1A2OUT[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N26
cycloneive_lcell_comb \my_slc|PCReg|Data_Out~65 (
// Equation(s):
// \my_slc|PCReg|Data_Out~65_combout  = (\my_slc|PCReg|Data_Out[2]~18_combout  & ((!\my_slc|d0|Mux0~3_combout ))) # (!\my_slc|PCReg|Data_Out[2]~18_combout  & (\my_slc|A1A2OUT[15]~30_combout ))

	.dataa(gnd),
	.datab(\my_slc|A1A2OUT[15]~30_combout ),
	.datac(\my_slc|PCReg|Data_Out[2]~18_combout ),
	.datad(\my_slc|d0|Mux0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|PCReg|Data_Out~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out~65 .lut_mask = 16'h0CFC;
defparam \my_slc|PCReg|Data_Out~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N30
cycloneive_lcell_comb \my_slc|PCReg|Data_Out[2]~20 (
// Equation(s):
// \my_slc|PCReg|Data_Out[2]~20_combout  = ((\my_slc|state_controller|State.S_18~q ) # (!\my_slc|PCReg|Data_Out[2]~18_combout )) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|PCReg|Data_Out[2]~18_combout ),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|PCReg|Data_Out[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[2]~20 .lut_mask = 16'hFF3F;
defparam \my_slc|PCReg|Data_Out[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N31
dffeas \my_slc|PCReg|Data_Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|PCReg|Data_Out[15]~63_combout ),
	.asdata(\my_slc|PCReg|Data_Out~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(!\my_slc|state_controller|State.S_18~q ),
	.ena(\my_slc|PCReg|Data_Out[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCReg|Data_Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[15] .is_wysiwyg = "true";
defparam \my_slc|PCReg|Data_Out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N28
cycloneive_lcell_comb \my_slc|sr2_mux|Mux0~0 (
// Equation(s):
// \my_slc|sr2_mux|Mux0~0_combout  = (\my_slc|IRReg|Data_Out [0] & (((\my_slc|IRReg|Data_Out [1])))) # (!\my_slc|IRReg|Data_Out [0] & ((\my_slc|IRReg|Data_Out [1] & (\my_slc|reg_file|regs[6][15]~q )) # (!\my_slc|IRReg|Data_Out [1] & 
// ((\my_slc|reg_file|regs[4][15]~q )))))

	.dataa(\my_slc|reg_file|regs[6][15]~q ),
	.datab(\my_slc|reg_file|regs[4][15]~q ),
	.datac(\my_slc|IRReg|Data_Out [0]),
	.datad(\my_slc|IRReg|Data_Out [1]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux0~0 .lut_mask = 16'hFA0C;
defparam \my_slc|sr2_mux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N26
cycloneive_lcell_comb \my_slc|sr2_mux|Mux0~1 (
// Equation(s):
// \my_slc|sr2_mux|Mux0~1_combout  = (\my_slc|IRReg|Data_Out [0] & ((\my_slc|sr2_mux|Mux0~0_combout  & ((\my_slc|reg_file|regs[7][15]~q ))) # (!\my_slc|sr2_mux|Mux0~0_combout  & (\my_slc|reg_file|regs[5][15]~q )))) # (!\my_slc|IRReg|Data_Out [0] & 
// (((\my_slc|sr2_mux|Mux0~0_combout ))))

	.dataa(\my_slc|reg_file|regs[5][15]~q ),
	.datab(\my_slc|reg_file|regs[7][15]~q ),
	.datac(\my_slc|IRReg|Data_Out [0]),
	.datad(\my_slc|sr2_mux|Mux0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux0~1 .lut_mask = 16'hCFA0;
defparam \my_slc|sr2_mux|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y13_N12
cycloneive_lcell_comb \my_slc|sr2_mux|Mux0~2 (
// Equation(s):
// \my_slc|sr2_mux|Mux0~2_combout  = (\my_slc|IRReg|Data_Out [1] & (((\my_slc|IRReg|Data_Out [0])))) # (!\my_slc|IRReg|Data_Out [1] & ((\my_slc|IRReg|Data_Out [0] & (\my_slc|reg_file|regs[1][15]~q )) # (!\my_slc|IRReg|Data_Out [0] & 
// ((\my_slc|reg_file|regs[0][15]~q )))))

	.dataa(\my_slc|IRReg|Data_Out [1]),
	.datab(\my_slc|reg_file|regs[1][15]~q ),
	.datac(\my_slc|reg_file|regs[0][15]~q ),
	.datad(\my_slc|IRReg|Data_Out [0]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux0~2 .lut_mask = 16'hEE50;
defparam \my_slc|sr2_mux|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N0
cycloneive_lcell_comb \my_slc|sr2_mux|Mux0~3 (
// Equation(s):
// \my_slc|sr2_mux|Mux0~3_combout  = (\my_slc|IRReg|Data_Out [1] & ((\my_slc|sr2_mux|Mux0~2_combout  & ((\my_slc|reg_file|regs[3][15]~q ))) # (!\my_slc|sr2_mux|Mux0~2_combout  & (\my_slc|reg_file|regs[2][15]~q )))) # (!\my_slc|IRReg|Data_Out [1] & 
// (((\my_slc|sr2_mux|Mux0~2_combout ))))

	.dataa(\my_slc|reg_file|regs[2][15]~q ),
	.datab(\my_slc|reg_file|regs[3][15]~q ),
	.datac(\my_slc|IRReg|Data_Out [1]),
	.datad(\my_slc|sr2_mux|Mux0~2_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux0~3 .lut_mask = 16'hCFA0;
defparam \my_slc|sr2_mux|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N10
cycloneive_lcell_comb \my_slc|sr2_mux|Mux0~4 (
// Equation(s):
// \my_slc|sr2_mux|Mux0~4_combout  = (\my_slc|state_controller|Selector23~0_combout  & ((\my_slc|IRReg|Data_Out [2] & (\my_slc|sr2_mux|Mux0~1_combout )) # (!\my_slc|IRReg|Data_Out [2] & ((\my_slc|sr2_mux|Mux0~3_combout )))))

	.dataa(\my_slc|state_controller|Selector23~0_combout ),
	.datab(\my_slc|IRReg|Data_Out [2]),
	.datac(\my_slc|sr2_mux|Mux0~1_combout ),
	.datad(\my_slc|sr2_mux|Mux0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux0~4 .lut_mask = 16'hA280;
defparam \my_slc|sr2_mux|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N12
cycloneive_lcell_comb \my_slc|sr2_mux|Mux0~5 (
// Equation(s):
// \my_slc|sr2_mux|Mux0~5_combout  = (\my_slc|sr2_mux|Mux0~4_combout ) # ((!\my_slc|state_controller|Selector23~0_combout  & \my_slc|IRReg|Data_Out [4]))

	.dataa(\my_slc|state_controller|Selector23~0_combout ),
	.datab(gnd),
	.datac(\my_slc|IRReg|Data_Out [4]),
	.datad(\my_slc|sr2_mux|Mux0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux0~5 .lut_mask = 16'hFF50;
defparam \my_slc|sr2_mux|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N22
cycloneive_lcell_comb \my_slc|d0|Mux0~0 (
// Equation(s):
// \my_slc|d0|Mux0~0_combout  = (\my_slc|reg_file|Mux0~4_combout  & (\my_slc|state_controller|ALUK [0] & ((\my_slc|sr2_mux|Mux0~5_combout ) # (\my_slc|state_controller|ALUK [1])))) # (!\my_slc|reg_file|Mux0~4_combout  & (((!\my_slc|state_controller|ALUK [0] 
// & \my_slc|state_controller|ALUK [1]))))

	.dataa(\my_slc|sr2_mux|Mux0~5_combout ),
	.datab(\my_slc|reg_file|Mux0~4_combout ),
	.datac(\my_slc|state_controller|ALUK [0]),
	.datad(\my_slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\my_slc|d0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux0~0 .lut_mask = 16'hC380;
defparam \my_slc|d0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N28
cycloneive_lcell_comb \my_slc|sr2_mux|Mux1~2 (
// Equation(s):
// \my_slc|sr2_mux|Mux1~2_combout  = (\my_slc|IRReg|Data_Out [0] & (((\my_slc|IRReg|Data_Out [1]) # (\my_slc|reg_file|regs[1][14]~q )))) # (!\my_slc|IRReg|Data_Out [0] & (\my_slc|reg_file|regs[0][14]~q  & (!\my_slc|IRReg|Data_Out [1])))

	.dataa(\my_slc|IRReg|Data_Out [0]),
	.datab(\my_slc|reg_file|regs[0][14]~q ),
	.datac(\my_slc|IRReg|Data_Out [1]),
	.datad(\my_slc|reg_file|regs[1][14]~q ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux1~2 .lut_mask = 16'hAEA4;
defparam \my_slc|sr2_mux|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N14
cycloneive_lcell_comb \my_slc|sr2_mux|Mux1~3 (
// Equation(s):
// \my_slc|sr2_mux|Mux1~3_combout  = (\my_slc|IRReg|Data_Out [1] & ((\my_slc|sr2_mux|Mux1~2_combout  & (\my_slc|reg_file|regs[3][14]~q )) # (!\my_slc|sr2_mux|Mux1~2_combout  & ((\my_slc|reg_file|regs[2][14]~q ))))) # (!\my_slc|IRReg|Data_Out [1] & 
// (((\my_slc|sr2_mux|Mux1~2_combout ))))

	.dataa(\my_slc|IRReg|Data_Out [1]),
	.datab(\my_slc|reg_file|regs[3][14]~q ),
	.datac(\my_slc|reg_file|regs[2][14]~q ),
	.datad(\my_slc|sr2_mux|Mux1~2_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux1~3 .lut_mask = 16'hDDA0;
defparam \my_slc|sr2_mux|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N18
cycloneive_lcell_comb \my_slc|sr2_mux|Mux1~0 (
// Equation(s):
// \my_slc|sr2_mux|Mux1~0_combout  = (\my_slc|IRReg|Data_Out [0] & (((\my_slc|IRReg|Data_Out [1])))) # (!\my_slc|IRReg|Data_Out [0] & ((\my_slc|IRReg|Data_Out [1] & (\my_slc|reg_file|regs[6][14]~q )) # (!\my_slc|IRReg|Data_Out [1] & 
// ((\my_slc|reg_file|regs[4][14]~q )))))

	.dataa(\my_slc|reg_file|regs[6][14]~q ),
	.datab(\my_slc|IRReg|Data_Out [0]),
	.datac(\my_slc|IRReg|Data_Out [1]),
	.datad(\my_slc|reg_file|regs[4][14]~q ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux1~0 .lut_mask = 16'hE3E0;
defparam \my_slc|sr2_mux|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N0
cycloneive_lcell_comb \my_slc|sr2_mux|Mux1~1 (
// Equation(s):
// \my_slc|sr2_mux|Mux1~1_combout  = (\my_slc|IRReg|Data_Out [0] & ((\my_slc|sr2_mux|Mux1~0_combout  & ((\my_slc|reg_file|regs[7][14]~q ))) # (!\my_slc|sr2_mux|Mux1~0_combout  & (\my_slc|reg_file|regs[5][14]~q )))) # (!\my_slc|IRReg|Data_Out [0] & 
// (((\my_slc|sr2_mux|Mux1~0_combout ))))

	.dataa(\my_slc|reg_file|regs[5][14]~q ),
	.datab(\my_slc|reg_file|regs[7][14]~q ),
	.datac(\my_slc|IRReg|Data_Out [0]),
	.datad(\my_slc|sr2_mux|Mux1~0_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux1~1 .lut_mask = 16'hCFA0;
defparam \my_slc|sr2_mux|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N24
cycloneive_lcell_comb \my_slc|sr2_mux|Mux1~4 (
// Equation(s):
// \my_slc|sr2_mux|Mux1~4_combout  = (\my_slc|state_controller|Selector23~0_combout  & ((\my_slc|IRReg|Data_Out [2] & ((\my_slc|sr2_mux|Mux1~1_combout ))) # (!\my_slc|IRReg|Data_Out [2] & (\my_slc|sr2_mux|Mux1~3_combout ))))

	.dataa(\my_slc|IRReg|Data_Out [2]),
	.datab(\my_slc|state_controller|Selector23~0_combout ),
	.datac(\my_slc|sr2_mux|Mux1~3_combout ),
	.datad(\my_slc|sr2_mux|Mux1~1_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux1~4 .lut_mask = 16'hC840;
defparam \my_slc|sr2_mux|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N6
cycloneive_lcell_comb \my_slc|sr2_mux|Mux1~5 (
// Equation(s):
// \my_slc|sr2_mux|Mux1~5_combout  = (\my_slc|sr2_mux|Mux1~4_combout ) # ((\my_slc|IRReg|Data_Out [4] & !\my_slc|state_controller|Selector23~0_combout ))

	.dataa(gnd),
	.datab(\my_slc|IRReg|Data_Out [4]),
	.datac(\my_slc|state_controller|Selector23~0_combout ),
	.datad(\my_slc|sr2_mux|Mux1~4_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux1~5 .lut_mask = 16'hFF0C;
defparam \my_slc|sr2_mux|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N16
cycloneive_lcell_comb \my_slc|sr2_mux|Mux2~0 (
// Equation(s):
// \my_slc|sr2_mux|Mux2~0_combout  = (\my_slc|IRReg|Data_Out [0] & (((\my_slc|IRReg|Data_Out [1])))) # (!\my_slc|IRReg|Data_Out [0] & ((\my_slc|IRReg|Data_Out [1] & (\my_slc|reg_file|regs[6][13]~q )) # (!\my_slc|IRReg|Data_Out [1] & 
// ((\my_slc|reg_file|regs[4][13]~q )))))

	.dataa(\my_slc|reg_file|regs[6][13]~q ),
	.datab(\my_slc|IRReg|Data_Out [0]),
	.datac(\my_slc|IRReg|Data_Out [1]),
	.datad(\my_slc|reg_file|regs[4][13]~q ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux2~0 .lut_mask = 16'hE3E0;
defparam \my_slc|sr2_mux|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N6
cycloneive_lcell_comb \my_slc|sr2_mux|Mux2~1 (
// Equation(s):
// \my_slc|sr2_mux|Mux2~1_combout  = (\my_slc|IRReg|Data_Out [0] & ((\my_slc|sr2_mux|Mux2~0_combout  & ((\my_slc|reg_file|regs[7][13]~q ))) # (!\my_slc|sr2_mux|Mux2~0_combout  & (\my_slc|reg_file|regs[5][13]~q )))) # (!\my_slc|IRReg|Data_Out [0] & 
// (((\my_slc|sr2_mux|Mux2~0_combout ))))

	.dataa(\my_slc|IRReg|Data_Out [0]),
	.datab(\my_slc|reg_file|regs[5][13]~q ),
	.datac(\my_slc|reg_file|regs[7][13]~q ),
	.datad(\my_slc|sr2_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux2~1 .lut_mask = 16'hF588;
defparam \my_slc|sr2_mux|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N12
cycloneive_lcell_comb \my_slc|sr2_mux|Mux2~2 (
// Equation(s):
// \my_slc|sr2_mux|Mux2~2_combout  = (\my_slc|IRReg|Data_Out [0] & (((\my_slc|IRReg|Data_Out [1]) # (\my_slc|reg_file|regs[1][13]~q )))) # (!\my_slc|IRReg|Data_Out [0] & (\my_slc|reg_file|regs[0][13]~q  & (!\my_slc|IRReg|Data_Out [1])))

	.dataa(\my_slc|IRReg|Data_Out [0]),
	.datab(\my_slc|reg_file|regs[0][13]~q ),
	.datac(\my_slc|IRReg|Data_Out [1]),
	.datad(\my_slc|reg_file|regs[1][13]~q ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux2~2 .lut_mask = 16'hAEA4;
defparam \my_slc|sr2_mux|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N10
cycloneive_lcell_comb \my_slc|sr2_mux|Mux2~3 (
// Equation(s):
// \my_slc|sr2_mux|Mux2~3_combout  = (\my_slc|IRReg|Data_Out [1] & ((\my_slc|sr2_mux|Mux2~2_combout  & (\my_slc|reg_file|regs[3][13]~q )) # (!\my_slc|sr2_mux|Mux2~2_combout  & ((\my_slc|reg_file|regs[2][13]~q ))))) # (!\my_slc|IRReg|Data_Out [1] & 
// (((\my_slc|sr2_mux|Mux2~2_combout ))))

	.dataa(\my_slc|reg_file|regs[3][13]~q ),
	.datab(\my_slc|IRReg|Data_Out [1]),
	.datac(\my_slc|reg_file|regs[2][13]~q ),
	.datad(\my_slc|sr2_mux|Mux2~2_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux2~3 .lut_mask = 16'hBBC0;
defparam \my_slc|sr2_mux|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N0
cycloneive_lcell_comb \my_slc|sr2_mux|Mux2~4 (
// Equation(s):
// \my_slc|sr2_mux|Mux2~4_combout  = (\my_slc|state_controller|Selector23~0_combout  & ((\my_slc|IRReg|Data_Out [2] & (\my_slc|sr2_mux|Mux2~1_combout )) # (!\my_slc|IRReg|Data_Out [2] & ((\my_slc|sr2_mux|Mux2~3_combout )))))

	.dataa(\my_slc|sr2_mux|Mux2~1_combout ),
	.datab(\my_slc|IRReg|Data_Out [2]),
	.datac(\my_slc|state_controller|Selector23~0_combout ),
	.datad(\my_slc|sr2_mux|Mux2~3_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux2~4 .lut_mask = 16'hB080;
defparam \my_slc|sr2_mux|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N2
cycloneive_lcell_comb \my_slc|sr2_mux|Mux2~5 (
// Equation(s):
// \my_slc|sr2_mux|Mux2~5_combout  = (\my_slc|sr2_mux|Mux2~4_combout ) # ((\my_slc|IRReg|Data_Out [4] & !\my_slc|state_controller|Selector23~0_combout ))

	.dataa(\my_slc|IRReg|Data_Out [4]),
	.datab(gnd),
	.datac(\my_slc|state_controller|Selector23~0_combout ),
	.datad(\my_slc|sr2_mux|Mux2~4_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux2~5 .lut_mask = 16'hFF0A;
defparam \my_slc|sr2_mux|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N24
cycloneive_lcell_comb \my_slc|sr2_mux|Mux3~2 (
// Equation(s):
// \my_slc|sr2_mux|Mux3~2_combout  = (\my_slc|IRReg|Data_Out [0] & ((\my_slc|reg_file|regs[1][12]~q ) # ((\my_slc|IRReg|Data_Out [1])))) # (!\my_slc|IRReg|Data_Out [0] & (((!\my_slc|IRReg|Data_Out [1] & \my_slc|reg_file|regs[0][12]~q ))))

	.dataa(\my_slc|reg_file|regs[1][12]~q ),
	.datab(\my_slc|IRReg|Data_Out [0]),
	.datac(\my_slc|IRReg|Data_Out [1]),
	.datad(\my_slc|reg_file|regs[0][12]~q ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux3~2 .lut_mask = 16'hCBC8;
defparam \my_slc|sr2_mux|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N14
cycloneive_lcell_comb \my_slc|sr2_mux|Mux3~3 (
// Equation(s):
// \my_slc|sr2_mux|Mux3~3_combout  = (\my_slc|IRReg|Data_Out [1] & ((\my_slc|sr2_mux|Mux3~2_combout  & ((\my_slc|reg_file|regs[3][12]~q ))) # (!\my_slc|sr2_mux|Mux3~2_combout  & (\my_slc|reg_file|regs[2][12]~q )))) # (!\my_slc|IRReg|Data_Out [1] & 
// (((\my_slc|sr2_mux|Mux3~2_combout ))))

	.dataa(\my_slc|IRReg|Data_Out [1]),
	.datab(\my_slc|reg_file|regs[2][12]~q ),
	.datac(\my_slc|reg_file|regs[3][12]~q ),
	.datad(\my_slc|sr2_mux|Mux3~2_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux3~3 .lut_mask = 16'hF588;
defparam \my_slc|sr2_mux|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N18
cycloneive_lcell_comb \my_slc|sr2_mux|Mux3~0 (
// Equation(s):
// \my_slc|sr2_mux|Mux3~0_combout  = (\my_slc|IRReg|Data_Out [0] & (((\my_slc|IRReg|Data_Out [1])))) # (!\my_slc|IRReg|Data_Out [0] & ((\my_slc|IRReg|Data_Out [1] & (\my_slc|reg_file|regs[6][12]~q )) # (!\my_slc|IRReg|Data_Out [1] & 
// ((\my_slc|reg_file|regs[4][12]~q )))))

	.dataa(\my_slc|reg_file|regs[6][12]~q ),
	.datab(\my_slc|reg_file|regs[4][12]~q ),
	.datac(\my_slc|IRReg|Data_Out [0]),
	.datad(\my_slc|IRReg|Data_Out [1]),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux3~0 .lut_mask = 16'hFA0C;
defparam \my_slc|sr2_mux|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N10
cycloneive_lcell_comb \my_slc|sr2_mux|Mux3~1 (
// Equation(s):
// \my_slc|sr2_mux|Mux3~1_combout  = (\my_slc|IRReg|Data_Out [0] & ((\my_slc|sr2_mux|Mux3~0_combout  & (\my_slc|reg_file|regs[7][12]~q )) # (!\my_slc|sr2_mux|Mux3~0_combout  & ((\my_slc|reg_file|regs[5][12]~q ))))) # (!\my_slc|IRReg|Data_Out [0] & 
// (((\my_slc|sr2_mux|Mux3~0_combout ))))

	.dataa(\my_slc|reg_file|regs[7][12]~q ),
	.datab(\my_slc|IRReg|Data_Out [0]),
	.datac(\my_slc|reg_file|regs[5][12]~q ),
	.datad(\my_slc|sr2_mux|Mux3~0_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux3~1 .lut_mask = 16'hBBC0;
defparam \my_slc|sr2_mux|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N12
cycloneive_lcell_comb \my_slc|sr2_mux|Mux3~4 (
// Equation(s):
// \my_slc|sr2_mux|Mux3~4_combout  = (\my_slc|state_controller|Selector23~0_combout  & ((\my_slc|IRReg|Data_Out [2] & ((\my_slc|sr2_mux|Mux3~1_combout ))) # (!\my_slc|IRReg|Data_Out [2] & (\my_slc|sr2_mux|Mux3~3_combout ))))

	.dataa(\my_slc|sr2_mux|Mux3~3_combout ),
	.datab(\my_slc|IRReg|Data_Out [2]),
	.datac(\my_slc|state_controller|Selector23~0_combout ),
	.datad(\my_slc|sr2_mux|Mux3~1_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux3~4 .lut_mask = 16'hE020;
defparam \my_slc|sr2_mux|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N26
cycloneive_lcell_comb \my_slc|sr2_mux|Mux3~5 (
// Equation(s):
// \my_slc|sr2_mux|Mux3~5_combout  = (\my_slc|sr2_mux|Mux3~4_combout ) # ((!\my_slc|state_controller|Selector23~0_combout  & \my_slc|IRReg|Data_Out [4]))

	.dataa(\my_slc|state_controller|Selector23~0_combout ),
	.datab(\my_slc|IRReg|Data_Out [4]),
	.datac(gnd),
	.datad(\my_slc|sr2_mux|Mux3~4_combout ),
	.cin(gnd),
	.combout(\my_slc|sr2_mux|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|sr2_mux|Mux3~5 .lut_mask = 16'hFF44;
defparam \my_slc|sr2_mux|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N24
cycloneive_lcell_comb \my_slc|alu_unit|Add0~24 (
// Equation(s):
// \my_slc|alu_unit|Add0~24_combout  = ((\my_slc|reg_file|Mux3~4_combout  $ (\my_slc|sr2_mux|Mux3~5_combout  $ (!\my_slc|alu_unit|Add0~23 )))) # (GND)
// \my_slc|alu_unit|Add0~25  = CARRY((\my_slc|reg_file|Mux3~4_combout  & ((\my_slc|sr2_mux|Mux3~5_combout ) # (!\my_slc|alu_unit|Add0~23 ))) # (!\my_slc|reg_file|Mux3~4_combout  & (\my_slc|sr2_mux|Mux3~5_combout  & !\my_slc|alu_unit|Add0~23 )))

	.dataa(\my_slc|reg_file|Mux3~4_combout ),
	.datab(\my_slc|sr2_mux|Mux3~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu_unit|Add0~23 ),
	.combout(\my_slc|alu_unit|Add0~24_combout ),
	.cout(\my_slc|alu_unit|Add0~25 ));
// synopsys translate_off
defparam \my_slc|alu_unit|Add0~24 .lut_mask = 16'h698E;
defparam \my_slc|alu_unit|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N26
cycloneive_lcell_comb \my_slc|alu_unit|Add0~26 (
// Equation(s):
// \my_slc|alu_unit|Add0~26_combout  = (\my_slc|sr2_mux|Mux2~5_combout  & ((\my_slc|reg_file|Mux2~4_combout  & (\my_slc|alu_unit|Add0~25  & VCC)) # (!\my_slc|reg_file|Mux2~4_combout  & (!\my_slc|alu_unit|Add0~25 )))) # (!\my_slc|sr2_mux|Mux2~5_combout  & 
// ((\my_slc|reg_file|Mux2~4_combout  & (!\my_slc|alu_unit|Add0~25 )) # (!\my_slc|reg_file|Mux2~4_combout  & ((\my_slc|alu_unit|Add0~25 ) # (GND)))))
// \my_slc|alu_unit|Add0~27  = CARRY((\my_slc|sr2_mux|Mux2~5_combout  & (!\my_slc|reg_file|Mux2~4_combout  & !\my_slc|alu_unit|Add0~25 )) # (!\my_slc|sr2_mux|Mux2~5_combout  & ((!\my_slc|alu_unit|Add0~25 ) # (!\my_slc|reg_file|Mux2~4_combout ))))

	.dataa(\my_slc|sr2_mux|Mux2~5_combout ),
	.datab(\my_slc|reg_file|Mux2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu_unit|Add0~25 ),
	.combout(\my_slc|alu_unit|Add0~26_combout ),
	.cout(\my_slc|alu_unit|Add0~27 ));
// synopsys translate_off
defparam \my_slc|alu_unit|Add0~26 .lut_mask = 16'h9617;
defparam \my_slc|alu_unit|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N28
cycloneive_lcell_comb \my_slc|alu_unit|Add0~28 (
// Equation(s):
// \my_slc|alu_unit|Add0~28_combout  = ((\my_slc|reg_file|Mux1~4_combout  $ (\my_slc|sr2_mux|Mux1~5_combout  $ (!\my_slc|alu_unit|Add0~27 )))) # (GND)
// \my_slc|alu_unit|Add0~29  = CARRY((\my_slc|reg_file|Mux1~4_combout  & ((\my_slc|sr2_mux|Mux1~5_combout ) # (!\my_slc|alu_unit|Add0~27 ))) # (!\my_slc|reg_file|Mux1~4_combout  & (\my_slc|sr2_mux|Mux1~5_combout  & !\my_slc|alu_unit|Add0~27 )))

	.dataa(\my_slc|reg_file|Mux1~4_combout ),
	.datab(\my_slc|sr2_mux|Mux1~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu_unit|Add0~27 ),
	.combout(\my_slc|alu_unit|Add0~28_combout ),
	.cout(\my_slc|alu_unit|Add0~29 ));
// synopsys translate_off
defparam \my_slc|alu_unit|Add0~28 .lut_mask = 16'h698E;
defparam \my_slc|alu_unit|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N30
cycloneive_lcell_comb \my_slc|alu_unit|Add0~30 (
// Equation(s):
// \my_slc|alu_unit|Add0~30_combout  = \my_slc|sr2_mux|Mux0~5_combout  $ (\my_slc|alu_unit|Add0~29  $ (\my_slc|reg_file|Mux0~4_combout ))

	.dataa(\my_slc|sr2_mux|Mux0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|reg_file|Mux0~4_combout ),
	.cin(\my_slc|alu_unit|Add0~29 ),
	.combout(\my_slc|alu_unit|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|alu_unit|Add0~30 .lut_mask = 16'hA55A;
defparam \my_slc|alu_unit|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N4
cycloneive_lcell_comb \my_slc|d0|Mux0~1 (
// Equation(s):
// \my_slc|d0|Mux0~1_combout  = (\my_slc|d0|Mux0~0_combout ) # ((\my_slc|d0|Mux15~5_combout  & \my_slc|alu_unit|Add0~30_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|Mux15~5_combout ),
	.datac(\my_slc|d0|Mux0~0_combout ),
	.datad(\my_slc|alu_unit|Add0~30_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux0~1 .lut_mask = 16'hFCF0;
defparam \my_slc|d0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \S[15]~input (
	.i(S[15]),
	.ibar(gnd),
	.o(\S[15]~input_o ));
// synopsys translate_off
defparam \S[15]~input .bus_hold = "false";
defparam \S[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \Data[15]~input (
	.i(Data[15]),
	.ibar(gnd),
	.o(\Data[15]~input_o ));
// synopsys translate_off
defparam \Data[15]~input .bus_hold = "false";
defparam \Data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y15_N31
dffeas \my_slc|tr0|Data_read_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[15] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N30
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~35 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~35_combout  = (\my_slc|MDRReg|Data_Out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[15]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [15])))))

	.dataa(\my_slc|MDRReg|Data_Out~38_combout ),
	.datab(\S[15]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [15]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~35 .lut_mask = 16'h88A0;
defparam \my_slc|MDRReg|Data_Out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N18
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~36 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~36_combout  = (\my_slc|MDRReg|Data_Out~35_combout ) # ((!\my_slc|state_controller|WideOr22~0_combout  & (!\my_slc|d0|Mux0~3_combout  & \Reset~input_o )))

	.dataa(\my_slc|MDRReg|Data_Out~35_combout ),
	.datab(\my_slc|state_controller|WideOr22~0_combout ),
	.datac(\my_slc|d0|Mux0~3_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~36 .lut_mask = 16'hABAA;
defparam \my_slc|MDRReg|Data_Out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y15_N19
dffeas \my_slc|MDRReg|Data_Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRReg|Data_Out~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRReg|Data_Out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRReg|Data_Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out[15] .is_wysiwyg = "true";
defparam \my_slc|MDRReg|Data_Out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N10
cycloneive_lcell_comb \my_slc|d0|Mux0~2 (
// Equation(s):
// \my_slc|d0|Mux0~2_combout  = (\my_slc|d0|Mux8~2_combout  & (((\my_slc|d0|Mux8~4_combout )) # (!\my_slc|MDRReg|Data_Out [15]))) # (!\my_slc|d0|Mux8~2_combout  & (((!\my_slc|d0|Mux8~4_combout  & !\my_slc|A1A2OUT[15]~30_combout ))))

	.dataa(\my_slc|MDRReg|Data_Out [15]),
	.datab(\my_slc|d0|Mux8~2_combout ),
	.datac(\my_slc|d0|Mux8~4_combout ),
	.datad(\my_slc|A1A2OUT[15]~30_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux0~2 .lut_mask = 16'hC4C7;
defparam \my_slc|d0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N0
cycloneive_lcell_comb \my_slc|d0|Mux0~3 (
// Equation(s):
// \my_slc|d0|Mux0~3_combout  = (\my_slc|d0|Mux8~4_combout  & ((\my_slc|d0|Mux0~2_combout  & (!\my_slc|PCReg|Data_Out [15])) # (!\my_slc|d0|Mux0~2_combout  & ((!\my_slc|d0|Mux0~1_combout ))))) # (!\my_slc|d0|Mux8~4_combout  & (((\my_slc|d0|Mux0~2_combout 
// ))))

	.dataa(\my_slc|PCReg|Data_Out [15]),
	.datab(\my_slc|d0|Mux8~4_combout ),
	.datac(\my_slc|d0|Mux0~1_combout ),
	.datad(\my_slc|d0|Mux0~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux0~3 .lut_mask = 16'h770C;
defparam \my_slc|d0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N26
cycloneive_lcell_comb \my_slc|MARReg|Data_Out~4 (
// Equation(s):
// \my_slc|MARReg|Data_Out~4_combout  = (\Reset~input_o  & !\my_slc|d0|Mux0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|Mux0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|MARReg|Data_Out~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out~4 .lut_mask = 16'h00F0;
defparam \my_slc|MARReg|Data_Out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y14_N25
dffeas \my_slc|IRReg|Data_Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARReg|Data_Out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRReg|Data_Out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRReg|Data_Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out[15] .is_wysiwyg = "true";
defparam \my_slc|IRReg|Data_Out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N0
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~3 (
// Equation(s):
// \my_slc|state_controller|Decoder0~3_combout  = (\my_slc|IRReg|Data_Out [12] & (!\my_slc|IRReg|Data_Out [13] & (!\my_slc|IRReg|Data_Out [14] & !\my_slc|IRReg|Data_Out [15])))

	.dataa(\my_slc|IRReg|Data_Out [12]),
	.datab(\my_slc|IRReg|Data_Out [13]),
	.datac(\my_slc|IRReg|Data_Out [14]),
	.datad(\my_slc|IRReg|Data_Out [15]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~3 .lut_mask = 16'h0002;
defparam \my_slc|state_controller|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N14
cycloneive_lcell_comb \my_slc|state_controller|State~44 (
// Equation(s):
// \my_slc|state_controller|State~44_combout  = (\my_slc|state_controller|State.S_32~q  & (\my_slc|state_controller|Decoder0~3_combout  & \Reset~input_o ))

	.dataa(\my_slc|state_controller|State.S_32~q ),
	.datab(\my_slc|state_controller|Decoder0~3_combout ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~44 .lut_mask = 16'h8800;
defparam \my_slc|state_controller|State~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N15
dffeas \my_slc|state_controller|State.S_01 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|state_controller|State~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_01 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N6
cycloneive_lcell_comb \my_slc|state_controller|WideOr27~0 (
// Equation(s):
// \my_slc|state_controller|WideOr27~0_combout  = (!\my_slc|state_controller|State.S_01~q  & (!\my_slc|state_controller|State.S_05~q  & !\my_slc|state_controller|State.S_09~q ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_01~q ),
	.datac(\my_slc|state_controller|State.S_05~q ),
	.datad(\my_slc|state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr27~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr27~0 .lut_mask = 16'h0003;
defparam \my_slc|state_controller|WideOr27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N8
cycloneive_lcell_comb \my_slc|d0|Mux8~3 (
// Equation(s):
// \my_slc|d0|Mux8~3_combout  = (!\my_slc|state_controller|State.S_35~q  & (!\my_slc|state_controller|State.S_27~q  & ((\my_slc|state_controller|State.S_23~q ) # (!\my_slc|state_controller|WideOr27~0_combout ))))

	.dataa(\my_slc|state_controller|State.S_35~q ),
	.datab(\my_slc|state_controller|State.S_27~q ),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(\my_slc|state_controller|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux8~3 .lut_mask = 16'h1011;
defparam \my_slc|d0|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N10
cycloneive_lcell_comb \my_slc|d0|Mux8~4 (
// Equation(s):
// \my_slc|d0|Mux8~4_combout  = (\my_slc|state_controller|State.S_4~q ) # ((\my_slc|d0|Mux8~3_combout ) # (\my_slc|state_controller|State.S_18~q ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_4~q ),
	.datac(\my_slc|d0|Mux8~3_combout ),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux8~4 .lut_mask = 16'hFFFC;
defparam \my_slc|d0|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N14
cycloneive_lcell_comb \my_slc|d0|Mux10~1 (
// Equation(s):
// \my_slc|d0|Mux10~1_combout  = (\my_slc|state_controller|ALUK [1]) # ((\my_slc|sr2_mux|Mux10~4_combout ) # ((\my_slc|IRReg|Data_Out [4] & !\my_slc|state_controller|Selector23~0_combout )))

	.dataa(\my_slc|IRReg|Data_Out [4]),
	.datab(\my_slc|state_controller|Selector23~0_combout ),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|sr2_mux|Mux10~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux10~1 .lut_mask = 16'hFFF2;
defparam \my_slc|d0|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N0
cycloneive_lcell_comb \my_slc|d0|Mux10~0 (
// Equation(s):
// \my_slc|d0|Mux10~0_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|reg_file|Mux10~4_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|alu_unit|Add0~10_combout )))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|reg_file|Mux10~4_combout ),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|alu_unit|Add0~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux10~0 .lut_mask = 16'h1510;
defparam \my_slc|d0|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N8
cycloneive_lcell_comb \my_slc|d0|Mux10~2 (
// Equation(s):
// \my_slc|d0|Mux10~2_combout  = (\my_slc|d0|Mux10~0_combout ) # ((\my_slc|state_controller|ALUK [0] & (\my_slc|reg_file|Mux10~4_combout  & \my_slc|d0|Mux10~1_combout )))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|reg_file|Mux10~4_combout ),
	.datac(\my_slc|d0|Mux10~1_combout ),
	.datad(\my_slc|d0|Mux10~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux10~2 .lut_mask = 16'hFF80;
defparam \my_slc|d0|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \Data[5]~input (
	.i(Data[5]),
	.ibar(gnd),
	.o(\Data[5]~input_o ));
// synopsys translate_off
defparam \Data[5]~input .bus_hold = "false";
defparam \Data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y11_N5
dffeas \my_slc|tr0|Data_read_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[5] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N4
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~15 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~15_combout  = (\my_slc|MDRReg|Data_Out~37_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[5]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [5])))))

	.dataa(\S[5]~input_o ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [5]),
	.datad(\my_slc|MDRReg|Data_Out~37_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~15 .lut_mask = 16'hB800;
defparam \my_slc|MDRReg|Data_Out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N4
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~16 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~16_combout  = (\Reset~input_o  & ((\my_slc|MDRReg|Data_Out~15_combout ) # ((!\my_slc|state_controller|WideOr22~0_combout  & \my_slc|d0|Mux10~4_combout ))))

	.dataa(\my_slc|state_controller|WideOr22~0_combout ),
	.datab(\my_slc|MDRReg|Data_Out~15_combout ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|Mux10~4_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~16 .lut_mask = 16'hD0C0;
defparam \my_slc|MDRReg|Data_Out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y14_N5
dffeas \my_slc|MDRReg|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRReg|Data_Out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRReg|Data_Out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRReg|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out[5] .is_wysiwyg = "true";
defparam \my_slc|MDRReg|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N16
cycloneive_lcell_comb \my_slc|d0|Mux10~3 (
// Equation(s):
// \my_slc|d0|Mux10~3_combout  = (\my_slc|d0|Mux8~4_combout  & (\my_slc|d0|Mux8~2_combout )) # (!\my_slc|d0|Mux8~4_combout  & ((\my_slc|d0|Mux8~2_combout  & (\my_slc|MDRReg|Data_Out [5])) # (!\my_slc|d0|Mux8~2_combout  & ((\my_slc|A1A2OUT[5]~10_combout )))))

	.dataa(\my_slc|d0|Mux8~4_combout ),
	.datab(\my_slc|d0|Mux8~2_combout ),
	.datac(\my_slc|MDRReg|Data_Out [5]),
	.datad(\my_slc|A1A2OUT[5]~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux10~3 .lut_mask = 16'hD9C8;
defparam \my_slc|d0|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y13_N22
cycloneive_lcell_comb \my_slc|d0|Mux10~4 (
// Equation(s):
// \my_slc|d0|Mux10~4_combout  = (\my_slc|d0|Mux8~4_combout  & ((\my_slc|d0|Mux10~3_combout  & (\my_slc|PCReg|Data_Out [5])) # (!\my_slc|d0|Mux10~3_combout  & ((\my_slc|d0|Mux10~2_combout ))))) # (!\my_slc|d0|Mux8~4_combout  & (((\my_slc|d0|Mux10~3_combout 
// ))))

	.dataa(\my_slc|d0|Mux8~4_combout ),
	.datab(\my_slc|PCReg|Data_Out [5]),
	.datac(\my_slc|d0|Mux10~2_combout ),
	.datad(\my_slc|d0|Mux10~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux10~4 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y11_N6
cycloneive_lcell_comb \my_slc|IRReg|Data_Out~6 (
// Equation(s):
// \my_slc|IRReg|Data_Out~6_combout  = (\Reset~input_o  & \my_slc|d0|Mux10~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|Mux10~4_combout ),
	.cin(gnd),
	.combout(\my_slc|IRReg|Data_Out~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out~6 .lut_mask = 16'hF000;
defparam \my_slc|IRReg|Data_Out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y11_N15
dffeas \my_slc|IRReg|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRReg|Data_Out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRReg|Data_Out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRReg|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out[5] .is_wysiwyg = "true";
defparam \my_slc|IRReg|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N6
cycloneive_lcell_comb \my_slc|addr2_mux|Mux9~0 (
// Equation(s):
// \my_slc|addr2_mux|Mux9~0_combout  = (\my_slc|IRReg|Data_Out [5] & (!\my_slc|addr2_mux|Mux6~0_combout  & (!\my_slc|state_controller|State.S_12~q  & !\my_slc|state_controller|State.S_22~q )))

	.dataa(\my_slc|IRReg|Data_Out [5]),
	.datab(\my_slc|addr2_mux|Mux6~0_combout ),
	.datac(\my_slc|state_controller|State.S_12~q ),
	.datad(\my_slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\my_slc|addr2_mux|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr2_mux|Mux9~0 .lut_mask = 16'h0002;
defparam \my_slc|addr2_mux|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N2
cycloneive_lcell_comb \my_slc|addr2_mux|Mux0~0 (
// Equation(s):
// \my_slc|addr2_mux|Mux0~0_combout  = (\my_slc|state_controller|State.S_22~q  & (\my_slc|IRReg|Data_Out [8])) # (!\my_slc|state_controller|State.S_22~q  & ((\my_slc|IRReg|Data_Out [10])))

	.dataa(gnd),
	.datab(\my_slc|IRReg|Data_Out [8]),
	.datac(\my_slc|IRReg|Data_Out [10]),
	.datad(\my_slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\my_slc|addr2_mux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr2_mux|Mux0~0 .lut_mask = 16'hCCF0;
defparam \my_slc|addr2_mux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N4
cycloneive_lcell_comb \my_slc|addr2_mux|Mux0~1 (
// Equation(s):
// \my_slc|addr2_mux|Mux0~1_combout  = (\my_slc|addr2_mux|Mux9~0_combout ) # ((\my_slc|addr2_mux|Mux6~0_combout  & \my_slc|addr2_mux|Mux0~0_combout ))

	.dataa(\my_slc|addr2_mux|Mux9~0_combout ),
	.datab(\my_slc|addr2_mux|Mux6~0_combout ),
	.datac(gnd),
	.datad(\my_slc|addr2_mux|Mux0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|addr2_mux|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|addr2_mux|Mux0~1 .lut_mask = 16'hEEAA;
defparam \my_slc|addr2_mux|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N16
cycloneive_lcell_comb \my_slc|PCReg|Data_Out~59 (
// Equation(s):
// \my_slc|PCReg|Data_Out~59_combout  = (\my_slc|PCReg|Data_Out[2]~18_combout  & ((\my_slc|d0|Mux2~3_combout ))) # (!\my_slc|PCReg|Data_Out[2]~18_combout  & (\my_slc|A1A2OUT[13]~26_combout ))

	.dataa(\my_slc|PCReg|Data_Out[2]~18_combout ),
	.datab(gnd),
	.datac(\my_slc|A1A2OUT[13]~26_combout ),
	.datad(\my_slc|d0|Mux2~3_combout ),
	.cin(gnd),
	.combout(\my_slc|PCReg|Data_Out~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out~59 .lut_mask = 16'hFA50;
defparam \my_slc|PCReg|Data_Out~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N27
dffeas \my_slc|PCReg|Data_Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|PCReg|Data_Out[13]~57_combout ),
	.asdata(\my_slc|PCReg|Data_Out~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(!\my_slc|state_controller|State.S_18~q ),
	.ena(\my_slc|PCReg|Data_Out[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCReg|Data_Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[13] .is_wysiwyg = "true";
defparam \my_slc|PCReg|Data_Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N30
cycloneive_lcell_comb \my_slc|PCReg|Data_Out~62 (
// Equation(s):
// \my_slc|PCReg|Data_Out~62_combout  = (\my_slc|PCReg|Data_Out[2]~18_combout  & ((\my_slc|d0|Mux1~3_combout ))) # (!\my_slc|PCReg|Data_Out[2]~18_combout  & (\my_slc|A1A2OUT[14]~28_combout ))

	.dataa(\my_slc|PCReg|Data_Out[2]~18_combout ),
	.datab(gnd),
	.datac(\my_slc|A1A2OUT[14]~28_combout ),
	.datad(\my_slc|d0|Mux1~3_combout ),
	.cin(gnd),
	.combout(\my_slc|PCReg|Data_Out~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out~62 .lut_mask = 16'hFA50;
defparam \my_slc|PCReg|Data_Out~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N29
dffeas \my_slc|PCReg|Data_Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|PCReg|Data_Out[14]~60_combout ),
	.asdata(\my_slc|PCReg|Data_Out~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(!\my_slc|state_controller|State.S_18~q ),
	.ena(\my_slc|PCReg|Data_Out[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCReg|Data_Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[14] .is_wysiwyg = "true";
defparam \my_slc|PCReg|Data_Out[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \S[14]~input (
	.i(S[14]),
	.ibar(gnd),
	.o(\S[14]~input_o ));
// synopsys translate_off
defparam \S[14]~input .bus_hold = "false";
defparam \S[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \Data[14]~input (
	.i(Data[14]),
	.ibar(gnd),
	.o(\Data[14]~input_o ));
// synopsys translate_off
defparam \Data[14]~input .bus_hold = "false";
defparam \Data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y15_N29
dffeas \my_slc|tr0|Data_read_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[14] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N28
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~33 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~33_combout  = (\my_slc|MDRReg|Data_Out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[14]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [14])))))

	.dataa(\my_slc|MDRReg|Data_Out~38_combout ),
	.datab(\S[14]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [14]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~33 .lut_mask = 16'h88A0;
defparam \my_slc|MDRReg|Data_Out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N16
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~34 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~34_combout  = (\my_slc|MDRReg|Data_Out~33_combout ) # ((\Reset~input_o  & (!\my_slc|state_controller|WideOr22~0_combout  & \my_slc|d0|Mux1~3_combout )))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|MDRReg|Data_Out~33_combout ),
	.datac(\my_slc|state_controller|WideOr22~0_combout ),
	.datad(\my_slc|d0|Mux1~3_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~34 .lut_mask = 16'hCECC;
defparam \my_slc|MDRReg|Data_Out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y15_N17
dffeas \my_slc|MDRReg|Data_Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRReg|Data_Out~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRReg|Data_Out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRReg|Data_Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out[14] .is_wysiwyg = "true";
defparam \my_slc|MDRReg|Data_Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N4
cycloneive_lcell_comb \my_slc|d0|Mux1~0 (
// Equation(s):
// \my_slc|d0|Mux1~0_combout  = (\my_slc|reg_file|Mux1~4_combout  & (\my_slc|state_controller|ALUK [0] & ((\my_slc|sr2_mux|Mux1~5_combout ) # (\my_slc|state_controller|ALUK [1])))) # (!\my_slc|reg_file|Mux1~4_combout  & (((!\my_slc|state_controller|ALUK [0] 
// & \my_slc|state_controller|ALUK [1]))))

	.dataa(\my_slc|sr2_mux|Mux1~5_combout ),
	.datab(\my_slc|reg_file|Mux1~4_combout ),
	.datac(\my_slc|state_controller|ALUK [0]),
	.datad(\my_slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\my_slc|d0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux1~0 .lut_mask = 16'hC380;
defparam \my_slc|d0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N10
cycloneive_lcell_comb \my_slc|d0|Mux1~1 (
// Equation(s):
// \my_slc|d0|Mux1~1_combout  = (\my_slc|d0|Mux1~0_combout ) # ((\my_slc|d0|Mux15~5_combout  & \my_slc|alu_unit|Add0~28_combout ))

	.dataa(\my_slc|d0|Mux15~5_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|Mux1~0_combout ),
	.datad(\my_slc|alu_unit|Add0~28_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux1~1 .lut_mask = 16'hFAF0;
defparam \my_slc|d0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N2
cycloneive_lcell_comb \my_slc|d0|Mux1~2 (
// Equation(s):
// \my_slc|d0|Mux1~2_combout  = (\my_slc|d0|Mux8~4_combout  & ((\my_slc|d0|Mux8~2_combout ) # ((\my_slc|d0|Mux1~1_combout )))) # (!\my_slc|d0|Mux8~4_combout  & (!\my_slc|d0|Mux8~2_combout  & (\my_slc|A1A2OUT[14]~28_combout )))

	.dataa(\my_slc|d0|Mux8~4_combout ),
	.datab(\my_slc|d0|Mux8~2_combout ),
	.datac(\my_slc|A1A2OUT[14]~28_combout ),
	.datad(\my_slc|d0|Mux1~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux1~2 .lut_mask = 16'hBA98;
defparam \my_slc|d0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N28
cycloneive_lcell_comb \my_slc|d0|Mux1~3 (
// Equation(s):
// \my_slc|d0|Mux1~3_combout  = (\my_slc|d0|Mux8~2_combout  & ((\my_slc|d0|Mux1~2_combout  & (\my_slc|PCReg|Data_Out [14])) # (!\my_slc|d0|Mux1~2_combout  & ((\my_slc|MDRReg|Data_Out [14]))))) # (!\my_slc|d0|Mux8~2_combout  & (((\my_slc|d0|Mux1~2_combout 
// ))))

	.dataa(\my_slc|PCReg|Data_Out [14]),
	.datab(\my_slc|d0|Mux8~2_combout ),
	.datac(\my_slc|MDRReg|Data_Out [14]),
	.datad(\my_slc|d0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux1~3 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N6
cycloneive_lcell_comb \my_slc|MARReg|Data_Out~3 (
// Equation(s):
// \my_slc|MARReg|Data_Out~3_combout  = (\Reset~input_o  & \my_slc|d0|Mux1~3_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux1~3_combout ),
	.cin(gnd),
	.combout(\my_slc|MARReg|Data_Out~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out~3 .lut_mask = 16'hAA00;
defparam \my_slc|MARReg|Data_Out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y14_N7
dffeas \my_slc|IRReg|Data_Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARReg|Data_Out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|IRReg|Data_Out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRReg|Data_Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out[14] .is_wysiwyg = "true";
defparam \my_slc|IRReg|Data_Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N16
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~1 (
// Equation(s):
// \my_slc|state_controller|Decoder0~1_combout  = (!\my_slc|IRReg|Data_Out [12] & (!\my_slc|IRReg|Data_Out [13] & (\my_slc|IRReg|Data_Out [14] & !\my_slc|IRReg|Data_Out [15])))

	.dataa(\my_slc|IRReg|Data_Out [12]),
	.datab(\my_slc|IRReg|Data_Out [13]),
	.datac(\my_slc|IRReg|Data_Out [14]),
	.datad(\my_slc|IRReg|Data_Out [15]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~1 .lut_mask = 16'h0010;
defparam \my_slc|state_controller|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N16
cycloneive_lcell_comb \my_slc|state_controller|State~42 (
// Equation(s):
// \my_slc|state_controller|State~42_combout  = (\my_slc|state_controller|Decoder0~1_combout  & (\my_slc|state_controller|State.S_32~q  & \Reset~input_o ))

	.dataa(\my_slc|state_controller|Decoder0~1_combout ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~42 .lut_mask = 16'h8800;
defparam \my_slc|state_controller|State~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y14_N17
dffeas \my_slc|state_controller|State.S_4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_4 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N22
cycloneive_lcell_comb \my_slc|d0|Mux8~2 (
// Equation(s):
// \my_slc|d0|Mux8~2_combout  = (\my_slc|state_controller|State.S_35~q ) # ((\my_slc|state_controller|State.S_4~q ) # ((\my_slc|state_controller|State.S_27~q ) # (\my_slc|state_controller|State.S_18~q )))

	.dataa(\my_slc|state_controller|State.S_35~q ),
	.datab(\my_slc|state_controller|State.S_4~q ),
	.datac(\my_slc|state_controller|State.S_27~q ),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux8~2 .lut_mask = 16'hFFFE;
defparam \my_slc|d0|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \S[13]~input (
	.i(S[13]),
	.ibar(gnd),
	.o(\S[13]~input_o ));
// synopsys translate_off
defparam \S[13]~input .bus_hold = "false";
defparam \S[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \Data[13]~input (
	.i(Data[13]),
	.ibar(gnd),
	.o(\Data[13]~input_o ));
// synopsys translate_off
defparam \Data[13]~input .bus_hold = "false";
defparam \Data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y15_N11
dffeas \my_slc|tr0|Data_read_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[13] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N10
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~31 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~31_combout  = (\my_slc|MDRReg|Data_Out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[13]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [13])))))

	.dataa(\my_slc|MDRReg|Data_Out~38_combout ),
	.datab(\S[13]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [13]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~31 .lut_mask = 16'h88A0;
defparam \my_slc|MDRReg|Data_Out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N14
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~32 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~32_combout  = (\my_slc|MDRReg|Data_Out~31_combout ) # ((!\my_slc|state_controller|WideOr22~0_combout  & (\Reset~input_o  & \my_slc|d0|Mux2~3_combout )))

	.dataa(\my_slc|MDRReg|Data_Out~31_combout ),
	.datab(\my_slc|state_controller|WideOr22~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|Mux2~3_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~32 .lut_mask = 16'hBAAA;
defparam \my_slc|MDRReg|Data_Out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y15_N15
dffeas \my_slc|MDRReg|Data_Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRReg|Data_Out~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRReg|Data_Out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRReg|Data_Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out[13] .is_wysiwyg = "true";
defparam \my_slc|MDRReg|Data_Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N24
cycloneive_lcell_comb \my_slc|d0|Mux2~2 (
// Equation(s):
// \my_slc|d0|Mux2~2_combout  = (\my_slc|d0|Mux8~4_combout  & (((\my_slc|PCReg|Data_Out [13]) # (!\my_slc|d0|Mux8~2_combout )))) # (!\my_slc|d0|Mux8~4_combout  & (\my_slc|MDRReg|Data_Out [13] & (\my_slc|d0|Mux8~2_combout )))

	.dataa(\my_slc|MDRReg|Data_Out [13]),
	.datab(\my_slc|d0|Mux8~4_combout ),
	.datac(\my_slc|d0|Mux8~2_combout ),
	.datad(\my_slc|PCReg|Data_Out [13]),
	.cin(gnd),
	.combout(\my_slc|d0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux2~2 .lut_mask = 16'hEC2C;
defparam \my_slc|d0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N14
cycloneive_lcell_comb \my_slc|d0|Mux2~0 (
// Equation(s):
// \my_slc|d0|Mux2~0_combout  = (\my_slc|reg_file|Mux2~4_combout  & (\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1]) # (\my_slc|sr2_mux|Mux2~5_combout )))) # (!\my_slc|reg_file|Mux2~4_combout  & (!\my_slc|state_controller|ALUK [0] & 
// (\my_slc|state_controller|ALUK [1])))

	.dataa(\my_slc|reg_file|Mux2~4_combout ),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|sr2_mux|Mux2~5_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux2~0 .lut_mask = 16'h9890;
defparam \my_slc|d0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N18
cycloneive_lcell_comb \my_slc|d0|Mux2~1 (
// Equation(s):
// \my_slc|d0|Mux2~1_combout  = (\my_slc|d0|Mux2~0_combout ) # ((\my_slc|d0|Mux15~5_combout  & \my_slc|alu_unit|Add0~26_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|Mux15~5_combout ),
	.datac(\my_slc|d0|Mux2~0_combout ),
	.datad(\my_slc|alu_unit|Add0~26_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux2~1 .lut_mask = 16'hFCF0;
defparam \my_slc|d0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N14
cycloneive_lcell_comb \my_slc|d0|Mux2~3 (
// Equation(s):
// \my_slc|d0|Mux2~3_combout  = (\my_slc|d0|Mux8~2_combout  & (\my_slc|d0|Mux2~2_combout )) # (!\my_slc|d0|Mux8~2_combout  & ((\my_slc|d0|Mux2~2_combout  & ((\my_slc|d0|Mux2~1_combout ))) # (!\my_slc|d0|Mux2~2_combout  & (\my_slc|A1A2OUT[13]~26_combout ))))

	.dataa(\my_slc|d0|Mux8~2_combout ),
	.datab(\my_slc|d0|Mux2~2_combout ),
	.datac(\my_slc|A1A2OUT[13]~26_combout ),
	.datad(\my_slc|d0|Mux2~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux2~3 .lut_mask = 16'hDC98;
defparam \my_slc|d0|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N4
cycloneive_lcell_comb \my_slc|MARReg|Data_Out~2 (
// Equation(s):
// \my_slc|MARReg|Data_Out~2_combout  = (\Reset~input_o  & \my_slc|d0|Mux2~3_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux2~3_combout ),
	.cin(gnd),
	.combout(\my_slc|MARReg|Data_Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out~2 .lut_mask = 16'hAA00;
defparam \my_slc|MARReg|Data_Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y14_N5
dffeas \my_slc|IRReg|Data_Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARReg|Data_Out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|IRReg|Data_Out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRReg|Data_Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out[13] .is_wysiwyg = "true";
defparam \my_slc|IRReg|Data_Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N28
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~5 (
// Equation(s):
// \my_slc|state_controller|Decoder0~5_combout  = (!\my_slc|IRReg|Data_Out [12] & (!\my_slc|IRReg|Data_Out [13] & (\my_slc|IRReg|Data_Out [14] & \my_slc|IRReg|Data_Out [15])))

	.dataa(\my_slc|IRReg|Data_Out [12]),
	.datab(\my_slc|IRReg|Data_Out [13]),
	.datac(\my_slc|IRReg|Data_Out [14]),
	.datad(\my_slc|IRReg|Data_Out [15]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~5 .lut_mask = 16'h1000;
defparam \my_slc|state_controller|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N16
cycloneive_lcell_comb \my_slc|state_controller|State~46 (
// Equation(s):
// \my_slc|state_controller|State~46_combout  = (\Reset~input_o  & (\my_slc|state_controller|State.S_32~q  & \my_slc|state_controller|Decoder0~5_combout ))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~46 .lut_mask = 16'h8800;
defparam \my_slc|state_controller|State~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N17
dffeas \my_slc|state_controller|State.S_12 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_12 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y10_N18
cycloneive_lcell_comb \my_slc|PCReg|Data_Out[2]~18 (
// Equation(s):
// \my_slc|PCReg|Data_Out[2]~18_combout  = (!\my_slc|state_controller|State.S_12~q  & (!\my_slc|state_controller|State.S_22~q  & !\my_slc|state_controller|State.S_21~q ))

	.dataa(\my_slc|state_controller|State.S_12~q ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\my_slc|PCReg|Data_Out[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[2]~18 .lut_mask = 16'h0005;
defparam \my_slc|PCReg|Data_Out[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N30
cycloneive_lcell_comb \my_slc|PCReg|Data_Out~19 (
// Equation(s):
// \my_slc|PCReg|Data_Out~19_combout  = (\my_slc|PCReg|Data_Out[2]~18_combout  & ((\my_slc|d0|Mux15~4_combout ))) # (!\my_slc|PCReg|Data_Out[2]~18_combout  & (\my_slc|A1A2OUT[0]~0_combout ))

	.dataa(gnd),
	.datab(\my_slc|PCReg|Data_Out[2]~18_combout ),
	.datac(\my_slc|A1A2OUT[0]~0_combout ),
	.datad(\my_slc|d0|Mux15~4_combout ),
	.cin(gnd),
	.combout(\my_slc|PCReg|Data_Out~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out~19 .lut_mask = 16'hFC30;
defparam \my_slc|PCReg|Data_Out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N1
dffeas \my_slc|PCReg|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|PCReg|Data_Out[0]~16_combout ),
	.asdata(\my_slc|PCReg|Data_Out~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(!\my_slc|state_controller|State.S_18~q ),
	.ena(\my_slc|PCReg|Data_Out[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCReg|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[0] .is_wysiwyg = "true";
defparam \my_slc|PCReg|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N2
cycloneive_lcell_comb \my_slc|PCReg|Data_Out[1]~21 (
// Equation(s):
// \my_slc|PCReg|Data_Out[1]~21_combout  = (\my_slc|PCReg|Data_Out [1] & (!\my_slc|PCReg|Data_Out[0]~17 )) # (!\my_slc|PCReg|Data_Out [1] & ((\my_slc|PCReg|Data_Out[0]~17 ) # (GND)))
// \my_slc|PCReg|Data_Out[1]~22  = CARRY((!\my_slc|PCReg|Data_Out[0]~17 ) # (!\my_slc|PCReg|Data_Out [1]))

	.dataa(gnd),
	.datab(\my_slc|PCReg|Data_Out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|PCReg|Data_Out[0]~17 ),
	.combout(\my_slc|PCReg|Data_Out[1]~21_combout ),
	.cout(\my_slc|PCReg|Data_Out[1]~22 ));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[1]~21 .lut_mask = 16'h3C3F;
defparam \my_slc|PCReg|Data_Out[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N28
cycloneive_lcell_comb \my_slc|PCReg|Data_Out~23 (
// Equation(s):
// \my_slc|PCReg|Data_Out~23_combout  = (\my_slc|PCReg|Data_Out[2]~18_combout  & ((\my_slc|d0|Mux14~4_combout ))) # (!\my_slc|PCReg|Data_Out[2]~18_combout  & (\my_slc|A1A2OUT[1]~2_combout ))

	.dataa(gnd),
	.datab(\my_slc|PCReg|Data_Out[2]~18_combout ),
	.datac(\my_slc|A1A2OUT[1]~2_combout ),
	.datad(\my_slc|d0|Mux14~4_combout ),
	.cin(gnd),
	.combout(\my_slc|PCReg|Data_Out~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out~23 .lut_mask = 16'hFC30;
defparam \my_slc|PCReg|Data_Out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N3
dffeas \my_slc|PCReg|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|PCReg|Data_Out[1]~21_combout ),
	.asdata(\my_slc|PCReg|Data_Out~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(!\my_slc|state_controller|State.S_18~q ),
	.ena(\my_slc|PCReg|Data_Out[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCReg|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[1] .is_wysiwyg = "true";
defparam \my_slc|PCReg|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N4
cycloneive_lcell_comb \my_slc|PCReg|Data_Out[2]~24 (
// Equation(s):
// \my_slc|PCReg|Data_Out[2]~24_combout  = (\my_slc|PCReg|Data_Out [2] & (\my_slc|PCReg|Data_Out[1]~22  $ (GND))) # (!\my_slc|PCReg|Data_Out [2] & (!\my_slc|PCReg|Data_Out[1]~22  & VCC))
// \my_slc|PCReg|Data_Out[2]~25  = CARRY((\my_slc|PCReg|Data_Out [2] & !\my_slc|PCReg|Data_Out[1]~22 ))

	.dataa(gnd),
	.datab(\my_slc|PCReg|Data_Out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|PCReg|Data_Out[1]~22 ),
	.combout(\my_slc|PCReg|Data_Out[2]~24_combout ),
	.cout(\my_slc|PCReg|Data_Out[2]~25 ));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[2]~24 .lut_mask = 16'hC30C;
defparam \my_slc|PCReg|Data_Out[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N22
cycloneive_lcell_comb \my_slc|PCReg|Data_Out~26 (
// Equation(s):
// \my_slc|PCReg|Data_Out~26_combout  = (\my_slc|PCReg|Data_Out[2]~18_combout  & ((\my_slc|d0|Mux13~10_combout ))) # (!\my_slc|PCReg|Data_Out[2]~18_combout  & (\my_slc|A1A2OUT[2]~4_combout ))

	.dataa(gnd),
	.datab(\my_slc|PCReg|Data_Out[2]~18_combout ),
	.datac(\my_slc|A1A2OUT[2]~4_combout ),
	.datad(\my_slc|d0|Mux13~10_combout ),
	.cin(gnd),
	.combout(\my_slc|PCReg|Data_Out~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out~26 .lut_mask = 16'hFC30;
defparam \my_slc|PCReg|Data_Out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N5
dffeas \my_slc|PCReg|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|PCReg|Data_Out[2]~24_combout ),
	.asdata(\my_slc|PCReg|Data_Out~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(!\my_slc|state_controller|State.S_18~q ),
	.ena(\my_slc|PCReg|Data_Out[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCReg|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[2] .is_wysiwyg = "true";
defparam \my_slc|PCReg|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N6
cycloneive_lcell_comb \my_slc|PCReg|Data_Out[3]~27 (
// Equation(s):
// \my_slc|PCReg|Data_Out[3]~27_combout  = (\my_slc|PCReg|Data_Out [3] & (!\my_slc|PCReg|Data_Out[2]~25 )) # (!\my_slc|PCReg|Data_Out [3] & ((\my_slc|PCReg|Data_Out[2]~25 ) # (GND)))
// \my_slc|PCReg|Data_Out[3]~28  = CARRY((!\my_slc|PCReg|Data_Out[2]~25 ) # (!\my_slc|PCReg|Data_Out [3]))

	.dataa(\my_slc|PCReg|Data_Out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|PCReg|Data_Out[2]~25 ),
	.combout(\my_slc|PCReg|Data_Out[3]~27_combout ),
	.cout(\my_slc|PCReg|Data_Out[3]~28 ));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[3]~27 .lut_mask = 16'h5A5F;
defparam \my_slc|PCReg|Data_Out[3]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N24
cycloneive_lcell_comb \my_slc|PCReg|Data_Out~29 (
// Equation(s):
// \my_slc|PCReg|Data_Out~29_combout  = (\my_slc|PCReg|Data_Out[2]~18_combout  & ((\my_slc|d0|Mux12~3_combout ))) # (!\my_slc|PCReg|Data_Out[2]~18_combout  & (\my_slc|A1A2OUT[3]~6_combout ))

	.dataa(gnd),
	.datab(\my_slc|PCReg|Data_Out[2]~18_combout ),
	.datac(\my_slc|A1A2OUT[3]~6_combout ),
	.datad(\my_slc|d0|Mux12~3_combout ),
	.cin(gnd),
	.combout(\my_slc|PCReg|Data_Out~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out~29 .lut_mask = 16'hFC30;
defparam \my_slc|PCReg|Data_Out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N7
dffeas \my_slc|PCReg|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|PCReg|Data_Out[3]~27_combout ),
	.asdata(\my_slc|PCReg|Data_Out~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(!\my_slc|state_controller|State.S_18~q ),
	.ena(\my_slc|PCReg|Data_Out[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCReg|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[3] .is_wysiwyg = "true";
defparam \my_slc|PCReg|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N8
cycloneive_lcell_comb \my_slc|PCReg|Data_Out[4]~30 (
// Equation(s):
// \my_slc|PCReg|Data_Out[4]~30_combout  = (\my_slc|PCReg|Data_Out [4] & (\my_slc|PCReg|Data_Out[3]~28  $ (GND))) # (!\my_slc|PCReg|Data_Out [4] & (!\my_slc|PCReg|Data_Out[3]~28  & VCC))
// \my_slc|PCReg|Data_Out[4]~31  = CARRY((\my_slc|PCReg|Data_Out [4] & !\my_slc|PCReg|Data_Out[3]~28 ))

	.dataa(gnd),
	.datab(\my_slc|PCReg|Data_Out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|PCReg|Data_Out[3]~28 ),
	.combout(\my_slc|PCReg|Data_Out[4]~30_combout ),
	.cout(\my_slc|PCReg|Data_Out[4]~31 ));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[4]~30 .lut_mask = 16'hC30C;
defparam \my_slc|PCReg|Data_Out[4]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N6
cycloneive_lcell_comb \my_slc|PCReg|Data_Out~32 (
// Equation(s):
// \my_slc|PCReg|Data_Out~32_combout  = (\my_slc|PCReg|Data_Out[2]~18_combout  & ((\my_slc|d0|Mux11~4_combout ))) # (!\my_slc|PCReg|Data_Out[2]~18_combout  & (\my_slc|A1A2OUT[4]~8_combout ))

	.dataa(\my_slc|A1A2OUT[4]~8_combout ),
	.datab(\my_slc|PCReg|Data_Out[2]~18_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux11~4_combout ),
	.cin(gnd),
	.combout(\my_slc|PCReg|Data_Out~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out~32 .lut_mask = 16'hEE22;
defparam \my_slc|PCReg|Data_Out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N9
dffeas \my_slc|PCReg|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|PCReg|Data_Out[4]~30_combout ),
	.asdata(\my_slc|PCReg|Data_Out~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(!\my_slc|state_controller|State.S_18~q ),
	.ena(\my_slc|PCReg|Data_Out[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCReg|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[4] .is_wysiwyg = "true";
defparam \my_slc|PCReg|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N10
cycloneive_lcell_comb \my_slc|PCReg|Data_Out[5]~33 (
// Equation(s):
// \my_slc|PCReg|Data_Out[5]~33_combout  = (\my_slc|PCReg|Data_Out [5] & (!\my_slc|PCReg|Data_Out[4]~31 )) # (!\my_slc|PCReg|Data_Out [5] & ((\my_slc|PCReg|Data_Out[4]~31 ) # (GND)))
// \my_slc|PCReg|Data_Out[5]~34  = CARRY((!\my_slc|PCReg|Data_Out[4]~31 ) # (!\my_slc|PCReg|Data_Out [5]))

	.dataa(\my_slc|PCReg|Data_Out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|PCReg|Data_Out[4]~31 ),
	.combout(\my_slc|PCReg|Data_Out[5]~33_combout ),
	.cout(\my_slc|PCReg|Data_Out[5]~34 ));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[5]~33 .lut_mask = 16'h5A5F;
defparam \my_slc|PCReg|Data_Out[5]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y13_N6
cycloneive_lcell_comb \my_slc|PCReg|Data_Out~35 (
// Equation(s):
// \my_slc|PCReg|Data_Out~35_combout  = (\my_slc|PCReg|Data_Out[2]~18_combout  & ((\my_slc|d0|Mux10~4_combout ))) # (!\my_slc|PCReg|Data_Out[2]~18_combout  & (\my_slc|A1A2OUT[5]~10_combout ))

	.dataa(\my_slc|PCReg|Data_Out[2]~18_combout ),
	.datab(gnd),
	.datac(\my_slc|A1A2OUT[5]~10_combout ),
	.datad(\my_slc|d0|Mux10~4_combout ),
	.cin(gnd),
	.combout(\my_slc|PCReg|Data_Out~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out~35 .lut_mask = 16'hFA50;
defparam \my_slc|PCReg|Data_Out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N11
dffeas \my_slc|PCReg|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|PCReg|Data_Out[5]~33_combout ),
	.asdata(\my_slc|PCReg|Data_Out~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(!\my_slc|state_controller|State.S_18~q ),
	.ena(\my_slc|PCReg|Data_Out[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCReg|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[5] .is_wysiwyg = "true";
defparam \my_slc|PCReg|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N12
cycloneive_lcell_comb \my_slc|PCReg|Data_Out[6]~36 (
// Equation(s):
// \my_slc|PCReg|Data_Out[6]~36_combout  = (\my_slc|PCReg|Data_Out [6] & (\my_slc|PCReg|Data_Out[5]~34  $ (GND))) # (!\my_slc|PCReg|Data_Out [6] & (!\my_slc|PCReg|Data_Out[5]~34  & VCC))
// \my_slc|PCReg|Data_Out[6]~37  = CARRY((\my_slc|PCReg|Data_Out [6] & !\my_slc|PCReg|Data_Out[5]~34 ))

	.dataa(\my_slc|PCReg|Data_Out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|PCReg|Data_Out[5]~34 ),
	.combout(\my_slc|PCReg|Data_Out[6]~36_combout ),
	.cout(\my_slc|PCReg|Data_Out[6]~37 ));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[6]~36 .lut_mask = 16'hA50A;
defparam \my_slc|PCReg|Data_Out[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N22
cycloneive_lcell_comb \my_slc|PCReg|Data_Out~38 (
// Equation(s):
// \my_slc|PCReg|Data_Out~38_combout  = (\my_slc|PCReg|Data_Out[2]~18_combout  & ((\my_slc|d0|Mux9~4_combout ))) # (!\my_slc|PCReg|Data_Out[2]~18_combout  & (\my_slc|A1A2OUT[6]~12_combout ))

	.dataa(gnd),
	.datab(\my_slc|PCReg|Data_Out[2]~18_combout ),
	.datac(\my_slc|A1A2OUT[6]~12_combout ),
	.datad(\my_slc|d0|Mux9~4_combout ),
	.cin(gnd),
	.combout(\my_slc|PCReg|Data_Out~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out~38 .lut_mask = 16'hFC30;
defparam \my_slc|PCReg|Data_Out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N13
dffeas \my_slc|PCReg|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|PCReg|Data_Out[6]~36_combout ),
	.asdata(\my_slc|PCReg|Data_Out~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(!\my_slc|state_controller|State.S_18~q ),
	.ena(\my_slc|PCReg|Data_Out[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCReg|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[6] .is_wysiwyg = "true";
defparam \my_slc|PCReg|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N14
cycloneive_lcell_comb \my_slc|PCReg|Data_Out[7]~39 (
// Equation(s):
// \my_slc|PCReg|Data_Out[7]~39_combout  = (\my_slc|PCReg|Data_Out [7] & (!\my_slc|PCReg|Data_Out[6]~37 )) # (!\my_slc|PCReg|Data_Out [7] & ((\my_slc|PCReg|Data_Out[6]~37 ) # (GND)))
// \my_slc|PCReg|Data_Out[7]~40  = CARRY((!\my_slc|PCReg|Data_Out[6]~37 ) # (!\my_slc|PCReg|Data_Out [7]))

	.dataa(gnd),
	.datab(\my_slc|PCReg|Data_Out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|PCReg|Data_Out[6]~37 ),
	.combout(\my_slc|PCReg|Data_Out[7]~39_combout ),
	.cout(\my_slc|PCReg|Data_Out[7]~40 ));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[7]~39 .lut_mask = 16'h3C3F;
defparam \my_slc|PCReg|Data_Out[7]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N0
cycloneive_lcell_comb \my_slc|PCReg|Data_Out~41 (
// Equation(s):
// \my_slc|PCReg|Data_Out~41_combout  = (\my_slc|PCReg|Data_Out[2]~18_combout  & ((\my_slc|d0|Mux8~8_combout ))) # (!\my_slc|PCReg|Data_Out[2]~18_combout  & (\my_slc|A1A2OUT[7]~14_combout ))

	.dataa(\my_slc|A1A2OUT[7]~14_combout ),
	.datab(\my_slc|PCReg|Data_Out[2]~18_combout ),
	.datac(\my_slc|d0|Mux8~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|PCReg|Data_Out~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out~41 .lut_mask = 16'hE2E2;
defparam \my_slc|PCReg|Data_Out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N15
dffeas \my_slc|PCReg|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|PCReg|Data_Out[7]~39_combout ),
	.asdata(\my_slc|PCReg|Data_Out~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(!\my_slc|state_controller|State.S_18~q ),
	.ena(\my_slc|PCReg|Data_Out[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCReg|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[7] .is_wysiwyg = "true";
defparam \my_slc|PCReg|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N16
cycloneive_lcell_comb \my_slc|PCReg|Data_Out[8]~42 (
// Equation(s):
// \my_slc|PCReg|Data_Out[8]~42_combout  = (\my_slc|PCReg|Data_Out [8] & (\my_slc|PCReg|Data_Out[7]~40  $ (GND))) # (!\my_slc|PCReg|Data_Out [8] & (!\my_slc|PCReg|Data_Out[7]~40  & VCC))
// \my_slc|PCReg|Data_Out[8]~43  = CARRY((\my_slc|PCReg|Data_Out [8] & !\my_slc|PCReg|Data_Out[7]~40 ))

	.dataa(gnd),
	.datab(\my_slc|PCReg|Data_Out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|PCReg|Data_Out[7]~40 ),
	.combout(\my_slc|PCReg|Data_Out[8]~42_combout ),
	.cout(\my_slc|PCReg|Data_Out[8]~43 ));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[8]~42 .lut_mask = 16'hC30C;
defparam \my_slc|PCReg|Data_Out[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N22
cycloneive_lcell_comb \my_slc|PCReg|Data_Out~44 (
// Equation(s):
// \my_slc|PCReg|Data_Out~44_combout  = (\my_slc|PCReg|Data_Out[2]~18_combout  & ((\my_slc|d0|Mux7~4_combout ))) # (!\my_slc|PCReg|Data_Out[2]~18_combout  & (\my_slc|A1A2OUT[8]~16_combout ))

	.dataa(\my_slc|A1A2OUT[8]~16_combout ),
	.datab(\my_slc|PCReg|Data_Out[2]~18_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux7~4_combout ),
	.cin(gnd),
	.combout(\my_slc|PCReg|Data_Out~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out~44 .lut_mask = 16'hEE22;
defparam \my_slc|PCReg|Data_Out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N17
dffeas \my_slc|PCReg|Data_Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|PCReg|Data_Out[8]~42_combout ),
	.asdata(\my_slc|PCReg|Data_Out~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(!\my_slc|state_controller|State.S_18~q ),
	.ena(\my_slc|PCReg|Data_Out[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCReg|Data_Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[8] .is_wysiwyg = "true";
defparam \my_slc|PCReg|Data_Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N18
cycloneive_lcell_comb \my_slc|PCReg|Data_Out[9]~45 (
// Equation(s):
// \my_slc|PCReg|Data_Out[9]~45_combout  = (\my_slc|PCReg|Data_Out [9] & (!\my_slc|PCReg|Data_Out[8]~43 )) # (!\my_slc|PCReg|Data_Out [9] & ((\my_slc|PCReg|Data_Out[8]~43 ) # (GND)))
// \my_slc|PCReg|Data_Out[9]~46  = CARRY((!\my_slc|PCReg|Data_Out[8]~43 ) # (!\my_slc|PCReg|Data_Out [9]))

	.dataa(gnd),
	.datab(\my_slc|PCReg|Data_Out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|PCReg|Data_Out[8]~43 ),
	.combout(\my_slc|PCReg|Data_Out[9]~45_combout ),
	.cout(\my_slc|PCReg|Data_Out[9]~46 ));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[9]~45 .lut_mask = 16'h3C3F;
defparam \my_slc|PCReg|Data_Out[9]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y10_N30
cycloneive_lcell_comb \my_slc|PCReg|Data_Out~47 (
// Equation(s):
// \my_slc|PCReg|Data_Out~47_combout  = (\my_slc|PCReg|Data_Out[2]~18_combout  & ((\my_slc|d0|Mux6~4_combout ))) # (!\my_slc|PCReg|Data_Out[2]~18_combout  & (\my_slc|A1A2OUT[9]~18_combout ))

	.dataa(\my_slc|PCReg|Data_Out[2]~18_combout ),
	.datab(gnd),
	.datac(\my_slc|A1A2OUT[9]~18_combout ),
	.datad(\my_slc|d0|Mux6~4_combout ),
	.cin(gnd),
	.combout(\my_slc|PCReg|Data_Out~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out~47 .lut_mask = 16'hFA50;
defparam \my_slc|PCReg|Data_Out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N19
dffeas \my_slc|PCReg|Data_Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|PCReg|Data_Out[9]~45_combout ),
	.asdata(\my_slc|PCReg|Data_Out~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(!\my_slc|state_controller|State.S_18~q ),
	.ena(\my_slc|PCReg|Data_Out[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCReg|Data_Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[9] .is_wysiwyg = "true";
defparam \my_slc|PCReg|Data_Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N20
cycloneive_lcell_comb \my_slc|PCReg|Data_Out[10]~48 (
// Equation(s):
// \my_slc|PCReg|Data_Out[10]~48_combout  = (\my_slc|PCReg|Data_Out [10] & (\my_slc|PCReg|Data_Out[9]~46  $ (GND))) # (!\my_slc|PCReg|Data_Out [10] & (!\my_slc|PCReg|Data_Out[9]~46  & VCC))
// \my_slc|PCReg|Data_Out[10]~49  = CARRY((\my_slc|PCReg|Data_Out [10] & !\my_slc|PCReg|Data_Out[9]~46 ))

	.dataa(gnd),
	.datab(\my_slc|PCReg|Data_Out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|PCReg|Data_Out[9]~46 ),
	.combout(\my_slc|PCReg|Data_Out[10]~48_combout ),
	.cout(\my_slc|PCReg|Data_Out[10]~49 ));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[10]~48 .lut_mask = 16'hC30C;
defparam \my_slc|PCReg|Data_Out[10]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N0
cycloneive_lcell_comb \my_slc|PCReg|Data_Out~50 (
// Equation(s):
// \my_slc|PCReg|Data_Out~50_combout  = (\my_slc|PCReg|Data_Out[2]~18_combout  & ((\my_slc|d0|Mux5~3_combout ))) # (!\my_slc|PCReg|Data_Out[2]~18_combout  & (\my_slc|A1A2OUT[10]~20_combout ))

	.dataa(\my_slc|A1A2OUT[10]~20_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|Mux5~3_combout ),
	.datad(\my_slc|PCReg|Data_Out[2]~18_combout ),
	.cin(gnd),
	.combout(\my_slc|PCReg|Data_Out~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out~50 .lut_mask = 16'hF0AA;
defparam \my_slc|PCReg|Data_Out~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N21
dffeas \my_slc|PCReg|Data_Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|PCReg|Data_Out[10]~48_combout ),
	.asdata(\my_slc|PCReg|Data_Out~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(!\my_slc|state_controller|State.S_18~q ),
	.ena(\my_slc|PCReg|Data_Out[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCReg|Data_Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[10] .is_wysiwyg = "true";
defparam \my_slc|PCReg|Data_Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N22
cycloneive_lcell_comb \my_slc|PCReg|Data_Out[11]~51 (
// Equation(s):
// \my_slc|PCReg|Data_Out[11]~51_combout  = (\my_slc|PCReg|Data_Out [11] & (!\my_slc|PCReg|Data_Out[10]~49 )) # (!\my_slc|PCReg|Data_Out [11] & ((\my_slc|PCReg|Data_Out[10]~49 ) # (GND)))
// \my_slc|PCReg|Data_Out[11]~52  = CARRY((!\my_slc|PCReg|Data_Out[10]~49 ) # (!\my_slc|PCReg|Data_Out [11]))

	.dataa(\my_slc|PCReg|Data_Out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|PCReg|Data_Out[10]~49 ),
	.combout(\my_slc|PCReg|Data_Out[11]~51_combout ),
	.cout(\my_slc|PCReg|Data_Out[11]~52 ));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[11]~51 .lut_mask = 16'h5A5F;
defparam \my_slc|PCReg|Data_Out[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y12_N2
cycloneive_lcell_comb \my_slc|PCReg|Data_Out~53 (
// Equation(s):
// \my_slc|PCReg|Data_Out~53_combout  = (\my_slc|PCReg|Data_Out[2]~18_combout  & ((\my_slc|d0|Mux4~5_combout ))) # (!\my_slc|PCReg|Data_Out[2]~18_combout  & (\my_slc|A1A2OUT[11]~22_combout ))

	.dataa(gnd),
	.datab(\my_slc|A1A2OUT[11]~22_combout ),
	.datac(\my_slc|PCReg|Data_Out[2]~18_combout ),
	.datad(\my_slc|d0|Mux4~5_combout ),
	.cin(gnd),
	.combout(\my_slc|PCReg|Data_Out~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out~53 .lut_mask = 16'hFC0C;
defparam \my_slc|PCReg|Data_Out~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N23
dffeas \my_slc|PCReg|Data_Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|PCReg|Data_Out[11]~51_combout ),
	.asdata(\my_slc|PCReg|Data_Out~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(!\my_slc|state_controller|State.S_18~q ),
	.ena(\my_slc|PCReg|Data_Out[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCReg|Data_Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[11] .is_wysiwyg = "true";
defparam \my_slc|PCReg|Data_Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N22
cycloneive_lcell_comb \my_slc|PCReg|Data_Out~56 (
// Equation(s):
// \my_slc|PCReg|Data_Out~56_combout  = (\my_slc|PCReg|Data_Out[2]~18_combout  & ((\my_slc|d0|Mux3~3_combout ))) # (!\my_slc|PCReg|Data_Out[2]~18_combout  & (\my_slc|A1A2OUT[12]~24_combout ))

	.dataa(\my_slc|PCReg|Data_Out[2]~18_combout ),
	.datab(\my_slc|A1A2OUT[12]~24_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\my_slc|PCReg|Data_Out~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out~56 .lut_mask = 16'hEE44;
defparam \my_slc|PCReg|Data_Out~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N25
dffeas \my_slc|PCReg|Data_Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|PCReg|Data_Out[12]~54_combout ),
	.asdata(\my_slc|PCReg|Data_Out~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(!\my_slc|state_controller|State.S_18~q ),
	.ena(\my_slc|PCReg|Data_Out[2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCReg|Data_Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCReg|Data_Out[12] .is_wysiwyg = "true";
defparam \my_slc|PCReg|Data_Out[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \S[12]~input (
	.i(S[12]),
	.ibar(gnd),
	.o(\S[12]~input_o ));
// synopsys translate_off
defparam \S[12]~input .bus_hold = "false";
defparam \S[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \Data[12]~input (
	.i(Data[12]),
	.ibar(gnd),
	.o(\Data[12]~input_o ));
// synopsys translate_off
defparam \Data[12]~input .bus_hold = "false";
defparam \Data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y15_N9
dffeas \my_slc|tr0|Data_read_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[12] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N8
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~29 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~29_combout  = (\my_slc|MDRReg|Data_Out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[12]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [12])))))

	.dataa(\my_slc|MDRReg|Data_Out~38_combout ),
	.datab(\S[12]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [12]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~29 .lut_mask = 16'h88A0;
defparam \my_slc|MDRReg|Data_Out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N24
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~30 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~30_combout  = (\my_slc|MDRReg|Data_Out~29_combout ) # ((\Reset~input_o  & (!\my_slc|state_controller|WideOr22~0_combout  & \my_slc|d0|Mux3~3_combout )))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|WideOr22~0_combout ),
	.datac(\my_slc|MDRReg|Data_Out~29_combout ),
	.datad(\my_slc|d0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~30 .lut_mask = 16'hF2F0;
defparam \my_slc|MDRReg|Data_Out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y15_N25
dffeas \my_slc|MDRReg|Data_Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRReg|Data_Out~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRReg|Data_Out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRReg|Data_Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out[12] .is_wysiwyg = "true";
defparam \my_slc|MDRReg|Data_Out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N8
cycloneive_lcell_comb \my_slc|d0|Mux3~0 (
// Equation(s):
// \my_slc|d0|Mux3~0_combout  = (\my_slc|state_controller|ALUK [0] & (\my_slc|reg_file|Mux3~4_combout  & ((\my_slc|state_controller|ALUK [1]) # (\my_slc|sr2_mux|Mux3~5_combout )))) # (!\my_slc|state_controller|ALUK [0] & (\my_slc|state_controller|ALUK [1] & 
// ((!\my_slc|reg_file|Mux3~4_combout ))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|sr2_mux|Mux3~5_combout ),
	.datad(\my_slc|reg_file|Mux3~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux3~0 .lut_mask = 16'hA844;
defparam \my_slc|d0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N26
cycloneive_lcell_comb \my_slc|d0|Mux3~1 (
// Equation(s):
// \my_slc|d0|Mux3~1_combout  = (\my_slc|d0|Mux3~0_combout ) # ((\my_slc|d0|Mux15~5_combout  & \my_slc|alu_unit|Add0~24_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|Mux15~5_combout ),
	.datac(\my_slc|d0|Mux3~0_combout ),
	.datad(\my_slc|alu_unit|Add0~24_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux3~1 .lut_mask = 16'hFCF0;
defparam \my_slc|d0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N2
cycloneive_lcell_comb \my_slc|d0|Mux3~2 (
// Equation(s):
// \my_slc|d0|Mux3~2_combout  = (\my_slc|d0|Mux8~2_combout  & (\my_slc|d0|Mux8~4_combout )) # (!\my_slc|d0|Mux8~2_combout  & ((\my_slc|d0|Mux8~4_combout  & (\my_slc|d0|Mux3~1_combout )) # (!\my_slc|d0|Mux8~4_combout  & ((\my_slc|A1A2OUT[12]~24_combout )))))

	.dataa(\my_slc|d0|Mux8~2_combout ),
	.datab(\my_slc|d0|Mux8~4_combout ),
	.datac(\my_slc|d0|Mux3~1_combout ),
	.datad(\my_slc|A1A2OUT[12]~24_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux3~2 .lut_mask = 16'hD9C8;
defparam \my_slc|d0|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N24
cycloneive_lcell_comb \my_slc|d0|Mux3~3 (
// Equation(s):
// \my_slc|d0|Mux3~3_combout  = (\my_slc|d0|Mux8~2_combout  & ((\my_slc|d0|Mux3~2_combout  & (\my_slc|PCReg|Data_Out [12])) # (!\my_slc|d0|Mux3~2_combout  & ((\my_slc|MDRReg|Data_Out [12]))))) # (!\my_slc|d0|Mux8~2_combout  & (((\my_slc|d0|Mux3~2_combout 
// ))))

	.dataa(\my_slc|PCReg|Data_Out [12]),
	.datab(\my_slc|MDRReg|Data_Out [12]),
	.datac(\my_slc|d0|Mux8~2_combout ),
	.datad(\my_slc|d0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux3~3 .lut_mask = 16'hAFC0;
defparam \my_slc|d0|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N2
cycloneive_lcell_comb \my_slc|MARReg|Data_Out~1 (
// Equation(s):
// \my_slc|MARReg|Data_Out~1_combout  = (\Reset~input_o  & \my_slc|d0|Mux3~3_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\my_slc|MARReg|Data_Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARReg|Data_Out~1 .lut_mask = 16'hAA00;
defparam \my_slc|MARReg|Data_Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y14_N3
dffeas \my_slc|IRReg|Data_Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARReg|Data_Out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|IRReg|Data_Out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRReg|Data_Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRReg|Data_Out[12] .is_wysiwyg = "true";
defparam \my_slc|IRReg|Data_Out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N12
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~7 (
// Equation(s):
// \my_slc|state_controller|Decoder0~7_combout  = (\my_slc|IRReg|Data_Out [12] & (\my_slc|IRReg|Data_Out [13] & (\my_slc|IRReg|Data_Out [14] & !\my_slc|IRReg|Data_Out [15])))

	.dataa(\my_slc|IRReg|Data_Out [12]),
	.datab(\my_slc|IRReg|Data_Out [13]),
	.datac(\my_slc|IRReg|Data_Out [14]),
	.datad(\my_slc|IRReg|Data_Out [15]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~7 .lut_mask = 16'h0080;
defparam \my_slc|state_controller|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N8
cycloneive_lcell_comb \my_slc|state_controller|State~48 (
// Equation(s):
// \my_slc|state_controller|State~48_combout  = (\Reset~input_o  & (\my_slc|state_controller|State.S_32~q  & \my_slc|state_controller|Decoder0~7_combout ))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~48 .lut_mask = 16'h8800;
defparam \my_slc|state_controller|State~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N9
dffeas \my_slc|state_controller|State.S_07 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_07~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_07 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_07 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N10
cycloneive_lcell_comb \my_slc|state_controller|State~49 (
// Equation(s):
// \my_slc|state_controller|State~49_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_07~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~49 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y14_N11
dffeas \my_slc|state_controller|State.S_23 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_23 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N0
cycloneive_lcell_comb \my_slc|state_controller|State~38 (
// Equation(s):
// \my_slc|state_controller|State~38_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_23~q )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~38 .lut_mask = 16'hA0A0;
defparam \my_slc|state_controller|State~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y15_N1
dffeas \my_slc|state_controller|State.S_16 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_16 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N6
cycloneive_lcell_comb \my_slc|state_controller|State~39 (
// Equation(s):
// \my_slc|state_controller|State~39_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_16~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_16~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~39 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y15_N7
dffeas \my_slc|state_controller|State.S_16_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_16_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_16_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_16_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N24
cycloneive_lcell_comb \my_slc|state_controller|WideOr0~0 (
// Equation(s):
// \my_slc|state_controller|WideOr0~0_combout  = (\my_slc|IRReg|Data_Out [14] & (((\my_slc|IRReg|Data_Out [15] & \my_slc|IRReg|Data_Out [13])))) # (!\my_slc|IRReg|Data_Out [14] & ((\my_slc|IRReg|Data_Out [13]) # ((!\my_slc|IRReg|Data_Out [12] & 
// \my_slc|IRReg|Data_Out [15]))))

	.dataa(\my_slc|IRReg|Data_Out [12]),
	.datab(\my_slc|IRReg|Data_Out [14]),
	.datac(\my_slc|IRReg|Data_Out [15]),
	.datad(\my_slc|IRReg|Data_Out [13]),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr0~0 .lut_mask = 16'hF310;
defparam \my_slc|state_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N2
cycloneive_lcell_comb \my_slc|state_controller|Selector2~0 (
// Equation(s):
// \my_slc|state_controller|Selector2~0_combout  = (\my_slc|state_controller|WideOr0~0_combout  & ((\my_slc|state_controller|State.S_32~q ) # ((\my_slc|state_controller|State.S_00~q  & !\my_slc|ben_reg|Data_Out [0])))) # 
// (!\my_slc|state_controller|WideOr0~0_combout  & (((\my_slc|state_controller|State.S_00~q  & !\my_slc|ben_reg|Data_Out [0]))))

	.dataa(\my_slc|state_controller|WideOr0~0_combout ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(\my_slc|state_controller|State.S_00~q ),
	.datad(\my_slc|ben_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~0 .lut_mask = 16'h88F8;
defparam \my_slc|state_controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N28
cycloneive_lcell_comb \my_slc|state_controller|Selector2~1 (
// Equation(s):
// \my_slc|state_controller|Selector2~1_combout  = ((\my_slc|state_controller|State.S_27~q ) # (\my_slc|state_controller|Selector2~0_combout )) # (!\my_slc|state_controller|WideOr27~0_combout )

	.dataa(gnd),
	.datab(\my_slc|state_controller|WideOr27~0_combout ),
	.datac(\my_slc|state_controller|State.S_27~q ),
	.datad(\my_slc|state_controller|Selector2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~1 .lut_mask = 16'hFFF3;
defparam \my_slc|state_controller|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N30
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~0 (
// Equation(s):
// \my_slc|state_controller|Decoder0~0_combout  = (\my_slc|IRReg|Data_Out [12] & (!\my_slc|IRReg|Data_Out [13] & (\my_slc|IRReg|Data_Out [14] & \my_slc|IRReg|Data_Out [15])))

	.dataa(\my_slc|IRReg|Data_Out [12]),
	.datab(\my_slc|IRReg|Data_Out [13]),
	.datac(\my_slc|IRReg|Data_Out [14]),
	.datad(\my_slc|IRReg|Data_Out [15]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~0 .lut_mask = 16'h2000;
defparam \my_slc|state_controller|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N12
cycloneive_lcell_comb \my_slc|state_controller|Selector0~0 (
// Equation(s):
// \my_slc|state_controller|Selector0~0_combout  = (\my_slc|state_controller|Decoder0~0_combout  & ((\my_slc|state_controller|State.S_32~q ) # ((\my_slc|state_controller|State.PauseIR1~q  & \Continue~input_o )))) # 
// (!\my_slc|state_controller|Decoder0~0_combout  & (((\my_slc|state_controller|State.PauseIR1~q  & \Continue~input_o ))))

	.dataa(\my_slc|state_controller|Decoder0~0_combout ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(\my_slc|state_controller|State.PauseIR1~q ),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector0~0 .lut_mask = 16'hF888;
defparam \my_slc|state_controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y14_N13
dffeas \my_slc|state_controller|State.PauseIR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.PauseIR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.PauseIR1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.PauseIR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N28
cycloneive_lcell_comb \my_slc|state_controller|State~54 (
// Equation(s):
// \my_slc|state_controller|State~54_combout  = (\Reset~input_o  & (!\Continue~input_o  & ((\my_slc|state_controller|State.PauseIR1~q ) # (\my_slc|state_controller|State.PauseIR2~q ))))

	.dataa(\my_slc|state_controller|State.PauseIR1~q ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|State.PauseIR2~q ),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~54 .lut_mask = 16'h00C8;
defparam \my_slc|state_controller|State~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y14_N29
dffeas \my_slc|state_controller|State.PauseIR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.PauseIR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.PauseIR2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.PauseIR2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N30
cycloneive_lcell_comb \my_slc|state_controller|State~55 (
// Equation(s):
// \my_slc|state_controller|State~55_combout  = (\Reset~input_o  & ((\my_slc|state_controller|State.Halted~q ) # (!\Run~input_o )))

	.dataa(\Run~input_o ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|State.Halted~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~55 .lut_mask = 16'hC4C4;
defparam \my_slc|state_controller|State~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y14_N31
dffeas \my_slc|state_controller|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.Halted .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.Halted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N24
cycloneive_lcell_comb \my_slc|state_controller|Selector2~2 (
// Equation(s):
// \my_slc|state_controller|Selector2~2_combout  = (\Run~input_o  & (\my_slc|state_controller|State.PauseIR2~q  & ((\Continue~input_o )))) # (!\Run~input_o  & (((\my_slc|state_controller|State.PauseIR2~q  & \Continue~input_o )) # 
// (!\my_slc|state_controller|State.Halted~q )))

	.dataa(\Run~input_o ),
	.datab(\my_slc|state_controller|State.PauseIR2~q ),
	.datac(\my_slc|state_controller|State.Halted~q ),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~2 .lut_mask = 16'hCD05;
defparam \my_slc|state_controller|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N0
cycloneive_lcell_comb \my_slc|state_controller|Selector2~3 (
// Equation(s):
// \my_slc|state_controller|Selector2~3_combout  = (\my_slc|state_controller|State.S_16_1~q ) # ((\my_slc|state_controller|Selector2~1_combout ) # ((\my_slc|state_controller|Selector2~2_combout ) # (!\my_slc|PCReg|Data_Out[2]~18_combout )))

	.dataa(\my_slc|state_controller|State.S_16_1~q ),
	.datab(\my_slc|state_controller|Selector2~1_combout ),
	.datac(\my_slc|PCReg|Data_Out[2]~18_combout ),
	.datad(\my_slc|state_controller|Selector2~2_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~3 .lut_mask = 16'hFFEF;
defparam \my_slc|state_controller|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y14_N1
dffeas \my_slc|state_controller|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_18 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N20
cycloneive_lcell_comb \my_slc|state_controller|State~36 (
// Equation(s):
// \my_slc|state_controller|State~36_combout  = (\my_slc|state_controller|State.S_18~q  & \Reset~input_o )

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~36 .lut_mask = 16'hA0A0;
defparam \my_slc|state_controller|State~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y14_N21
dffeas \my_slc|state_controller|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_33_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N8
cycloneive_lcell_comb \my_slc|state_controller|State~34 (
// Equation(s):
// \my_slc|state_controller|State~34_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_33_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_33_1~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~34 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y14_N9
dffeas \my_slc|state_controller|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_33_2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N12
cycloneive_lcell_comb \my_slc|state_controller|State~40 (
// Equation(s):
// \my_slc|state_controller|State~40_combout  = (\my_slc|state_controller|State.S_33_2~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_33_2~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~40 .lut_mask = 16'hCC00;
defparam \my_slc|state_controller|State~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y14_N13
dffeas \my_slc|state_controller|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_35 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N24
cycloneive_lcell_comb \my_slc|state_controller|State~52 (
// Equation(s):
// \my_slc|state_controller|State~52_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_35~q )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~52 .lut_mask = 16'hCC00;
defparam \my_slc|state_controller|State~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y14_N25
dffeas \my_slc|state_controller|State.S_32 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_32 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N18
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~6 (
// Equation(s):
// \my_slc|state_controller|Decoder0~6_combout  = (!\my_slc|IRReg|Data_Out [12] & (\my_slc|IRReg|Data_Out [13] & (\my_slc|IRReg|Data_Out [14] & !\my_slc|IRReg|Data_Out [15])))

	.dataa(\my_slc|IRReg|Data_Out [12]),
	.datab(\my_slc|IRReg|Data_Out [13]),
	.datac(\my_slc|IRReg|Data_Out [14]),
	.datad(\my_slc|IRReg|Data_Out [15]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~6 .lut_mask = 16'h0040;
defparam \my_slc|state_controller|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N26
cycloneive_lcell_comb \my_slc|state_controller|State~47 (
// Equation(s):
// \my_slc|state_controller|State~47_combout  = (\Reset~input_o  & (\my_slc|state_controller|State.S_32~q  & \my_slc|state_controller|Decoder0~6_combout ))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~47 .lut_mask = 16'h8800;
defparam \my_slc|state_controller|State~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N27
dffeas \my_slc|state_controller|State.S_6 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_6 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N22
cycloneive_lcell_comb \my_slc|state_controller|State~37 (
// Equation(s):
// \my_slc|state_controller|State~37_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_6~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_6~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~37 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y14_N23
dffeas \my_slc|state_controller|State.S_25 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_25 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N0
cycloneive_lcell_comb \my_slc|state_controller|WideOr22~0 (
// Equation(s):
// \my_slc|state_controller|WideOr22~0_combout  = (\my_slc|state_controller|State.S_25~q ) # ((\my_slc|state_controller|State.S_33_1~q ) # ((\my_slc|state_controller|State.S_33_2~q ) # (\my_slc|state_controller|State.S_25_1~q )))

	.dataa(\my_slc|state_controller|State.S_25~q ),
	.datab(\my_slc|state_controller|State.S_33_1~q ),
	.datac(\my_slc|state_controller|State.S_33_2~q ),
	.datad(\my_slc|state_controller|State.S_25_1~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr22~0 .lut_mask = 16'hFFFE;
defparam \my_slc|state_controller|WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \Data[0]~input (
	.i(Data[0]),
	.ibar(gnd),
	.o(\Data[0]~input_o ));
// synopsys translate_off
defparam \Data[0]~input .bus_hold = "false";
defparam \Data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y15_N5
dffeas \my_slc|tr0|Data_read_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[0] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N4
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~4 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~4_combout  = (\my_slc|MDRReg|Data_Out~37_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[0]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [0])))))

	.dataa(\S[0]~input_o ),
	.datab(\my_slc|MDRReg|Data_Out~37_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [0]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~4 .lut_mask = 16'h88C0;
defparam \my_slc|MDRReg|Data_Out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N0
cycloneive_lcell_comb \my_slc|MDRReg|Data_Out~5 (
// Equation(s):
// \my_slc|MDRReg|Data_Out~5_combout  = (\Reset~input_o  & ((\my_slc|MDRReg|Data_Out~4_combout ) # ((!\my_slc|state_controller|WideOr22~0_combout  & \my_slc|d0|Mux15~4_combout ))))

	.dataa(\my_slc|state_controller|WideOr22~0_combout ),
	.datab(\my_slc|MDRReg|Data_Out~4_combout ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|Mux15~4_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRReg|Data_Out~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out~5 .lut_mask = 16'hD0C0;
defparam \my_slc|MDRReg|Data_Out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y14_N1
dffeas \my_slc|MDRReg|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRReg|Data_Out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRReg|Data_Out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRReg|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRReg|Data_Out[0] .is_wysiwyg = "true";
defparam \my_slc|MDRReg|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N26
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[0]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[0]~feeder_combout  = \my_slc|MDRReg|Data_Out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|MDRReg|Data_Out [0]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[0]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y16_N27
dffeas \my_slc|tr0|Data_write_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[0] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N6
cycloneive_lcell_comb \my_slc|state_controller|Mem_WE~0 (
// Equation(s):
// \my_slc|state_controller|Mem_WE~0_combout  = (\my_slc|state_controller|State.S_16_1~q ) # (\my_slc|state_controller|State.S_16~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_16_1~q ),
	.datad(\my_slc|state_controller|State.S_16~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Mem_WE~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Mem_WE~0 .lut_mask = 16'hFFF0;
defparam \my_slc|state_controller|Mem_WE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y16_N5
dffeas \my_slc|tr0|Data_write_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MDRReg|Data_Out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[1] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N25
dffeas \my_slc|tr0|Data_write_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MDRReg|Data_Out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[2] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y11_N27
dffeas \my_slc|tr0|Data_write_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MDRReg|Data_Out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[3] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N20
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[4]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[4]~feeder_combout  = \my_slc|MDRReg|Data_Out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|MDRReg|Data_Out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[4]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|tr0|Data_write_buffer[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y14_N21
dffeas \my_slc|tr0|Data_write_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[4] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N17
dffeas \my_slc|tr0|Data_write_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MDRReg|Data_Out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[5] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y11_N2
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[6]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[6]~feeder_combout  = \my_slc|MDRReg|Data_Out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|MDRReg|Data_Out [6]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[6]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y11_N3
dffeas \my_slc|tr0|Data_write_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[6] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y10_N21
dffeas \my_slc|tr0|Data_write_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MDRReg|Data_Out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[7] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N4
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[8]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[8]~feeder_combout  = \my_slc|MDRReg|Data_Out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|MDRReg|Data_Out [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[8]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|tr0|Data_write_buffer[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y16_N5
dffeas \my_slc|tr0|Data_write_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[8] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N22
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[9]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[9]~feeder_combout  = \my_slc|MDRReg|Data_Out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|MDRReg|Data_Out [9]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[9]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y16_N23
dffeas \my_slc|tr0|Data_write_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[9] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N0
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[10]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[10]~feeder_combout  = \my_slc|MDRReg|Data_Out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|MDRReg|Data_Out [10]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[10]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y16_N1
dffeas \my_slc|tr0|Data_write_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[10] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y16_N21
dffeas \my_slc|tr0|Data_write_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MDRReg|Data_Out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[11] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y7_N20
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[12]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[12]~feeder_combout  = \my_slc|MDRReg|Data_Out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|MDRReg|Data_Out [12]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[12]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y7_N21
dffeas \my_slc|tr0|Data_write_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[12] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y7_N9
dffeas \my_slc|tr0|Data_write_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MDRReg|Data_Out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[13] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y7_N14
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[14]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[14]~feeder_combout  = \my_slc|MDRReg|Data_Out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|MDRReg|Data_Out [14]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y7_N15
dffeas \my_slc|tr0|Data_write_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[14] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N6
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[15]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[15]~feeder_combout  = \my_slc|MDRReg|Data_Out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|MDRReg|Data_Out [15]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N7
dffeas \my_slc|tr0|Data_write_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[15] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N16
cycloneive_lcell_comb \my_slc|LED[0] (
// Equation(s):
// \my_slc|LED [0] = (\my_slc|IRReg|Data_Out [0] & \my_slc|state_controller|State.PauseIR1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRReg|Data_Out [0]),
	.datad(\my_slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\my_slc|LED [0]),
	.cout());
// synopsys translate_off
defparam \my_slc|LED[0] .lut_mask = 16'hF000;
defparam \my_slc|LED[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N6
cycloneive_lcell_comb \my_slc|LED[1] (
// Equation(s):
// \my_slc|LED [1] = (\my_slc|IRReg|Data_Out [1] & \my_slc|state_controller|State.PauseIR1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRReg|Data_Out [1]),
	.datad(\my_slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\my_slc|LED [1]),
	.cout());
// synopsys translate_off
defparam \my_slc|LED[1] .lut_mask = 16'hF000;
defparam \my_slc|LED[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N24
cycloneive_lcell_comb \my_slc|LED[2] (
// Equation(s):
// \my_slc|LED [2] = (\my_slc|IRReg|Data_Out [2] & \my_slc|state_controller|State.PauseIR1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRReg|Data_Out [2]),
	.datad(\my_slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\my_slc|LED [2]),
	.cout());
// synopsys translate_off
defparam \my_slc|LED[2] .lut_mask = 16'hF000;
defparam \my_slc|LED[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N30
cycloneive_lcell_comb \my_slc|LED[3] (
// Equation(s):
// \my_slc|LED [3] = (\my_slc|IRReg|Data_Out [3] & \my_slc|state_controller|State.PauseIR1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRReg|Data_Out [3]),
	.datad(\my_slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\my_slc|LED [3]),
	.cout());
// synopsys translate_off
defparam \my_slc|LED[3] .lut_mask = 16'hF000;
defparam \my_slc|LED[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N8
cycloneive_lcell_comb \my_slc|LED[4] (
// Equation(s):
// \my_slc|LED [4] = (\my_slc|IRReg|Data_Out [4] & \my_slc|state_controller|State.PauseIR1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRReg|Data_Out [4]),
	.datad(\my_slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\my_slc|LED [4]),
	.cout());
// synopsys translate_off
defparam \my_slc|LED[4] .lut_mask = 16'hF000;
defparam \my_slc|LED[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N14
cycloneive_lcell_comb \my_slc|LED[5] (
// Equation(s):
// \my_slc|LED [5] = (\my_slc|state_controller|State.PauseIR1~q  & \my_slc|IRReg|Data_Out [5])

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.PauseIR1~q ),
	.datac(gnd),
	.datad(\my_slc|IRReg|Data_Out [5]),
	.cin(gnd),
	.combout(\my_slc|LED [5]),
	.cout());
// synopsys translate_off
defparam \my_slc|LED[5] .lut_mask = 16'hCC00;
defparam \my_slc|LED[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N0
cycloneive_lcell_comb \my_slc|LED[6] (
// Equation(s):
// \my_slc|LED [6] = (\my_slc|IRReg|Data_Out [6] & \my_slc|state_controller|State.PauseIR1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRReg|Data_Out [6]),
	.datad(\my_slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\my_slc|LED [6]),
	.cout());
// synopsys translate_off
defparam \my_slc|LED[6] .lut_mask = 16'hF000;
defparam \my_slc|LED[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N26
cycloneive_lcell_comb \my_slc|LED[7] (
// Equation(s):
// \my_slc|LED [7] = (\my_slc|IRReg|Data_Out [7] & \my_slc|state_controller|State.PauseIR1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRReg|Data_Out [7]),
	.datad(\my_slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\my_slc|LED [7]),
	.cout());
// synopsys translate_off
defparam \my_slc|LED[7] .lut_mask = 16'hF000;
defparam \my_slc|LED[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N12
cycloneive_lcell_comb \my_slc|LED[8] (
// Equation(s):
// \my_slc|LED [8] = (\my_slc|IRReg|Data_Out [8] & \my_slc|state_controller|State.PauseIR1~q )

	.dataa(gnd),
	.datab(\my_slc|IRReg|Data_Out [8]),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\my_slc|LED [8]),
	.cout());
// synopsys translate_off
defparam \my_slc|LED[8] .lut_mask = 16'hCC00;
defparam \my_slc|LED[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N2
cycloneive_lcell_comb \my_slc|LED[9] (
// Equation(s):
// \my_slc|LED [9] = (\my_slc|IRReg|Data_Out [9] & \my_slc|state_controller|State.PauseIR1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRReg|Data_Out [9]),
	.datad(\my_slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\my_slc|LED [9]),
	.cout());
// synopsys translate_off
defparam \my_slc|LED[9] .lut_mask = 16'hF000;
defparam \my_slc|LED[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N10
cycloneive_lcell_comb \my_slc|LED[10] (
// Equation(s):
// \my_slc|LED [10] = (\my_slc|IRReg|Data_Out [10] & \my_slc|state_controller|State.PauseIR1~q )

	.dataa(\my_slc|IRReg|Data_Out [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\my_slc|LED [10]),
	.cout());
// synopsys translate_off
defparam \my_slc|LED[10] .lut_mask = 16'hAA00;
defparam \my_slc|LED[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N4
cycloneive_lcell_comb \my_slc|LED[11] (
// Equation(s):
// \my_slc|LED [11] = (\my_slc|IRReg|Data_Out [11] & \my_slc|state_controller|State.PauseIR1~q )

	.dataa(gnd),
	.datab(\my_slc|IRReg|Data_Out [11]),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\my_slc|LED [11]),
	.cout());
// synopsys translate_off
defparam \my_slc|LED[11] .lut_mask = 16'hCC00;
defparam \my_slc|LED[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N12
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~5 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~5_combout  = (\my_slc|MDRReg|Data_Out [3] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|MDRReg|Data_Out [3]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~5 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N22
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data[14]~18 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data[14]~18_combout  = ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|state_controller|State.S_16_1~q ) # (\my_slc|state_controller|State.S_16~q )))) # (!\Reset~input_o )

	.dataa(\my_slc|state_controller|State.S_16_1~q ),
	.datab(\my_slc|state_controller|State.S_16~q ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[14]~18 .lut_mask = 16'hEF0F;
defparam \my_slc|memory_subsystem|hex_data[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y16_N13
dffeas \my_slc|memory_subsystem|hex_data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[3] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N28
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~2 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~2_combout  = (\my_slc|MDRReg|Data_Out [0] & \Reset~input_o )

	.dataa(\my_slc|MDRReg|Data_Out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~2 .lut_mask = 16'hAA00;
defparam \my_slc|memory_subsystem|hex_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y16_N29
dffeas \my_slc|memory_subsystem|hex_data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[0] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N30
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~3 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~3_combout  = (\my_slc|MDRReg|Data_Out [1] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|MDRReg|Data_Out [1]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~3 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y16_N31
dffeas \my_slc|memory_subsystem|hex_data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[1] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N28
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~4 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~4_combout  = (\Reset~input_o  & \my_slc|MDRReg|Data_Out [2])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|MDRReg|Data_Out [2]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~4 .lut_mask = 16'hCC00;
defparam \my_slc|memory_subsystem|hex_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N29
dffeas \my_slc|memory_subsystem|hex_data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[2] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N10
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [3] & (\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [1] $ (\my_slc|memory_subsystem|hex_data [2])))) # (!\my_slc|memory_subsystem|hex_data [3] & 
// (!\my_slc|memory_subsystem|hex_data [1] & (\my_slc|memory_subsystem|hex_data [0] $ (\my_slc|memory_subsystem|hex_data [2]))))

	.dataa(\my_slc|memory_subsystem|hex_data [3]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [1]),
	.datad(\my_slc|memory_subsystem|hex_data [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr6~0 .lut_mask = 16'h0984;
defparam \my_slc|hex_driver0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N0
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [3] & ((\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [1])) # (!\my_slc|memory_subsystem|hex_data [0] & ((\my_slc|memory_subsystem|hex_data [2]))))) # 
// (!\my_slc|memory_subsystem|hex_data [3] & (\my_slc|memory_subsystem|hex_data [2] & (\my_slc|memory_subsystem|hex_data [0] $ (\my_slc|memory_subsystem|hex_data [1]))))

	.dataa(\my_slc|memory_subsystem|hex_data [3]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [1]),
	.datad(\my_slc|memory_subsystem|hex_data [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr5~0 .lut_mask = 16'hB680;
defparam \my_slc|hex_driver0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N14
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [3] & (\my_slc|memory_subsystem|hex_data [2] & ((\my_slc|memory_subsystem|hex_data [1]) # (!\my_slc|memory_subsystem|hex_data [0])))) # (!\my_slc|memory_subsystem|hex_data [3] & 
// (!\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [1] & !\my_slc|memory_subsystem|hex_data [2])))

	.dataa(\my_slc|memory_subsystem|hex_data [3]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [1]),
	.datad(\my_slc|memory_subsystem|hex_data [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr4~0 .lut_mask = 16'hA210;
defparam \my_slc|hex_driver0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N20
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [1] & ((\my_slc|memory_subsystem|hex_data [0] & ((\my_slc|memory_subsystem|hex_data [2]))) # (!\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [3] & 
// !\my_slc|memory_subsystem|hex_data [2])))) # (!\my_slc|memory_subsystem|hex_data [1] & (!\my_slc|memory_subsystem|hex_data [3] & (\my_slc|memory_subsystem|hex_data [0] $ (\my_slc|memory_subsystem|hex_data [2]))))

	.dataa(\my_slc|memory_subsystem|hex_data [3]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [1]),
	.datad(\my_slc|memory_subsystem|hex_data [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr3~0 .lut_mask = 16'hC124;
defparam \my_slc|hex_driver0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N6
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [1] & (!\my_slc|memory_subsystem|hex_data [3] & (\my_slc|memory_subsystem|hex_data [0]))) # (!\my_slc|memory_subsystem|hex_data [1] & ((\my_slc|memory_subsystem|hex_data [2] & 
// (!\my_slc|memory_subsystem|hex_data [3])) # (!\my_slc|memory_subsystem|hex_data [2] & ((\my_slc|memory_subsystem|hex_data [0])))))

	.dataa(\my_slc|memory_subsystem|hex_data [3]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [1]),
	.datad(\my_slc|memory_subsystem|hex_data [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr2~0 .lut_mask = 16'h454C;
defparam \my_slc|hex_driver0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N8
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [3] $ (((\my_slc|memory_subsystem|hex_data [1]) # (!\my_slc|memory_subsystem|hex_data [2]))))) # (!\my_slc|memory_subsystem|hex_data [0] & 
// (!\my_slc|memory_subsystem|hex_data [3] & (\my_slc|memory_subsystem|hex_data [1] & !\my_slc|memory_subsystem|hex_data [2])))

	.dataa(\my_slc|memory_subsystem|hex_data [3]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [1]),
	.datad(\my_slc|memory_subsystem|hex_data [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr1~0 .lut_mask = 16'h4854;
defparam \my_slc|hex_driver0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N18
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [0] & ((\my_slc|memory_subsystem|hex_data [3]) # (\my_slc|memory_subsystem|hex_data [1] $ (\my_slc|memory_subsystem|hex_data [2])))) # (!\my_slc|memory_subsystem|hex_data [0] & 
// ((\my_slc|memory_subsystem|hex_data [1]) # (\my_slc|memory_subsystem|hex_data [3] $ (\my_slc|memory_subsystem|hex_data [2]))))

	.dataa(\my_slc|memory_subsystem|hex_data [3]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [1]),
	.datad(\my_slc|memory_subsystem|hex_data [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr0~0 .lut_mask = 16'hBDFA;
defparam \my_slc|hex_driver0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N12
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~6 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~6_combout  = (\my_slc|MDRReg|Data_Out [4] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|MDRReg|Data_Out [4]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~6 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y14_N13
dffeas \my_slc|memory_subsystem|hex_data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[4] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N28
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~8 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~8_combout  = (\my_slc|MDRReg|Data_Out [6] & \Reset~input_o )

	.dataa(\my_slc|MDRReg|Data_Out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~8 .lut_mask = 16'hAA00;
defparam \my_slc|memory_subsystem|hex_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y14_N29
dffeas \my_slc|memory_subsystem|hex_data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[6] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N26
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~7 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~7_combout  = (\my_slc|MDRReg|Data_Out [5] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|MDRReg|Data_Out [5]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~7 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y14_N27
dffeas \my_slc|memory_subsystem|hex_data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[5] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N10
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~9 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~9_combout  = (\my_slc|MDRReg|Data_Out [7] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|MDRReg|Data_Out [7]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~9 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y14_N11
dffeas \my_slc|memory_subsystem|hex_data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[7] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N20
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [6] & (!\my_slc|memory_subsystem|hex_data [5] & (\my_slc|memory_subsystem|hex_data [4] $ (!\my_slc|memory_subsystem|hex_data [7])))) # (!\my_slc|memory_subsystem|hex_data [6] & 
// (\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [5] $ (!\my_slc|memory_subsystem|hex_data [7]))))

	.dataa(\my_slc|memory_subsystem|hex_data [4]),
	.datab(\my_slc|memory_subsystem|hex_data [6]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr6~0 .lut_mask = 16'h2806;
defparam \my_slc|hex_driver1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N22
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [5] & ((\my_slc|memory_subsystem|hex_data [4] & ((\my_slc|memory_subsystem|hex_data [7]))) # (!\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [6])))) # 
// (!\my_slc|memory_subsystem|hex_data [5] & (\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [4] $ (\my_slc|memory_subsystem|hex_data [7]))))

	.dataa(\my_slc|memory_subsystem|hex_data [4]),
	.datab(\my_slc|memory_subsystem|hex_data [6]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr5~0 .lut_mask = 16'hE448;
defparam \my_slc|hex_driver1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N16
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [7] & ((\my_slc|memory_subsystem|hex_data [5]) # (!\my_slc|memory_subsystem|hex_data [4])))) # (!\my_slc|memory_subsystem|hex_data [6] & 
// (!\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [5] & !\my_slc|memory_subsystem|hex_data [7])))

	.dataa(\my_slc|memory_subsystem|hex_data [4]),
	.datab(\my_slc|memory_subsystem|hex_data [6]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr4~0 .lut_mask = 16'hC410;
defparam \my_slc|hex_driver1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N14
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [5] & ((\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [6])) # (!\my_slc|memory_subsystem|hex_data [4] & (!\my_slc|memory_subsystem|hex_data [6] & 
// \my_slc|memory_subsystem|hex_data [7])))) # (!\my_slc|memory_subsystem|hex_data [5] & (!\my_slc|memory_subsystem|hex_data [7] & (\my_slc|memory_subsystem|hex_data [4] $ (\my_slc|memory_subsystem|hex_data [6]))))

	.dataa(\my_slc|memory_subsystem|hex_data [4]),
	.datab(\my_slc|memory_subsystem|hex_data [6]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr3~0 .lut_mask = 16'h9086;
defparam \my_slc|hex_driver1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N4
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [5] & (\my_slc|memory_subsystem|hex_data [4] & ((!\my_slc|memory_subsystem|hex_data [7])))) # (!\my_slc|memory_subsystem|hex_data [5] & ((\my_slc|memory_subsystem|hex_data [6] & 
// ((!\my_slc|memory_subsystem|hex_data [7]))) # (!\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [4]))))

	.dataa(\my_slc|memory_subsystem|hex_data [4]),
	.datab(\my_slc|memory_subsystem|hex_data [6]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr2~0 .lut_mask = 16'h02AE;
defparam \my_slc|hex_driver1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N18
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [7] $ (((\my_slc|memory_subsystem|hex_data [5]) # (!\my_slc|memory_subsystem|hex_data [6]))))) # (!\my_slc|memory_subsystem|hex_data [4] & 
// (!\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [5] & !\my_slc|memory_subsystem|hex_data [7])))

	.dataa(\my_slc|memory_subsystem|hex_data [4]),
	.datab(\my_slc|memory_subsystem|hex_data [6]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr1~0 .lut_mask = 16'h08B2;
defparam \my_slc|hex_driver1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y14_N8
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [4] & ((\my_slc|memory_subsystem|hex_data [7]) # (\my_slc|memory_subsystem|hex_data [6] $ (\my_slc|memory_subsystem|hex_data [5])))) # (!\my_slc|memory_subsystem|hex_data [4] & 
// ((\my_slc|memory_subsystem|hex_data [5]) # (\my_slc|memory_subsystem|hex_data [6] $ (\my_slc|memory_subsystem|hex_data [7]))))

	.dataa(\my_slc|memory_subsystem|hex_data [4]),
	.datab(\my_slc|memory_subsystem|hex_data [6]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr0~0 .lut_mask = 16'hFB7C;
defparam \my_slc|hex_driver1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N10
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~13 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~13_combout  = (\my_slc|MDRReg|Data_Out [11] & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|MDRReg|Data_Out [11]),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~13 .lut_mask = 16'hC0C0;
defparam \my_slc|memory_subsystem|hex_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N11
dffeas \my_slc|memory_subsystem|hex_data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[11] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N24
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~11 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~11_combout  = (\my_slc|MDRReg|Data_Out [9] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|MDRReg|Data_Out [9]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~11 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y16_N25
dffeas \my_slc|memory_subsystem|hex_data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[9] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N8
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~12 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~12_combout  = (\Reset~input_o  & \my_slc|MDRReg|Data_Out [10])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|MDRReg|Data_Out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~12 .lut_mask = 16'hC0C0;
defparam \my_slc|memory_subsystem|hex_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N9
dffeas \my_slc|memory_subsystem|hex_data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[10] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N18
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~10 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~10_combout  = (\Reset~input_o  & \my_slc|MDRReg|Data_Out [8])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|MDRReg|Data_Out [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~10 .lut_mask = 16'hC0C0;
defparam \my_slc|memory_subsystem|hex_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N19
dffeas \my_slc|memory_subsystem|hex_data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[8] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N0
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [11] & (\my_slc|memory_subsystem|hex_data [8] & (\my_slc|memory_subsystem|hex_data [9] $ (\my_slc|memory_subsystem|hex_data [10])))) # (!\my_slc|memory_subsystem|hex_data [11] & 
// (!\my_slc|memory_subsystem|hex_data [9] & (\my_slc|memory_subsystem|hex_data [10] $ (\my_slc|memory_subsystem|hex_data [8]))))

	.dataa(\my_slc|memory_subsystem|hex_data [11]),
	.datab(\my_slc|memory_subsystem|hex_data [9]),
	.datac(\my_slc|memory_subsystem|hex_data [10]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr6~0 .lut_mask = 16'h2910;
defparam \my_slc|hex_driver2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N14
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [11] & ((\my_slc|memory_subsystem|hex_data [8] & (\my_slc|memory_subsystem|hex_data [9])) # (!\my_slc|memory_subsystem|hex_data [8] & ((\my_slc|memory_subsystem|hex_data [10]))))) 
// # (!\my_slc|memory_subsystem|hex_data [11] & (\my_slc|memory_subsystem|hex_data [10] & (\my_slc|memory_subsystem|hex_data [9] $ (\my_slc|memory_subsystem|hex_data [8]))))

	.dataa(\my_slc|memory_subsystem|hex_data [11]),
	.datab(\my_slc|memory_subsystem|hex_data [9]),
	.datac(\my_slc|memory_subsystem|hex_data [10]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr5~0 .lut_mask = 16'h98E0;
defparam \my_slc|hex_driver2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N16
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [11] & (\my_slc|memory_subsystem|hex_data [10] & ((\my_slc|memory_subsystem|hex_data [9]) # (!\my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [11] 
// & (\my_slc|memory_subsystem|hex_data [9] & (!\my_slc|memory_subsystem|hex_data [10] & !\my_slc|memory_subsystem|hex_data [8])))

	.dataa(\my_slc|memory_subsystem|hex_data [11]),
	.datab(\my_slc|memory_subsystem|hex_data [9]),
	.datac(\my_slc|memory_subsystem|hex_data [10]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr4~0 .lut_mask = 16'h80A4;
defparam \my_slc|hex_driver2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N2
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [9] & ((\my_slc|memory_subsystem|hex_data [10] & ((\my_slc|memory_subsystem|hex_data [8]))) # (!\my_slc|memory_subsystem|hex_data [10] & (\my_slc|memory_subsystem|hex_data [11] & 
// !\my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [9] & (!\my_slc|memory_subsystem|hex_data [11] & (\my_slc|memory_subsystem|hex_data [10] $ (\my_slc|memory_subsystem|hex_data [8]))))

	.dataa(\my_slc|memory_subsystem|hex_data [11]),
	.datab(\my_slc|memory_subsystem|hex_data [9]),
	.datac(\my_slc|memory_subsystem|hex_data [10]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr3~0 .lut_mask = 16'hC118;
defparam \my_slc|hex_driver2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N4
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [9] & (!\my_slc|memory_subsystem|hex_data [11] & ((\my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [9] & ((\my_slc|memory_subsystem|hex_data [10] & 
// (!\my_slc|memory_subsystem|hex_data [11])) # (!\my_slc|memory_subsystem|hex_data [10] & ((\my_slc|memory_subsystem|hex_data [8])))))

	.dataa(\my_slc|memory_subsystem|hex_data [11]),
	.datab(\my_slc|memory_subsystem|hex_data [9]),
	.datac(\my_slc|memory_subsystem|hex_data [10]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr2~0 .lut_mask = 16'h5710;
defparam \my_slc|hex_driver2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N26
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [9] & (!\my_slc|memory_subsystem|hex_data [11] & ((\my_slc|memory_subsystem|hex_data [8]) # (!\my_slc|memory_subsystem|hex_data [10])))) # (!\my_slc|memory_subsystem|hex_data [9] 
// & (\my_slc|memory_subsystem|hex_data [8] & (\my_slc|memory_subsystem|hex_data [11] $ (!\my_slc|memory_subsystem|hex_data [10]))))

	.dataa(\my_slc|memory_subsystem|hex_data [11]),
	.datab(\my_slc|memory_subsystem|hex_data [9]),
	.datac(\my_slc|memory_subsystem|hex_data [10]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr1~0 .lut_mask = 16'h6504;
defparam \my_slc|hex_driver2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N24
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [8] & ((\my_slc|memory_subsystem|hex_data [11]) # (\my_slc|memory_subsystem|hex_data [9] $ (\my_slc|memory_subsystem|hex_data [10])))) # (!\my_slc|memory_subsystem|hex_data [8] & 
// ((\my_slc|memory_subsystem|hex_data [9]) # (\my_slc|memory_subsystem|hex_data [11] $ (\my_slc|memory_subsystem|hex_data [10]))))

	.dataa(\my_slc|memory_subsystem|hex_data [11]),
	.datab(\my_slc|memory_subsystem|hex_data [9]),
	.datac(\my_slc|memory_subsystem|hex_data [10]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \my_slc|hex_driver2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N22
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~15 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~15_combout  = (\Reset~input_o  & \my_slc|MDRReg|Data_Out [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|MDRReg|Data_Out [13]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~15 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N23
dffeas \my_slc|memory_subsystem|hex_data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[13] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N18
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~17 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~17_combout  = (\Reset~input_o  & \my_slc|MDRReg|Data_Out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|MDRReg|Data_Out [15]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~17 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N19
dffeas \my_slc|memory_subsystem|hex_data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[15] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N4
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~14 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~14_combout  = (\Reset~input_o  & \my_slc|MDRReg|Data_Out [12])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\my_slc|MDRReg|Data_Out [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~14 .lut_mask = 16'hA0A0;
defparam \my_slc|memory_subsystem|hex_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N5
dffeas \my_slc|memory_subsystem|hex_data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[12] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N28
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~16 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~16_combout  = (\Reset~input_o  & \my_slc|MDRReg|Data_Out [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|MDRReg|Data_Out [14]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~16 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N29
dffeas \my_slc|memory_subsystem|hex_data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[14]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[14] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N24
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [15] & (\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data [13] $ (\my_slc|memory_subsystem|hex_data [14])))) # (!\my_slc|memory_subsystem|hex_data [15] & 
// (!\my_slc|memory_subsystem|hex_data [13] & (\my_slc|memory_subsystem|hex_data [12] $ (\my_slc|memory_subsystem|hex_data [14]))))

	.dataa(\my_slc|memory_subsystem|hex_data [13]),
	.datab(\my_slc|memory_subsystem|hex_data [15]),
	.datac(\my_slc|memory_subsystem|hex_data [12]),
	.datad(\my_slc|memory_subsystem|hex_data [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr6~0 .lut_mask = 16'h4190;
defparam \my_slc|hex_driver3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N10
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [13] & ((\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data [15])) # (!\my_slc|memory_subsystem|hex_data [12] & ((\my_slc|memory_subsystem|hex_data 
// [14]))))) # (!\my_slc|memory_subsystem|hex_data [13] & (\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [15] $ (\my_slc|memory_subsystem|hex_data [12]))))

	.dataa(\my_slc|memory_subsystem|hex_data [13]),
	.datab(\my_slc|memory_subsystem|hex_data [15]),
	.datac(\my_slc|memory_subsystem|hex_data [12]),
	.datad(\my_slc|memory_subsystem|hex_data [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr5~0 .lut_mask = 16'h9E80;
defparam \my_slc|hex_driver3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N12
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [15] & (\my_slc|memory_subsystem|hex_data [14] & ((\my_slc|memory_subsystem|hex_data [13]) # (!\my_slc|memory_subsystem|hex_data [12])))) # (!\my_slc|memory_subsystem|hex_data 
// [15] & (\my_slc|memory_subsystem|hex_data [13] & (!\my_slc|memory_subsystem|hex_data [12] & !\my_slc|memory_subsystem|hex_data [14])))

	.dataa(\my_slc|memory_subsystem|hex_data [13]),
	.datab(\my_slc|memory_subsystem|hex_data [15]),
	.datac(\my_slc|memory_subsystem|hex_data [12]),
	.datad(\my_slc|memory_subsystem|hex_data [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr4~0 .lut_mask = 16'h8C02;
defparam \my_slc|hex_driver3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N14
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [13] & ((\my_slc|memory_subsystem|hex_data [12] & ((\my_slc|memory_subsystem|hex_data [14]))) # (!\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data [15] 
// & !\my_slc|memory_subsystem|hex_data [14])))) # (!\my_slc|memory_subsystem|hex_data [13] & (!\my_slc|memory_subsystem|hex_data [15] & (\my_slc|memory_subsystem|hex_data [12] $ (\my_slc|memory_subsystem|hex_data [14]))))

	.dataa(\my_slc|memory_subsystem|hex_data [13]),
	.datab(\my_slc|memory_subsystem|hex_data [15]),
	.datac(\my_slc|memory_subsystem|hex_data [12]),
	.datad(\my_slc|memory_subsystem|hex_data [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr3~0 .lut_mask = 16'hA118;
defparam \my_slc|hex_driver3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N20
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [13] & (!\my_slc|memory_subsystem|hex_data [15] & (\my_slc|memory_subsystem|hex_data [12]))) # (!\my_slc|memory_subsystem|hex_data [13] & ((\my_slc|memory_subsystem|hex_data [14] 
// & (!\my_slc|memory_subsystem|hex_data [15])) # (!\my_slc|memory_subsystem|hex_data [14] & ((\my_slc|memory_subsystem|hex_data [12])))))

	.dataa(\my_slc|memory_subsystem|hex_data [13]),
	.datab(\my_slc|memory_subsystem|hex_data [15]),
	.datac(\my_slc|memory_subsystem|hex_data [12]),
	.datad(\my_slc|memory_subsystem|hex_data [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr2~0 .lut_mask = 16'h3170;
defparam \my_slc|hex_driver3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N26
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [13] & (!\my_slc|memory_subsystem|hex_data [15] & ((\my_slc|memory_subsystem|hex_data [12]) # (!\my_slc|memory_subsystem|hex_data [14])))) # (!\my_slc|memory_subsystem|hex_data 
// [13] & (\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data [15] $ (!\my_slc|memory_subsystem|hex_data [14]))))

	.dataa(\my_slc|memory_subsystem|hex_data [13]),
	.datab(\my_slc|memory_subsystem|hex_data [15]),
	.datac(\my_slc|memory_subsystem|hex_data [12]),
	.datad(\my_slc|memory_subsystem|hex_data [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr1~0 .lut_mask = 16'h6032;
defparam \my_slc|hex_driver3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N8
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [12] & ((\my_slc|memory_subsystem|hex_data [15]) # (\my_slc|memory_subsystem|hex_data [13] $ (\my_slc|memory_subsystem|hex_data [14])))) # (!\my_slc|memory_subsystem|hex_data [12] 
// & ((\my_slc|memory_subsystem|hex_data [13]) # (\my_slc|memory_subsystem|hex_data [15] $ (\my_slc|memory_subsystem|hex_data [14]))))

	.dataa(\my_slc|memory_subsystem|hex_data [13]),
	.datab(\my_slc|memory_subsystem|hex_data [15]),
	.datac(\my_slc|memory_subsystem|hex_data [12]),
	.datad(\my_slc|memory_subsystem|hex_data [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr0~0 .lut_mask = 16'hDBEE;
defparam \my_slc|hex_driver3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y10_N16
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr6~0_combout  = (\my_slc|PCReg|Data_Out [2] & (!\my_slc|PCReg|Data_Out [1] & (\my_slc|PCReg|Data_Out [0] $ (!\my_slc|PCReg|Data_Out [3])))) # (!\my_slc|PCReg|Data_Out [2] & (\my_slc|PCReg|Data_Out [0] & (\my_slc|PCReg|Data_Out [1] 
// $ (!\my_slc|PCReg|Data_Out [3]))))

	.dataa(\my_slc|PCReg|Data_Out [1]),
	.datab(\my_slc|PCReg|Data_Out [2]),
	.datac(\my_slc|PCReg|Data_Out [0]),
	.datad(\my_slc|PCReg|Data_Out [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr6~0 .lut_mask = 16'h6014;
defparam \my_slc|hex_driver4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N28
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr5~0_combout  = (\my_slc|PCReg|Data_Out [1] & ((\my_slc|PCReg|Data_Out [0] & ((\my_slc|PCReg|Data_Out [3]))) # (!\my_slc|PCReg|Data_Out [0] & (\my_slc|PCReg|Data_Out [2])))) # (!\my_slc|PCReg|Data_Out [1] & (\my_slc|PCReg|Data_Out 
// [2] & (\my_slc|PCReg|Data_Out [3] $ (\my_slc|PCReg|Data_Out [0]))))

	.dataa(\my_slc|PCReg|Data_Out [2]),
	.datab(\my_slc|PCReg|Data_Out [1]),
	.datac(\my_slc|PCReg|Data_Out [3]),
	.datad(\my_slc|PCReg|Data_Out [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \my_slc|hex_driver4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y10_N30
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr4~0_combout  = (\my_slc|PCReg|Data_Out [2] & (\my_slc|PCReg|Data_Out [3] & ((\my_slc|PCReg|Data_Out [1]) # (!\my_slc|PCReg|Data_Out [0])))) # (!\my_slc|PCReg|Data_Out [2] & (\my_slc|PCReg|Data_Out [1] & (!\my_slc|PCReg|Data_Out 
// [0] & !\my_slc|PCReg|Data_Out [3])))

	.dataa(\my_slc|PCReg|Data_Out [1]),
	.datab(\my_slc|PCReg|Data_Out [2]),
	.datac(\my_slc|PCReg|Data_Out [0]),
	.datad(\my_slc|PCReg|Data_Out [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr4~0 .lut_mask = 16'h8C02;
defparam \my_slc|hex_driver4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y10_N4
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr3~0_combout  = (\my_slc|PCReg|Data_Out [1] & ((\my_slc|PCReg|Data_Out [2] & (\my_slc|PCReg|Data_Out [0])) # (!\my_slc|PCReg|Data_Out [2] & (!\my_slc|PCReg|Data_Out [0] & \my_slc|PCReg|Data_Out [3])))) # (!\my_slc|PCReg|Data_Out 
// [1] & (!\my_slc|PCReg|Data_Out [3] & (\my_slc|PCReg|Data_Out [2] $ (\my_slc|PCReg|Data_Out [0]))))

	.dataa(\my_slc|PCReg|Data_Out [1]),
	.datab(\my_slc|PCReg|Data_Out [2]),
	.datac(\my_slc|PCReg|Data_Out [0]),
	.datad(\my_slc|PCReg|Data_Out [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr3~0 .lut_mask = 16'h8294;
defparam \my_slc|hex_driver4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y10_N10
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr2~0_combout  = (\my_slc|PCReg|Data_Out [1] & (((\my_slc|PCReg|Data_Out [0] & !\my_slc|PCReg|Data_Out [3])))) # (!\my_slc|PCReg|Data_Out [1] & ((\my_slc|PCReg|Data_Out [2] & ((!\my_slc|PCReg|Data_Out [3]))) # 
// (!\my_slc|PCReg|Data_Out [2] & (\my_slc|PCReg|Data_Out [0]))))

	.dataa(\my_slc|PCReg|Data_Out [1]),
	.datab(\my_slc|PCReg|Data_Out [2]),
	.datac(\my_slc|PCReg|Data_Out [0]),
	.datad(\my_slc|PCReg|Data_Out [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr2~0 .lut_mask = 16'h10F4;
defparam \my_slc|hex_driver4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N26
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr1~0_combout  = (\my_slc|PCReg|Data_Out [2] & (\my_slc|PCReg|Data_Out [0] & (\my_slc|PCReg|Data_Out [1] $ (\my_slc|PCReg|Data_Out [3])))) # (!\my_slc|PCReg|Data_Out [2] & (!\my_slc|PCReg|Data_Out [3] & ((\my_slc|PCReg|Data_Out 
// [1]) # (\my_slc|PCReg|Data_Out [0]))))

	.dataa(\my_slc|PCReg|Data_Out [2]),
	.datab(\my_slc|PCReg|Data_Out [1]),
	.datac(\my_slc|PCReg|Data_Out [3]),
	.datad(\my_slc|PCReg|Data_Out [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr1~0 .lut_mask = 16'h2D04;
defparam \my_slc|hex_driver4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N20
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr0~0_combout  = (\my_slc|PCReg|Data_Out [0] & ((\my_slc|PCReg|Data_Out [3]) # (\my_slc|PCReg|Data_Out [2] $ (\my_slc|PCReg|Data_Out [1])))) # (!\my_slc|PCReg|Data_Out [0] & ((\my_slc|PCReg|Data_Out [1]) # (\my_slc|PCReg|Data_Out 
// [2] $ (\my_slc|PCReg|Data_Out [3]))))

	.dataa(\my_slc|PCReg|Data_Out [2]),
	.datab(\my_slc|PCReg|Data_Out [1]),
	.datac(\my_slc|PCReg|Data_Out [3]),
	.datad(\my_slc|PCReg|Data_Out [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \my_slc|hex_driver4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N12
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr6~0_combout  = (\my_slc|PCReg|Data_Out [6] & (!\my_slc|PCReg|Data_Out [5] & (\my_slc|PCReg|Data_Out [4] $ (!\my_slc|PCReg|Data_Out [7])))) # (!\my_slc|PCReg|Data_Out [6] & (\my_slc|PCReg|Data_Out [4] & (\my_slc|PCReg|Data_Out [7] 
// $ (!\my_slc|PCReg|Data_Out [5]))))

	.dataa(\my_slc|PCReg|Data_Out [6]),
	.datab(\my_slc|PCReg|Data_Out [4]),
	.datac(\my_slc|PCReg|Data_Out [7]),
	.datad(\my_slc|PCReg|Data_Out [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr6~0 .lut_mask = 16'h4086;
defparam \my_slc|hex_driver5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N14
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr5~0_combout  = (\my_slc|PCReg|Data_Out [7] & ((\my_slc|PCReg|Data_Out [4] & ((\my_slc|PCReg|Data_Out [5]))) # (!\my_slc|PCReg|Data_Out [4] & (\my_slc|PCReg|Data_Out [6])))) # (!\my_slc|PCReg|Data_Out [7] & (\my_slc|PCReg|Data_Out 
// [6] & (\my_slc|PCReg|Data_Out [4] $ (\my_slc|PCReg|Data_Out [5]))))

	.dataa(\my_slc|PCReg|Data_Out [6]),
	.datab(\my_slc|PCReg|Data_Out [4]),
	.datac(\my_slc|PCReg|Data_Out [7]),
	.datad(\my_slc|PCReg|Data_Out [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr5~0 .lut_mask = 16'hE228;
defparam \my_slc|hex_driver5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N8
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr4~0_combout  = (\my_slc|PCReg|Data_Out [6] & (\my_slc|PCReg|Data_Out [7] & ((\my_slc|PCReg|Data_Out [5]) # (!\my_slc|PCReg|Data_Out [4])))) # (!\my_slc|PCReg|Data_Out [6] & (!\my_slc|PCReg|Data_Out [4] & (!\my_slc|PCReg|Data_Out 
// [7] & \my_slc|PCReg|Data_Out [5])))

	.dataa(\my_slc|PCReg|Data_Out [6]),
	.datab(\my_slc|PCReg|Data_Out [4]),
	.datac(\my_slc|PCReg|Data_Out [7]),
	.datad(\my_slc|PCReg|Data_Out [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr4~0 .lut_mask = 16'hA120;
defparam \my_slc|hex_driver5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N26
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr3~0_combout  = (\my_slc|PCReg|Data_Out [5] & ((\my_slc|PCReg|Data_Out [6] & (\my_slc|PCReg|Data_Out [4])) # (!\my_slc|PCReg|Data_Out [6] & (!\my_slc|PCReg|Data_Out [4] & \my_slc|PCReg|Data_Out [7])))) # (!\my_slc|PCReg|Data_Out 
// [5] & (!\my_slc|PCReg|Data_Out [7] & (\my_slc|PCReg|Data_Out [6] $ (\my_slc|PCReg|Data_Out [4]))))

	.dataa(\my_slc|PCReg|Data_Out [6]),
	.datab(\my_slc|PCReg|Data_Out [4]),
	.datac(\my_slc|PCReg|Data_Out [7]),
	.datad(\my_slc|PCReg|Data_Out [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr3~0 .lut_mask = 16'h9806;
defparam \my_slc|hex_driver5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N28
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr2~0_combout  = (\my_slc|PCReg|Data_Out [5] & (((\my_slc|PCReg|Data_Out [4] & !\my_slc|PCReg|Data_Out [7])))) # (!\my_slc|PCReg|Data_Out [5] & ((\my_slc|PCReg|Data_Out [6] & ((!\my_slc|PCReg|Data_Out [7]))) # 
// (!\my_slc|PCReg|Data_Out [6] & (\my_slc|PCReg|Data_Out [4]))))

	.dataa(\my_slc|PCReg|Data_Out [6]),
	.datab(\my_slc|PCReg|Data_Out [4]),
	.datac(\my_slc|PCReg|Data_Out [7]),
	.datad(\my_slc|PCReg|Data_Out [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr2~0 .lut_mask = 16'h0C4E;
defparam \my_slc|hex_driver5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N22
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr1~0_combout  = (\my_slc|PCReg|Data_Out [6] & (\my_slc|PCReg|Data_Out [4] & (\my_slc|PCReg|Data_Out [7] $ (\my_slc|PCReg|Data_Out [5])))) # (!\my_slc|PCReg|Data_Out [6] & (!\my_slc|PCReg|Data_Out [7] & ((\my_slc|PCReg|Data_Out 
// [4]) # (\my_slc|PCReg|Data_Out [5]))))

	.dataa(\my_slc|PCReg|Data_Out [6]),
	.datab(\my_slc|PCReg|Data_Out [4]),
	.datac(\my_slc|PCReg|Data_Out [7]),
	.datad(\my_slc|PCReg|Data_Out [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr1~0 .lut_mask = 16'h0D84;
defparam \my_slc|hex_driver5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N24
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr0~0_combout  = (\my_slc|PCReg|Data_Out [4] & ((\my_slc|PCReg|Data_Out [7]) # (\my_slc|PCReg|Data_Out [6] $ (\my_slc|PCReg|Data_Out [5])))) # (!\my_slc|PCReg|Data_Out [4] & ((\my_slc|PCReg|Data_Out [5]) # (\my_slc|PCReg|Data_Out 
// [6] $ (\my_slc|PCReg|Data_Out [7]))))

	.dataa(\my_slc|PCReg|Data_Out [6]),
	.datab(\my_slc|PCReg|Data_Out [4]),
	.datac(\my_slc|PCReg|Data_Out [7]),
	.datad(\my_slc|PCReg|Data_Out [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr0~0 .lut_mask = 16'hF7DA;
defparam \my_slc|hex_driver5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N8
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr6~0_combout  = (\my_slc|PCReg|Data_Out [10] & (!\my_slc|PCReg|Data_Out [9] & (\my_slc|PCReg|Data_Out [11] $ (!\my_slc|PCReg|Data_Out [8])))) # (!\my_slc|PCReg|Data_Out [10] & (\my_slc|PCReg|Data_Out [8] & (\my_slc|PCReg|Data_Out 
// [9] $ (!\my_slc|PCReg|Data_Out [11]))))

	.dataa(\my_slc|PCReg|Data_Out [10]),
	.datab(\my_slc|PCReg|Data_Out [9]),
	.datac(\my_slc|PCReg|Data_Out [11]),
	.datad(\my_slc|PCReg|Data_Out [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr6~0 .lut_mask = 16'h6102;
defparam \my_slc|hex_driver6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N22
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr5~0_combout  = (\my_slc|PCReg|Data_Out [9] & ((\my_slc|PCReg|Data_Out [8] & ((\my_slc|PCReg|Data_Out [11]))) # (!\my_slc|PCReg|Data_Out [8] & (\my_slc|PCReg|Data_Out [10])))) # (!\my_slc|PCReg|Data_Out [9] & 
// (\my_slc|PCReg|Data_Out [10] & (\my_slc|PCReg|Data_Out [11] $ (\my_slc|PCReg|Data_Out [8]))))

	.dataa(\my_slc|PCReg|Data_Out [10]),
	.datab(\my_slc|PCReg|Data_Out [9]),
	.datac(\my_slc|PCReg|Data_Out [11]),
	.datad(\my_slc|PCReg|Data_Out [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \my_slc|hex_driver6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N12
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr4~0_combout  = (\my_slc|PCReg|Data_Out [10] & (\my_slc|PCReg|Data_Out [11] & ((\my_slc|PCReg|Data_Out [9]) # (!\my_slc|PCReg|Data_Out [8])))) # (!\my_slc|PCReg|Data_Out [10] & (\my_slc|PCReg|Data_Out [9] & 
// (!\my_slc|PCReg|Data_Out [11] & !\my_slc|PCReg|Data_Out [8])))

	.dataa(\my_slc|PCReg|Data_Out [10]),
	.datab(\my_slc|PCReg|Data_Out [9]),
	.datac(\my_slc|PCReg|Data_Out [11]),
	.datad(\my_slc|PCReg|Data_Out [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr4~0 .lut_mask = 16'h80A4;
defparam \my_slc|hex_driver6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N14
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr3~0_combout  = (\my_slc|PCReg|Data_Out [9] & ((\my_slc|PCReg|Data_Out [10] & ((\my_slc|PCReg|Data_Out [8]))) # (!\my_slc|PCReg|Data_Out [10] & (\my_slc|PCReg|Data_Out [11] & !\my_slc|PCReg|Data_Out [8])))) # 
// (!\my_slc|PCReg|Data_Out [9] & (!\my_slc|PCReg|Data_Out [11] & (\my_slc|PCReg|Data_Out [10] $ (\my_slc|PCReg|Data_Out [8]))))

	.dataa(\my_slc|PCReg|Data_Out [10]),
	.datab(\my_slc|PCReg|Data_Out [9]),
	.datac(\my_slc|PCReg|Data_Out [11]),
	.datad(\my_slc|PCReg|Data_Out [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr3~0 .lut_mask = 16'h8942;
defparam \my_slc|hex_driver6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N24
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr2~0_combout  = (\my_slc|PCReg|Data_Out [9] & (((!\my_slc|PCReg|Data_Out [11] & \my_slc|PCReg|Data_Out [8])))) # (!\my_slc|PCReg|Data_Out [9] & ((\my_slc|PCReg|Data_Out [10] & (!\my_slc|PCReg|Data_Out [11])) # 
// (!\my_slc|PCReg|Data_Out [10] & ((\my_slc|PCReg|Data_Out [8])))))

	.dataa(\my_slc|PCReg|Data_Out [10]),
	.datab(\my_slc|PCReg|Data_Out [9]),
	.datac(\my_slc|PCReg|Data_Out [11]),
	.datad(\my_slc|PCReg|Data_Out [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr2~0 .lut_mask = 16'h1F02;
defparam \my_slc|hex_driver6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N26
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr1~0_combout  = (\my_slc|PCReg|Data_Out [10] & (\my_slc|PCReg|Data_Out [8] & (\my_slc|PCReg|Data_Out [9] $ (\my_slc|PCReg|Data_Out [11])))) # (!\my_slc|PCReg|Data_Out [10] & (!\my_slc|PCReg|Data_Out [11] & ((\my_slc|PCReg|Data_Out 
// [9]) # (\my_slc|PCReg|Data_Out [8]))))

	.dataa(\my_slc|PCReg|Data_Out [10]),
	.datab(\my_slc|PCReg|Data_Out [9]),
	.datac(\my_slc|PCReg|Data_Out [11]),
	.datad(\my_slc|PCReg|Data_Out [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr1~0 .lut_mask = 16'h2D04;
defparam \my_slc|hex_driver6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N28
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr0~0_combout  = (\my_slc|PCReg|Data_Out [8] & ((\my_slc|PCReg|Data_Out [11]) # (\my_slc|PCReg|Data_Out [10] $ (\my_slc|PCReg|Data_Out [9])))) # (!\my_slc|PCReg|Data_Out [8] & ((\my_slc|PCReg|Data_Out [9]) # (\my_slc|PCReg|Data_Out 
// [10] $ (\my_slc|PCReg|Data_Out [11]))))

	.dataa(\my_slc|PCReg|Data_Out [10]),
	.datab(\my_slc|PCReg|Data_Out [9]),
	.datac(\my_slc|PCReg|Data_Out [11]),
	.datad(\my_slc|PCReg|Data_Out [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \my_slc|hex_driver6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N8
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr6~0_combout  = (\my_slc|PCReg|Data_Out [15] & (\my_slc|PCReg|Data_Out [12] & (\my_slc|PCReg|Data_Out [13] $ (\my_slc|PCReg|Data_Out [14])))) # (!\my_slc|PCReg|Data_Out [15] & (!\my_slc|PCReg|Data_Out [13] & 
// (\my_slc|PCReg|Data_Out [12] $ (\my_slc|PCReg|Data_Out [14]))))

	.dataa(\my_slc|PCReg|Data_Out [13]),
	.datab(\my_slc|PCReg|Data_Out [12]),
	.datac(\my_slc|PCReg|Data_Out [15]),
	.datad(\my_slc|PCReg|Data_Out [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr6~0 .lut_mask = 16'h4184;
defparam \my_slc|hex_driver7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N18
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr5~0_combout  = (\my_slc|PCReg|Data_Out [13] & ((\my_slc|PCReg|Data_Out [12] & ((\my_slc|PCReg|Data_Out [15]))) # (!\my_slc|PCReg|Data_Out [12] & (\my_slc|PCReg|Data_Out [14])))) # (!\my_slc|PCReg|Data_Out [13] & 
// (\my_slc|PCReg|Data_Out [14] & (\my_slc|PCReg|Data_Out [12] $ (\my_slc|PCReg|Data_Out [15]))))

	.dataa(\my_slc|PCReg|Data_Out [14]),
	.datab(\my_slc|PCReg|Data_Out [12]),
	.datac(\my_slc|PCReg|Data_Out [13]),
	.datad(\my_slc|PCReg|Data_Out [15]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr5~0 .lut_mask = 16'hE228;
defparam \my_slc|hex_driver7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N16
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr4~0_combout  = (\my_slc|PCReg|Data_Out [14] & (\my_slc|PCReg|Data_Out [15] & ((\my_slc|PCReg|Data_Out [13]) # (!\my_slc|PCReg|Data_Out [12])))) # (!\my_slc|PCReg|Data_Out [14] & (!\my_slc|PCReg|Data_Out [12] & 
// (\my_slc|PCReg|Data_Out [13] & !\my_slc|PCReg|Data_Out [15])))

	.dataa(\my_slc|PCReg|Data_Out [14]),
	.datab(\my_slc|PCReg|Data_Out [12]),
	.datac(\my_slc|PCReg|Data_Out [13]),
	.datad(\my_slc|PCReg|Data_Out [15]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr4~0 .lut_mask = 16'hA210;
defparam \my_slc|hex_driver7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N22
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr3~0_combout  = (\my_slc|PCReg|Data_Out [13] & ((\my_slc|PCReg|Data_Out [14] & (\my_slc|PCReg|Data_Out [12])) # (!\my_slc|PCReg|Data_Out [14] & (!\my_slc|PCReg|Data_Out [12] & \my_slc|PCReg|Data_Out [15])))) # 
// (!\my_slc|PCReg|Data_Out [13] & (!\my_slc|PCReg|Data_Out [15] & (\my_slc|PCReg|Data_Out [14] $ (\my_slc|PCReg|Data_Out [12]))))

	.dataa(\my_slc|PCReg|Data_Out [14]),
	.datab(\my_slc|PCReg|Data_Out [12]),
	.datac(\my_slc|PCReg|Data_Out [13]),
	.datad(\my_slc|PCReg|Data_Out [15]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr3~0 .lut_mask = 16'h9086;
defparam \my_slc|hex_driver7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N12
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr2~0_combout  = (\my_slc|PCReg|Data_Out [13] & (((\my_slc|PCReg|Data_Out [12] & !\my_slc|PCReg|Data_Out [15])))) # (!\my_slc|PCReg|Data_Out [13] & ((\my_slc|PCReg|Data_Out [14] & ((!\my_slc|PCReg|Data_Out [15]))) # 
// (!\my_slc|PCReg|Data_Out [14] & (\my_slc|PCReg|Data_Out [12]))))

	.dataa(\my_slc|PCReg|Data_Out [14]),
	.datab(\my_slc|PCReg|Data_Out [12]),
	.datac(\my_slc|PCReg|Data_Out [13]),
	.datad(\my_slc|PCReg|Data_Out [15]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr2~0 .lut_mask = 16'h04CE;
defparam \my_slc|hex_driver7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N14
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr1~0_combout  = (\my_slc|PCReg|Data_Out [14] & (\my_slc|PCReg|Data_Out [12] & (\my_slc|PCReg|Data_Out [13] $ (\my_slc|PCReg|Data_Out [15])))) # (!\my_slc|PCReg|Data_Out [14] & (!\my_slc|PCReg|Data_Out [15] & 
// ((\my_slc|PCReg|Data_Out [12]) # (\my_slc|PCReg|Data_Out [13]))))

	.dataa(\my_slc|PCReg|Data_Out [14]),
	.datab(\my_slc|PCReg|Data_Out [12]),
	.datac(\my_slc|PCReg|Data_Out [13]),
	.datad(\my_slc|PCReg|Data_Out [15]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr1~0 .lut_mask = 16'h08D4;
defparam \my_slc|hex_driver7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y11_N4
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr0~0_combout  = (\my_slc|PCReg|Data_Out [12] & ((\my_slc|PCReg|Data_Out [15]) # (\my_slc|PCReg|Data_Out [14] $ (\my_slc|PCReg|Data_Out [13])))) # (!\my_slc|PCReg|Data_Out [12] & ((\my_slc|PCReg|Data_Out [13]) # 
// (\my_slc|PCReg|Data_Out [14] $ (\my_slc|PCReg|Data_Out [15]))))

	.dataa(\my_slc|PCReg|Data_Out [14]),
	.datab(\my_slc|PCReg|Data_Out [12]),
	.datac(\my_slc|PCReg|Data_Out [13]),
	.datad(\my_slc|PCReg|Data_Out [15]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr0~0 .lut_mask = 16'hFD7A;
defparam \my_slc|hex_driver7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign LED[10] = \LED[10]~output_o ;

assign LED[11] = \LED[11]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign CE = \CE~output_o ;

assign UB = \UB~output_o ;

assign LB = \LB~output_o ;

assign OE = \OE~output_o ;

assign WE = \WE~output_o ;

assign ADDR[0] = \ADDR[0]~output_o ;

assign ADDR[1] = \ADDR[1]~output_o ;

assign ADDR[2] = \ADDR[2]~output_o ;

assign ADDR[3] = \ADDR[3]~output_o ;

assign ADDR[4] = \ADDR[4]~output_o ;

assign ADDR[5] = \ADDR[5]~output_o ;

assign ADDR[6] = \ADDR[6]~output_o ;

assign ADDR[7] = \ADDR[7]~output_o ;

assign ADDR[8] = \ADDR[8]~output_o ;

assign ADDR[9] = \ADDR[9]~output_o ;

assign ADDR[10] = \ADDR[10]~output_o ;

assign ADDR[11] = \ADDR[11]~output_o ;

assign ADDR[12] = \ADDR[12]~output_o ;

assign ADDR[13] = \ADDR[13]~output_o ;

assign ADDR[14] = \ADDR[14]~output_o ;

assign ADDR[15] = \ADDR[15]~output_o ;

assign ADDR[16] = \ADDR[16]~output_o ;

assign ADDR[17] = \ADDR[17]~output_o ;

assign ADDR[18] = \ADDR[18]~output_o ;

assign ADDR[19] = \ADDR[19]~output_o ;

assign Data[0] = \Data[0]~output_o ;

assign Data[1] = \Data[1]~output_o ;

assign Data[2] = \Data[2]~output_o ;

assign Data[3] = \Data[3]~output_o ;

assign Data[4] = \Data[4]~output_o ;

assign Data[5] = \Data[5]~output_o ;

assign Data[6] = \Data[6]~output_o ;

assign Data[7] = \Data[7]~output_o ;

assign Data[8] = \Data[8]~output_o ;

assign Data[9] = \Data[9]~output_o ;

assign Data[10] = \Data[10]~output_o ;

assign Data[11] = \Data[11]~output_o ;

assign Data[12] = \Data[12]~output_o ;

assign Data[13] = \Data[13]~output_o ;

assign Data[14] = \Data[14]~output_o ;

assign Data[15] = \Data[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
