<module name="DDRSS0_ECC_AGGR_VBUS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DDRECC_REV" acronym="DDRECC_REV" offset="0x0" width="32" description="Revision parameters">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="bu" range="" rwaccess="R"/>
    <bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x6A0" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x1C" description="RTL version" range="" rwaccess="R"/>
    <bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x2" description="Major version" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="" rwaccess="R"/>
    <bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x0" description="Minor version" range="" rwaccess="R"/>
  </register>
  <register id="DDRECC_VECTOR" acronym="DDRECC_VECTOR" offset="0x8" width="32" description="ECC Vector Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." range="" rwaccess="RW1C"/>
    <bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Write 1 to trigger a read on the serial VBUS" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="Value written to select the corresponding ECC RAM for control or status" range="" rwaccess="RW"/>
  </register>
  <register id="DDRECC_STAT" acronym="DDRECC_STAT" offset="0xC" width="32" description="Misc Status">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x1" description="Indicates the number of RAMS serviced by the ECC aggregator" range="" rwaccess="R"/>
  </register>
  <register id="DDRECC_SEC_EOI_REG" acronym="DDRECC_SEC_EOI_REG" offset="0x3C" width="32" description="EOI Register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW1S"/>
  </register>
  <register id="DDRECC_SEC_STATUS_REG0" acronym="DDRECC_SEC_STATUS_REG0" offset="0x40" width="32" description="Interrupt Status Register 0">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VSAFE_SI_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for vsafe_si_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="DDRECC_SEC_ENABLE_SET_REG0" acronym="DDRECC_SEC_ENABLE_SET_REG0" offset="0x80" width="32" description="Interrupt Enable Set Register 0">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VSAFE_SI_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for vsafe_si_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="DDRECC_SEC_ENABLE_CLR_REG0" acronym="DDRECC_SEC_ENABLE_CLR_REG0" offset="0xC0" width="32" description="Interrupt Enable Clear Register 0">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VSAFE_SI_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for vsafe_si_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="DDRECC_DED_EOI_REG" acronym="DDRECC_DED_EOI_REG" offset="0x13C" width="32" description="EOI Register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW1S"/>
  </register>
  <register id="DDRECC_DED_STATUS_REG0" acronym="DDRECC_DED_STATUS_REG0" offset="0x140" width="32" description="Interrupt Status Register 0">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VSAFE_SI_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for vsafe_si_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="DDRECC_DED_ENABLE_SET_REG0" acronym="DDRECC_DED_ENABLE_SET_REG0" offset="0x180" width="32" description="Interrupt Enable Set Register 0">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VSAFE_SI_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for vsafe_si_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="DDRECC_DED_ENABLE_CLR_REG0" acronym="DDRECC_DED_ENABLE_CLR_REG0" offset="0x1C0" width="32" description="Interrupt Enable Clear Register 0">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VSAFE_SI_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for vsafe_si_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="DDRECC_AGGR_ENABLE_SET" acronym="DDRECC_AGGR_ENABLE_SET" offset="0x200" width="32" description="AGGR interrupt enable set Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable set for svbus timeout errors" range="" rwaccess="RW1S"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable set for parity errors" range="" rwaccess="RW1S"/>
  </register>
  <register id="DDRECC_AGGR_ENABLE_CLR" acronym="DDRECC_AGGR_ENABLE_CLR" offset="0x204" width="32" description="AGGR interrupt enable clear Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable clear for svbus timeout errors" range="" rwaccess="RW1C"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable clear for parity errors" range="" rwaccess="RW1C"/>
  </register>
  <register id="DDRECC_AGGR_STATUS_SET" acronym="DDRECC_AGGR_STATUS_SET" offset="0x208" width="32" description="AGGR interrupt status set Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status set for svbus timeout errors" range="" rwaccess="RW"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status set for parity errors" range="" rwaccess="RW"/>
  </register>
  <register id="DDRECC_AGGR_STATUS_CLR" acronym="DDRECC_AGGR_STATUS_CLR" offset="0x20C" width="32" description="AGGR interrupt status clear Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status clear for svbus timeout errors" range="" rwaccess="RW"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status clear for parity errors" range="" rwaccess="RW"/>
  </register>
</module>
