#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Thu Sep  5 14:07:38 2019
# Process ID: 17988
# Current directory: C:/fft-parallel4/verilog/topfft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14520 C:\fft-parallel4\verilog\topfft\topfft.xpr
# Log file: C:/fft-parallel4/verilog/topfft/vivado.log
# Journal file: C:/fft-parallel4/verilog/topfft\vivado.jou
#-----------------------------------------------------------sstart_guioopen_project C:/fft-parallel4/verilog/topfft/topfft.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.oopen_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 717.246 ; gain = 116.65upupdate_compile_order -fileset sources_1add_files -norecurse C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: topfft
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1176.191 ; gain = 176.883
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter NBITS bound to: 8 - type: integer 
	Parameter NBITSI bound to: 6 - type: integer 
	Parameter NBITSF bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:32]
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
WARNING: [Synth 8-689] width (128) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:35]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
WARNING: [Synth 8-689] width (128) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:36]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
WARNING: [Synth 8-689] width (128) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:36]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
WARNING: [Synth 8-689] width (128) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:35]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
WARNING: [Synth 8-689] width (128) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:41]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:168]
INFO: [Synth 8-6157] synthesizing module 'sat' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:23]
	Parameter NBITS_IN bound to: 18 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'sat_out' does not match port width (8) of module 'sat' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:178]
WARNING: [Synth 8-689] width (16) of port connection 'sat_out' does not match port width (8) of module 'sat' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:186]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:197]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:204]
WARNING: [Synth 8-689] width (16) of port connection 'sat_out' does not match port width (8) of module 'sat' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:215]
WARNING: [Synth 8-689] width (16) of port connection 'sat_out' does not match port width (8) of module 'sat' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:222]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:233]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:240]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:38]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:51]
INFO: [Synth 8-6155] done synthesizing module 'switch' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_up' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_down' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_up' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_down' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_up' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_down' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'sat__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:23]
	Parameter NBITS_IN bound to: 19 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat__parameterized0' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'sat_out' does not match port width (8) of module 'sat__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:300]
WARNING: [Synth 8-689] width (16) of port connection 'sat_out' does not match port width (8) of module 'sat__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:308]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3917] design topfft has port fftOut_up[15] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_up[14] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_up[13] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_up[12] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_up[11] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_up[10] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_up[9] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_up[8] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_down[15] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_down[14] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_down[13] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_down[12] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_down[11] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_down[10] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_down[9] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_down[8] driven by constant 0
WARNING: [Synth 8-3331] design multip has unconnected port result[31]
WARNING: [Synth 8-3331] design multip has unconnected port result[30]
WARNING: [Synth 8-3331] design multip has unconnected port result[29]
WARNING: [Synth 8-3331] design multip has unconnected port result[28]
WARNING: [Synth 8-3331] design multip has unconnected port result[27]
WARNING: [Synth 8-3331] design multip has unconnected port result[26]
WARNING: [Synth 8-3331] design multip has unconnected port result[25]
WARNING: [Synth 8-3331] design multip has unconnected port result[24]
WARNING: [Synth 8-3331] design multip has unconnected port result[23]
WARNING: [Synth 8-3331] design multip has unconnected port result[22]
WARNING: [Synth 8-3331] design multip has unconnected port result[21]
WARNING: [Synth 8-3331] design multip has unconnected port result[20]
WARNING: [Synth 8-3331] design multip has unconnected port result[19]
WARNING: [Synth 8-3331] design multip has unconnected port result[18]
WARNING: [Synth 8-3331] design multip has unconnected port result[17]
WARNING: [Synth 8-3331] design multip has unconnected port result[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1214.559 ; gain = 215.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1214.559 ; gain = 215.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1214.559 ; gain = 215.250
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1357.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1370.848 ; gain = 371.539
67 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1370.848 ; gain = 588.902
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1385.793 ; gain = 14.945
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter NBITS bound to: 8 - type: integer 
	Parameter NBITSI bound to: 6 - type: integer 
	Parameter NBITSF bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:32]
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
WARNING: [Synth 8-689] width (128) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:35]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
WARNING: [Synth 8-689] width (128) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:36]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
WARNING: [Synth 8-689] width (128) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:36]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
WARNING: [Synth 8-689] width (128) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:35]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
WARNING: [Synth 8-689] width (128) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:41]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:168]
INFO: [Synth 8-6157] synthesizing module 'sat' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 18 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'sat_out' does not match port width (8) of module 'sat' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:178]
WARNING: [Synth 8-689] width (16) of port connection 'sat_out' does not match port width (8) of module 'sat' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:186]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:197]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:204]
WARNING: [Synth 8-689] width (16) of port connection 'sat_out' does not match port width (8) of module 'sat' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:215]
WARNING: [Synth 8-689] width (16) of port connection 'sat_out' does not match port width (8) of module 'sat' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:222]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:233]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:240]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:38]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:51]
INFO: [Synth 8-6155] done synthesizing module 'switch' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_up' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_down' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_up' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_down' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_up' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_down' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'sat__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 19 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat__parameterized0' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'sat_out' does not match port width (8) of module 'sat__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:300]
WARNING: [Synth 8-689] width (16) of port connection 'sat_out' does not match port width (8) of module 'sat__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:308]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3917] design topfft has port fftOut_up[15] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_up[14] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_up[13] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_up[12] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_up[11] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_up[10] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_up[9] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_up[8] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_down[15] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_down[14] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_down[13] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_down[12] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_down[11] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_down[10] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_down[9] driven by constant 0
WARNING: [Synth 8-3917] design topfft has port fftOut_down[8] driven by constant 0
WARNING: [Synth 8-3331] design multip has unconnected port result[31]
WARNING: [Synth 8-3331] design multip has unconnected port result[30]
WARNING: [Synth 8-3331] design multip has unconnected port result[29]
WARNING: [Synth 8-3331] design multip has unconnected port result[28]
WARNING: [Synth 8-3331] design multip has unconnected port result[27]
WARNING: [Synth 8-3331] design multip has unconnected port result[26]
WARNING: [Synth 8-3331] design multip has unconnected port result[25]
WARNING: [Synth 8-3331] design multip has unconnected port result[24]
WARNING: [Synth 8-3331] design multip has unconnected port result[23]
WARNING: [Synth 8-3331] design multip has unconnected port result[22]
WARNING: [Synth 8-3331] design multip has unconnected port result[21]
WARNING: [Synth 8-3331] design multip has unconnected port result[20]
WARNING: [Synth 8-3331] design multip has unconnected port result[19]
WARNING: [Synth 8-3331] design multip has unconnected port result[18]
WARNING: [Synth 8-3331] design multip has unconnected port result[17]
WARNING: [Synth 8-3331] design multip has unconnected port result[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1413.387 ; gain = 42.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1413.387 ; gain = 42.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1413.387 ; gain = 42.539
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1413.387 ; gain = 42.539
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep  5 15:30:21 2019...
