# This file provides name mapping information for all objects
# on the schematic design.  It provides a mapping for each
# object between its name on the schematic and its name in the netlist.
version 1.0

Globals
   VSS vss
   VDD vdd
End Globals

Cell pmos
   Pin D d
   Pin G g
   Pin S s
   Pin B b
End Cell

Cell nmos
   Pin D d
   Pin G g
   Pin S s
End Cell

Cell #top#
   Pin F0 f0
   Pin F1 f1
   Pin F2 f2
   Pin F3 f3
   Pin OVF ovf
   Pin A0 a0
   Pin A1 a1
   Pin A2 a2
   Pin A3 a3
   Pin CC0 cc0
   Pin CC0_NOT cc0_not
   Pin CC1 cc1
   Pin CC1_NOT cc1_not
   Pin VDD vdd
   Pin VSS vss
   Net N$30 n$30
   Net OVF ovf
   Net F0 f0
   Net F1 f1
   Net F2 f2
   Net F3 f3
   Net CC0_NOT cc0_not
   Net CC0 cc0
   Net CC1_NOT cc1_not
   Net CC1 cc1
   Net A0 a0
   Net A1 a1
   Net A2 a2
   Net A3 a3
   Net VSS_esc1 vss_esc1
   Net VDD_esc2 vdd_esc2
   Global VSS vss
   Global VDD vdd
   Inst M13 m13 pmos
   Inst M12 m12 nmos
   Inst M11 m11 pmos
   Inst M10 m10 nmos
   Inst M9 m9 pmos
   Inst M8 m8 nmos
   Inst M7 m7 pmos
   Inst M5 m5 pmos
   Inst M3 m3 pmos
   Inst M4 m4 nmos
   Inst M1 m1 pmos
   Inst M2 m2 nmos
   Inst M20 m20 nmos
   Inst M18 m18 nmos
   Inst M19 m19 pmos
   Inst M21 m21 pmos
   Inst M24 m24 nmos
   Inst M23 m23 pmos
   Inst M22 m22 nmos
   Inst M6 m6 nmos
   Inst M17 m17 pmos
   Inst M16 m16 nmos
   Inst M15 m15 pmos
   Inst M14 m14 nmos
End Cell

