                                                                            D-MEM Bus &
Cycle:      IF      |     ID      |     EX      |     MEM     |     WB      Reg Result
    0:    4:br      |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    1:    8:ldqu    |   4:br      |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    2:   12:call_pal|   8:ldqu    |   4:br      |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
    3:   16:call_pal|  12:call_pal|   8:-       |   4:br      |   0:-       BUS_LOAD  MEM[8] accepted 1
    4:  140:lda     |   0:-       |   0:-       |   0:-       |   4:br      BUS_LOAD  MEM[136] accepted 1
    5:  144:bis     | 140:lda     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[136] accepted 1
    6:  148:bis     | 144:bis     | 140:lda     |   0:-       |   0:-       BUS_LOAD  MEM[144] accepted 1
    7:  152:subq    | 148:bis     | 144:bis     | 140:lda     |   0:-       BUS_LOAD  MEM[144] accepted 1
    8:  156:addq    | 152:subq    | 148:bis     | 144:bis     | 140:lda     r0=8  BUS_LOAD  MEM[152] accepted 1
    9:  160:bis     | 156:addq    | 152:subq    | 148:bis     | 144:bis     r5=0  BUS_LOAD  MEM[152] accepted 1
   10:  164:ldq     | 160:bis     | 156:addq    | 152:subq    | 148:bis     r6=0  BUS_LOAD  MEM[160] accepted 1
   11:  168:ldq     | 164:ldq     | 160:bis     | 156:addq    | 152:subq    r7=0  BUS_LOAD  MEM[160] accepted 1
   12:  172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     | 156:addq    r7=16  BUS_LOAD  MEM[168] accepted 1
   13:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     r1=8  BUS_LOAD  MEM[8] accepted 1
   14:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[16] accepted 1
   15:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=1  BUS_LOAD  MEM[168] accepted 1
   16:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
   17:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
   18:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
   19:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[16] = 3 accepted 1
   20:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[8] = 1 accepted 1
   21:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
   22:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=16  BUS_LOAD  MEM[192] accepted 1
   23:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
   24:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
   25:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=1  BUS_LOAD  MEM[200] accepted 1
   26:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
   27:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
   28:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
   29:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
   30:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[16] accepted 1
   31:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[24] accepted 1
   32:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=4  BUS_LOAD  MEM[168] accepted 1
   33:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
   34:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
   35:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
   36:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
   37:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
   38:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
   39:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
   40:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=24  BUS_LOAD  MEM[200] accepted 1
   41:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=2  BUS_LOAD  MEM[200] accepted 1
   42:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
   43:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
   44:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
   45:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
   46:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[24] accepted 1
   47:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=4  BUS_LOAD  MEM[32] accepted 1
   48:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=1  BUS_LOAD  MEM[168] accepted 1
   49:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
   50:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
   51:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
   52:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[32] = 4 accepted 1
   53:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[24] = 1 accepted 1
   54:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
   55:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=32  BUS_LOAD  MEM[192] accepted 1
   56:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
   57:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
   58:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=3  BUS_LOAD  MEM[200] accepted 1
   59:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
   60:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
   61:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
   62:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
   63:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[32] accepted 1
   64:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=4  BUS_LOAD  MEM[40] accepted 1
   65:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
   66:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
   67:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
   68:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
   69:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
   70:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
   71:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
   72:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
   73:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=40  BUS_LOAD  MEM[200] accepted 1
   74:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=4  BUS_LOAD  MEM[200] accepted 1
   75:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
   76:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
   77:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
   78:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
   79:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[40] accepted 1
   80:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[48] accepted 1
   81:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=9  BUS_LOAD  MEM[168] accepted 1
   82:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
   83:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
   84:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
   85:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
   86:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
   87:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
   88:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
   89:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=48  BUS_LOAD  MEM[200] accepted 1
   90:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=5  BUS_LOAD  MEM[200] accepted 1
   91:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
   92:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
   93:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
   94:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
   95:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[48] accepted 1
   96:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=9  BUS_LOAD  MEM[56] accepted 1
   97:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=2  BUS_LOAD  MEM[168] accepted 1
   98:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
   99:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  100:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  101:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[56] = 9 accepted 1
  102:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[48] = 2 accepted 1
  103:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  104:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=56  BUS_LOAD  MEM[192] accepted 1
  105:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  106:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  107:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=6  BUS_LOAD  MEM[200] accepted 1
  108:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  109:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  110:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  111:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  112:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[56] accepted 1
  113:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=9  BUS_LOAD  MEM[64] accepted 1
  114:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=6  BUS_LOAD  MEM[168] accepted 1
  115:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  116:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  117:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  118:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[64] = 9 accepted 1
  119:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[56] = 6 accepted 1
  120:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  121:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=64  BUS_LOAD  MEM[192] accepted 1
  122:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  123:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  124:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=7  BUS_LOAD  MEM[200] accepted 1
  125:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  126:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  127:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  128:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  129:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[64] accepted 1
  130:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=9  BUS_LOAD  MEM[72] accepted 1
  131:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
  132:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  133:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  134:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  135:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[72] = 9 accepted 1
  136:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[64] = 5 accepted 1
  137:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  138:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=72  BUS_LOAD  MEM[192] accepted 1
  139:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  140:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  141:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=8  BUS_LOAD  MEM[200] accepted 1
  142:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  143:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  144:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  145:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  146:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[72] accepted 1
  147:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=9  BUS_LOAD  MEM[80] accepted 1
  148:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
  149:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  150:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  151:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  152:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[80] = 9 accepted 1
  153:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[72] = 3 accepted 1
  154:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  155:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=80  BUS_LOAD  MEM[192] accepted 1
  156:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  157:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  158:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=9  BUS_LOAD  MEM[200] accepted 1
  159:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  160:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  161:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  162:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  163:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[80] accepted 1
  164:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=9  BUS_LOAD  MEM[88] accepted 1
  165:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
  166:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  167:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  168:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  169:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[88] = 9 accepted 1
  170:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[80] = 5 accepted 1
  171:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  172:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=88  BUS_LOAD  MEM[192] accepted 1
  173:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  174:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  175:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=10  BUS_LOAD  MEM[200] accepted 1
  176:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  177:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  178:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  179:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  180:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[88] accepted 1
  181:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=9  BUS_LOAD  MEM[96] accepted 1
  182:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=8  BUS_LOAD  MEM[168] accepted 1
  183:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  184:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  185:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  186:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[96] = 9 accepted 1
  187:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[88] = 8 accepted 1
  188:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  189:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=96  BUS_LOAD  MEM[192] accepted 1
  190:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  191:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  192:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=11  BUS_LOAD  MEM[200] accepted 1
  193:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  194:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  195:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  196:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  197:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[96] accepted 1
  198:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=9  BUS_LOAD  MEM[104] accepted 1
  199:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=9  BUS_LOAD  MEM[168] accepted 1
  200:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  201:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  202:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  203:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[104] = 9 accepted 1
  204:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[96] = 9 accepted 1
  205:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  206:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=104  BUS_LOAD  MEM[192] accepted 1
  207:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  208:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  209:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=12  BUS_LOAD  MEM[200] accepted 1
  210:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  211:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  212:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  213:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  214:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[104] accepted 1
  215:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=9  BUS_LOAD  MEM[112] accepted 1
  216:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=7  BUS_LOAD  MEM[168] accepted 1
  217:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  218:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  219:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  220:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[112] = 9 accepted 1
  221:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[104] = 7 accepted 1
  222:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  223:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=112  BUS_LOAD  MEM[192] accepted 1
  224:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  225:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  226:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=13  BUS_LOAD  MEM[200] accepted 1
  227:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  228:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  229:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  230:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  231:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[112] accepted 1
  232:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=9  BUS_LOAD  MEM[120] accepted 1
  233:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=9  BUS_LOAD  MEM[168] accepted 1
  234:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  235:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  236:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  237:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[120] = 9 accepted 1
  238:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[112] = 9 accepted 1
  239:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  240:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=120  BUS_LOAD  MEM[192] accepted 1
  241:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  242:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  243:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=14  BUS_LOAD  MEM[200] accepted 1
  244:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  245:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  246:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  247:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  248:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[120] accepted 1
  249:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=9  BUS_LOAD  MEM[128] accepted 1
  250:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
  251:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  252:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  253:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  254:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[128] = 9 accepted 1
  255:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[120] = 3 accepted 1
  256:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  257:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=128  BUS_LOAD  MEM[192] accepted 1
  258:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  259:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  260:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=15  BUS_LOAD  MEM[200] accepted 1
  261:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  262:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  263:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  264:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  265:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[128] accepted 1
  266:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=9  BUS_LOAD  MEM[136] accepted 1
  267:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=0x47ff0405201f0008  BUS_LOAD  MEM[168] accepted 1
  268:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  269:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
  270:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  271:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
  272:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  273:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  274:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
  275:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=136  BUS_LOAD  MEM[200] accepted 1
  276:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=16  BUS_LOAD  MEM[200] accepted 1
  277:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=0  BUS_LOAD  MEM[208] accepted 1
  278:  216:halt    | 212:bne     | 208:cmpult  | 204:addq    | 200:bne     BUS_LOAD  MEM[208] accepted 1
  279:  220:call_pal| 216:halt    | 212:bne     | 208:cmpult  | 204:addq    r5=1  BUS_LOAD  MEM[216] accepted 1
  280:  224:call_pal| 220:call_pal| 216:halt    | 212:bne     | 208:cmpult  r4=1  BUS_LOAD  MEM[216] accepted 1
  281:  148:bis     |   0:-       |   0:-       |   0:-       | 212:bne     BUS_LOAD  MEM[144] accepted 1
  282:  152:subq    | 148:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[144] accepted 1
  283:  156:addq    | 152:subq    | 148:bis     |   0:-       |   0:-       BUS_LOAD  MEM[152] accepted 1
  284:  160:bis     | 156:addq    | 152:subq    | 148:bis     |   0:-       BUS_LOAD  MEM[152] accepted 1
  285:  164:ldq     | 160:bis     | 156:addq    | 152:subq    | 148:bis     r6=0  BUS_LOAD  MEM[160] accepted 1
  286:  168:ldq     | 164:ldq     | 160:bis     | 156:addq    | 152:subq    r7=-1  BUS_LOAD  MEM[160] accepted 1
  287:  172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     | 156:addq    r7=15  BUS_LOAD  MEM[168] accepted 1
  288:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     r1=8  BUS_LOAD  MEM[8] accepted 1
  289:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[16] accepted 1
  290:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
  291:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  292:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
  293:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  294:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
  295:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  296:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  297:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
  298:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=16  BUS_LOAD  MEM[200] accepted 1
  299:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=1  BUS_LOAD  MEM[200] accepted 1
  300:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  301:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  302:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  303:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  304:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[16] accepted 1
  305:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[24] accepted 1
  306:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=1  BUS_LOAD  MEM[168] accepted 1
  307:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  308:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  309:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  310:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[24] = 3 accepted 1
  311:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[16] = 1 accepted 1
  312:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  313:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=24  BUS_LOAD  MEM[192] accepted 1
  314:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  315:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  316:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=2  BUS_LOAD  MEM[200] accepted 1
  317:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  318:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  319:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  320:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  321:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[24] accepted 1
  322:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[32] accepted 1
  323:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=4  BUS_LOAD  MEM[168] accepted 1
  324:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  325:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
  326:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  327:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
  328:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  329:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  330:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
  331:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=32  BUS_LOAD  MEM[200] accepted 1
  332:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=3  BUS_LOAD  MEM[200] accepted 1
  333:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  334:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  335:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  336:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  337:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  338:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=4  BUS_LOAD  MEM[40] accepted 1
  339:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
  340:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  341:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
  342:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  343:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
  344:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  345:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  346:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
  347:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=40  BUS_LOAD  MEM[200] accepted 1
  348:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=4  BUS_LOAD  MEM[200] accepted 1
  349:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  350:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  351:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  352:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  353:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  354:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[48] accepted 1
  355:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=2  BUS_LOAD  MEM[168] accepted 1
  356:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  357:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  358:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  359:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[48] = 5 accepted 1
  360:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[40] = 2 accepted 1
  361:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  362:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=48  BUS_LOAD  MEM[192] accepted 1
  363:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  364:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  365:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=5  BUS_LOAD  MEM[200] accepted 1
  366:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  367:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  368:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  369:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  370:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[48] accepted 1
  371:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[56] accepted 1
  372:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=6  BUS_LOAD  MEM[168] accepted 1
  373:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  374:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
  375:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  376:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
  377:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  378:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  379:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
  380:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=56  BUS_LOAD  MEM[200] accepted 1
  381:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=6  BUS_LOAD  MEM[200] accepted 1
  382:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  383:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  384:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  385:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  386:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[56] accepted 1
  387:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=6  BUS_LOAD  MEM[64] accepted 1
  388:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
  389:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  390:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  391:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  392:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[64] = 6 accepted 1
  393:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[56] = 5 accepted 1
  394:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  395:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=64  BUS_LOAD  MEM[192] accepted 1
  396:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  397:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  398:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=7  BUS_LOAD  MEM[200] accepted 1
  399:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  400:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  401:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  402:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  403:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[64] accepted 1
  404:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=6  BUS_LOAD  MEM[72] accepted 1
  405:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
  406:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  407:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  408:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  409:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[72] = 6 accepted 1
  410:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[64] = 3 accepted 1
  411:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  412:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=72  BUS_LOAD  MEM[192] accepted 1
  413:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  414:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  415:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=8  BUS_LOAD  MEM[200] accepted 1
  416:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  417:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  418:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  419:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  420:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[72] accepted 1
  421:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=6  BUS_LOAD  MEM[80] accepted 1
  422:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
  423:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  424:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  425:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  426:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[80] = 6 accepted 1
  427:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[72] = 5 accepted 1
  428:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  429:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=80  BUS_LOAD  MEM[192] accepted 1
  430:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  431:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  432:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=9  BUS_LOAD  MEM[200] accepted 1
  433:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  434:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  435:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  436:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  437:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[80] accepted 1
  438:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=6  BUS_LOAD  MEM[88] accepted 1
  439:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=8  BUS_LOAD  MEM[168] accepted 1
  440:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  441:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
  442:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  443:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
  444:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  445:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  446:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
  447:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=88  BUS_LOAD  MEM[200] accepted 1
  448:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=10  BUS_LOAD  MEM[200] accepted 1
  449:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  450:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  451:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  452:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  453:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[88] accepted 1
  454:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=8  BUS_LOAD  MEM[96] accepted 1
  455:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=9  BUS_LOAD  MEM[168] accepted 1
  456:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  457:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
  458:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  459:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
  460:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  461:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  462:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
  463:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=96  BUS_LOAD  MEM[200] accepted 1
  464:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=11  BUS_LOAD  MEM[200] accepted 1
  465:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  466:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  467:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  468:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  469:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[96] accepted 1
  470:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=9  BUS_LOAD  MEM[104] accepted 1
  471:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=7  BUS_LOAD  MEM[168] accepted 1
  472:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  473:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  474:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  475:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[104] = 9 accepted 1
  476:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[96] = 7 accepted 1
  477:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  478:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=104  BUS_LOAD  MEM[192] accepted 1
  479:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  480:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  481:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=12  BUS_LOAD  MEM[200] accepted 1
  482:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  483:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  484:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  485:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  486:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[104] accepted 1
  487:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=9  BUS_LOAD  MEM[112] accepted 1
  488:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=9  BUS_LOAD  MEM[168] accepted 1
  489:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  490:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  491:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  492:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[112] = 9 accepted 1
  493:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[104] = 9 accepted 1
  494:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  495:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=112  BUS_LOAD  MEM[192] accepted 1
  496:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  497:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  498:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=13  BUS_LOAD  MEM[200] accepted 1
  499:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  500:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  501:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  502:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  503:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[112] accepted 1
  504:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=9  BUS_LOAD  MEM[120] accepted 1
  505:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
  506:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  507:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  508:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  509:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[120] = 9 accepted 1
  510:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[112] = 3 accepted 1
  511:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  512:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=120  BUS_LOAD  MEM[192] accepted 1
  513:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  514:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  515:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=14  BUS_LOAD  MEM[200] accepted 1
  516:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  517:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  518:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  519:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  520:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[120] accepted 1
  521:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=9  BUS_LOAD  MEM[128] accepted 1
  522:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=9  BUS_LOAD  MEM[168] accepted 1
  523:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  524:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  525:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  526:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[128] = 9 accepted 1
  527:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[120] = 9 accepted 1
  528:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  529:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=128  BUS_LOAD  MEM[192] accepted 1
  530:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  531:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  532:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=15  BUS_LOAD  MEM[200] accepted 1
  533:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=0  BUS_LOAD  MEM[208] accepted 1
  534:  216:halt    | 212:bne     | 208:cmpult  | 204:addq    | 200:bne     BUS_LOAD  MEM[208] accepted 1
  535:  220:call_pal| 216:halt    | 212:bne     | 208:cmpult  | 204:addq    r5=2  BUS_LOAD  MEM[216] accepted 1
  536:  224:call_pal| 220:call_pal| 216:halt    | 212:bne     | 208:cmpult  r4=1  BUS_LOAD  MEM[216] accepted 1
  537:  148:bis     |   0:-       |   0:-       |   0:-       | 212:bne     BUS_LOAD  MEM[144] accepted 1
  538:  152:subq    | 148:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[144] accepted 1
  539:  156:addq    | 152:subq    | 148:bis     |   0:-       |   0:-       BUS_LOAD  MEM[152] accepted 1
  540:  160:bis     | 156:addq    | 152:subq    | 148:bis     |   0:-       BUS_LOAD  MEM[152] accepted 1
  541:  164:ldq     | 160:bis     | 156:addq    | 152:subq    | 148:bis     r6=0  BUS_LOAD  MEM[160] accepted 1
  542:  168:ldq     | 164:ldq     | 160:bis     | 156:addq    | 152:subq    r7=-2  BUS_LOAD  MEM[160] accepted 1
  543:  172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     | 156:addq    r7=14  BUS_LOAD  MEM[168] accepted 1
  544:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     r1=8  BUS_LOAD  MEM[8] accepted 1
  545:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[16] accepted 1
  546:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=1  BUS_LOAD  MEM[168] accepted 1
  547:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  548:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  549:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  550:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[16] = 1 accepted 1
  551:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[8] = 1 accepted 1
  552:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  553:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=16  BUS_LOAD  MEM[192] accepted 1
  554:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  555:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  556:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=1  BUS_LOAD  MEM[200] accepted 1
  557:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  558:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  559:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  560:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  561:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[16] accepted 1
  562:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[24] accepted 1
  563:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
  564:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  565:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
  566:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  567:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
  568:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  569:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  570:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
  571:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=24  BUS_LOAD  MEM[200] accepted 1
  572:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=2  BUS_LOAD  MEM[200] accepted 1
  573:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  574:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  575:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  576:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  577:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[24] accepted 1
  578:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[32] accepted 1
  579:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=4  BUS_LOAD  MEM[168] accepted 1
  580:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  581:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
  582:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  583:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
  584:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  585:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  586:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
  587:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=32  BUS_LOAD  MEM[200] accepted 1
  588:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=3  BUS_LOAD  MEM[200] accepted 1
  589:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  590:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  591:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  592:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  593:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  594:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=4  BUS_LOAD  MEM[40] accepted 1
  595:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=2  BUS_LOAD  MEM[168] accepted 1
  596:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  597:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  598:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  599:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[40] = 4 accepted 1
  600:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[32] = 2 accepted 1
  601:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  602:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=40  BUS_LOAD  MEM[192] accepted 1
  603:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  604:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  605:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=4  BUS_LOAD  MEM[200] accepted 1
  606:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  607:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  608:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  609:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  610:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  611:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=4  BUS_LOAD  MEM[48] accepted 1
  612:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
  613:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  614:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
  615:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  616:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
  617:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  618:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  619:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
  620:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=48  BUS_LOAD  MEM[200] accepted 1
  621:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=5  BUS_LOAD  MEM[200] accepted 1
  622:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  623:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  624:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  625:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  626:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[48] accepted 1
  627:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[56] accepted 1
  628:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
  629:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  630:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  631:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  632:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[56] = 5 accepted 1
  633:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[48] = 5 accepted 1
  634:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  635:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=56  BUS_LOAD  MEM[192] accepted 1
  636:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  637:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  638:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=6  BUS_LOAD  MEM[200] accepted 1
  639:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  640:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  641:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  642:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  643:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[56] accepted 1
  644:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[64] accepted 1
  645:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
  646:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  647:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  648:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  649:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[64] = 5 accepted 1
  650:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[56] = 3 accepted 1
  651:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  652:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=64  BUS_LOAD  MEM[192] accepted 1
  653:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  654:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  655:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=7  BUS_LOAD  MEM[200] accepted 1
  656:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  657:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  658:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  659:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  660:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[64] accepted 1
  661:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[72] accepted 1
  662:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
  663:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  664:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  665:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  666:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[72] = 5 accepted 1
  667:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[64] = 5 accepted 1
  668:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  669:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=72  BUS_LOAD  MEM[192] accepted 1
  670:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  671:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  672:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=8  BUS_LOAD  MEM[200] accepted 1
  673:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  674:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  675:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  676:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  677:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[72] accepted 1
  678:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[80] accepted 1
  679:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=6  BUS_LOAD  MEM[168] accepted 1
  680:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  681:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
  682:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  683:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
  684:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  685:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  686:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
  687:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=80  BUS_LOAD  MEM[200] accepted 1
  688:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=9  BUS_LOAD  MEM[200] accepted 1
  689:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  690:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  691:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  692:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  693:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[80] accepted 1
  694:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=6  BUS_LOAD  MEM[88] accepted 1
  695:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=8  BUS_LOAD  MEM[168] accepted 1
  696:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  697:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
  698:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  699:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
  700:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  701:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  702:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
  703:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=88  BUS_LOAD  MEM[200] accepted 1
  704:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=10  BUS_LOAD  MEM[200] accepted 1
  705:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  706:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  707:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  708:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  709:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[88] accepted 1
  710:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=8  BUS_LOAD  MEM[96] accepted 1
  711:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=7  BUS_LOAD  MEM[168] accepted 1
  712:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  713:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  714:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  715:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[96] = 8 accepted 1
  716:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[88] = 7 accepted 1
  717:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  718:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=96  BUS_LOAD  MEM[192] accepted 1
  719:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  720:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  721:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=11  BUS_LOAD  MEM[200] accepted 1
  722:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  723:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  724:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  725:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  726:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[96] accepted 1
  727:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=8  BUS_LOAD  MEM[104] accepted 1
  728:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=9  BUS_LOAD  MEM[168] accepted 1
  729:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  730:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
  731:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  732:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
  733:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  734:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  735:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
  736:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=104  BUS_LOAD  MEM[200] accepted 1
  737:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=12  BUS_LOAD  MEM[200] accepted 1
  738:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  739:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  740:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  741:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  742:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[104] accepted 1
  743:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=9  BUS_LOAD  MEM[112] accepted 1
  744:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
  745:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  746:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  747:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  748:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[112] = 9 accepted 1
  749:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[104] = 3 accepted 1
  750:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  751:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=112  BUS_LOAD  MEM[192] accepted 1
  752:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  753:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  754:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=13  BUS_LOAD  MEM[200] accepted 1
  755:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  756:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  757:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  758:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  759:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[112] accepted 1
  760:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=9  BUS_LOAD  MEM[120] accepted 1
  761:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=9  BUS_LOAD  MEM[168] accepted 1
  762:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  763:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  764:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  765:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[120] = 9 accepted 1
  766:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[112] = 9 accepted 1
  767:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  768:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=120  BUS_LOAD  MEM[192] accepted 1
  769:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  770:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  771:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=14  BUS_LOAD  MEM[200] accepted 1
  772:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=0  BUS_LOAD  MEM[208] accepted 1
  773:  216:halt    | 212:bne     | 208:cmpult  | 204:addq    | 200:bne     BUS_LOAD  MEM[208] accepted 1
  774:  220:call_pal| 216:halt    | 212:bne     | 208:cmpult  | 204:addq    r5=3  BUS_LOAD  MEM[216] accepted 1
  775:  224:call_pal| 220:call_pal| 216:halt    | 212:bne     | 208:cmpult  r4=1  BUS_LOAD  MEM[216] accepted 1
  776:  148:bis     |   0:-       |   0:-       |   0:-       | 212:bne     BUS_LOAD  MEM[144] accepted 1
  777:  152:subq    | 148:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[144] accepted 1
  778:  156:addq    | 152:subq    | 148:bis     |   0:-       |   0:-       BUS_LOAD  MEM[152] accepted 1
  779:  160:bis     | 156:addq    | 152:subq    | 148:bis     |   0:-       BUS_LOAD  MEM[152] accepted 1
  780:  164:ldq     | 160:bis     | 156:addq    | 152:subq    | 148:bis     r6=0  BUS_LOAD  MEM[160] accepted 1
  781:  168:ldq     | 164:ldq     | 160:bis     | 156:addq    | 152:subq    r7=-3  BUS_LOAD  MEM[160] accepted 1
  782:  172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     | 156:addq    r7=13  BUS_LOAD  MEM[168] accepted 1
  783:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     r1=8  BUS_LOAD  MEM[8] accepted 1
  784:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[16] accepted 1
  785:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=1  BUS_LOAD  MEM[168] accepted 1
  786:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  787:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  788:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  789:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[16] = 1 accepted 1
  790:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[8] = 1 accepted 1
  791:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  792:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=16  BUS_LOAD  MEM[192] accepted 1
  793:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  794:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  795:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=1  BUS_LOAD  MEM[200] accepted 1
  796:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  797:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  798:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  799:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  800:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[16] accepted 1
  801:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[24] accepted 1
  802:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
  803:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  804:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
  805:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  806:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
  807:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  808:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  809:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
  810:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=24  BUS_LOAD  MEM[200] accepted 1
  811:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=2  BUS_LOAD  MEM[200] accepted 1
  812:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  813:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  814:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  815:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  816:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[24] accepted 1
  817:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[32] accepted 1
  818:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=2  BUS_LOAD  MEM[168] accepted 1
  819:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  820:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  821:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  822:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[32] = 3 accepted 1
  823:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[24] = 2 accepted 1
  824:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  825:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=32  BUS_LOAD  MEM[192] accepted 1
  826:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  827:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  828:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=3  BUS_LOAD  MEM[200] accepted 1
  829:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  830:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  831:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  832:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  833:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  834:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[40] accepted 1
  835:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=4  BUS_LOAD  MEM[168] accepted 1
  836:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  837:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
  838:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  839:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
  840:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  841:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  842:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
  843:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=40  BUS_LOAD  MEM[200] accepted 1
  844:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=4  BUS_LOAD  MEM[200] accepted 1
  845:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  846:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  847:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  848:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  849:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[40] accepted 1
  850:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=4  BUS_LOAD  MEM[48] accepted 1
  851:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
  852:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  853:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
  854:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  855:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
  856:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  857:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  858:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
  859:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=48  BUS_LOAD  MEM[200] accepted 1
  860:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=5  BUS_LOAD  MEM[200] accepted 1
  861:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  862:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  863:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  864:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  865:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[48] accepted 1
  866:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[56] accepted 1
  867:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
  868:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  869:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  870:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  871:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[56] = 5 accepted 1
  872:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[48] = 3 accepted 1
  873:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  874:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=56  BUS_LOAD  MEM[192] accepted 1
  875:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  876:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  877:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=6  BUS_LOAD  MEM[200] accepted 1
  878:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  879:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  880:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  881:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  882:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[56] accepted 1
  883:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[64] accepted 1
  884:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
  885:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  886:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  887:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  888:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[64] = 5 accepted 1
  889:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[56] = 5 accepted 1
  890:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  891:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=64  BUS_LOAD  MEM[192] accepted 1
  892:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  893:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  894:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=7  BUS_LOAD  MEM[200] accepted 1
  895:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  896:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  897:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  898:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  899:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[64] accepted 1
  900:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[72] accepted 1
  901:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
  902:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  903:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  904:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  905:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[72] = 5 accepted 1
  906:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[64] = 5 accepted 1
  907:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  908:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=72  BUS_LOAD  MEM[192] accepted 1
  909:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  910:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  911:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=8  BUS_LOAD  MEM[200] accepted 1
  912:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  913:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  914:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  915:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  916:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[72] accepted 1
  917:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[80] accepted 1
  918:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=6  BUS_LOAD  MEM[168] accepted 1
  919:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  920:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
  921:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  922:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
  923:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  924:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  925:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
  926:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=80  BUS_LOAD  MEM[200] accepted 1
  927:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=9  BUS_LOAD  MEM[200] accepted 1
  928:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  929:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  930:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  931:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  932:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[80] accepted 1
  933:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=6  BUS_LOAD  MEM[88] accepted 1
  934:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=7  BUS_LOAD  MEM[168] accepted 1
  935:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  936:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
  937:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  938:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
  939:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  940:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  941:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
  942:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=88  BUS_LOAD  MEM[200] accepted 1
  943:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=10  BUS_LOAD  MEM[200] accepted 1
  944:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  945:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  946:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  947:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  948:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[88] accepted 1
  949:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=7  BUS_LOAD  MEM[96] accepted 1
  950:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=8  BUS_LOAD  MEM[168] accepted 1
  951:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  952:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
  953:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  954:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
  955:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  956:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  957:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
  958:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=96  BUS_LOAD  MEM[200] accepted 1
  959:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=11  BUS_LOAD  MEM[200] accepted 1
  960:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  961:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  962:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  963:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  964:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[96] accepted 1
  965:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=8  BUS_LOAD  MEM[104] accepted 1
  966:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
  967:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  968:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
  969:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  970:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[104] = 8 accepted 1
  971:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[96] = 3 accepted 1
  972:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
  973:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=104  BUS_LOAD  MEM[192] accepted 1
  974:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  975:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
  976:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=12  BUS_LOAD  MEM[200] accepted 1
  977:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
  978:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
  979:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
  980:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
  981:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[104] accepted 1
  982:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=8  BUS_LOAD  MEM[112] accepted 1
  983:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=9  BUS_LOAD  MEM[168] accepted 1
  984:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
  985:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
  986:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
  987:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
  988:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
  989:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
  990:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
  991:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=112  BUS_LOAD  MEM[200] accepted 1
  992:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=13  BUS_LOAD  MEM[200] accepted 1
  993:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=0  BUS_LOAD  MEM[208] accepted 1
  994:  216:halt    | 212:bne     | 208:cmpult  | 204:addq    | 200:bne     BUS_LOAD  MEM[208] accepted 1
  995:  220:call_pal| 216:halt    | 212:bne     | 208:cmpult  | 204:addq    r5=4  BUS_LOAD  MEM[216] accepted 1
  996:  224:call_pal| 220:call_pal| 216:halt    | 212:bne     | 208:cmpult  r4=1  BUS_LOAD  MEM[216] accepted 1
  997:  148:bis     |   0:-       |   0:-       |   0:-       | 212:bne     BUS_LOAD  MEM[144] accepted 1
  998:  152:subq    | 148:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[144] accepted 1
  999:  156:addq    | 152:subq    | 148:bis     |   0:-       |   0:-       BUS_LOAD  MEM[152] accepted 1
 1000:  160:bis     | 156:addq    | 152:subq    | 148:bis     |   0:-       BUS_LOAD  MEM[152] accepted 1
 1001:  164:ldq     | 160:bis     | 156:addq    | 152:subq    | 148:bis     r6=0  BUS_LOAD  MEM[160] accepted 1
 1002:  168:ldq     | 164:ldq     | 160:bis     | 156:addq    | 152:subq    r7=-4  BUS_LOAD  MEM[160] accepted 1
 1003:  172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     | 156:addq    r7=12  BUS_LOAD  MEM[168] accepted 1
 1004:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     r1=8  BUS_LOAD  MEM[8] accepted 1
 1005:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[16] accepted 1
 1006:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=1  BUS_LOAD  MEM[168] accepted 1
 1007:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1008:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1009:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1010:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[16] = 1 accepted 1
 1011:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[8] = 1 accepted 1
 1012:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1013:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=16  BUS_LOAD  MEM[192] accepted 1
 1014:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1015:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1016:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=1  BUS_LOAD  MEM[200] accepted 1
 1017:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1018:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1019:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1020:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1021:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[16] accepted 1
 1022:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[24] accepted 1
 1023:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=2  BUS_LOAD  MEM[168] accepted 1
 1024:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1025:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1026:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1027:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1028:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1029:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1030:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1031:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=24  BUS_LOAD  MEM[200] accepted 1
 1032:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=2  BUS_LOAD  MEM[200] accepted 1
 1033:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1034:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1035:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1036:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1037:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[24] accepted 1
 1038:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=2  BUS_LOAD  MEM[32] accepted 1
 1039:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 1040:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1041:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1042:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1043:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1044:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1045:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1046:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1047:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=32  BUS_LOAD  MEM[200] accepted 1
 1048:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=3  BUS_LOAD  MEM[200] accepted 1
 1049:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1050:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1051:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1052:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1053:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1054:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[40] accepted 1
 1055:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=4  BUS_LOAD  MEM[168] accepted 1
 1056:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1057:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1058:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1059:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1060:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1061:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1062:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1063:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=40  BUS_LOAD  MEM[200] accepted 1
 1064:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=4  BUS_LOAD  MEM[200] accepted 1
 1065:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1066:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1067:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1068:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1069:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1070:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=4  BUS_LOAD  MEM[48] accepted 1
 1071:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 1072:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1073:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1074:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1075:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[48] = 4 accepted 1
 1076:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[40] = 3 accepted 1
 1077:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1078:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=48  BUS_LOAD  MEM[192] accepted 1
 1079:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1080:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1081:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=5  BUS_LOAD  MEM[200] accepted 1
 1082:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1083:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1084:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1085:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1086:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[48] accepted 1
 1087:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=4  BUS_LOAD  MEM[56] accepted 1
 1088:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
 1089:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1090:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1091:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1092:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1093:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1094:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1095:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1096:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=56  BUS_LOAD  MEM[200] accepted 1
 1097:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=6  BUS_LOAD  MEM[200] accepted 1
 1098:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1099:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1100:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1101:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1102:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[56] accepted 1
 1103:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[64] accepted 1
 1104:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
 1105:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1106:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1107:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1108:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[64] = 5 accepted 1
 1109:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[56] = 5 accepted 1
 1110:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1111:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=64  BUS_LOAD  MEM[192] accepted 1
 1112:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1113:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1114:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=7  BUS_LOAD  MEM[200] accepted 1
 1115:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1116:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1117:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1118:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1119:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1120:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[72] accepted 1
 1121:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
 1122:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1123:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1124:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1125:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[72] = 5 accepted 1
 1126:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[64] = 5 accepted 1
 1127:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1128:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=72  BUS_LOAD  MEM[192] accepted 1
 1129:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1130:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1131:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=8  BUS_LOAD  MEM[200] accepted 1
 1132:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1133:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1134:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1135:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1136:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[72] accepted 1
 1137:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[80] accepted 1
 1138:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=6  BUS_LOAD  MEM[168] accepted 1
 1139:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1140:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1141:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1142:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1143:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1144:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1145:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1146:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=80  BUS_LOAD  MEM[200] accepted 1
 1147:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=9  BUS_LOAD  MEM[200] accepted 1
 1148:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1149:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1150:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1151:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1152:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1153:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=6  BUS_LOAD  MEM[88] accepted 1
 1154:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=7  BUS_LOAD  MEM[168] accepted 1
 1155:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1156:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1157:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1158:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1159:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1160:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1161:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1162:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=88  BUS_LOAD  MEM[200] accepted 1
 1163:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=10  BUS_LOAD  MEM[200] accepted 1
 1164:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1165:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1166:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1167:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1168:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[88] accepted 1
 1169:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=7  BUS_LOAD  MEM[96] accepted 1
 1170:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 1171:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1172:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1173:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1174:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[96] = 7 accepted 1
 1175:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[88] = 3 accepted 1
 1176:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1177:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=96  BUS_LOAD  MEM[192] accepted 1
 1178:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1179:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1180:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=11  BUS_LOAD  MEM[200] accepted 1
 1181:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1182:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1183:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1184:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1185:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[96] accepted 1
 1186:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=7  BUS_LOAD  MEM[104] accepted 1
 1187:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=8  BUS_LOAD  MEM[168] accepted 1
 1188:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1189:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1190:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1191:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1192:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1193:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1194:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1195:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=104  BUS_LOAD  MEM[200] accepted 1
 1196:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=12  BUS_LOAD  MEM[200] accepted 1
 1197:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=0  BUS_LOAD  MEM[208] accepted 1
 1198:  216:halt    | 212:bne     | 208:cmpult  | 204:addq    | 200:bne     BUS_LOAD  MEM[208] accepted 1
 1199:  220:call_pal| 216:halt    | 212:bne     | 208:cmpult  | 204:addq    r5=5  BUS_LOAD  MEM[216] accepted 1
 1200:  224:call_pal| 220:call_pal| 216:halt    | 212:bne     | 208:cmpult  r4=1  BUS_LOAD  MEM[216] accepted 1
 1201:  148:bis     |   0:-       |   0:-       |   0:-       | 212:bne     BUS_LOAD  MEM[144] accepted 1
 1202:  152:subq    | 148:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[144] accepted 1
 1203:  156:addq    | 152:subq    | 148:bis     |   0:-       |   0:-       BUS_LOAD  MEM[152] accepted 1
 1204:  160:bis     | 156:addq    | 152:subq    | 148:bis     |   0:-       BUS_LOAD  MEM[152] accepted 1
 1205:  164:ldq     | 160:bis     | 156:addq    | 152:subq    | 148:bis     r6=0  BUS_LOAD  MEM[160] accepted 1
 1206:  168:ldq     | 164:ldq     | 160:bis     | 156:addq    | 152:subq    r7=-5  BUS_LOAD  MEM[160] accepted 1
 1207:  172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     | 156:addq    r7=11  BUS_LOAD  MEM[168] accepted 1
 1208:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     r1=8  BUS_LOAD  MEM[8] accepted 1
 1209:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[16] accepted 1
 1210:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=1  BUS_LOAD  MEM[168] accepted 1
 1211:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1212:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1213:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1214:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[16] = 1 accepted 1
 1215:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[8] = 1 accepted 1
 1216:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1217:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=16  BUS_LOAD  MEM[192] accepted 1
 1218:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1219:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1220:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=1  BUS_LOAD  MEM[200] accepted 1
 1221:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1222:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1223:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1224:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1225:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[16] accepted 1
 1226:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[24] accepted 1
 1227:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=2  BUS_LOAD  MEM[168] accepted 1
 1228:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1229:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1230:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1231:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1232:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1233:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1234:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1235:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=24  BUS_LOAD  MEM[200] accepted 1
 1236:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=2  BUS_LOAD  MEM[200] accepted 1
 1237:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1238:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1239:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1240:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1241:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[24] accepted 1
 1242:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=2  BUS_LOAD  MEM[32] accepted 1
 1243:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 1244:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1245:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1246:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1247:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1248:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1249:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1250:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1251:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=32  BUS_LOAD  MEM[200] accepted 1
 1252:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=3  BUS_LOAD  MEM[200] accepted 1
 1253:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1254:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1255:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1256:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1257:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1258:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[40] accepted 1
 1259:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 1260:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1261:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1262:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1263:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[40] = 3 accepted 1
 1264:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[32] = 3 accepted 1
 1265:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1266:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=40  BUS_LOAD  MEM[192] accepted 1
 1267:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1268:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1269:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=4  BUS_LOAD  MEM[200] accepted 1
 1270:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1271:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1272:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1273:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1274:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1275:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[48] accepted 1
 1276:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=4  BUS_LOAD  MEM[168] accepted 1
 1277:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1278:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1279:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1280:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1281:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1282:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1283:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1284:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=48  BUS_LOAD  MEM[200] accepted 1
 1285:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=5  BUS_LOAD  MEM[200] accepted 1
 1286:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1287:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1288:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1289:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1290:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[48] accepted 1
 1291:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=4  BUS_LOAD  MEM[56] accepted 1
 1292:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
 1293:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1294:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1295:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1296:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1297:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1298:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1299:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1300:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=56  BUS_LOAD  MEM[200] accepted 1
 1301:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=6  BUS_LOAD  MEM[200] accepted 1
 1302:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1303:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1304:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1305:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1306:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[56] accepted 1
 1307:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[64] accepted 1
 1308:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
 1309:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1310:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1311:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1312:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[64] = 5 accepted 1
 1313:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[56] = 5 accepted 1
 1314:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1315:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=64  BUS_LOAD  MEM[192] accepted 1
 1316:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1317:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1318:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=7  BUS_LOAD  MEM[200] accepted 1
 1319:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1320:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1321:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1322:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1323:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1324:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[72] accepted 1
 1325:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
 1326:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1327:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1328:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1329:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[72] = 5 accepted 1
 1330:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[64] = 5 accepted 1
 1331:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1332:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=72  BUS_LOAD  MEM[192] accepted 1
 1333:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1334:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1335:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=8  BUS_LOAD  MEM[200] accepted 1
 1336:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1337:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1338:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1339:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1340:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[72] accepted 1
 1341:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[80] accepted 1
 1342:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=6  BUS_LOAD  MEM[168] accepted 1
 1343:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1344:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1345:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1346:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1347:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1348:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1349:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1350:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=80  BUS_LOAD  MEM[200] accepted 1
 1351:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=9  BUS_LOAD  MEM[200] accepted 1
 1352:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1353:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1354:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1355:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1356:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1357:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=6  BUS_LOAD  MEM[88] accepted 1
 1358:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 1359:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1360:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1361:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1362:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[88] = 6 accepted 1
 1363:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[80] = 3 accepted 1
 1364:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1365:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=88  BUS_LOAD  MEM[192] accepted 1
 1366:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1367:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1368:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=10  BUS_LOAD  MEM[200] accepted 1
 1369:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1370:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1371:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1372:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1373:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[88] accepted 1
 1374:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=6  BUS_LOAD  MEM[96] accepted 1
 1375:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=7  BUS_LOAD  MEM[168] accepted 1
 1376:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1377:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1378:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1379:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1380:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1381:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1382:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1383:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=96  BUS_LOAD  MEM[200] accepted 1
 1384:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=11  BUS_LOAD  MEM[200] accepted 1
 1385:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=0  BUS_LOAD  MEM[208] accepted 1
 1386:  216:halt    | 212:bne     | 208:cmpult  | 204:addq    | 200:bne     BUS_LOAD  MEM[208] accepted 1
 1387:  220:call_pal| 216:halt    | 212:bne     | 208:cmpult  | 204:addq    r5=6  BUS_LOAD  MEM[216] accepted 1
 1388:  224:call_pal| 220:call_pal| 216:halt    | 212:bne     | 208:cmpult  r4=1  BUS_LOAD  MEM[216] accepted 1
 1389:  148:bis     |   0:-       |   0:-       |   0:-       | 212:bne     BUS_LOAD  MEM[144] accepted 1
 1390:  152:subq    | 148:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[144] accepted 1
 1391:  156:addq    | 152:subq    | 148:bis     |   0:-       |   0:-       BUS_LOAD  MEM[152] accepted 1
 1392:  160:bis     | 156:addq    | 152:subq    | 148:bis     |   0:-       BUS_LOAD  MEM[152] accepted 1
 1393:  164:ldq     | 160:bis     | 156:addq    | 152:subq    | 148:bis     r6=0  BUS_LOAD  MEM[160] accepted 1
 1394:  168:ldq     | 164:ldq     | 160:bis     | 156:addq    | 152:subq    r7=-6  BUS_LOAD  MEM[160] accepted 1
 1395:  172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     | 156:addq    r7=10  BUS_LOAD  MEM[168] accepted 1
 1396:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     r1=8  BUS_LOAD  MEM[8] accepted 1
 1397:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[16] accepted 1
 1398:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=1  BUS_LOAD  MEM[168] accepted 1
 1399:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1400:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1401:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1402:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[16] = 1 accepted 1
 1403:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[8] = 1 accepted 1
 1404:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1405:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=16  BUS_LOAD  MEM[192] accepted 1
 1406:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1407:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1408:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=1  BUS_LOAD  MEM[200] accepted 1
 1409:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1410:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1411:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1412:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1413:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[16] accepted 1
 1414:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[24] accepted 1
 1415:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=2  BUS_LOAD  MEM[168] accepted 1
 1416:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1417:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1418:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1419:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1420:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1421:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1422:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1423:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=24  BUS_LOAD  MEM[200] accepted 1
 1424:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=2  BUS_LOAD  MEM[200] accepted 1
 1425:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1426:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1427:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1428:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1429:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[24] accepted 1
 1430:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=2  BUS_LOAD  MEM[32] accepted 1
 1431:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 1432:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1433:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1434:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1435:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1436:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1437:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1438:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1439:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=32  BUS_LOAD  MEM[200] accepted 1
 1440:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=3  BUS_LOAD  MEM[200] accepted 1
 1441:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1442:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1443:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1444:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1445:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1446:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[40] accepted 1
 1447:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 1448:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1449:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1450:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1451:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[40] = 3 accepted 1
 1452:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[32] = 3 accepted 1
 1453:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1454:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=40  BUS_LOAD  MEM[192] accepted 1
 1455:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1456:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1457:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=4  BUS_LOAD  MEM[200] accepted 1
 1458:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1459:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1460:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1461:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1462:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1463:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[48] accepted 1
 1464:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=4  BUS_LOAD  MEM[168] accepted 1
 1465:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1466:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1467:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1468:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1469:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1470:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1471:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1472:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=48  BUS_LOAD  MEM[200] accepted 1
 1473:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=5  BUS_LOAD  MEM[200] accepted 1
 1474:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1475:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1476:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1477:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1478:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[48] accepted 1
 1479:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=4  BUS_LOAD  MEM[56] accepted 1
 1480:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
 1481:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1482:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1483:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1484:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1485:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1486:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1487:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1488:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=56  BUS_LOAD  MEM[200] accepted 1
 1489:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=6  BUS_LOAD  MEM[200] accepted 1
 1490:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1491:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1492:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1493:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1494:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[56] accepted 1
 1495:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[64] accepted 1
 1496:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
 1497:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1498:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1499:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1500:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[64] = 5 accepted 1
 1501:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[56] = 5 accepted 1
 1502:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1503:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=64  BUS_LOAD  MEM[192] accepted 1
 1504:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1505:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1506:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=7  BUS_LOAD  MEM[200] accepted 1
 1507:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1508:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1509:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1510:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1511:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1512:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[72] accepted 1
 1513:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
 1514:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1515:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1516:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1517:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[72] = 5 accepted 1
 1518:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[64] = 5 accepted 1
 1519:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1520:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=72  BUS_LOAD  MEM[192] accepted 1
 1521:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1522:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1523:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=8  BUS_LOAD  MEM[200] accepted 1
 1524:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1525:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1526:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1527:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1528:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[72] accepted 1
 1529:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[80] accepted 1
 1530:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 1531:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1532:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1533:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1534:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[80] = 5 accepted 1
 1535:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[72] = 3 accepted 1
 1536:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1537:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=80  BUS_LOAD  MEM[192] accepted 1
 1538:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1539:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1540:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=9  BUS_LOAD  MEM[200] accepted 1
 1541:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1542:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1543:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1544:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1545:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1546:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[88] accepted 1
 1547:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=6  BUS_LOAD  MEM[168] accepted 1
 1548:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1549:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1550:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1551:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1552:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1553:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1554:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1555:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=88  BUS_LOAD  MEM[200] accepted 1
 1556:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=10  BUS_LOAD  MEM[200] accepted 1
 1557:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=0  BUS_LOAD  MEM[208] accepted 1
 1558:  216:halt    | 212:bne     | 208:cmpult  | 204:addq    | 200:bne     BUS_LOAD  MEM[208] accepted 1
 1559:  220:call_pal| 216:halt    | 212:bne     | 208:cmpult  | 204:addq    r5=7  BUS_LOAD  MEM[216] accepted 1
 1560:  224:call_pal| 220:call_pal| 216:halt    | 212:bne     | 208:cmpult  r4=1  BUS_LOAD  MEM[216] accepted 1
 1561:  148:bis     |   0:-       |   0:-       |   0:-       | 212:bne     BUS_LOAD  MEM[144] accepted 1
 1562:  152:subq    | 148:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[144] accepted 1
 1563:  156:addq    | 152:subq    | 148:bis     |   0:-       |   0:-       BUS_LOAD  MEM[152] accepted 1
 1564:  160:bis     | 156:addq    | 152:subq    | 148:bis     |   0:-       BUS_LOAD  MEM[152] accepted 1
 1565:  164:ldq     | 160:bis     | 156:addq    | 152:subq    | 148:bis     r6=0  BUS_LOAD  MEM[160] accepted 1
 1566:  168:ldq     | 164:ldq     | 160:bis     | 156:addq    | 152:subq    r7=-7  BUS_LOAD  MEM[160] accepted 1
 1567:  172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     | 156:addq    r7=9  BUS_LOAD  MEM[168] accepted 1
 1568:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     r1=8  BUS_LOAD  MEM[8] accepted 1
 1569:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[16] accepted 1
 1570:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=1  BUS_LOAD  MEM[168] accepted 1
 1571:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1572:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1573:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1574:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[16] = 1 accepted 1
 1575:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[8] = 1 accepted 1
 1576:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1577:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=16  BUS_LOAD  MEM[192] accepted 1
 1578:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1579:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1580:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=1  BUS_LOAD  MEM[200] accepted 1
 1581:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1582:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1583:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1584:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1585:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[16] accepted 1
 1586:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[24] accepted 1
 1587:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=2  BUS_LOAD  MEM[168] accepted 1
 1588:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1589:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1590:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1591:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1592:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1593:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1594:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1595:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=24  BUS_LOAD  MEM[200] accepted 1
 1596:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=2  BUS_LOAD  MEM[200] accepted 1
 1597:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1598:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1599:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1600:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1601:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[24] accepted 1
 1602:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=2  BUS_LOAD  MEM[32] accepted 1
 1603:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 1604:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1605:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1606:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1607:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1608:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1609:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1610:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1611:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=32  BUS_LOAD  MEM[200] accepted 1
 1612:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=3  BUS_LOAD  MEM[200] accepted 1
 1613:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1614:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1615:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1616:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1617:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1618:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[40] accepted 1
 1619:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 1620:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1621:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1622:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1623:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[40] = 3 accepted 1
 1624:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[32] = 3 accepted 1
 1625:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1626:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=40  BUS_LOAD  MEM[192] accepted 1
 1627:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1628:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1629:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=4  BUS_LOAD  MEM[200] accepted 1
 1630:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1631:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1632:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1633:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1634:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1635:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[48] accepted 1
 1636:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=4  BUS_LOAD  MEM[168] accepted 1
 1637:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1638:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1639:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1640:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1641:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1642:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1643:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1644:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=48  BUS_LOAD  MEM[200] accepted 1
 1645:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=5  BUS_LOAD  MEM[200] accepted 1
 1646:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1647:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1648:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1649:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1650:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[48] accepted 1
 1651:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=4  BUS_LOAD  MEM[56] accepted 1
 1652:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
 1653:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1654:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1655:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1656:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1657:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1658:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1659:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1660:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=56  BUS_LOAD  MEM[200] accepted 1
 1661:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=6  BUS_LOAD  MEM[200] accepted 1
 1662:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1663:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1664:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1665:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1666:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[56] accepted 1
 1667:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[64] accepted 1
 1668:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
 1669:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1670:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1671:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1672:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[64] = 5 accepted 1
 1673:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[56] = 5 accepted 1
 1674:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1675:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=64  BUS_LOAD  MEM[192] accepted 1
 1676:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1677:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1678:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=7  BUS_LOAD  MEM[200] accepted 1
 1679:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1680:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1681:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1682:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1683:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1684:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[72] accepted 1
 1685:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 1686:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1687:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1688:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1689:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[72] = 5 accepted 1
 1690:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[64] = 3 accepted 1
 1691:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1692:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=72  BUS_LOAD  MEM[192] accepted 1
 1693:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1694:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1695:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=8  BUS_LOAD  MEM[200] accepted 1
 1696:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1697:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1698:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1699:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1700:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[72] accepted 1
 1701:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[80] accepted 1
 1702:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
 1703:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1704:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1705:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1706:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[80] = 5 accepted 1
 1707:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[72] = 5 accepted 1
 1708:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1709:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=80  BUS_LOAD  MEM[192] accepted 1
 1710:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1711:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1712:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=9  BUS_LOAD  MEM[200] accepted 1
 1713:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=0  BUS_LOAD  MEM[208] accepted 1
 1714:  216:halt    | 212:bne     | 208:cmpult  | 204:addq    | 200:bne     BUS_LOAD  MEM[208] accepted 1
 1715:  220:call_pal| 216:halt    | 212:bne     | 208:cmpult  | 204:addq    r5=8  BUS_LOAD  MEM[216] accepted 1
 1716:  224:call_pal| 220:call_pal| 216:halt    | 212:bne     | 208:cmpult  r4=1  BUS_LOAD  MEM[216] accepted 1
 1717:  148:bis     |   0:-       |   0:-       |   0:-       | 212:bne     BUS_LOAD  MEM[144] accepted 1
 1718:  152:subq    | 148:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[144] accepted 1
 1719:  156:addq    | 152:subq    | 148:bis     |   0:-       |   0:-       BUS_LOAD  MEM[152] accepted 1
 1720:  160:bis     | 156:addq    | 152:subq    | 148:bis     |   0:-       BUS_LOAD  MEM[152] accepted 1
 1721:  164:ldq     | 160:bis     | 156:addq    | 152:subq    | 148:bis     r6=0  BUS_LOAD  MEM[160] accepted 1
 1722:  168:ldq     | 164:ldq     | 160:bis     | 156:addq    | 152:subq    r7=-8  BUS_LOAD  MEM[160] accepted 1
 1723:  172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     | 156:addq    r7=8  BUS_LOAD  MEM[168] accepted 1
 1724:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     r1=8  BUS_LOAD  MEM[8] accepted 1
 1725:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[16] accepted 1
 1726:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=1  BUS_LOAD  MEM[168] accepted 1
 1727:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1728:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1729:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1730:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[16] = 1 accepted 1
 1731:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[8] = 1 accepted 1
 1732:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1733:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=16  BUS_LOAD  MEM[192] accepted 1
 1734:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1735:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1736:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=1  BUS_LOAD  MEM[200] accepted 1
 1737:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1738:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1739:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1740:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1741:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[16] accepted 1
 1742:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[24] accepted 1
 1743:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=2  BUS_LOAD  MEM[168] accepted 1
 1744:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1745:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1746:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1747:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1748:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1749:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1750:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1751:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=24  BUS_LOAD  MEM[200] accepted 1
 1752:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=2  BUS_LOAD  MEM[200] accepted 1
 1753:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1754:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1755:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1756:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1757:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[24] accepted 1
 1758:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=2  BUS_LOAD  MEM[32] accepted 1
 1759:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 1760:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1761:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1762:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1763:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1764:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1765:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1766:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1767:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=32  BUS_LOAD  MEM[200] accepted 1
 1768:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=3  BUS_LOAD  MEM[200] accepted 1
 1769:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1770:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1771:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1772:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1773:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1774:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[40] accepted 1
 1775:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 1776:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1777:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1778:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1779:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[40] = 3 accepted 1
 1780:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[32] = 3 accepted 1
 1781:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1782:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=40  BUS_LOAD  MEM[192] accepted 1
 1783:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1784:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1785:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=4  BUS_LOAD  MEM[200] accepted 1
 1786:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1787:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1788:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1789:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1790:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1791:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[48] accepted 1
 1792:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=4  BUS_LOAD  MEM[168] accepted 1
 1793:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1794:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1795:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1796:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1797:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1798:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1799:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1800:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=48  BUS_LOAD  MEM[200] accepted 1
 1801:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=5  BUS_LOAD  MEM[200] accepted 1
 1802:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1803:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1804:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1805:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1806:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[48] accepted 1
 1807:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=4  BUS_LOAD  MEM[56] accepted 1
 1808:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
 1809:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1810:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1811:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1812:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1813:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1814:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1815:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1816:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=56  BUS_LOAD  MEM[200] accepted 1
 1817:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=6  BUS_LOAD  MEM[200] accepted 1
 1818:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1819:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1820:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1821:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1822:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[56] accepted 1
 1823:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[64] accepted 1
 1824:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 1825:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1826:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1827:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1828:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[64] = 5 accepted 1
 1829:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[56] = 3 accepted 1
 1830:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1831:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=64  BUS_LOAD  MEM[192] accepted 1
 1832:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1833:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1834:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=7  BUS_LOAD  MEM[200] accepted 1
 1835:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1836:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1837:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1838:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1839:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1840:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=5  BUS_LOAD  MEM[72] accepted 1
 1841:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
 1842:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1843:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1844:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1845:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[72] = 5 accepted 1
 1846:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[64] = 5 accepted 1
 1847:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1848:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=72  BUS_LOAD  MEM[192] accepted 1
 1849:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1850:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1851:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=8  BUS_LOAD  MEM[200] accepted 1
 1852:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=0  BUS_LOAD  MEM[208] accepted 1
 1853:  216:halt    | 212:bne     | 208:cmpult  | 204:addq    | 200:bne     BUS_LOAD  MEM[208] accepted 1
 1854:  220:call_pal| 216:halt    | 212:bne     | 208:cmpult  | 204:addq    r5=9  BUS_LOAD  MEM[216] accepted 1
 1855:  224:call_pal| 220:call_pal| 216:halt    | 212:bne     | 208:cmpult  r4=1  BUS_LOAD  MEM[216] accepted 1
 1856:  148:bis     |   0:-       |   0:-       |   0:-       | 212:bne     BUS_LOAD  MEM[144] accepted 1
 1857:  152:subq    | 148:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[144] accepted 1
 1858:  156:addq    | 152:subq    | 148:bis     |   0:-       |   0:-       BUS_LOAD  MEM[152] accepted 1
 1859:  160:bis     | 156:addq    | 152:subq    | 148:bis     |   0:-       BUS_LOAD  MEM[152] accepted 1
 1860:  164:ldq     | 160:bis     | 156:addq    | 152:subq    | 148:bis     r6=0  BUS_LOAD  MEM[160] accepted 1
 1861:  168:ldq     | 164:ldq     | 160:bis     | 156:addq    | 152:subq    r7=-9  BUS_LOAD  MEM[160] accepted 1
 1862:  172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     | 156:addq    r7=7  BUS_LOAD  MEM[168] accepted 1
 1863:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     r1=8  BUS_LOAD  MEM[8] accepted 1
 1864:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[16] accepted 1
 1865:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=1  BUS_LOAD  MEM[168] accepted 1
 1866:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1867:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1868:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1869:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[16] = 1 accepted 1
 1870:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[8] = 1 accepted 1
 1871:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1872:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=16  BUS_LOAD  MEM[192] accepted 1
 1873:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1874:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1875:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=1  BUS_LOAD  MEM[200] accepted 1
 1876:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1877:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1878:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1879:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1880:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[16] accepted 1
 1881:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[24] accepted 1
 1882:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=2  BUS_LOAD  MEM[168] accepted 1
 1883:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1884:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1885:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1886:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1887:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1888:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1889:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1890:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=24  BUS_LOAD  MEM[200] accepted 1
 1891:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=2  BUS_LOAD  MEM[200] accepted 1
 1892:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1893:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1894:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1895:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1896:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[24] accepted 1
 1897:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=2  BUS_LOAD  MEM[32] accepted 1
 1898:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 1899:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1900:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1901:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1902:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1903:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1904:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1905:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1906:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=32  BUS_LOAD  MEM[200] accepted 1
 1907:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=3  BUS_LOAD  MEM[200] accepted 1
 1908:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1909:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1910:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1911:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1912:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1913:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[40] accepted 1
 1914:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 1915:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1916:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1917:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1918:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[40] = 3 accepted 1
 1919:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[32] = 3 accepted 1
 1920:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1921:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=40  BUS_LOAD  MEM[192] accepted 1
 1922:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1923:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1924:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=4  BUS_LOAD  MEM[200] accepted 1
 1925:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1926:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1927:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1928:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1929:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 1930:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[48] accepted 1
 1931:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=4  BUS_LOAD  MEM[168] accepted 1
 1932:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1933:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1934:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1935:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1936:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1937:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1938:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1939:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=48  BUS_LOAD  MEM[200] accepted 1
 1940:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=5  BUS_LOAD  MEM[200] accepted 1
 1941:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1942:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1943:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1944:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1945:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[48] accepted 1
 1946:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=4  BUS_LOAD  MEM[56] accepted 1
 1947:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 1948:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1949:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1950:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1951:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[56] = 4 accepted 1
 1952:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[48] = 3 accepted 1
 1953:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1954:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=56  BUS_LOAD  MEM[192] accepted 1
 1955:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1956:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1957:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=6  BUS_LOAD  MEM[200] accepted 1
 1958:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1959:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 1960:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 1961:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 1962:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[56] accepted 1
 1963:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=4  BUS_LOAD  MEM[64] accepted 1
 1964:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=5  BUS_LOAD  MEM[168] accepted 1
 1965:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1966:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 1967:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1968:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 1969:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 1970:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1971:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 1972:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=64  BUS_LOAD  MEM[200] accepted 1
 1973:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=7  BUS_LOAD  MEM[200] accepted 1
 1974:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=0  BUS_LOAD  MEM[208] accepted 1
 1975:  216:halt    | 212:bne     | 208:cmpult  | 204:addq    | 200:bne     BUS_LOAD  MEM[208] accepted 1
 1976:  220:call_pal| 216:halt    | 212:bne     | 208:cmpult  | 204:addq    r5=10  BUS_LOAD  MEM[216] accepted 1
 1977:  224:call_pal| 220:call_pal| 216:halt    | 212:bne     | 208:cmpult  r4=1  BUS_LOAD  MEM[216] accepted 1
 1978:  148:bis     |   0:-       |   0:-       |   0:-       | 212:bne     BUS_LOAD  MEM[144] accepted 1
 1979:  152:subq    | 148:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[144] accepted 1
 1980:  156:addq    | 152:subq    | 148:bis     |   0:-       |   0:-       BUS_LOAD  MEM[152] accepted 1
 1981:  160:bis     | 156:addq    | 152:subq    | 148:bis     |   0:-       BUS_LOAD  MEM[152] accepted 1
 1982:  164:ldq     | 160:bis     | 156:addq    | 152:subq    | 148:bis     r6=0  BUS_LOAD  MEM[160] accepted 1
 1983:  168:ldq     | 164:ldq     | 160:bis     | 156:addq    | 152:subq    r7=-10  BUS_LOAD  MEM[160] accepted 1
 1984:  172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     | 156:addq    r7=6  BUS_LOAD  MEM[168] accepted 1
 1985:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     r1=8  BUS_LOAD  MEM[8] accepted 1
 1986:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[16] accepted 1
 1987:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=1  BUS_LOAD  MEM[168] accepted 1
 1988:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 1989:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 1990:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 1991:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[16] = 1 accepted 1
 1992:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[8] = 1 accepted 1
 1993:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 1994:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=16  BUS_LOAD  MEM[192] accepted 1
 1995:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 1996:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 1997:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=1  BUS_LOAD  MEM[200] accepted 1
 1998:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 1999:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 2000:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 2001:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 2002:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[16] accepted 1
 2003:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[24] accepted 1
 2004:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=2  BUS_LOAD  MEM[168] accepted 1
 2005:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 2006:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 2007:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 2008:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 2009:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2010:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 2011:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 2012:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=24  BUS_LOAD  MEM[200] accepted 1
 2013:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=2  BUS_LOAD  MEM[200] accepted 1
 2014:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 2015:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 2016:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 2017:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 2018:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[24] accepted 1
 2019:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=2  BUS_LOAD  MEM[32] accepted 1
 2020:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 2021:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 2022:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 2023:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 2024:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 2025:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2026:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 2027:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 2028:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=32  BUS_LOAD  MEM[200] accepted 1
 2029:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=3  BUS_LOAD  MEM[200] accepted 1
 2030:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 2031:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 2032:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 2033:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 2034:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2035:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[40] accepted 1
 2036:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 2037:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 2038:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 2039:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 2040:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[40] = 3 accepted 1
 2041:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[32] = 3 accepted 1
 2042:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 2043:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=40  BUS_LOAD  MEM[192] accepted 1
 2044:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 2045:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 2046:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=4  BUS_LOAD  MEM[200] accepted 1
 2047:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 2048:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 2049:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 2050:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 2051:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2052:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[48] accepted 1
 2053:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 2054:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 2055:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 2056:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 2057:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[48] = 3 accepted 1
 2058:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[40] = 3 accepted 1
 2059:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 2060:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=48  BUS_LOAD  MEM[192] accepted 1
 2061:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 2062:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 2063:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=5  BUS_LOAD  MEM[200] accepted 1
 2064:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 2065:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 2066:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 2067:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 2068:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[48] accepted 1
 2069:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[56] accepted 1
 2070:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=4  BUS_LOAD  MEM[168] accepted 1
 2071:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 2072:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 2073:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 2074:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 2075:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2076:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 2077:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 2078:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=56  BUS_LOAD  MEM[200] accepted 1
 2079:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=6  BUS_LOAD  MEM[200] accepted 1
 2080:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=0  BUS_LOAD  MEM[208] accepted 1
 2081:  216:halt    | 212:bne     | 208:cmpult  | 204:addq    | 200:bne     BUS_LOAD  MEM[208] accepted 1
 2082:  220:call_pal| 216:halt    | 212:bne     | 208:cmpult  | 204:addq    r5=11  BUS_LOAD  MEM[216] accepted 1
 2083:  224:call_pal| 220:call_pal| 216:halt    | 212:bne     | 208:cmpult  r4=1  BUS_LOAD  MEM[216] accepted 1
 2084:  148:bis     |   0:-       |   0:-       |   0:-       | 212:bne     BUS_LOAD  MEM[144] accepted 1
 2085:  152:subq    | 148:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[144] accepted 1
 2086:  156:addq    | 152:subq    | 148:bis     |   0:-       |   0:-       BUS_LOAD  MEM[152] accepted 1
 2087:  160:bis     | 156:addq    | 152:subq    | 148:bis     |   0:-       BUS_LOAD  MEM[152] accepted 1
 2088:  164:ldq     | 160:bis     | 156:addq    | 152:subq    | 148:bis     r6=0  BUS_LOAD  MEM[160] accepted 1
 2089:  168:ldq     | 164:ldq     | 160:bis     | 156:addq    | 152:subq    r7=-11  BUS_LOAD  MEM[160] accepted 1
 2090:  172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     | 156:addq    r7=5  BUS_LOAD  MEM[168] accepted 1
 2091:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     r1=8  BUS_LOAD  MEM[8] accepted 1
 2092:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[16] accepted 1
 2093:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=1  BUS_LOAD  MEM[168] accepted 1
 2094:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 2095:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 2096:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 2097:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[16] = 1 accepted 1
 2098:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[8] = 1 accepted 1
 2099:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 2100:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=16  BUS_LOAD  MEM[192] accepted 1
 2101:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 2102:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 2103:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=1  BUS_LOAD  MEM[200] accepted 1
 2104:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 2105:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 2106:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 2107:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 2108:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[16] accepted 1
 2109:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[24] accepted 1
 2110:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=2  BUS_LOAD  MEM[168] accepted 1
 2111:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 2112:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 2113:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 2114:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 2115:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2116:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 2117:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 2118:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=24  BUS_LOAD  MEM[200] accepted 1
 2119:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=2  BUS_LOAD  MEM[200] accepted 1
 2120:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 2121:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 2122:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 2123:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 2124:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[24] accepted 1
 2125:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=2  BUS_LOAD  MEM[32] accepted 1
 2126:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 2127:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 2128:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 2129:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 2130:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 2131:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2132:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 2133:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 2134:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=32  BUS_LOAD  MEM[200] accepted 1
 2135:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=3  BUS_LOAD  MEM[200] accepted 1
 2136:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 2137:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 2138:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 2139:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 2140:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2141:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[40] accepted 1
 2142:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 2143:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 2144:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 2145:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 2146:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[40] = 3 accepted 1
 2147:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[32] = 3 accepted 1
 2148:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 2149:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=40  BUS_LOAD  MEM[192] accepted 1
 2150:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 2151:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 2152:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=4  BUS_LOAD  MEM[200] accepted 1
 2153:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 2154:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 2155:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 2156:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 2157:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[40] accepted 1
 2158:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[48] accepted 1
 2159:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 2160:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 2161:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 2162:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 2163:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[48] = 3 accepted 1
 2164:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[40] = 3 accepted 1
 2165:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 2166:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=48  BUS_LOAD  MEM[192] accepted 1
 2167:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 2168:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 2169:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=5  BUS_LOAD  MEM[200] accepted 1
 2170:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=0  BUS_LOAD  MEM[208] accepted 1
 2171:  216:halt    | 212:bne     | 208:cmpult  | 204:addq    | 200:bne     BUS_LOAD  MEM[208] accepted 1
 2172:  220:call_pal| 216:halt    | 212:bne     | 208:cmpult  | 204:addq    r5=12  BUS_LOAD  MEM[216] accepted 1
 2173:  224:call_pal| 220:call_pal| 216:halt    | 212:bne     | 208:cmpult  r4=1  BUS_LOAD  MEM[216] accepted 1
 2174:  148:bis     |   0:-       |   0:-       |   0:-       | 212:bne     BUS_LOAD  MEM[144] accepted 1
 2175:  152:subq    | 148:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[144] accepted 1
 2176:  156:addq    | 152:subq    | 148:bis     |   0:-       |   0:-       BUS_LOAD  MEM[152] accepted 1
 2177:  160:bis     | 156:addq    | 152:subq    | 148:bis     |   0:-       BUS_LOAD  MEM[152] accepted 1
 2178:  164:ldq     | 160:bis     | 156:addq    | 152:subq    | 148:bis     r6=0  BUS_LOAD  MEM[160] accepted 1
 2179:  168:ldq     | 164:ldq     | 160:bis     | 156:addq    | 152:subq    r7=-12  BUS_LOAD  MEM[160] accepted 1
 2180:  172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     | 156:addq    r7=4  BUS_LOAD  MEM[168] accepted 1
 2181:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     r1=8  BUS_LOAD  MEM[8] accepted 1
 2182:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[16] accepted 1
 2183:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=1  BUS_LOAD  MEM[168] accepted 1
 2184:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 2185:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 2186:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 2187:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[16] = 1 accepted 1
 2188:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[8] = 1 accepted 1
 2189:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 2190:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=16  BUS_LOAD  MEM[192] accepted 1
 2191:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 2192:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 2193:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=1  BUS_LOAD  MEM[200] accepted 1
 2194:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 2195:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 2196:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 2197:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 2198:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[16] accepted 1
 2199:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[24] accepted 1
 2200:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=2  BUS_LOAD  MEM[168] accepted 1
 2201:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 2202:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 2203:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 2204:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 2205:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2206:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 2207:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 2208:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=24  BUS_LOAD  MEM[200] accepted 1
 2209:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=2  BUS_LOAD  MEM[200] accepted 1
 2210:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 2211:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 2212:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 2213:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 2214:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[24] accepted 1
 2215:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=2  BUS_LOAD  MEM[32] accepted 1
 2216:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 2217:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 2218:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 2219:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 2220:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 2221:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2222:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 2223:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 2224:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=32  BUS_LOAD  MEM[200] accepted 1
 2225:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=3  BUS_LOAD  MEM[200] accepted 1
 2226:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 2227:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 2228:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 2229:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 2230:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2231:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=3  BUS_LOAD  MEM[40] accepted 1
 2232:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 2233:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 2234:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 2235:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 2236:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[40] = 3 accepted 1
 2237:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[32] = 3 accepted 1
 2238:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 2239:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=40  BUS_LOAD  MEM[192] accepted 1
 2240:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 2241:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 2242:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=4  BUS_LOAD  MEM[200] accepted 1
 2243:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=0  BUS_LOAD  MEM[208] accepted 1
 2244:  216:halt    | 212:bne     | 208:cmpult  | 204:addq    | 200:bne     BUS_LOAD  MEM[208] accepted 1
 2245:  220:call_pal| 216:halt    | 212:bne     | 208:cmpult  | 204:addq    r5=13  BUS_LOAD  MEM[216] accepted 1
 2246:  224:call_pal| 220:call_pal| 216:halt    | 212:bne     | 208:cmpult  r4=1  BUS_LOAD  MEM[216] accepted 1
 2247:  148:bis     |   0:-       |   0:-       |   0:-       | 212:bne     BUS_LOAD  MEM[144] accepted 1
 2248:  152:subq    | 148:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[144] accepted 1
 2249:  156:addq    | 152:subq    | 148:bis     |   0:-       |   0:-       BUS_LOAD  MEM[152] accepted 1
 2250:  160:bis     | 156:addq    | 152:subq    | 148:bis     |   0:-       BUS_LOAD  MEM[152] accepted 1
 2251:  164:ldq     | 160:bis     | 156:addq    | 152:subq    | 148:bis     r6=0  BUS_LOAD  MEM[160] accepted 1
 2252:  168:ldq     | 164:ldq     | 160:bis     | 156:addq    | 152:subq    r7=-13  BUS_LOAD  MEM[160] accepted 1
 2253:  172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     | 156:addq    r7=3  BUS_LOAD  MEM[168] accepted 1
 2254:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     r1=8  BUS_LOAD  MEM[8] accepted 1
 2255:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[16] accepted 1
 2256:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=1  BUS_LOAD  MEM[168] accepted 1
 2257:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 2258:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 2259:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 2260:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[16] = 1 accepted 1
 2261:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[8] = 1 accepted 1
 2262:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 2263:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=16  BUS_LOAD  MEM[192] accepted 1
 2264:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 2265:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 2266:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=1  BUS_LOAD  MEM[200] accepted 1
 2267:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 2268:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 2269:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 2270:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 2271:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[16] accepted 1
 2272:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[24] accepted 1
 2273:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=2  BUS_LOAD  MEM[168] accepted 1
 2274:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 2275:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 2276:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 2277:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 2278:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2279:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 2280:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 2281:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=24  BUS_LOAD  MEM[200] accepted 1
 2282:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=2  BUS_LOAD  MEM[200] accepted 1
 2283:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 2284:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 2285:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 2286:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 2287:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[24] accepted 1
 2288:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=2  BUS_LOAD  MEM[32] accepted 1
 2289:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=3  BUS_LOAD  MEM[168] accepted 1
 2290:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 2291:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 2292:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 2293:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 2294:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2295:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 2296:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 2297:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=32  BUS_LOAD  MEM[200] accepted 1
 2298:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=3  BUS_LOAD  MEM[200] accepted 1
 2299:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=0  BUS_LOAD  MEM[208] accepted 1
 2300:  216:halt    | 212:bne     | 208:cmpult  | 204:addq    | 200:bne     BUS_LOAD  MEM[208] accepted 1
 2301:  220:call_pal| 216:halt    | 212:bne     | 208:cmpult  | 204:addq    r5=14  BUS_LOAD  MEM[216] accepted 1
 2302:  224:call_pal| 220:call_pal| 216:halt    | 212:bne     | 208:cmpult  r4=1  BUS_LOAD  MEM[216] accepted 1
 2303:  148:bis     |   0:-       |   0:-       |   0:-       | 212:bne     BUS_LOAD  MEM[144] accepted 1
 2304:  152:subq    | 148:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[144] accepted 1
 2305:  156:addq    | 152:subq    | 148:bis     |   0:-       |   0:-       BUS_LOAD  MEM[152] accepted 1
 2306:  160:bis     | 156:addq    | 152:subq    | 148:bis     |   0:-       BUS_LOAD  MEM[152] accepted 1
 2307:  164:ldq     | 160:bis     | 156:addq    | 152:subq    | 148:bis     r6=0  BUS_LOAD  MEM[160] accepted 1
 2308:  168:ldq     | 164:ldq     | 160:bis     | 156:addq    | 152:subq    r7=-14  BUS_LOAD  MEM[160] accepted 1
 2309:  172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     | 156:addq    r7=2  BUS_LOAD  MEM[168] accepted 1
 2310:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     r1=8  BUS_LOAD  MEM[8] accepted 1
 2311:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[16] accepted 1
 2312:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=1  BUS_LOAD  MEM[168] accepted 1
 2313:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 2314:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 2315:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 2316:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[16] = 1 accepted 1
 2317:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[8] = 1 accepted 1
 2318:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 2319:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=16  BUS_LOAD  MEM[192] accepted 1
 2320:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 2321:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 2322:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=1  BUS_LOAD  MEM[200] accepted 1
 2323:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=1  BUS_LOAD  MEM[208] accepted 1
 2324:  164:ldq     |   0:-       |   0:-       |   0:-       | 200:bne     BUS_LOAD  MEM[160] accepted 1
 2325:  168:ldq     | 164:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[160] accepted 1
 2326:  172:cmpult  | 168:ldq     | 164:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[168] accepted 1
 2327:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     |   0:-       BUS_LOAD  MEM[16] accepted 1
 2328:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[24] accepted 1
 2329:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=2  BUS_LOAD  MEM[168] accepted 1
 2330:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 2331:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=1  BUS_LOAD  MEM[176] accepted 1
 2332:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 2333:  188:addq    |   0:-       |   0:-       |   0:-       | 176:bne     BUS_LOAD  MEM[184] accepted 1
 2334:  192:addq    | 188:addq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[184] accepted 1
 2335:  196:cmpult  | 192:addq    | 188:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 2336:  200:bne     | 196:cmpult  | 192:addq    | 188:addq    |   0:-       BUS_LOAD  MEM[192] accepted 1
 2337:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    | 188:addq    r1=24  BUS_LOAD  MEM[200] accepted 1
 2338:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=2  BUS_LOAD  MEM[200] accepted 1
 2339:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=0  BUS_LOAD  MEM[208] accepted 1
 2340:  216:halt    | 212:bne     | 208:cmpult  | 204:addq    | 200:bne     BUS_LOAD  MEM[208] accepted 1
 2341:  220:call_pal| 216:halt    | 212:bne     | 208:cmpult  | 204:addq    r5=15  BUS_LOAD  MEM[216] accepted 1
 2342:  224:call_pal| 220:call_pal| 216:halt    | 212:bne     | 208:cmpult  r4=1  BUS_LOAD  MEM[216] accepted 1
 2343:  148:bis     |   0:-       |   0:-       |   0:-       | 212:bne     BUS_LOAD  MEM[144] accepted 1
 2344:  152:subq    | 148:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[144] accepted 1
 2345:  156:addq    | 152:subq    | 148:bis     |   0:-       |   0:-       BUS_LOAD  MEM[152] accepted 1
 2346:  160:bis     | 156:addq    | 152:subq    | 148:bis     |   0:-       BUS_LOAD  MEM[152] accepted 1
 2347:  164:ldq     | 160:bis     | 156:addq    | 152:subq    | 148:bis     r6=0  BUS_LOAD  MEM[160] accepted 1
 2348:  168:ldq     | 164:ldq     | 160:bis     | 156:addq    | 152:subq    r7=-15  BUS_LOAD  MEM[160] accepted 1
 2349:  172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     | 156:addq    r7=1  BUS_LOAD  MEM[168] accepted 1
 2350:    0:-       | 172:cmpult  | 168:ldq     | 164:ldq     | 160:bis     r1=8  BUS_LOAD  MEM[8] accepted 1
 2351:    0:-       | 172:cmpult  |   0:-       | 168:ldq     | 164:ldq     r2=1  BUS_LOAD  MEM[16] accepted 1
 2352:  176:bne     |   0:-       | 172:cmpult  |   0:-       | 168:ldq     r3=1  BUS_LOAD  MEM[168] accepted 1
 2353:  180:stq     | 176:bne     |   0:-       | 172:cmpult  |   0:-       BUS_LOAD  MEM[176] accepted 1
 2354:  184:stq     | 180:stq     | 176:bne     |   0:-       | 172:cmpult  r4=0  BUS_LOAD  MEM[176] accepted 1
 2355:  188:addq    | 184:stq     | 180:stq     | 176:bne     |   0:-       BUS_LOAD  MEM[184] accepted 1
 2356:    0:-       | 188:addq    | 184:stq     | 180:stq     | 176:bne     BUS_STORE MEM[16] = 1 accepted 1
 2357:    0:-       |   0:-       | 188:addq    | 184:stq     | 180:stq     BUS_STORE MEM[8] = 1 accepted 1
 2358:  192:addq    |   0:-       |   0:-       | 188:addq    | 184:stq     BUS_LOAD  MEM[184] accepted 1
 2359:  196:cmpult  | 192:addq    |   0:-       |   0:-       | 188:addq    r1=16  BUS_LOAD  MEM[192] accepted 1
 2360:  200:bne     | 196:cmpult  | 192:addq    |   0:-       |   0:-       BUS_LOAD  MEM[192] accepted 1
 2361:  204:addq    | 200:bne     | 196:cmpult  | 192:addq    |   0:-       BUS_LOAD  MEM[200] accepted 1
 2362:  208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  | 192:addq    r6=1  BUS_LOAD  MEM[200] accepted 1
 2363:  212:bne     | 208:cmpult  | 204:addq    | 200:bne     | 196:cmpult  r4=0  BUS_LOAD  MEM[208] accepted 1
 2364:  216:halt    | 212:bne     | 208:cmpult  | 204:addq    | 200:bne     BUS_LOAD  MEM[208] accepted 1
 2365:  220:call_pal| 216:halt    | 212:bne     | 208:cmpult  | 204:addq    r5=16  BUS_LOAD  MEM[216] accepted 1
 2366:  224:call_pal| 220:call_pal| 216:halt    | 212:bne     | 208:cmpult  r4=0  BUS_LOAD  MEM[216] accepted 1
 2367:  228:call_pal| 224:call_pal| 220:-       | 216:halt    | 212:bne     BUS_LOAD  MEM[224] accepted 1
 2368:  232:call_pal| 228:call_pal| 224:-       | 220:-       | 216:halt    BUS_LOAD  MEM[224] accepted 1
