$date
	Wed Sep 30 20:28:43 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module PROCESSADOR $end
$var wire 8 ! acOutWb [7:0] $end
$var wire 1 " saidaA $end
$var wire 1 # zeroOut $end
$var wire 8 $ ulaJumpOut [7:0] $end
$var wire 8 % rs [7:0] $end
$var wire 8 & regVal [7:0] $end
$var wire 2 ' rdteste [1:0] $end
$var wire 2 ( rdex [1:0] $end
$var wire 2 ) rdOut [1:0] $end
$var wire 2 * rd [1:0] $end
$var wire 8 + pc_calc [7:0] $end
$var wire 8 , jumpOut [7:0] $end
$var wire 8 - inst [7:0] $end
$var wire 3 . funct [2:0] $end
$var wire 8 / extsinal [7:0] $end
$var wire 8 0 data_out [7:0] $end
$var wire 8 1 data [7:0] $end
$var wire 8 2 acOutValue [7:0] $end
$var wire 1 3 WRwb $end
$var wire 1 4 WRmem $end
$var wire 1 5 WRex $end
$var wire 1 6 WROutid $end
$var wire 1 7 WMid $end
$var wire 1 8 WMex $end
$var wire 1 9 SOUTid $end
$var wire 1 : SINid $end
$var wire 1 ; RMmem $end
$var wire 1 < RMid $end
$var wire 1 = RMex $end
$var wire 8 > PCout [7:0] $end
$var wire 1 ? NEQid $end
$var wire 1 @ NEQex $end
$var wire 1 A Jid $end
$var wire 1 B Jex $end
$var wire 1 C JCid $end
$var wire 1 D JCex $end
$var wire 1 E INAid $end
$var reg 1 F clock $end
$scope module FIVE $end
$var wire 8 G ACOUT [7:0] $end
$var wire 2 H rd [1:0] $end
$var wire 8 I data [7:0] $end
$var wire 1 4 WR $end
$var wire 1 ; RM $end
$var wire 8 J MEMOUT [7:0] $end
$var reg 1 3 WROut $end
$var reg 2 K rdOut [1:0] $end
$scope module MUX $end
$var wire 8 L inAc [7:0] $end
$var wire 8 M inMem [7:0] $end
$var wire 1 ; choice $end
$var reg 8 N out [7:0] $end
$upscope $end
$upscope $end
$scope module FOUR $end
$var wire 8 O acOutWb [7:0] $end
$var wire 1 F clock $end
$var wire 1 " saidaA $end
$var wire 1 # zeroOut $end
$var wire 2 P rdex [1:0] $end
$var wire 8 Q data_out [7:0] $end
$var wire 8 R acOutValue [7:0] $end
$var wire 1 5 Wr $end
$var wire 1 8 Wm $end
$var wire 1 S SaidaA $end
$var wire 1 = Rm $end
$var wire 8 T RegVal [7:0] $end
$var wire 8 U PC [7:0] $end
$var wire 1 @ Neq $end
$var wire 1 D JC $end
$var wire 1 B J $end
$var reg 1 ; Rm_MEM $end
$var reg 1 4 Wr_MEM $end
$var reg 8 V jumpOut [7:0] $end
$var reg 2 W rdmem [1:0] $end
$scope module J_exec $end
$var wire 1 # zero $end
$var wire 1 @ neq $end
$var wire 1 D jumpC $end
$var wire 1 B jump $end
$var reg 1 S saidaA $end
$upscope $end
$scope module M_D $end
$var wire 1 ; Rm $end
$var wire 8 X address [7:0] $end
$var wire 1 8 Wm $end
$var wire 8 Y RegVal [7:0] $end
$var reg 8 Z Data_out [7:0] $end
$upscope $end
$upscope $end
$scope module ONE $end
$var wire 1 " choice_mux $end
$var wire 1 F clock $end
$var wire 8 [ pcj_mux [7:0] $end
$var wire 8 \ out_alu [7:0] $end
$var wire 8 ] inst [7:0] $end
$var wire 8 ^ in_PC [7:0] $end
$var wire 8 _ addr_atual [7:0] $end
$var reg 8 ` pc_calc [7:0] $end
$scope module MEM $end
$var wire 1 F clock $end
$var wire 8 a pccounter [7:0] $end
$var reg 8 b saidaInstrucao [7:0] $end
$upscope $end
$scope module MUX $end
$var wire 1 " choice $end
$var wire 8 c pcj [7:0] $end
$var wire 8 d pcp [7:0] $end
$var reg 8 e out [7:0] $end
$upscope $end
$scope module POINTER $end
$var wire 1 F clock $end
$var wire 8 f novoEnd [7:0] $end
$var reg 8 g endAtual [7:0] $end
$upscope $end
$scope module SUMPC $end
$var wire 1 h clock $end
$var wire 8 i inPC [7:0] $end
$var reg 8 j out [7:0] $end
$upscope $end
$upscope $end
$scope module THREE $end
$var wire 1 F clock $end
$var wire 1 # zeroOut $end
$var wire 1 k ulaZero $end
$var wire 8 l ulaOut [7:0] $end
$var wire 8 m ulaJumpOut [7:0] $end
$var wire 1 n twoandOne $end
$var wire 3 o sinal_ula [2:0] $end
$var wire 8 p sinalExt [7:0] $end
$var wire 8 q saidaMux [7:0] $end
$var wire 1 r saidaAc $end
$var wire 8 s regVal [7:0] $end
$var wire 2 t rdIn [1:0] $end
$var wire 3 u funct [2:0] $end
$var wire 1 v escolhaMux $end
$var wire 8 w acOutValue [7:0] $end
$var wire 8 x acInValue [7:0] $end
$var wire 1 6 WR $end
$var wire 1 7 WM $end
$var wire 1 9 SOUT $end
$var wire 1 : SIN $end
$var wire 1 < RM $end
$var wire 8 y PC [7:0] $end
$var wire 1 ? NEQ $end
$var wire 1 C JC $end
$var wire 1 A J $end
$var wire 1 E INA $end
$var reg 1 D JCMem $end
$var reg 1 B JMem $end
$var reg 1 @ NEQMem $end
$var reg 1 = RMMem $end
$var reg 1 8 WMMem $end
$var reg 1 5 WRMem $end
$var reg 2 z rdOut [1:0] $end
$var reg 8 { rs [7:0] $end
$scope module ACC $end
$var wire 1 n twone $end
$var wire 1 : sin $end
$var wire 1 C jumpC $end
$var wire 1 A jump $end
$var wire 1 E InA $end
$var reg 1 r saidaAc $end
$var reg 1 v saidaMux $end
$upscope $end
$scope module ACIN $end
$var wire 1 r accept $end
$var wire 1 F clock $end
$var wire 8 | newData [7:0] $end
$var reg 8 } data [7:0] $end
$upscope $end
$scope module ACOUT $end
$var wire 1 F clock $end
$var wire 8 ~ newData [7:0] $end
$var wire 1 9 accept $end
$var reg 8 !" data [7:0] $end
$upscope $end
$scope module ALUControl $end
$var wire 3 "" opAlu [2:0] $end
$var reg 3 #" sinal_ula [2:0] $end
$var reg 1 n twoandOne $end
$upscope $end
$scope module ALUJUMP $end
$var wire 1 F clock $end
$var wire 8 $" ini [7:0] $end
$var wire 8 %" inPC [7:0] $end
$var reg 8 &" out [7:0] $end
$upscope $end
$scope module ALUMAIN $end
$var wire 1 F clock $end
$var wire 8 '" entrada2 [7:0] $end
$var wire 3 (" sinal_ula [2:0] $end
$var wire 8 )" entrada1 [7:0] $end
$var reg 8 *" saida_ula [7:0] $end
$var reg 1 k zero $end
$scope function alu $end
$var reg 8 +" entrada1 [7:0] $end
$var reg 8 ," entrada2 [7:0] $end
$var reg 3 -" sinal_ula [2:0] $end
$upscope $end
$upscope $end
$scope module MUX $end
$var wire 1 v choice $end
$var wire 8 ." ini [7:0] $end
$var wire 8 /" inReg [7:0] $end
$var reg 8 0" out [7:0] $end
$upscope $end
$scope module ZeroAc $end
$var wire 1 F clock $end
$var wire 1 k newVal $end
$var wire 1 9 accept $end
$var reg 1 # val $end
$upscope $end
$upscope $end
$scope module TWO $end
$var wire 8 1" PC [7:0] $end
$var wire 1 3 WR $end
$var wire 1 F clock $end
$var wire 8 2" data [7:0] $end
$var wire 8 3" inst [7:0] $end
$var wire 8 4" regVal [7:0] $end
$var wire 8 5" extsinal [7:0] $end
$var wire 1 6 WROut $end
$var wire 1 7 WM $end
$var wire 1 9 SOUT $end
$var wire 1 : SIN $end
$var wire 1 < RM $end
$var wire 1 ? NEQ $end
$var wire 1 C JC $end
$var wire 1 A J $end
$var wire 1 E INA $end
$var reg 8 6" PCout [7:0] $end
$var reg 3 7" funct [2:0] $end
$var reg 2 8" rd [1:0] $end
$scope module RB $end
$var wire 1 3 WR $end
$var wire 1 F clock $end
$var wire 8 9" data [7:0] $end
$var wire 2 :" rd [1:0] $end
$var wire 2 ;" rs [1:0] $end
$var reg 8 <" regVal [7:0] $end
$var reg 8 =" s0 [7:0] $end
$var reg 8 >" s1 [7:0] $end
$var reg 8 ?" t0 [7:0] $end
$var reg 8 @" t1 [7:0] $end
$upscope $end
$scope module control $end
$var wire 3 A" OPCode [2:0] $end
$var reg 1 E INA $end
$var reg 1 A J $end
$var reg 1 C JC $end
$var reg 1 ? NEQ $end
$var reg 1 < RM $end
$var reg 1 : SIN $end
$var reg 1 9 SOUT $end
$var reg 1 7 WM $end
$var reg 1 6 WR $end
$upscope $end
$scope module ext $end
$var wire 5 B" entrada [4:0] $end
$var reg 8 C" saida [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx C"
bx B"
bx A"
b0 @"
b0 ?"
b0 >"
b0 ="
bx <"
bx ;"
bx :"
bz 9"
bx 8"
bx 7"
b1 6"
bx 5"
bx 4"
bx 3"
bz 2"
b1 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
b1 %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
b1 y
bx x
bx w
xv
bx u
bx t
bx s
xr
bx q
bx p
bx o
xn
bx m
bx l
xk
b1 j
b0 i
zh
b0 g
b1 f
b1 e
b1 d
bx c
bx b
b0 a
b1 `
b0 _
b1 ^
bx ]
b1 \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
xS
bx R
bx Q
bx P
bz O
bz N
bx M
bz L
bx K
bx J
bz I
bx H
bz G
1F
xE
xD
xC
xB
xA
x@
x?
b1 >
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
bx 2
bz 1
bx 0
bx /
bx .
bx -
bx ,
b1 +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
x#
z"
bz !
$end
#5
b0 q
b0 |
b0 0"
0r
0v
b10 >
b10 y
b10 %"
b10 6"
b10 +
b10 `
b10 1"
b10 ^
b10 e
b10 f
b0 o
b0 #"
b0 ("
0n
b0 /
b0 p
b0 $"
b0 ."
b0 5"
b0 C"
0?
06
19
0:
07
0<
0E
0C
0A
b10 \
b10 d
b10 j
b0 .
b0 u
b0 ""
b0 7"
b0 *
b0 t
b0 8"
b0 :"
b0 ;"
b0 B"
b0 A"
b1 _
b1 a
b1 g
b1 i
b0 -
b0 ]
b0 b
b0 3"
1k
b0 l
b0 ~
b0 *"
0F
#10
1F
#15
1r
b0 2
b0 R
b0 X
b0 w
b0 !"
1#
b11 >
b11 y
b11 %"
b11 6"
b11 +
b11 `
b11 1"
09
1:
1E
03
b11 ^
b11 e
b11 f
0S
b1 A"
b11 \
b11 d
b11 j
04
0;
b10 ,
b10 V
b10 [
b10 c
b0 '
b0 H
b0 W
0D
0B
0@
0=
08
05
b0 (
b0 P
b0 z
b0 %
b0 {
b10 $
b10 U
b10 m
b10 &"
b0 +"
b0 -"
b0 &
b0 T
b0 Y
b0 s
b0 )"
b0 /"
b0 4"
b0 <"
b100000 -
b100000 ]
b100000 b
b100000 3"
b10 _
b10 a
b10 g
b10 i
0F
#20
b0 x
b0 }
b0 '"
1F
#25
b100 >
b100 y
b100 %"
b100 6"
b100 +
b100 `
b100 1"
b100 ^
b100 e
b100 f
b100 \
b100 d
b100 j
b11 _
b11 a
b11 g
b11 i
b0 ,"
b11 $
b11 U
b11 m
b11 &"
0F
#30
1F
#35
0r
b101 >
b101 y
b101 %"
b101 6"
b101 +
b101 `
b101 1"
19
0:
0E
b101 ^
b101 e
b101 f
b0 A"
b101 \
b101 d
b101 j
b100 ,
b100 V
b100 [
b100 c
b100 $
b100 U
b100 m
b100 &"
b0 -
b0 ]
b0 b
b0 3"
b100 _
b100 a
b100 g
b100 i
0F
#40
1F
#45
b110 >
b110 y
b110 %"
b110 6"
b110 +
b110 `
b110 1"
b110 ^
b110 e
b110 f
b110 \
b110 d
b110 j
b101 _
b101 a
b101 g
b101 i
b101 $
b101 U
b101 m
b101 &"
0F
#50
1F
#55
b1100 q
b1100 |
b1100 0"
b111 >
b111 y
b111 %"
b111 6"
b111 +
b111 `
b111 1"
b100 o
b100 #"
b100 ("
b1100 /
b1100 p
b1100 $"
b1100 ."
b1100 5"
b1100 C"
b111 ^
b111 e
b111 f
b100 .
b100 u
b100 ""
b100 7"
b1 *
b1 t
b1 8"
b1 :"
b1 ;"
b1100 B"
b111 \
b111 d
b111 j
b110 ,
b110 V
b110 [
b110 c
b110 $
b110 U
b110 m
b110 &"
b1100 -
b1100 ]
b1100 b
b1100 3"
b110 _
b110 a
b110 g
b110 i
0F
#60
1F
#65
b1000 >
b1000 y
b1000 %"
b1000 6"
b1000 +
b1000 `
b1000 1"
b1000 ^
b1000 e
b1000 f
b1000 \
b1000 d
b1000 j
b111 _
b111 a
b111 g
b111 i
b100 -"
b10011 $
b10011 U
b10011 m
b10011 &"
b1 (
b1 P
b1 z
0F
#70
1F
#75
b0xxxxx q
b0xxxxx |
b0xxxxx 0"
b1001 >
b1001 y
b1001 %"
b1001 6"
b1001 +
b1001 `
b1001 1"
bx o
bx #"
bx ("
b0xxxxx /
b0xxxxx p
b0xxxxx $"
b0xxxxx ."
b0xxxxx 5"
b0xxxxx C"
b1001 ^
b1001 e
b1001 f
bx .
bx u
bx ""
bx 7"
bx *
bx t
bx 8"
bx :"
bx ;"
bx B"
bx A"
b1001 \
b1001 d
b1001 j
b10100 ,
b10100 V
b10100 [
b10100 c
b1 '
b1 H
b1 W
b10100 $
b10100 U
b10100 m
b10100 &"
bx -
bx ]
bx b
bx 3"
b1000 _
b1000 a
b1000 g
b1000 i
0F
#80
1F
#85
b1010 >
b1010 y
b1010 %"
b1010 6"
b1010 +
b1010 `
b1010 1"
b1010 ^
b1010 e
b1010 f
b1010 \
b1010 d
b1010 j
b1001 _
b1001 a
b1001 g
b1001 i
bx -"
bx $
bx U
bx m
bx &"
bx (
bx P
bx z
0F
#90
1F
#95
b1011 >
b1011 y
b1011 %"
b1011 6"
b1011 +
b1011 `
b1011 1"
b1011 ^
b1011 e
b1011 f
b1011 \
b1011 d
b1011 j
bx ,
bx V
bx [
bx c
bx '
bx H
bx W
b1010 _
b1010 a
b1010 g
b1010 i
0F
#100
1F
#105
b1100 >
b1100 y
b1100 %"
b1100 6"
b1100 +
b1100 `
b1100 1"
b1100 ^
b1100 e
b1100 f
b1100 \
b1100 d
b1100 j
b1011 _
b1011 a
b1011 g
b1011 i
0F
#110
1F
#115
b1101 >
b1101 y
b1101 %"
b1101 6"
b1101 +
b1101 `
b1101 1"
b1101 ^
b1101 e
b1101 f
b1101 \
b1101 d
b1101 j
b1100 _
b1100 a
b1100 g
b1100 i
0F
#120
1F
#125
b1110 >
b1110 y
b1110 %"
b1110 6"
b1110 +
b1110 `
b1110 1"
b1110 ^
b1110 e
b1110 f
b1110 \
b1110 d
b1110 j
b1101 _
b1101 a
b1101 g
b1101 i
0F
#130
1F
#135
b1111 >
b1111 y
b1111 %"
b1111 6"
b1111 +
b1111 `
b1111 1"
b1111 ^
b1111 e
b1111 f
b1111 \
b1111 d
b1111 j
b1110 _
b1110 a
b1110 g
b1110 i
0F
#140
1F
#145
b10000 >
b10000 y
b10000 %"
b10000 6"
b10000 +
b10000 `
b10000 1"
b10000 ^
b10000 e
b10000 f
b10000 \
b10000 d
b10000 j
b1111 _
b1111 a
b1111 g
b1111 i
0F
#150
1F
#155
b10001 >
b10001 y
b10001 %"
b10001 6"
b10001 +
b10001 `
b10001 1"
b10001 ^
b10001 e
b10001 f
b10001 \
b10001 d
b10001 j
b10000 _
b10000 a
b10000 g
b10000 i
0F
#160
1F
#165
b10010 >
b10010 y
b10010 %"
b10010 6"
b10010 +
b10010 `
b10010 1"
b10010 ^
b10010 e
b10010 f
b10010 \
b10010 d
b10010 j
b10001 _
b10001 a
b10001 g
b10001 i
0F
#170
1F
#175
b10011 >
b10011 y
b10011 %"
b10011 6"
b10011 +
b10011 `
b10011 1"
b10011 ^
b10011 e
b10011 f
b10011 \
b10011 d
b10011 j
b10010 _
b10010 a
b10010 g
b10010 i
0F
#180
1F
#185
b10100 >
b10100 y
b10100 %"
b10100 6"
b10100 +
b10100 `
b10100 1"
b10100 ^
b10100 e
b10100 f
b10100 \
b10100 d
b10100 j
b10011 _
b10011 a
b10011 g
b10011 i
0F
#190
1F
#195
b10101 >
b10101 y
b10101 %"
b10101 6"
b10101 +
b10101 `
b10101 1"
b10101 ^
b10101 e
b10101 f
b10101 \
b10101 d
b10101 j
b10100 _
b10100 a
b10100 g
b10100 i
0F
#200
1F
#205
b10110 >
b10110 y
b10110 %"
b10110 6"
b10110 +
b10110 `
b10110 1"
b10110 ^
b10110 e
b10110 f
b10110 \
b10110 d
b10110 j
b10101 _
b10101 a
b10101 g
b10101 i
0F
#210
1F
#215
b10111 >
b10111 y
b10111 %"
b10111 6"
b10111 +
b10111 `
b10111 1"
b10111 ^
b10111 e
b10111 f
b10111 \
b10111 d
b10111 j
b10110 _
b10110 a
b10110 g
b10110 i
0F
#220
1F
#225
b11000 >
b11000 y
b11000 %"
b11000 6"
b11000 +
b11000 `
b11000 1"
b11000 ^
b11000 e
b11000 f
b11000 \
b11000 d
b11000 j
b10111 _
b10111 a
b10111 g
b10111 i
0F
#230
1F
#235
b11001 >
b11001 y
b11001 %"
b11001 6"
b11001 +
b11001 `
b11001 1"
b11001 ^
b11001 e
b11001 f
b11001 \
b11001 d
b11001 j
b11000 _
b11000 a
b11000 g
b11000 i
0F
#240
1F
#245
b11010 >
b11010 y
b11010 %"
b11010 6"
b11010 +
b11010 `
b11010 1"
b11010 ^
b11010 e
b11010 f
b11010 \
b11010 d
b11010 j
b11001 _
b11001 a
b11001 g
b11001 i
0F
#250
1F
#255
b11011 >
b11011 y
b11011 %"
b11011 6"
b11011 +
b11011 `
b11011 1"
b11011 ^
b11011 e
b11011 f
b11011 \
b11011 d
b11011 j
b11010 _
b11010 a
b11010 g
b11010 i
0F
#260
1F
#265
b11100 >
b11100 y
b11100 %"
b11100 6"
b11100 +
b11100 `
b11100 1"
b11100 ^
b11100 e
b11100 f
b11100 \
b11100 d
b11100 j
b11011 _
b11011 a
b11011 g
b11011 i
0F
#270
1F
#275
b11101 >
b11101 y
b11101 %"
b11101 6"
b11101 +
b11101 `
b11101 1"
b11101 ^
b11101 e
b11101 f
b11101 \
b11101 d
b11101 j
b11100 _
b11100 a
b11100 g
b11100 i
0F
#280
1F
#285
b11110 >
b11110 y
b11110 %"
b11110 6"
b11110 +
b11110 `
b11110 1"
b11110 ^
b11110 e
b11110 f
b11110 \
b11110 d
b11110 j
b11101 _
b11101 a
b11101 g
b11101 i
0F
#290
1F
#295
b11111 >
b11111 y
b11111 %"
b11111 6"
b11111 +
b11111 `
b11111 1"
b11111 ^
b11111 e
b11111 f
b11111 \
b11111 d
b11111 j
b11110 _
b11110 a
b11110 g
b11110 i
0F
#300
1F
#305
b100000 >
b100000 y
b100000 %"
b100000 6"
b100000 +
b100000 `
b100000 1"
b100000 ^
b100000 e
b100000 f
b100000 \
b100000 d
b100000 j
b11111 _
b11111 a
b11111 g
b11111 i
0F
#310
1F
#315
b100001 >
b100001 y
b100001 %"
b100001 6"
b100001 +
b100001 `
b100001 1"
b100001 ^
b100001 e
b100001 f
b100001 \
b100001 d
b100001 j
b100000 _
b100000 a
b100000 g
b100000 i
0F
#320
1F
#325
b100010 >
b100010 y
b100010 %"
b100010 6"
b100010 +
b100010 `
b100010 1"
b100010 ^
b100010 e
b100010 f
b100010 \
b100010 d
b100010 j
b100001 _
b100001 a
b100001 g
b100001 i
0F
#330
1F
#335
b100011 >
b100011 y
b100011 %"
b100011 6"
b100011 +
b100011 `
b100011 1"
b100011 ^
b100011 e
b100011 f
b100011 \
b100011 d
b100011 j
b100010 _
b100010 a
b100010 g
b100010 i
0F
#340
1F
#345
b100100 >
b100100 y
b100100 %"
b100100 6"
b100100 +
b100100 `
b100100 1"
b100100 ^
b100100 e
b100100 f
b100100 \
b100100 d
b100100 j
b100011 _
b100011 a
b100011 g
b100011 i
0F
#350
1F
#355
b100101 >
b100101 y
b100101 %"
b100101 6"
b100101 +
b100101 `
b100101 1"
b100101 ^
b100101 e
b100101 f
b100101 \
b100101 d
b100101 j
b100100 _
b100100 a
b100100 g
b100100 i
0F
#360
1F
#365
b100110 >
b100110 y
b100110 %"
b100110 6"
b100110 +
b100110 `
b100110 1"
b100110 ^
b100110 e
b100110 f
b100110 \
b100110 d
b100110 j
b100101 _
b100101 a
b100101 g
b100101 i
0F
#370
1F
#375
b100111 >
b100111 y
b100111 %"
b100111 6"
b100111 +
b100111 `
b100111 1"
b100111 ^
b100111 e
b100111 f
b100111 \
b100111 d
b100111 j
b100110 _
b100110 a
b100110 g
b100110 i
0F
#380
1F
#385
b101000 >
b101000 y
b101000 %"
b101000 6"
b101000 +
b101000 `
b101000 1"
b101000 ^
b101000 e
b101000 f
b101000 \
b101000 d
b101000 j
b100111 _
b100111 a
b100111 g
b100111 i
0F
#390
1F
#395
b101001 >
b101001 y
b101001 %"
b101001 6"
b101001 +
b101001 `
b101001 1"
b101001 ^
b101001 e
b101001 f
b101001 \
b101001 d
b101001 j
b101000 _
b101000 a
b101000 g
b101000 i
0F
#400
1F
#405
b101010 >
b101010 y
b101010 %"
b101010 6"
b101010 +
b101010 `
b101010 1"
b101010 ^
b101010 e
b101010 f
b101010 \
b101010 d
b101010 j
b101001 _
b101001 a
b101001 g
b101001 i
0F
#410
1F
#415
b101011 >
b101011 y
b101011 %"
b101011 6"
b101011 +
b101011 `
b101011 1"
b101011 ^
b101011 e
b101011 f
b101011 \
b101011 d
b101011 j
b101010 _
b101010 a
b101010 g
b101010 i
0F
#420
1F
#425
b101100 >
b101100 y
b101100 %"
b101100 6"
b101100 +
b101100 `
b101100 1"
b101100 ^
b101100 e
b101100 f
b101100 \
b101100 d
b101100 j
b101011 _
b101011 a
b101011 g
b101011 i
0F
#430
1F
#435
b101101 >
b101101 y
b101101 %"
b101101 6"
b101101 +
b101101 `
b101101 1"
b101101 ^
b101101 e
b101101 f
b101101 \
b101101 d
b101101 j
b101100 _
b101100 a
b101100 g
b101100 i
0F
#440
1F
#445
b101110 >
b101110 y
b101110 %"
b101110 6"
b101110 +
b101110 `
b101110 1"
b101110 ^
b101110 e
b101110 f
b101110 \
b101110 d
b101110 j
b101101 _
b101101 a
b101101 g
b101101 i
0F
#450
1F
#455
b101111 >
b101111 y
b101111 %"
b101111 6"
b101111 +
b101111 `
b101111 1"
b101111 ^
b101111 e
b101111 f
b101111 \
b101111 d
b101111 j
b101110 _
b101110 a
b101110 g
b101110 i
0F
#460
1F
#465
b110000 >
b110000 y
b110000 %"
b110000 6"
b110000 +
b110000 `
b110000 1"
b110000 ^
b110000 e
b110000 f
b110000 \
b110000 d
b110000 j
b101111 _
b101111 a
b101111 g
b101111 i
0F
#470
1F
#475
b110001 >
b110001 y
b110001 %"
b110001 6"
b110001 +
b110001 `
b110001 1"
b110001 ^
b110001 e
b110001 f
b110001 \
b110001 d
b110001 j
b110000 _
b110000 a
b110000 g
b110000 i
0F
#480
1F
#485
b110010 >
b110010 y
b110010 %"
b110010 6"
b110010 +
b110010 `
b110010 1"
b110010 ^
b110010 e
b110010 f
b110010 \
b110010 d
b110010 j
b110001 _
b110001 a
b110001 g
b110001 i
0F
#490
1F
#495
b110011 >
b110011 y
b110011 %"
b110011 6"
b110011 +
b110011 `
b110011 1"
b110011 ^
b110011 e
b110011 f
b110011 \
b110011 d
b110011 j
b110010 _
b110010 a
b110010 g
b110010 i
0F
#500
1F
#505
b110100 >
b110100 y
b110100 %"
b110100 6"
b110100 +
b110100 `
b110100 1"
b110100 ^
b110100 e
b110100 f
b110100 \
b110100 d
b110100 j
b110011 _
b110011 a
b110011 g
b110011 i
0F
#510
1F
#515
b110101 >
b110101 y
b110101 %"
b110101 6"
b110101 +
b110101 `
b110101 1"
b110101 ^
b110101 e
b110101 f
b110101 \
b110101 d
b110101 j
b110100 _
b110100 a
b110100 g
b110100 i
0F
#520
1F
#525
b110110 >
b110110 y
b110110 %"
b110110 6"
b110110 +
b110110 `
b110110 1"
b110110 ^
b110110 e
b110110 f
b110110 \
b110110 d
b110110 j
b110101 _
b110101 a
b110101 g
b110101 i
0F
#530
1F
#535
b110111 >
b110111 y
b110111 %"
b110111 6"
b110111 +
b110111 `
b110111 1"
b110111 ^
b110111 e
b110111 f
b110111 \
b110111 d
b110111 j
b110110 _
b110110 a
b110110 g
b110110 i
0F
#540
1F
#545
b111000 >
b111000 y
b111000 %"
b111000 6"
b111000 +
b111000 `
b111000 1"
b111000 ^
b111000 e
b111000 f
b111000 \
b111000 d
b111000 j
b110111 _
b110111 a
b110111 g
b110111 i
0F
#550
1F
#555
b111001 >
b111001 y
b111001 %"
b111001 6"
b111001 +
b111001 `
b111001 1"
b111001 ^
b111001 e
b111001 f
b111001 \
b111001 d
b111001 j
b111000 _
b111000 a
b111000 g
b111000 i
0F
#560
1F
#565
b111010 >
b111010 y
b111010 %"
b111010 6"
b111010 +
b111010 `
b111010 1"
b111010 ^
b111010 e
b111010 f
b111010 \
b111010 d
b111010 j
b111001 _
b111001 a
b111001 g
b111001 i
0F
#570
1F
#575
b111011 >
b111011 y
b111011 %"
b111011 6"
b111011 +
b111011 `
b111011 1"
b111011 ^
b111011 e
b111011 f
b111011 \
b111011 d
b111011 j
b111010 _
b111010 a
b111010 g
b111010 i
0F
#580
1F
#585
b111100 >
b111100 y
b111100 %"
b111100 6"
b111100 +
b111100 `
b111100 1"
b111100 ^
b111100 e
b111100 f
b111100 \
b111100 d
b111100 j
b111011 _
b111011 a
b111011 g
b111011 i
0F
#590
1F
#595
b111101 >
b111101 y
b111101 %"
b111101 6"
b111101 +
b111101 `
b111101 1"
b111101 ^
b111101 e
b111101 f
b111101 \
b111101 d
b111101 j
b111100 _
b111100 a
b111100 g
b111100 i
0F
#600
1F
#605
b111110 >
b111110 y
b111110 %"
b111110 6"
b111110 +
b111110 `
b111110 1"
b111110 ^
b111110 e
b111110 f
b111110 \
b111110 d
b111110 j
b111101 _
b111101 a
b111101 g
b111101 i
0F
#610
1F
#615
b111111 >
b111111 y
b111111 %"
b111111 6"
b111111 +
b111111 `
b111111 1"
b111111 ^
b111111 e
b111111 f
b111111 \
b111111 d
b111111 j
b111110 _
b111110 a
b111110 g
b111110 i
0F
#620
1F
#625
b1000000 >
b1000000 y
b1000000 %"
b1000000 6"
b1000000 +
b1000000 `
b1000000 1"
b1000000 ^
b1000000 e
b1000000 f
b1000000 \
b1000000 d
b1000000 j
b111111 _
b111111 a
b111111 g
b111111 i
0F
#630
1F
#635
b1000001 >
b1000001 y
b1000001 %"
b1000001 6"
b1000001 +
b1000001 `
b1000001 1"
b1000001 ^
b1000001 e
b1000001 f
b1000001 \
b1000001 d
b1000001 j
b1000000 _
b1000000 a
b1000000 g
b1000000 i
0F
#640
1F
#645
b1000010 >
b1000010 y
b1000010 %"
b1000010 6"
b1000010 +
b1000010 `
b1000010 1"
b1000010 ^
b1000010 e
b1000010 f
b1000010 \
b1000010 d
b1000010 j
b1000001 _
b1000001 a
b1000001 g
b1000001 i
0F
#650
1F
#655
b1000011 >
b1000011 y
b1000011 %"
b1000011 6"
b1000011 +
b1000011 `
b1000011 1"
b1000011 ^
b1000011 e
b1000011 f
b1000011 \
b1000011 d
b1000011 j
b1000010 _
b1000010 a
b1000010 g
b1000010 i
0F
#660
1F
#665
b1000100 >
b1000100 y
b1000100 %"
b1000100 6"
b1000100 +
b1000100 `
b1000100 1"
b1000100 ^
b1000100 e
b1000100 f
b1000100 \
b1000100 d
b1000100 j
b1000011 _
b1000011 a
b1000011 g
b1000011 i
0F
#670
1F
#675
b1000101 >
b1000101 y
b1000101 %"
b1000101 6"
b1000101 +
b1000101 `
b1000101 1"
b1000101 ^
b1000101 e
b1000101 f
b1000101 \
b1000101 d
b1000101 j
b1000100 _
b1000100 a
b1000100 g
b1000100 i
0F
#680
1F
#685
b1000110 >
b1000110 y
b1000110 %"
b1000110 6"
b1000110 +
b1000110 `
b1000110 1"
b1000110 ^
b1000110 e
b1000110 f
b1000110 \
b1000110 d
b1000110 j
b1000101 _
b1000101 a
b1000101 g
b1000101 i
0F
#690
1F
#695
b1000111 >
b1000111 y
b1000111 %"
b1000111 6"
b1000111 +
b1000111 `
b1000111 1"
b1000111 ^
b1000111 e
b1000111 f
b1000111 \
b1000111 d
b1000111 j
b1000110 _
b1000110 a
b1000110 g
b1000110 i
0F
#700
1F
#705
b1001000 >
b1001000 y
b1001000 %"
b1001000 6"
b1001000 +
b1001000 `
b1001000 1"
b1001000 ^
b1001000 e
b1001000 f
b1001000 \
b1001000 d
b1001000 j
b1000111 _
b1000111 a
b1000111 g
b1000111 i
0F
#710
1F
#715
b1001001 >
b1001001 y
b1001001 %"
b1001001 6"
b1001001 +
b1001001 `
b1001001 1"
b1001001 ^
b1001001 e
b1001001 f
b1001001 \
b1001001 d
b1001001 j
b1001000 _
b1001000 a
b1001000 g
b1001000 i
0F
#720
1F
#725
b1001010 >
b1001010 y
b1001010 %"
b1001010 6"
b1001010 +
b1001010 `
b1001010 1"
b1001010 ^
b1001010 e
b1001010 f
b1001010 \
b1001010 d
b1001010 j
b1001001 _
b1001001 a
b1001001 g
b1001001 i
0F
#730
1F
#735
b1001011 >
b1001011 y
b1001011 %"
b1001011 6"
b1001011 +
b1001011 `
b1001011 1"
b1001011 ^
b1001011 e
b1001011 f
b1001011 \
b1001011 d
b1001011 j
b1001010 _
b1001010 a
b1001010 g
b1001010 i
0F
#740
1F
#745
b1001100 >
b1001100 y
b1001100 %"
b1001100 6"
b1001100 +
b1001100 `
b1001100 1"
b1001100 ^
b1001100 e
b1001100 f
b1001100 \
b1001100 d
b1001100 j
b1001011 _
b1001011 a
b1001011 g
b1001011 i
0F
#750
1F
#755
b1001101 >
b1001101 y
b1001101 %"
b1001101 6"
b1001101 +
b1001101 `
b1001101 1"
b1001101 ^
b1001101 e
b1001101 f
b1001101 \
b1001101 d
b1001101 j
b1001100 _
b1001100 a
b1001100 g
b1001100 i
0F
#760
1F
#765
b1001110 >
b1001110 y
b1001110 %"
b1001110 6"
b1001110 +
b1001110 `
b1001110 1"
b1001110 ^
b1001110 e
b1001110 f
b1001110 \
b1001110 d
b1001110 j
b1001101 _
b1001101 a
b1001101 g
b1001101 i
0F
#770
1F
#775
b1001111 >
b1001111 y
b1001111 %"
b1001111 6"
b1001111 +
b1001111 `
b1001111 1"
b1001111 ^
b1001111 e
b1001111 f
b1001111 \
b1001111 d
b1001111 j
b1001110 _
b1001110 a
b1001110 g
b1001110 i
0F
#780
1F
#785
b1010000 >
b1010000 y
b1010000 %"
b1010000 6"
b1010000 +
b1010000 `
b1010000 1"
b1010000 ^
b1010000 e
b1010000 f
b1010000 \
b1010000 d
b1010000 j
b1001111 _
b1001111 a
b1001111 g
b1001111 i
0F
#790
1F
#795
b1010001 >
b1010001 y
b1010001 %"
b1010001 6"
b1010001 +
b1010001 `
b1010001 1"
b1010001 ^
b1010001 e
b1010001 f
b1010001 \
b1010001 d
b1010001 j
b1010000 _
b1010000 a
b1010000 g
b1010000 i
0F
#800
1F
#805
b1010010 >
b1010010 y
b1010010 %"
b1010010 6"
b1010010 +
b1010010 `
b1010010 1"
b1010010 ^
b1010010 e
b1010010 f
b1010010 \
b1010010 d
b1010010 j
b1010001 _
b1010001 a
b1010001 g
b1010001 i
0F
#810
1F
#815
b1010011 >
b1010011 y
b1010011 %"
b1010011 6"
b1010011 +
b1010011 `
b1010011 1"
b1010011 ^
b1010011 e
b1010011 f
b1010011 \
b1010011 d
b1010011 j
b1010010 _
b1010010 a
b1010010 g
b1010010 i
0F
#820
1F
#825
b1010100 >
b1010100 y
b1010100 %"
b1010100 6"
b1010100 +
b1010100 `
b1010100 1"
b1010100 ^
b1010100 e
b1010100 f
b1010100 \
b1010100 d
b1010100 j
b1010011 _
b1010011 a
b1010011 g
b1010011 i
0F
#830
1F
#835
b1010101 >
b1010101 y
b1010101 %"
b1010101 6"
b1010101 +
b1010101 `
b1010101 1"
b1010101 ^
b1010101 e
b1010101 f
b1010101 \
b1010101 d
b1010101 j
b1010100 _
b1010100 a
b1010100 g
b1010100 i
0F
#840
1F
#845
b1010110 >
b1010110 y
b1010110 %"
b1010110 6"
b1010110 +
b1010110 `
b1010110 1"
b1010110 ^
b1010110 e
b1010110 f
b1010110 \
b1010110 d
b1010110 j
b1010101 _
b1010101 a
b1010101 g
b1010101 i
0F
#850
1F
#855
b1010111 >
b1010111 y
b1010111 %"
b1010111 6"
b1010111 +
b1010111 `
b1010111 1"
b1010111 ^
b1010111 e
b1010111 f
b1010111 \
b1010111 d
b1010111 j
b1010110 _
b1010110 a
b1010110 g
b1010110 i
0F
#860
1F
#865
b1011000 >
b1011000 y
b1011000 %"
b1011000 6"
b1011000 +
b1011000 `
b1011000 1"
b1011000 ^
b1011000 e
b1011000 f
b1011000 \
b1011000 d
b1011000 j
b1010111 _
b1010111 a
b1010111 g
b1010111 i
0F
#870
1F
#875
b1011001 >
b1011001 y
b1011001 %"
b1011001 6"
b1011001 +
b1011001 `
b1011001 1"
b1011001 ^
b1011001 e
b1011001 f
b1011001 \
b1011001 d
b1011001 j
b1011000 _
b1011000 a
b1011000 g
b1011000 i
0F
#880
1F
#885
b1011010 >
b1011010 y
b1011010 %"
b1011010 6"
b1011010 +
b1011010 `
b1011010 1"
b1011010 ^
b1011010 e
b1011010 f
b1011010 \
b1011010 d
b1011010 j
b1011001 _
b1011001 a
b1011001 g
b1011001 i
0F
#890
1F
#895
b1011011 >
b1011011 y
b1011011 %"
b1011011 6"
b1011011 +
b1011011 `
b1011011 1"
b1011011 ^
b1011011 e
b1011011 f
b1011011 \
b1011011 d
b1011011 j
b1011010 _
b1011010 a
b1011010 g
b1011010 i
0F
#900
1F
#905
b1011100 >
b1011100 y
b1011100 %"
b1011100 6"
b1011100 +
b1011100 `
b1011100 1"
b1011100 ^
b1011100 e
b1011100 f
b1011100 \
b1011100 d
b1011100 j
b1011011 _
b1011011 a
b1011011 g
b1011011 i
0F
#910
1F
#915
b1011101 >
b1011101 y
b1011101 %"
b1011101 6"
b1011101 +
b1011101 `
b1011101 1"
b1011101 ^
b1011101 e
b1011101 f
b1011101 \
b1011101 d
b1011101 j
b1011100 _
b1011100 a
b1011100 g
b1011100 i
0F
#920
1F
#925
b1011110 >
b1011110 y
b1011110 %"
b1011110 6"
b1011110 +
b1011110 `
b1011110 1"
b1011110 ^
b1011110 e
b1011110 f
b1011110 \
b1011110 d
b1011110 j
b1011101 _
b1011101 a
b1011101 g
b1011101 i
0F
#930
1F
#935
b1011111 >
b1011111 y
b1011111 %"
b1011111 6"
b1011111 +
b1011111 `
b1011111 1"
b1011111 ^
b1011111 e
b1011111 f
b1011111 \
b1011111 d
b1011111 j
b1011110 _
b1011110 a
b1011110 g
b1011110 i
0F
#940
1F
#945
b1100000 >
b1100000 y
b1100000 %"
b1100000 6"
b1100000 +
b1100000 `
b1100000 1"
b1100000 ^
b1100000 e
b1100000 f
b1100000 \
b1100000 d
b1100000 j
b1011111 _
b1011111 a
b1011111 g
b1011111 i
0F
#950
1F
#955
b1100001 >
b1100001 y
b1100001 %"
b1100001 6"
b1100001 +
b1100001 `
b1100001 1"
b1100001 ^
b1100001 e
b1100001 f
b1100001 \
b1100001 d
b1100001 j
b1100000 _
b1100000 a
b1100000 g
b1100000 i
0F
#960
1F
#965
b1100010 >
b1100010 y
b1100010 %"
b1100010 6"
b1100010 +
b1100010 `
b1100010 1"
b1100010 ^
b1100010 e
b1100010 f
b1100010 \
b1100010 d
b1100010 j
b1100001 _
b1100001 a
b1100001 g
b1100001 i
0F
#970
1F
#975
b1100011 >
b1100011 y
b1100011 %"
b1100011 6"
b1100011 +
b1100011 `
b1100011 1"
b1100011 ^
b1100011 e
b1100011 f
b1100011 \
b1100011 d
b1100011 j
b1100010 _
b1100010 a
b1100010 g
b1100010 i
0F
#980
1F
#985
b1100100 >
b1100100 y
b1100100 %"
b1100100 6"
b1100100 +
b1100100 `
b1100100 1"
b1100100 ^
b1100100 e
b1100100 f
b1100100 \
b1100100 d
b1100100 j
b1100011 _
b1100011 a
b1100011 g
b1100011 i
0F
#990
1F
#995
b1100101 >
b1100101 y
b1100101 %"
b1100101 6"
b1100101 +
b1100101 `
b1100101 1"
b1100101 ^
b1100101 e
b1100101 f
b1100101 \
b1100101 d
b1100101 j
b1100100 _
b1100100 a
b1100100 g
b1100100 i
0F
#1000
1F
