// Seed: 4217295226
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  assign module_1.id_7 = 0;
  input wire id_2;
  inout wire id_1;
  logic id_12;
  ;
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    input wor id_2,
    input wire id_3,
    input supply0 id_4,
    input supply0 id_5,
    output tri1 id_6,
    output wor id_7
);
  logic id_9;
  ;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
