#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fc34d705220 .scope module, "tb_top" "tb_top" 2 3;
 .timescale -9 -12;
P_0x600003209c40 .param/l "WIDTH" 1 2 4, +C4<00000000000000000000000000100000>;
L_0x600000c0d6c0 .functor BUFZ 8, L_0x60000160c280, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000c0d730 .functor BUFZ 512, L_0x60000160c3c0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000c0d7a0 .functor BUFZ 512, L_0x60000160c500, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000c0d810 .functor AND 1, L_0x60000160ce60, L_0x60000160cf00, C4<1>, C4<1>;
v0x60000150e250_0 .net *"_ivl_0", 7 0, L_0x60000160c280;  1 drivers
v0x60000150e2e0_0 .net *"_ivl_11", 10 0, L_0x60000160c460;  1 drivers
v0x60000150e370_0 .net *"_ivl_14", 511 0, L_0x60000160c500;  1 drivers
v0x60000150e400_0 .net *"_ivl_17", 10 0, L_0x60000160c5a0;  1 drivers
v0x60000150e490_0 .net *"_ivl_2", 3 0, L_0x60000160c320;  1 drivers
L_0x7fc34e063050 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x60000150e520_0 .net/2u *"_ivl_20", 31 0, L_0x7fc34e063050;  1 drivers
v0x60000150e5b0_0 .net *"_ivl_23", 4 0, L_0x60000160c640;  1 drivers
v0x60000150e640_0 .net *"_ivl_24", 31 0, L_0x60000160c6e0;  1 drivers
L_0x7fc34e063098 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000150e6d0_0 .net *"_ivl_27", 26 0, L_0x7fc34e063098;  1 drivers
v0x60000150e760_0 .net *"_ivl_28", 31 0, L_0x60000160c780;  1 drivers
L_0x7fc34e0630e0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x60000150e7f0_0 .net/2u *"_ivl_30", 31 0, L_0x7fc34e0630e0;  1 drivers
v0x60000150e880_0 .net *"_ivl_33", 31 0, L_0x60000160c820;  1 drivers
L_0x7fc34e063128 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x60000150e910_0 .net/2u *"_ivl_36", 31 0, L_0x7fc34e063128;  1 drivers
v0x60000150e9a0_0 .net *"_ivl_39", 4 0, L_0x60000160c960;  1 drivers
v0x60000150ea30_0 .net *"_ivl_40", 31 0, L_0x60000160ca00;  1 drivers
L_0x7fc34e063170 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000150eac0_0 .net *"_ivl_43", 26 0, L_0x7fc34e063170;  1 drivers
v0x60000150eb50_0 .net *"_ivl_44", 31 0, L_0x60000160caa0;  1 drivers
L_0x7fc34e0631b8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x60000150ebe0_0 .net/2u *"_ivl_46", 31 0, L_0x7fc34e0631b8;  1 drivers
v0x60000150ec70_0 .net *"_ivl_49", 31 0, L_0x60000160c000;  1 drivers
L_0x7fc34e063008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000150ed00_0 .net *"_ivl_5", 1 0, L_0x7fc34e063008;  1 drivers
L_0x7fc34e063200 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000150ed90_0 .net/2u *"_ivl_54", 12 0, L_0x7fc34e063200;  1 drivers
v0x60000150ee20_0 .net *"_ivl_56", 0 0, L_0x60000160cb40;  1 drivers
v0x60000150eeb0_0 .net *"_ivl_62", 7 0, L_0x60000160cc80;  1 drivers
L_0x7fc34e063248 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x60000150ef40_0 .net/2u *"_ivl_63", 7 0, L_0x7fc34e063248;  1 drivers
v0x60000150efd0_0 .net *"_ivl_65", 7 0, L_0x60000160cdc0;  1 drivers
v0x60000150f060_0 .net *"_ivl_67", 0 0, L_0x60000160ce60;  1 drivers
v0x60000150f0f0_0 .net *"_ivl_70", 4 0, L_0x60000160cd20;  1 drivers
L_0x7fc34e063290 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x60000150f180_0 .net/2u *"_ivl_71", 4 0, L_0x7fc34e063290;  1 drivers
v0x60000150f210_0 .net *"_ivl_73", 0 0, L_0x60000160cf00;  1 drivers
v0x60000150f2a0_0 .net *"_ivl_76", 0 0, L_0x600000c0d810;  1 drivers
v0x60000150f330_0 .net *"_ivl_8", 511 0, L_0x60000160c3c0;  1 drivers
v0x60000150f3c0_0 .var "clk", 0 0;
v0x60000150f450_0 .var "compare_pass", 0 0;
v0x60000150f4e0 .array "inst", 0 3, 7 0;
v0x60000150f570_0 .var "inst_addr", 1 0;
v0x60000150f600_0 .var "iter", 12 0;
v0x60000150f690 .array "neuron", 0 139, 511 0;
v0x60000150f720_0 .var "neuron_addr", 15 0;
v0x60000150f7b0_0 .net "pe_ctl", 1 0, L_0x60000160cbe0;  1 drivers
v0x60000150f840_0 .net "pe_inst", 7 0, L_0x600000c0d6c0;  1 drivers
v0x60000150f8d0_0 .net "pe_neuron", 15 0, L_0x60000160c0a0;  1 drivers
v0x60000150f960_0 .net "pe_neuron_line", 511 0, L_0x600000c0d7a0;  1 drivers
v0x60000150f9f0_0 .net "pe_result", 31 0, L_0x600000c0d880;  1 drivers
v0x60000150fa80_0 .var "pe_vld_i", 0 0;
v0x60000150fb10_0 .net "pe_vld_o", 0 0, v0x60000150e130_0;  1 drivers
v0x60000150fba0_0 .net "pe_weight", 15 0, L_0x60000160c8c0;  1 drivers
v0x60000150fc30_0 .net "pe_weight_line", 511 0, L_0x600000c0d730;  1 drivers
v0x60000150fcc0 .array "result", 0 3, 44 0;
v0x60000150fd50_0 .var "result_addr", 1 0;
v0x60000150fde0_0 .var "rst_n", 0 0;
v0x60000150fe70 .array "weight", 0 139, 511 0;
v0x60000150ff00_0 .var "weight_addr", 15 0;
L_0x60000160c280 .array/port v0x60000150f4e0, L_0x60000160c320;
L_0x60000160c320 .concat [ 2 2 0 0], v0x60000150f570_0, L_0x7fc34e063008;
L_0x60000160c3c0 .array/port v0x60000150fe70, L_0x60000160c460;
L_0x60000160c460 .part v0x60000150ff00_0, 5, 11;
L_0x60000160c500 .array/port v0x60000150f690, L_0x60000160c5a0;
L_0x60000160c5a0 .part v0x60000150f720_0, 5, 11;
L_0x60000160c640 .part v0x60000150ff00_0, 0, 5;
L_0x60000160c6e0 .concat [ 5 27 0 0], L_0x60000160c640, L_0x7fc34e063098;
L_0x60000160c780 .arith/sub 32, L_0x7fc34e063050, L_0x60000160c6e0;
L_0x60000160c820 .arith/mult 32, L_0x60000160c780, L_0x7fc34e0630e0;
L_0x60000160c8c0 .part/v L_0x600000c0d730, L_0x60000160c820, 16;
L_0x60000160c960 .part v0x60000150f720_0, 0, 5;
L_0x60000160ca00 .concat [ 5 27 0 0], L_0x60000160c960, L_0x7fc34e063170;
L_0x60000160caa0 .arith/sub 32, L_0x7fc34e063128, L_0x60000160ca00;
L_0x60000160c000 .arith/mult 32, L_0x60000160caa0, L_0x7fc34e0631b8;
L_0x60000160c0a0 .part/v L_0x600000c0d7a0, L_0x60000160c000, 16;
L_0x60000160cb40 .cmp/eq 13, v0x60000150f600_0, L_0x7fc34e063200;
L_0x60000160cbe0 .concat8 [ 1 1 0 0], L_0x60000160cb40, L_0x600000c0d810;
L_0x60000160cc80 .part v0x60000150f600_0, 5, 8;
L_0x60000160cdc0 .arith/sub 8, L_0x600000c0d6c0, L_0x7fc34e063248;
L_0x60000160ce60 .cmp/eq 8, L_0x60000160cc80, L_0x60000160cdc0;
L_0x60000160cd20 .part v0x60000150f600_0, 0, 5;
L_0x60000160cf00 .cmp/eq 5, L_0x60000160cd20, L_0x7fc34e063290;
S_0x7fc34d705390 .scope module, "u_serial_pe" "serial_pe" 2 102, 3 1 0, S_0x7fc34d705220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "neuron";
    .port_info 3 /INPUT 16 "weight";
    .port_info 4 /INPUT 2 "ctl";
    .port_info 5 /INPUT 1 "vld_i";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "vld_o";
L_0x600000c0d880 .functor BUFZ 32, v0x60000150def0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000150db00_0 .net/s *"_ivl_0", 31 0, L_0x60000160cfa0;  1 drivers
v0x60000150db90_0 .net/s *"_ivl_2", 31 0, L_0x60000160d040;  1 drivers
v0x60000150dc20_0 .net "clk", 0 0, v0x60000150f3c0_0;  1 drivers
v0x60000150dcb0_0 .net "ctl", 1 0, L_0x60000160cbe0;  alias, 1 drivers
v0x60000150dd40_0 .net/s "mult_res", 31 0, L_0x60000160d0e0;  1 drivers
v0x60000150ddd0_0 .net/s "neuron", 15 0, L_0x60000160c0a0;  alias, 1 drivers
v0x60000150de60_0 .net "psum_d", 31 0, L_0x60000160d180;  1 drivers
v0x60000150def0_0 .var "psum_r", 31 0;
v0x60000150df80_0 .net "result", 31 0, L_0x600000c0d880;  alias, 1 drivers
v0x60000150e010_0 .net "rst_n", 0 0, v0x60000150fde0_0;  1 drivers
v0x60000150e0a0_0 .net "vld_i", 0 0, v0x60000150fa80_0;  1 drivers
v0x60000150e130_0 .var "vld_o", 0 0;
v0x60000150e1c0_0 .net/s "weight", 15 0, L_0x60000160c8c0;  alias, 1 drivers
E_0x600002904000/0 .event negedge, v0x60000150e010_0;
E_0x600002904000/1 .event posedge, v0x60000150dc20_0;
E_0x600002904000 .event/or E_0x600002904000/0, E_0x600002904000/1;
L_0x60000160cfa0 .extend/s 32, L_0x60000160c0a0;
L_0x60000160d040 .extend/s 32, L_0x60000160c8c0;
L_0x60000160d0e0 .arith/mult 32, L_0x60000160cfa0, L_0x60000160d040;
L_0x60000160d180 .arith/sum 32, v0x60000150def0_0, L_0x60000160d0e0;
    .scope S_0x7fc34d705390;
T_0 ;
    %wait E_0x600002904000;
    %load/vec4 v0x60000150e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000150def0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x60000150e0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x60000150de60_0;
    %assign/vec4 v0x60000150def0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fc34d705390;
T_1 ;
    %wait E_0x600002904000;
    %load/vec4 v0x60000150e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000150e130_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x60000150dcb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000150e130_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000150e130_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc34d705220;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000150f3c0_0, 0, 1;
T_2.0 ;
    %delay 500, 0;
    %load/vec4 v0x60000150f3c0_0;
    %inv;
    %store/vec4 v0x60000150f3c0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x7fc34d705220;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000150fde0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000150fde0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7fc34d705220;
T_4 ;
    %vpi_call 2 18 "$dumpfile", "tb_top_0.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc34d705220 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fc34d705220;
T_5 ;
    %delay 10000000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fc34d705220;
T_6 ;
    %vpi_call 2 33 "$readmemh", "/Users/yulong/Documents/intelligent-computing-systems-library/exp_6_DLP_design/data/inst", v0x60000150f4e0 {0 0 0};
    %vpi_call 2 34 "$readmemh", "/Users/yulong/Documents/intelligent-computing-systems-library/exp_6_DLP_design/data/neuron", v0x60000150f690 {0 0 0};
    %vpi_call 2 35 "$readmemh", "/Users/yulong/Documents/intelligent-computing-systems-library/exp_6_DLP_design/data/weight", v0x60000150fe70 {0 0 0};
    %vpi_call 2 36 "$readmemb", "/Users/yulong/Documents/intelligent-computing-systems-library/exp_6_DLP_design/data/result", v0x60000150fcc0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fc34d705220;
T_7 ;
    %wait E_0x600002904000;
    %load/vec4 v0x60000150fde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000150fa80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x60000150f570_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000150f720_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x60000150ff00_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000150fa80_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x60000150f7b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x60000150fa80_0;
    %and;
    %load/vec4 v0x60000150f570_0;
    %pushi/vec4 3, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000150fa80_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000150fa80_0, 0;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fc34d705220;
T_8 ;
    %wait E_0x600002904000;
    %load/vec4 v0x60000150fde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x60000150f600_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x60000150f7b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x60000150fa80_0;
    %and;
    %load/vec4 v0x60000150f570_0;
    %pushi/vec4 3, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x60000150f600_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x60000150fa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x60000150f600_0;
    %addi 1, 0, 13;
    %assign/vec4 v0x60000150f600_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fc34d705220;
T_9 ;
    %wait E_0x600002904000;
    %load/vec4 v0x60000150fde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000150f570_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x60000150f7b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x60000150fa80_0;
    %and;
    %load/vec4 v0x60000150f570_0;
    %pushi/vec4 3, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x60000150f570_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x60000150f570_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fc34d705220;
T_10 ;
    %wait E_0x600002904000;
    %load/vec4 v0x60000150fde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000150ff00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x60000150fa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x60000150ff00_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000150ff00_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fc34d705220;
T_11 ;
    %wait E_0x600002904000;
    %load/vec4 v0x60000150fde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000150f720_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x60000150fa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x60000150f720_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000150f720_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fc34d705220;
T_12 ;
    %wait E_0x600002904000;
    %load/vec4 v0x60000150fde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000150fd50_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x60000150fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x60000150fd50_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x60000150fd50_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fc34d705220;
T_13 ;
    %wait E_0x600002904000;
    %load/vec4 v0x60000150fde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000150f450_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x60000150fb10_0;
    %load/vec4 v0x60000150f9f0_0;
    %load/vec4 v0x60000150fd50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000150fcc0, 4;
    %parti/s 32, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x60000150fd50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000150fcc0, 4;
    %parti/s 32, 0, 2;
    %vpi_call 2 127 "$display", "FAIL:\012 num.%d result not correct!!!\012pe_result is %x,result is %x\012", v0x60000150fd50_0, v0x60000150f9f0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000150f450_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x60000150fb10_0;
    %load/vec4 v0x60000150f9f0_0;
    %load/vec4 v0x60000150fd50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000150fcc0, 4;
    %parti/s 32, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %vpi_call 2 131 "$display", "INFO: num.%d result is correct.", v0x60000150fd50_0 {0 0 0};
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_top_0.v";
    "serial_pe.v";
