module module_0 (
    input [id_1 : id_1] id_2,
    output [id_2 : id_1] id_3,
    output logic id_4,
    input [id_1 : id_3] id_5,
    input [id_5 : id_4] id_6
);
  id_7 id_8 (
      .id_5(id_6),
      .id_4(id_5),
      .id_2(id_1),
      .id_3(id_1)
  );
  assign id_8 = 1;
  id_9 id_10 (
      .id_4(id_6),
      .id_4(id_5),
      .id_1(id_3)
  );
endmodule
