// Seed: 1972454914
`define pp_3 0
`timescale 1ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  output id_1;
  assign id_3 = id_2[1];
  logic id_3;
endmodule
