module four_bit_ripple_carry_adder (
  input [3:0] operand_a,
  input [3:0] operand_b,
  output wire [3:0] sum,
  output wire carry_out
);

  reg [4:0] temp_sum;

  always @(operand_a or operand_b) begin
    temp_sum = operand_a + operand_b;
  end

  assign sum = temp_sum[3:0];
  assign carry_out = temp_sum[4];

endmodule
