INFO:sim:172 - Generating IP...
Resolving generics for 'ram4k'...
Applying external generics to 'ram4k'...
Delivering associated files for 'ram4k'...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
Delivering EJava files for 'ram4k'...
Generating implementation netlist for 'ram4k'...
INFO:sim - Pre-processing HDL files for 'ram4k'...
Running synthesis for 'ram4k'
Running ngcbuild...
Writing VEO instantiation template for 'ram4k'...
Writing Verilog behavioral simulation model for 'ram4k'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ram4k'...
Generating metadata file...
Generating ISE project...
XCO file found: ram4k.xco
XMDF file found: ram4k_xmdf.tcl
Adding
C:/Users/Fernando/Desktop/SimulacionesX/RamCore/ipcore_dir/tmp/_cg/blk_mem_gen_v
6_3_readme.txt -view all -origin_type imported
Adding
C:/Users/Fernando/Desktop/SimulacionesX/RamCore/ipcore_dir/tmp/_cg/ram4k.asy
-view all -origin_type imported
Adding
C:/Users/Fernando/Desktop/SimulacionesX/RamCore/ipcore_dir/tmp/_cg/ram4k.ngc
-view all -origin_type created
Checking file
"C:/Users/Fernando/Desktop/SimulacionesX/RamCore/ipcore_dir/tmp/_cg/ram4k.ngc"
for project device match ...
File
"C:/Users/Fernando/Desktop/SimulacionesX/RamCore/ipcore_dir/tmp/_cg/ram4k.ngc"
device information matches project device.
Adding
C:/Users/Fernando/Desktop/SimulacionesX/RamCore/ipcore_dir/tmp/_cg/ram4k.sym
-view all -origin_type imported
Adding
C:/Users/Fernando/Desktop/SimulacionesX/RamCore/ipcore_dir/tmp/_cg/ram4k.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/Fernando/Desktop/SimulacionesX/RamCore/ipcore_dir/tmp/_cg/ram4k.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/Fernando/Desktop/SimulacionesX/RamCore/ipcore_dir/tmp/_cg/ram4k.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ram4k"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ram4k'.
