<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>MPAMF_OUT_TL_IDR</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MPAMF_OUT_TL_IDR, MPAM Egress PARTID Translation ID Register</h1><p>The MPAMF_OUT_TL_IDR characteristics are:</p><h2>Purpose</h2>
        <p>Indicates the egress PARTID translation capabilities of the MSC.</p>
      <h2>Configuration</h2><p>The power domain of MPAMF_OUT_TL_IDR is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
    </p><p>This register is present only when FEAT_MPAM_MSC_DOMAINS is implemented and MPAMF_IDR.HAS_OUT_TL == 1. Otherwise, direct accesses to MPAMF_OUT_TL_IDR are <span class="arm-defined-word">RES0</span>.</p>
        <p>The power and reset domain of each MSC component is specific to that component.</p>
      <h2>Attributes</h2>
        <p>MPAMF_OUT_TL_IDR is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_31">HAS_DIRECT_TL</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_30">HAS_BASE_MASK</a></td><td class="lr" colspan="14"><a href="#fieldset_0-29_16">RES0</a></td><td class="lr" colspan="16"><a href="#fieldset_0-15_0-1">OUT_PARTID_MAX</a></td></tr></tbody></table><h4 id="fieldset_0-31_31">HAS_DIRECT_TL, bit [31]</h4><div class="field">
      <p>Indicates support for direct egress translation of PARTIDs.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>HAS_DIRECT_TL</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Direct egress translation of PARTIDs is not supported.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Direct egress translation of PARTIDs is supported for those PARTIDs with an explicitly set translation configuration.</p>
        </td></tr></table><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-30_30">HAS_BASE_MASK, bit [30]</h4><div class="field">
      <p>Indicates support for computed egress translation of PARTIDs using a configurable mask and base.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>HAS_BASE_MASK</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Computed egress translation of PARTIDs using a configurable mask and base is not supported.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Computed egress translation of PARTIDs using a configurable mask and base is supported for those PARTIDs without an explicitly set translation configuration.</p>
        </td></tr></table><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-29_16">Bits [29:16]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-15_0-1">OUT_PARTID_MAX, bits [15:0]<span class="condition"><br/>When MPAMF_OUT_TL_IDR.HAS_DIRECT_TL == 1:
                        </span></h4><div class="field">
      <p>Maximum value for PARTIDs to be used as direct egress translations, as configured in <a href="ext-mpamcfg_out_tl.html">MPAMCFG_OUT_TL</a>.PARTID_TL.</p>
    
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-15_0-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h2>Accessing MPAMF_OUT_TL_IDR</h2>
        <p>This register is within the MPAM feature page memory frames. In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps.</p>

      
        <p>MPAMF_OUT_TL_IDR is read-only.</p>

      
        <p>MPAMF_OUT_TL_IDR must be readable from the Non-secure, Secure, Root, and Realm MPAM feature pages.</p>

      
        <p>MPAMF_OUT_TL_IDR is permitted to have the same contents when read from the Secure, Non-secure, Root, and Realm MPAM feature pages unless the register contents are different for the different versions:</p>

      
        <ul>
<li>MPAMF_OUT_TL_IDR_s is permitted to have either the same or different contents to MPAMF_OUT_TL_IDR_ns, MPAMF_OUT_TL_IDR_rt, or MPAMF_OUT_TL_IDR_rl.
</li><li>MPAMF_OUT_TL_IDR_ns is permitted to have either the same or different contents to MPAMF_OUT_TL_IDR_rt or MPAMF_OUT_TL_IDR_rl.
</li><li>MPAMF_OUT_TL_IDR_rt is permitted to have either the same or different contents to MPAMF_OUT_TL_IDR_rl.
</li></ul>

      
        <p>There must be separate registers in the Secure (MPAMF_OUT_TL_IDR_s), Non-secure (MPAMF_OUT_TL_IDR_ns), Root (MPAMF_OUT_TL_IDR_rt), and Realm (MPAMF_OUT_TL_IDR_rl) MPAM feature pages.</p>
      <h4>MPAMF_OUT_TL_IDR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x3200</span></td><td>MPAMF_OUT_TL_IDR_s</td></tr></table><p>Accesses to this register are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x3200</span></td><td>MPAMF_OUT_TL_IDR_ns</td></tr></table><p>Accesses to this register are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rt</td><td><span class="hexnumber">0x3200</span></td><td>MPAMF_OUT_TL_IDR_rt</td></tr></table><p>When FEAT_RME is implemented, accesses to this register are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rl</td><td><span class="hexnumber">0x3200</span></td><td>MPAMF_OUT_TL_IDR_rl</td></tr></table><p>When FEAT_RME is implemented, accesses to this register are <span class="access_level">RO</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">18/03/2025 10:59; 6f6b106801db2310344984eeeac8a14477b4909e</p><p class="copyconf">Copyright Â© 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
