Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: cache.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cache.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cache"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg484

---- Source Options
Top Module Name                    : cache
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\Cache\cache\Ram.v" into library work
Parsing module <ram>.
Analyzing Verilog file "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\Cache\cache\cache.v" into library work
Parsing module <cache>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cache>.
WARNING:HDLCompiler:413 - "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\Cache\cache\cache.v" Line 92: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\Cache\cache\cache.v" Line 92: Assignment to c_addrIN_out ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\Cache\cache\cache.v" Line 93: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\Cache\cache\cache.v" Line 93: Assignment to c_dataIN_out ignored, since the identifier is never used

Elaborating module <ram>.
WARNING:HDLCompiler:413 - "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\Cache\cache\cache.v" Line 166: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\Cache\cache\cache.v" Line 247: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\Cache\cache\cache.v" Line 248: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\Cache\cache\cache.v" Line 298: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\Cache\cache\cache.v" Line 296: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\Cache\cache\cache.v" Line 310: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:634 - "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\Cache\cache\cache.v" Line 119: Net <ram_clr> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cache>.
    Related source file is "d:/users/hendren/my documents/school/ee480/project/modules/cache/cache/cache.v".
        d_width = 8
        a_width = 8
        n = 4
WARNING:Xst:653 - Signal <ram_clr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <hit_clk_DFF_2061_q>.
    Found 1-bit register for signal <state[3]_clk_DFF_2062>.
    Found 2-bit register for signal <cache_hit>.
    Found 8-bit register for signal <target_addr>.
    Found 8-bit register for signal <target_data>.
    Found 1-bit register for signal <target_rw>.
    Found 32-bit register for signal <n0268[31:0]>.
    Found 32-bit register for signal <n0269[31:0]>.
    Found 8-bit register for signal <n0270[7:0]>.
    Found 2-bit register for signal <curr_LRU>.
    Found 1-bit register for signal <ram_enab>.
    Found 8-bit register for signal <data_out>.
    Found 8-bit register for signal <ram_addr>.
    Found 8-bit register for signal <ram_data_in>.
    Found 1-bit register for signal <ram_rw>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 31                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | clr_GND_1_o_equal_20_o (positive)              |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <curr_LRU>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 380                                            |
    | Inputs             | 24                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (falling_edge)                             |
    | Clock enable       | _n0729 (negative)                              |
    | Reset              | enab (negative)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_151_OUT<1:0>> created at line 298.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_157_OUT<1:0>> created at line 298.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_163_OUT<1:0>> created at line 298.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_169_OUT<1:0>> created at line 298.
    Found 2-bit 4-to-1 multiplexer for signal <cache_hit[1]_cache_access[3][1]_wide_mux_77_OUT> created at line 243.
    Found 8-bit 4-to-1 multiplexer for signal <cache_hit[1]_cache_data[3][7]_wide_mux_114_OUT> created at line 254.
    Found 8-bit 4-to-1 multiplexer for signal <curr_LRU[1]_cache_addr[3][7]_wide_mux_126_OUT> created at line 268.
    Found 8-bit 4-to-1 multiplexer for signal <curr_LRU[1]_cache_data[3][7]_wide_mux_127_OUT> created at line 269.
    Found 8-bit 4-to-1 multiplexer for signal <GND_1_o_X_1_o_wide_mux_188_OUT> created at line 330.
    Found 1-bit tristate buffer for signal <hit_out> created at line 151
    Found 8-bit comparator equal for signal <Addr[7]_cache_addr[0][7]_equal_23_o> created at line 165
    Found 8-bit comparator equal for signal <Addr[7]_cache_addr[1][7]_equal_25_o> created at line 165
    Found 8-bit comparator equal for signal <Addr[7]_cache_addr[2][7]_equal_27_o> created at line 165
    Found 8-bit comparator equal for signal <Addr[7]_cache_addr[3][7]_equal_29_o> created at line 165
    Found 2-bit comparator greater for signal <cache_hit[1]_cache_access[0][1]_LessThan_79_o> created at line 243
    Found 2-bit comparator greater for signal <cache_hit[1]_cache_access[1][1]_LessThan_87_o> created at line 243
    Found 2-bit comparator greater for signal <cache_hit[1]_cache_access[2][1]_LessThan_95_o> created at line 243
    Found 2-bit comparator greater for signal <cache_hit[1]_cache_access[3][1]_LessThan_103_o> created at line 243
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 119 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  90 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   2 Finite State Machine(s).
Unit <cache> synthesized.

Synthesizing Unit <ram>.
    Related source file is "d:/users/hendren/my documents/school/ee480/project/modules/cache/cache/ram.v".
        d_width = 8
        a_width = 8
    WARNING:Xst:2404 -  FFs/Latches <memory<0><2047:0>> (without init value) have a constant value of 0 in block <ram>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<7:7>> (without init value) have a constant value of 0 in block <ram>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<7:7>> (without init value) have a constant value of 1 in block <ram>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<7:7>> (without init value) have a constant value of 0 in block <ram>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<7:7>> (without init value) have a constant value of 1 in block <ram>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<7:7>> (without init value) have a constant value of 0 in block <ram>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<7:7>> (without init value) have a constant value of 1 in block <ram>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<7:7>> (without init value) have a constant value of 0 in block <ram>.
    WARNING:Xst:2404 -  FFs/Latches <data_out<7:7>> (without init value) have a constant value of 1 in block <ram>.
    Summary:
	no macro.
Unit <ram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 2-bit subtractor                                      : 4
# Registers                                            : 14
 1-bit register                                        : 5
 2-bit register                                        : 1
 32-bit register                                       : 2
 8-bit register                                        : 6
# Comparators                                          : 8
 2-bit comparator greater                              : 4
 8-bit comparator equal                                : 4
# Multiplexers                                         : 90
 1-bit 2-to-1 multiplexer                              : 43
 2-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 18
 8-bit 2-to-1 multiplexer                              : 24
 8-bit 4-to-1 multiplexer                              : 4
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 2-bit subtractor                                      : 4
# Registers                                            : 119
 Flip-Flops                                            : 119
# Comparators                                          : 8
 2-bit comparator greater                              : 4
 8-bit comparator equal                                : 4
# Multiplexers                                         : 90
 1-bit 2-to-1 multiplexer                              : 43
 2-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 18
 8-bit 2-to-1 multiplexer                              : 24
 8-bit 4-to-1 multiplexer                              : 4
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <ram_enab> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <ram_rw> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <ram_addr_0> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <ram_addr_1> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <ram_addr_2> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <ram_addr_3> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <ram_addr_4> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <ram_addr_5> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <ram_addr_6> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <ram_addr_7> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <ram_data_in_0> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <ram_data_in_1> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <ram_data_in_2> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <ram_data_in_3> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <ram_data_in_4> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <ram_data_in_5> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <ram_data_in_6> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <ram_data_in_7> of sequential type is unconnected in block <cache>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0110  | 0110
 0100  | 0100
 0101  | 0101
 1000  | 1000
 0111  | 0111
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1110  | 1110
 1101  | 1101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <curr_LRU[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
WARNING:Xst:2041 - Unit cache: 1 internal tristate is replaced by logic (pull-up yes): N6.

Optimizing unit <cache> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cache, actual ratio is 1.
FlipFlop cache_hit_1 has been replicated 1 time(s)
FlipFlop state_FSM_FFd1 has been replicated 4 time(s)
FlipFlop state_FSM_FFd2 has been replicated 2 time(s)
FlipFlop state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop state_FSM_FFd4 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 118
 Flip-Flops                                            : 118

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cache.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 384
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 48
#      LUT3                        : 8
#      LUT4                        : 75
#      LUT5                        : 38
#      LUT6                        : 194
#      MUXF7                       : 17
# FlipFlops/Latches                : 118
#      FD                          : 3
#      FD_1                        : 72
#      FDE                         : 17
#      FDE_1                       : 8
#      FDR                         : 16
#      FDRE_1                      : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 160
#      IBUF                        : 19
#      OBUF                        : 140
#      OBUFT                       : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:             118  out of  54576     0%  
 Number of Slice LUTs:                  366  out of  27288     1%  
    Number used as Logic:               366  out of  27288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    394
   Number with an unused Flip Flop:     276  out of    394    70%  
   Number with an unused LUT:            28  out of    394     7%  
   Number of fully used LUT-FF pairs:    90  out of    394    22%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                         161
 Number of bonded IOBs:                 161  out of    316    50%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 118   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 10.942ns (Maximum Frequency: 91.391MHz)
   Minimum input arrival time before clock: 7.701ns
   Maximum output required time after clock: 5.470ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.942ns (frequency: 91.391MHz)
  Total number of paths / destination ports: 2740 / 129
-------------------------------------------------------------------------
Delay:               5.471ns (Levels of Logic = 4)
  Source:            cache_hit_0 (FF)
  Destination:       cache_data_0_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: cache_hit_0 to cache_data_0_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             19   0.525   1.369  cache_hit_0 (cache_hit_0)
     LUT2:I0->O           14   0.250   1.127  cache_hit[1]_Decoder_115_OUT<1><1>1 (cache_hit[1]_Decoder_115_OUT<1>)
     LUT6:I5->O            1   0.254   0.682  Mmux_cache_data[3][7]_state[3]_mux_201_OUT1541_SW0 (N177)
     LUT6:I5->O            1   0.254   0.682  Mmux_cache_data[3][7]_state[3]_mux_201_OUT95_SW0 (N351)
     LUT6:I5->O            1   0.254   0.000  Mmux_cache_data[3][7]_state[3]_mux_201_OUT95 (cache_data[3][7]_state[3]_mux_201_OUT<11>)
     FD_1:D                    0.074          cache_data_0_11
    ----------------------------------------
    Total                      5.471ns (1.611ns logic, 3.860ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 802 / 144
-------------------------------------------------------------------------
Offset:              7.701ns (Levels of Logic = 5)
  Source:            enab (PAD)
  Destination:       cache_data_0_1 (FF)
  Destination Clock: clk falling

  Data Path: enab to cache_data_0_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.328   2.528  enab_IBUF (enab_IBUF)
     LUT4:I0->O           16   0.254   1.410  Mmux_cache_data[3][7]_state[3]_mux_201_OUT15111 (Mmux_cache_data[3][7]_state[3]_mux_201_OUT1511)
     LUT6:I3->O            1   0.235   0.682  Mmux_cache_data[3][7]_state[3]_mux_201_OUT1541_SW0 (N177)
     LUT6:I5->O            1   0.254   0.682  Mmux_cache_data[3][7]_state[3]_mux_201_OUT95_SW0 (N351)
     LUT6:I5->O            1   0.254   0.000  Mmux_cache_data[3][7]_state[3]_mux_201_OUT95 (cache_data[3][7]_state[3]_mux_201_OUT<11>)
     FD_1:D                    0.074          cache_data_0_11
    ----------------------------------------
    Total                      7.701ns (2.399ns logic, 5.302ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 78 / 77
-------------------------------------------------------------------------
Offset:              5.470ns (Levels of Logic = 2)
  Source:            state[3]_clk_DFF_2062 (FF)
  Destination:       hit_out (PAD)
  Source Clock:      clk rising

  Data Path: state[3]_clk_DFF_2062 to hit_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             13   0.525   1.097  state[3]_clk_DFF_2062 (state[3]_clk_DFF_2062)
     INV:I->O              1   0.255   0.681  state[3]_clk_DFF_2062_inv1_INV_0 (state[3]_clk_DFF_2062_inv)
     OBUFT:T->O                2.912          hit_out_OBUFT (hit_out)
    ----------------------------------------
    Total                      5.470ns (3.692ns logic, 1.778ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.404|    5.230|    6.693|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.10 secs
 
--> 

Total memory usage is 261976 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   40 (   0 filtered)
Number of infos    :    1 (   0 filtered)

