// Seed: 3151285526
module module_0 (
    input uwire id_0,
    input wor   id_1
);
  logic id_3;
endmodule
module module_1 (
    output tri id_0,
    output tri id_1,
    input supply0 id_2,
    input uwire id_3,
    output uwire id_4,
    input uwire id_5,
    input wor id_6,
    input supply1 id_7,
    input wire id_8,
    input wire id_9,
    input tri1 id_10,
    input supply1 id_11,
    input tri1 id_12,
    input tri id_13,
    input wand id_14,
    output supply0 id_15
    , id_20,
    input wor id_16,
    input uwire id_17,
    input uwire id_18
);
  module_0 modCall_1 (
      id_5,
      id_11
  );
endmodule
