// Seed: 1201343853
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4#(
        .id_5(-1),
        .id_6(-1),
        .id_7(1 + 1),
        .id_8(-1 * 1 == 1)
    ),
    id_9
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_10;
  ;
  wire id_11;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    output tri id_2,
    output wor id_3,
    output wire id_4,
    input wire id_5,
    input supply1 id_6
    , id_13,
    input tri0 id_7,
    input wor id_8,
    input uwire id_9,
    output supply0 id_10,
    output wire id_11
);
  nor primCall (id_11, id_8, id_9, id_7, id_13, id_5, id_6);
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
