
/Users/tianzeng/Documents/workspace/playground/bin/targets/my_blinky/app/apps/blinky/blinky.elf:     file format elf32-littlearm
/Users/tianzeng/Documents/workspace/playground/bin/targets/my_blinky/app/apps/blinky/blinky.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00014121

Program Header:
0x70000001 off    0x00007384 vaddr 0x00017384 paddr 0x00017384 align 2**2
         filesz 0x00000018 memsz 0x00000018 flags r--
    LOAD off    0x00000000 vaddr 0x00010000 paddr 0x00010000 align 2**16
         filesz 0x0000739c memsz 0x0000739c flags rwx
    LOAD off    0x00010100 vaddr 0x10000100 paddr 0x0001739c align 2**16
         filesz 0x00000044 memsz 0x00000044 flags rw-
    LOAD off    0x00010148 vaddr 0x10000148 paddr 0x000173e0 align 2**16
         filesz 0x00000000 memsz 0x00002170 flags rw-
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x00000000 memsz 0x00000100 flags rw-
private flags = 5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name               Size      VMA       LMA       File off  Algn  Flags
  0 .imghdr            00000020  00014000  00014000  00004000  2**0  ALLOC
  1 .text              00003364  00014020  00014020  00004020  2**2  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.extab         00000000  00017384  00017384  00010144  2**0  CONTENTS
  3 .ARM.exidx         00000018  00017384  00017384  00007384  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .vector_relocation 00000100  10000000  10000000  00020000  2**0  ALLOC
  5 .data              00000044  10000100  0001739c  00010100  2**2  CONTENTS, ALLOC, LOAD, DATA
  6 .bss               00002170  10000148  000173e0  00010148  2**3  ALLOC
  7 .stack_dummy       000001b0  100022b8  100022b8  00010148  2**3  CONTENTS, READONLY
  8 .ARM.attributes    0000002a  00000000  00000000  000102f8  2**0  CONTENTS, READONLY
  9 .comment           00000079  00000000  00000000  00010322  2**0  CONTENTS, READONLY
 10 .svc_table         00000004  00000000  00000000  0001039b  2**0  CONTENTS, READONLY
 11 .debug_line        00017eb9  00000000  00000000  0001039f  2**0  CONTENTS, READONLY, DEBUGGING
 12 .debug_info        00045eaa  00000000  00000000  00028258  2**0  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev      00007b63  00000000  00000000  0006e102  2**0  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges     000011f0  00000000  00000000  00075c68  2**3  CONTENTS, READONLY, DEBUGGING
 15 .debug_str         0000d055  00000000  00000000  00076e58  2**0  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges      00001160  00000000  00000000  00083ead  2**0  CONTENTS, READONLY, DEBUGGING
 17 .debug_frame       00002f94  00000000  00000000  00085010  2**2  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc         00010c6b  00000000  00000000  00087fa4  2**0  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
00014000 l    d  .imghdr	00000000 .imghdr
00014020 l    d  .text	00000000 .text
00017384 l    d  .ARM.extab	00000000 .ARM.extab
00017384 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .vector_relocation	00000000 .vector_relocation
10000100 l    d  .data	00000000 .data
10000148 l    d  .bss	00000000 .bss
100022b8 l    d  .stack_dummy	00000000 .stack_dummy
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .svc_table	00000000 .svc_table
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    df *ABS*	00000000 gcc_startup_apollo3.o
000001b0 l       *ABS*	00000000 Stack_Size
00000000 l       *ABS*	00000000 Heap_Size
000140e0 l       .text	00000000 __ble_patch
00014128 l       .text	00000000 .bss_zero_loop
00000000 l    df *ABS*	00000000 HAL_CM4.o
000141d0 l       .text	00000000 SVC_User
000141ee l       .text	00000000 SVC_Done
00000000 l    df *ABS*	00000000 system_apollo3.c
00000000 l    df *ABS*	00000000 cmsis_nvic.c
00000000 l    df *ABS*	00000000 sbrk.c
10000148 l     O .bss	00000004 brk
1000014c l     O .bss	00000004 sbrk_base
10000150 l     O .bss	00000004 sbrk_limit
00000000 l    df *ABS*	00000000 hal_system.c
00000000 l    df *ABS*	00000000 start.c
00000000 l    df *ABS*	00000000 main.c
10000158 l     O .bss	00000004 g_task1_loops
00000000 l    df *ABS*	00000000 my_blinky-sysinit-app.c
00000000 l    df *ABS*	00000000 hal_gpio.c
00000000 l    df *ABS*	00000000 am_hal_gpio.c
00014430 l     F .text	0000000e pincfg_equ
0001700c l     O .text	00000032 g_ui8Bit76Capabilities
00017040 l     O .text	00000032 g_ui8Inpen
00017074 l     O .text	000000c8 g_ui8NCEtable
0001713c l     O .text	00000032 g_ui8nCEpins
00000000 l    df *ABS*	00000000 am_hal_interrupt.c
00000000 l    df *ABS*	00000000 os.c
000147cc l     F .text	0000001e os_main
100002b8 l     O .bss	00001000 g_os_main_stack
100001b0 l     O .bss	00000100 g_idle_task_stack
00000000 l    df *ABS*	00000000 os_callout.c
00000000 l    df *ABS*	00000000 os_dev.c
00014a60 l     F .text	00000060 os_dev_add
00014ac0 l     F .text	00000022 os_dev_initialize
00014ae2 l     F .text	00000024 os_dev_init
10001314 l     O .bss	00000008 g_os_dev_list
00000000 l    df *ABS*	00000000 os_eventq.c
1000131c l     O .bss	00000010 os_eventq_main
00000000 l    df *ABS*	00000000 os_mempool.c
00014c10 l     F .text	00000078 os_mempool_init_internal
00000000 l    df *ABS*	00000000 os_msys.c
00014cf8 l     F .text	00000058 os_msys_init_once
10001334 l     O .bss	00000db0 os_msys_1_data
100020e4 l     O .bss	0000000c os_msys_1_mbuf_pool
100020f0 l     O .bss	0000001c os_msys_1_mempool
10000104 l     O .data	00000008 g_msys_pool_list
00000000 l    df *ABS*	00000000 os_sanity.c
00014d94 l     F .text	00000020 os_sanity_check_list_lock
00014db4 l     F .text	0000001c os_sanity_check_list_unlock
00000000 l    df *ABS*	00000000 os_sched.c
00000000 l    df *ABS*	00000000 os_task.c
00015128 l     F .text	00000018 _clear_stack
00000000 l    df *ABS*	00000000 os_time.c
00015230 l     F .text	00000044 os_deltatime
00015274 l     F .text	00000064 os_time_tick
10002130 l     O .bss	00000030 basetod
00000000 l    df *ABS*	00000000 os_arch_arm.c
00015356 l     F .text	00000002 os_arch_task_return_handler
00000000 l    df *ABS*	00000000 os_fault.c
00000000 l    df *ABS*	00000000 os_mbuf.c
00000000 l    df *ABS*	00000000 os_mutex.c
00000000 l    df *ABS*	00000000 memcpy.c
0001570e l       .text	00000000 test1
0001570a l       .text	00000000 loop1
0001571c l       .text	00000000 test2
00015718 l       .text	00000000 loop2
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 flash_map.c
00015768 l     F .text	00000038 flash_area_find_idx
000157a0 l     F .text	00000058 flash_map_area_overlaps
000157f8 l     F .text	00000080 flash_map_add_new_dflt_areas
00000000 l    df *ABS*	00000000 modlog.c
00000000 l    df *ABS*	00000000 sysinit.c
000158e2 l     F .text	00000006 sysinit_dflt_panic_cb
00000000 l    df *ABS*	00000000 mem.c
00000000 l    df *ABS*	00000000 hal_bsp.c
10002174 l     O .bss	0000003c os_bsp_uart0
000171d8 l     O .text	00000004 os_bsp_uart0_cfg
00000000 l    df *ABS*	00000000 uart_hal.c
000159c8 l     F .text	00000022 uart_hal_blocking_tx
000159ea l     F .text	00000022 uart_hal_start_rx
00015a0c l     F .text	00000022 uart_hal_start_tx
00015a2e l     F .text	0000002c uart_hal_resume
00015a5a l     F .text	0000002c uart_hal_suspend
00015a86 l     F .text	00000012 uart_hal_close
00015a98 l     F .text	00000086 uart_hal_open
00000000 l    df *ABS*	00000000 hal_flash.c
00000000 l    df *ABS*	00000000 hal_flash.c
00015bb4 l     F .text	0000000e apollo3_flash_sector_info
00015bc2 l     F .text	00000004 apollo3_flash_init
00015bc8 l     F .text	00000018 apollo3_flash_erase_sector
00015be0 l     F .text	0000004c apollo3_flash_write_odd
00015c2c l     F .text	000000ac apollo3_flash_write
00015cd8 l     F .text	0000000e apollo3_flash_read
000171f4 l     O .text	0000001c apollo3_flash_funcs
00000000 l    df *ABS*	00000000 hal_os_tick.c
00015ce8 l     F .text	00000044 apollo2_os_tick_set_timer
00015d2c l     F .text	00000048 apollo2_os_tick_handler
100021b0 l     O .bss	00000004 apollo2_os_tick_dur
100021b4 l     O .bss	00000004 apollo2_os_tick_prev
00000000 l    df *ABS*	00000000 hal_timer.c
00015e10 l     F .text	00000010 apollo3_timer_resolve
00015e20 l     F .text	00000040 apollo3_timer_tbl_find
00015e60 l     F .text	0000007c apollo3_timer_sdk_cfg
00015edc l     F .text	00000014 apollo3_timer_isr_cfg
00015ef0 l     F .text	0000000e apollo3_timer_cur_ticks
00015efe l     F .text	00000060 apollo3_timer_set_ocmp
00015f5e l     F .text	00000042 apollo3_timer_set_ocmp_at
00015fa0 l     F .text	0000002c apollo3_timer_clear_ocmp
00015fcc l     F .text	00000058 apollo3_timer_chk_queue
00016024 l     F .text	00000024 apollo3_timer_isr
100021b8 l     O .bss	00000004 nvic_configured.21717
10000120 l     O .data	00000014 apollo3_timer_0
00017210 l     O .text	00000030 apollo3_timer_tbl_hfrc
00017240 l     O .text	00000028 apollo3_timer_tbl_lfrc
00017268 l     O .text	00000028 apollo3_timer_tbl_xt
00000000 l    df *ABS*	00000000 hal_uart.c
00016108 l     F .text	000000cc apollo3_uart_irqh_x
000161d4 l     F .text	0000000a apollo3_uart_irqh_0
000161de l     F .text	0000000a apollo3_uart_irqh_1
000161e8 l     F .text	00000030 apollo3_uart_irq_info
00016218 l     F .text	0000003c apollo3_uart_set_nvic
100021bc l     O .bss	00000004 g_sCOMUART
100021c0 l     O .bss	00000028 uarts
00000000 l    df *ABS*	00000000 hal_watchdog.c
00000000 l    df *ABS*	00000000 am_hal_ctimer.c
00016730 l     F .text	00000028 ctimer_clr
10000134 l     O .data	00000010 g_ui8ClkSrc
00017290 l     O .text	00000020 g_ui32TMRAddrTbl
000172b0 l     O .text	00000020 g_ui8TmrClkSrcMask
00000000 l    df *ABS*	00000000 am_hal_flash.c
00000000 l    df *ABS*	00000000 am_hal_global.c
00000000 l    df *ABS*	00000000 am_hal_pwrctrl.c
00016b10 l     F .text	0000007c pwrctrl_periph_disable_msk_check
00000000 l    df *ABS*	00000000 am_hal_stimer.c
00000000 l    df *ABS*	00000000 am_hal_uart.c
00016cec l     F .text	000000b0 config_baudrate
00016e54 l     F .text	00000084 buffer_configure
100021e8 l     O .bss	000000d0 g_am_hal_uart_states
00000000 l    df *ABS*	00000000 am_hal_queue.c
00000000 l    df *ABS*	00000000 os_cputime.c
00000000 l    df *ABS*	00000000 my_blinky-sysflash.c
00000000 l    df *ABS*	00000000 SVC_Table.S
00000000 l       .svc_table	00000000 SVC_End
00000000 l    df *ABS*	00000000 
10000144 l       .data	00000000 __init_array_end
10000144 l       .data	00000000 __preinit_array_end
10000144 l       .data	00000000 __init_array_start
10000144 l       .data	00000000 __preinit_array_start
00014190  w    F .text	00000002 GPIO_IRQHandler
00015480 g     F .text	00000030 os_arch_start
100022b8 g       .bss	00000000 __HeapBase
10002124 g     O .bss	00000008 g_os_task_list
00014748 g     F .text	00000084 os_idle_task
00016ce0 g     F .text	0000000c am_hal_stimer_int_clear
00000000 g       .svc_table	00000000 SVC_Count
00014190  w    F .text	00000002 IOMASTER5_IRQHandler
0001418a  w    F .text	00000002 DebugMon_Handler
1000132c g     O .bss	00000008 g_os_mempool_list
00014b96 g     F .text	00000070 os_eventq_put
00016a34 g     F .text	00000034 am_hal_ctimer_int_status_get
10000100 g       .data	00000000 __data_start__
00014190  w    F .text	00000002 IOSLAVE_IOS_IRQHandler
00016d9c g     F .text	00000058 am_hal_uart_initialize
000143f0 g     F .text	00000014 hal_gpio_write
000153f0 g     F .text	0000008c os_arch_os_init
00017008 g     O .text	00000004 g_AM_HAL_GPIO_OUTPUT
0001417e  w    F .text	00000002 HardFault_Handler
00016048 g     F .text	00000050 hal_timer_init
000154b0 g     F .text	00000060 os_arch_os_start
00014190  w    F .text	00000002 STIMER_CMPR4_IRQHandler
00014190  w    F .text	00000002 STIMER_CMPR6_IRQHandler
0001421e g     F .text	0000000c SysTick_Handler
00014738 g     F .text	00000008 am_hal_interrupt_master_disable
10002168 g     O .bss	00000004 flash_map
000141f4 g     F .text	0000002a PendSV_Handler
0001417c  w    F .text	00000002 NMI_Handler
00014190  w    F .text	00000002 IOMASTER1_IRQHandler
0001739c g       .ARM.exidx	00000000 __exidx_end
00014020 g       .text	00000000 __isr_vector_start
00015364 g     F .text	00000014 os_arch_ctx_sw
00015b20 g     F .text	00000068 uart_hal_init
00014310 g     F .text	0000002c hal_system_reset
00014190  w    F .text	00000002 STIMER_IRQHandler
000147f8 g     F .text	00000088 os_init_idle_task
00014190  w    F .text	00000002 UART1_IRQHandler
10000100 g       .data	00000000 __aeabi_unwind_cpp_pr0
00014f24 g     F .text	0000000c os_sched_set_current_task
0001739c g       .ARM.exidx	00000000 __etext
00016c34 g     F .text	00000020 am_hal_stimer_counter_clear
00014190  w    F .text	00000002 STIMER_CMPR1_IRQHandler
00015568 g     F .text	000000c0 os_mutex_release
00014de0 g     F .text	00000020 os_sanity_check_register
00015330 g     F .text	00000026 os_time_delay
00014190  w    F .text	00000002 IOMASTER2_IRQHandler
00014190  w    F .text	00000002 PDM_IRQHandler
00014c9c g     F .text	00000010 os_mempool_module_init
0001538a g     F .text	0000000a os_arch_in_critical
00014190  w    F .text	00000002 UART0_IRQHandler
00015358 g     F .text	0000000a timer_handler
00014f30 g     F .text	00000090 os_sched_sleep
00015708 g     F .text	0000001a memcpy
00016728 g     F .text	00000004 hal_watchdog_init
00016ff8 g     F .text	0000000c os_cputime_init
000171dc g     O .text	00000018 apollo3_flash_dev
00014190  w    F .text	00000002 WATCHDOG_IRQHandler
00000020 g       *ABS*	00000000 _imghdr_size
00014ee8 g     F .text	00000030 os_sched_ctx_sw_hook
10000100 g     O .data	00000004 SystemCoreClock
000142fc g     F .text	00000002 hal_system_init
00015394 g     F .text	00000044 os_arch_task_stack_init
00015514 g     F .text	0000001c __assert_func
00016af4 g     F .text	0000001c am_hal_triple_read
00015084 g     F .text	00000048 os_sched_wakeup_ticks
00014184  w    F .text	00000002 UsageFault_Handler
00016910 g     F .text	00000094 am_hal_ctimer_period_set
1000130c g     O .bss	00000008 g_callout_list
000169a4 g     F .text	00000028 am_hal_ctimer_int_enable
00016a74 g     F .text	00000058 am_hal_flash_program_main
1005fe48 g       *ABS*	00000000 __HeapLimit
10000148 g       .bss	00000000 __bss_start__
00014300 g     F .text	00000010 hal_debugger_connected
1000211c g     O .bss	00000004 g_current_task
00014e00 g     F .text	00000084 os_sanity_run
00015378 g     F .text	0000000c os_arch_save_sr
000166a4 g     F .text	00000084 hal_uart_close
00014c88 g     F .text	00000014 os_mempool_init
10000154 g     O .bss	00000004 g_led_pin
1000212c g     O .bss	00000001 g_task_id
000163a0 g     F .text	0000002c hal_uart_blocking_tx
00017384 g       .text	00000000 __exidx_start
00014e84 g     F .text	00000010 os_sanity_init
00014194 g     F .text	00000014 os_set_env
00015930 g     F .text	00000010 hal_bsp_flash_dev
000167d8 g     F .text	00000054 am_hal_ctimer_start
00014340 g     F .text	0000004c __libc_init_array
10002110 g     O .bss	0000000c g_os_sanity_check_mu
00014190  w    F .text	00000002 CLKGEN_IRQHandler
00015d74 g     F .text	00000038 os_tick_idle
00016a68 g     F .text	0000000c am_hal_flash_page_erase
0001433c  w    F .text	00000002 _init
000169f4 g     F .text	00000020 am_hal_ctimer_int_clear
00015dac g     F .text	00000064 os_tick_init
00014190  w    F .text	00000002 RTC_IRQHandler
00014880 g     F .text	000000d8 os_init
00014120 g     F .text	0000005c Reset_Handler
10002170 g     O .bss	00000001 sysinit_active
00017004 g     O .text	00000004 g_AM_HAL_GPIO_DISABLE
00015548 g     F .text	0000000a os_mbuf_pool_init
00014424 g     F .text	0000000c hal_gpio_toggle
0001422a g     F .text	0000001e os_default_irq_asm
000150cc g     F .text	0000000c os_sched_next_task
00014e94 g     F .text	00000054 os_sched_insert
00014b6c g     F .text	00000010 os_dev_reset
00015552 g     F .text	00000014 os_mutex_init
000142e0 g     F .text	0000001c _sbrkInit
00015878 g     F .text	00000068 flash_map_init
000147ec g     F .text	0000000c os_started
10000000 g       .bss	00000000 _ram_start
00015048 g     F .text	0000003c os_sched_os_timer_exp
10000000 g       .vector_relocation	00000000 __vector_tbl_reloc__
00016df4 g     F .text	00000030 am_hal_uart_interrupt_enable
00014190  w    F .text	00000002 IOMASTER0_IRQHandler
10000144 g       .data	00000000 __data_end__
00016ed8 g     F .text	0000010c am_hal_uart_configure
10002160 g     O .bss	00000004 g_os_time
00014740 g     F .text	00000006 am_hal_interrupt_master_set
00014186  w    F .text	00000002 SecureFault_Handler
00016254 g     F .text	00000040 hal_uart_init_cbs
0001672e g     F .text	00000002 hal_watchdog_tickle
100022b8 g       .bss	00000000 __bss_end__
00014d50 g     F .text	00000010 os_msys_reset
00014190 g     F .text	00000002 Default_Handler
0001438c g     F .text	00000018 _start
000141a8 g     F .text	00000006 os_arch_init_task_stack
00014190  w    F .text	00000002 ADC_IRQHandler
1000015c g     O .bss	00000050 g_idle_task
00014404 g     F .text	00000020 hal_gpio_init_out
00016a14 g     F .text	00000020 am_hal_ctimer_int_set
1000011c g     O .data	00000004 sysinit_panic_cb
00014190  w    F .text	00000002 IOMASTER4_IRQHandler
1000210c g     O .bss	00000004 g_os_sanity_check_list
00016294 g     F .text	000000a4 hal_uart_start_tx
00014190  w    F .text	00000002 CTIMER_IRQHandler
00014fc0 g     F .text	00000088 os_sched_wakeup
00015900 g     F .text	00000030 mem_init_mbuf_pool
00015530 g     F .text	00000018 os_default_irq
00016858 g     F .text	00000028 am_hal_ctimer_clear
00014190  w    F .text	00000002 IOSLAVE_ACC_IRQHandler
10002120 g     O .bss	00000004 g_os_last_ctx_sw_time
00014190  w    F .text	00000002 SOFTWARE0_IRQHandler
000153d8 g     F .text	00000018 os_arch_init
00014190  w    F .text	00000002 STIMER_CMPR3_IRQHandler
000158e8 g     F .text	0000000c sysinit_start
00016098 g     F .text	00000070 hal_timer_config
0001672c g     F .text	00000002 hal_watchdog_enable
00014cac g     F .text	0000004c os_msys_register
100002b0 g     O .bss	00000004 g_os_idle_ctr
00015722 g     F .text	00000038 memset
00014020 g       .text	00000100 __isr_vector
000143a4 g     F .text	0000003c main
00014190  w    F .text	00000002 STIMER_CMPR2_IRQHandler
000158f4 g     F .text	0000000c sysinit_end
000158e0 g     F .text	00000002 modlog_init
000141ae g     F .text	00000046 SVC_Handler
00014b8c g     F .text	0000000a os_eventq_inited
00014c08 g     F .text	00000008 os_eventq_dflt_get
00014a24 g     F .text	0000003c os_callout_wakeup_ticks
1000216c g     O .bss	00000004 flash_map_entries
00014190  w    F .text	00000002 SCARD_IRQHandler
00014020 g       .imghdr	00000000 __text
00014f18 g     F .text	0000000c os_sched_get_current_task
0001427c g     F .text	00000030 SystemInit
00016c14 g     F .text	00000020 am_hal_stimer_counter_get
00016c00 g     F .text	00000014 am_hal_stimer_config
00016e24 g     F .text	00000030 am_hal_uart_interrupt_disable
000150d8 g     F .text	00000022 os_sched
00016338 g     F .text	00000068 hal_uart_start_rx
00015628 g     F .text	000000e0 os_mutex_pend
00000000 g       .svc_table	00000000 SVC_Table
0001739c g       *ABS*	00000000 _init_data
1005fff8 g       .bss	00000000 __StackTop
00016b8c g     F .text	00000074 am_hal_pwrctrl_periph_disable
00016758 g     F .text	00000080 am_hal_ctimer_config_single
00014190  w    F .text	00000002 VCOMP_IRQHandler
00016c54 g     F .text	00000078 am_hal_stimer_compare_delta_set
000146a4 g     F .text	00000094 am_hal_gpio_state_write
00016880 g     F .text	00000090 am_hal_ctimer_read
000149c8 g     F .text	0000005c os_callout_tick
00017188 g     O .text	00000048 sysflash_map_dflt
00014120 g       .text	00000000 __isr_vector_end
00014958 g     F .text	00000022 os_start
00015140 g     F .text	0000000a os_task_stacktop_get
00014190  w    F .text	00000002 MSPI_IRQHandler
00016574 g     F .text	00000130 hal_uart_config
00016ccc g     F .text	00000014 am_hal_stimer_int_enable
000169cc g     F .text	00000028 am_hal_ctimer_int_disable
0001682c g     F .text	0000002c am_hal_ctimer_stop
1000010c g     O .data	00000008 g_os_run_list
000142ac g     F .text	00000034 NVIC_Relocate
000172d0 g     O .text	000000b4 am_hal_pwrctrl_peripheral_control
00014190  w    F .text	00000002 IOMASTER3_IRQHandler
000143e0 g     F .text	00000010 sysinit_app
10002164 g     O .bss	00000004 os_flags
00015384 g     F .text	00000006 os_arch_restore_sr
00014190  w    F .text	00000002 BLE_IRQHandler
1005fe48 g       *ABS*	000001b0 __StackLimit
10001308 g     O .bss	00000004 g_os_started
00014190  w    F .text	00000002 STIMER_CMPR7_IRQHandler
0001425c g     F .text	00000020 SystemCoreClockUpdate
00014d60 g     F .text	00000034 os_msys_init
000152d8 g     F .text	0000000c os_time_get
00016acc g     F .text	00000028 am_hal_flash_delay
00014190  w    F .text	00000002 STIMER_CMPR0_IRQHandler
0001514c g     F .text	000000e4 os_task_init
00014190  w    F .text	00000002 BROWNOUT_IRQHandler
00014182  w    F .text	00000002 BusFault_Handler
0001575a g     F .text	0000000e strlen
00014b08 g     F .text	00000038 os_dev_create
00014b7c g     F .text	00000010 os_eventq_init
000152e4 g     F .text	0000004c os_time_advance
000150fc g     F .text	0000002c os_sched_resort
00015b88 g     F .text	0000002c hal_flash_init
00014180  w    F .text	00000002 MemoryManagement_Handler
00016fe4 g     F .text	00000014 am_hal_queue_init
00014b40 g     F .text	0000002c os_dev_initialize_all
00014440 g     F .text	00000264 am_hal_gpio_pinconfig
10000114 g     O .data	00000008 g_os_sleep_list
00015940 g     F .text	00000088 hal_bsp_init
00014190  w    F .text	00000002 STIMER_CMPR5_IRQHandler
0001497c g     F .text	0000004c os_pkg_init
00014dd0 g     F .text	00000010 os_sanity_check_init
000163cc g     F .text	000001a8 hal_uart_init
100012b8 g     O .bss	00000050 g_os_main_task



Disassembly of section .text:

00014020 <__isr_vector>:
   14020:	1005fff8 	.word	0x1005fff8
   14024:	00014121 	.word	0x00014121
   14028:	0001417d 	.word	0x0001417d
   1402c:	0001417f 	.word	0x0001417f
   14030:	00014181 	.word	0x00014181
   14034:	00014183 	.word	0x00014183
   14038:	00014185 	.word	0x00014185
   1403c:	00014187 	.word	0x00014187
	...
   1404c:	000141af 	.word	0x000141af
   14050:	0001418b 	.word	0x0001418b
   14054:	00000000 	.word	0x00000000
   14058:	000141f5 	.word	0x000141f5
   1405c:	0001421f 	.word	0x0001421f
   14060:	00014191 	.word	0x00014191
   14064:	00014191 	.word	0x00014191
   14068:	00014191 	.word	0x00014191
   1406c:	00014191 	.word	0x00014191
   14070:	00014191 	.word	0x00014191
   14074:	00014191 	.word	0x00014191
   14078:	00014191 	.word	0x00014191
   1407c:	00014191 	.word	0x00014191
   14080:	00014191 	.word	0x00014191
   14084:	00014191 	.word	0x00014191
   14088:	00014191 	.word	0x00014191
   1408c:	00014191 	.word	0x00014191
   14090:	00014191 	.word	0x00014191
   14094:	00014191 	.word	0x00014191
   14098:	00014191 	.word	0x00014191
   1409c:	00014191 	.word	0x00014191
   140a0:	00014191 	.word	0x00014191
   140a4:	00014191 	.word	0x00014191
   140a8:	00014191 	.word	0x00014191
   140ac:	00014191 	.word	0x00014191
   140b0:	00014191 	.word	0x00014191
   140b4:	00014191 	.word	0x00014191
   140b8:	00014191 	.word	0x00014191
   140bc:	00014191 	.word	0x00014191
   140c0:	00014191 	.word	0x00014191
   140c4:	00014191 	.word	0x00014191
   140c8:	00014191 	.word	0x00014191
   140cc:	00014191 	.word	0x00014191
   140d0:	00014191 	.word	0x00014191
   140d4:	00014191 	.word	0x00014191
   140d8:	00014191 	.word	0x00014191
   140dc:	00014191 	.word	0x00014191

000140e0 <__ble_patch>:
	...

00014120 <Reset_Handler>:
    .type    Reset_Handler, %function
Reset_Handler:
    .fnstart

    /* Clear BSS */
    mov     r0, #0
   14120:	f04f 0000 	mov.w	r0, #0
    ldr     r2, =__bss_start__
   14124:	4a0c      	ldr	r2, [pc, #48]	; (14158 <.bss_zero_loop+0x30>)
    ldr     r3, =__bss_end__
   14126:	4b0d      	ldr	r3, [pc, #52]	; (1415c <.bss_zero_loop+0x34>)

00014128 <.bss_zero_loop>:
.bss_zero_loop:
    cmp     r2, r3
   14128:	429a      	cmp	r2, r3
    itt     lt
   1412a:	bfbc      	itt	lt
    strlt   r0, [r2], #4
   1412c:	f842 0b04 	strlt.w	r0, [r2], #4
    blt    .bss_zero_loop
   14130:	e7fa      	blt.n	14128 <.bss_zero_loop>
 *      of copy from/to are specified by following symbols evaluated in
 *      linker script.
 *      __etext: End of code section, i.e., begin of data sections to copy from.
 *      __data_start__/__data_end__: RAM address range that data should be
 *      copied to. Both must be aligned to 4 bytes boundary.  */
    ldr    r1, =__etext
   14132:	490b      	ldr	r1, [pc, #44]	; (14160 <.bss_zero_loop+0x38>)
    ldr    r2, =__data_start__
   14134:	4a0b      	ldr	r2, [pc, #44]	; (14164 <.bss_zero_loop+0x3c>)
    ldr    r3, =__data_end__
   14136:	4b0c      	ldr	r3, [pc, #48]	; (14168 <.bss_zero_loop+0x40>)

    subs    r3, r2
   14138:	1a9b      	subs	r3, r3, r2
    ble     .LC0
   1413a:	dd03      	ble.n	14144 <.bss_zero_loop+0x1c>

.LC1:
    subs    r3, 4
   1413c:	3b04      	subs	r3, #4
    ldr    r0, [r1,r3]
   1413e:	58c8      	ldr	r0, [r1, r3]
    str    r0, [r2,r3]
   14140:	50d0      	str	r0, [r2, r3]
    bgt    .LC1
   14142:	dcfb      	bgt.n	1413c <.bss_zero_loop+0x14>

.LC0:

    LDR     R0, =__HeapBase
   14144:	4809      	ldr	r0, [pc, #36]	; (1416c <.bss_zero_loop+0x44>)
    LDR     R1, =__HeapLimit
   14146:	490a      	ldr	r1, [pc, #40]	; (14170 <.bss_zero_loop+0x48>)
    BL      _sbrkInit
   14148:	f000 f8ca 	bl	142e0 <_sbrkInit>

    LDR     R0, =SystemInit
   1414c:	4809      	ldr	r0, [pc, #36]	; (14174 <.bss_zero_loop+0x4c>)
    BLX     R0
   1414e:	4780      	blx	r0

    BL      hal_system_init
   14150:	f000 f8d4 	bl	142fc <hal_system_init>

    LDR     R0, =_start
   14154:	4808      	ldr	r0, [pc, #32]	; (14178 <.bss_zero_loop+0x50>)
    BX      R0
   14156:	4700      	bx	r0
    ldr     r2, =__bss_start__
   14158:	10000148 	.word	0x10000148
    ldr     r3, =__bss_end__
   1415c:	100022b8 	.word	0x100022b8
    ldr    r1, =__etext
   14160:	0001739c 	.word	0x0001739c
    ldr    r2, =__data_start__
   14164:	10000100 	.word	0x10000100
    ldr    r3, =__data_end__
   14168:	10000144 	.word	0x10000144
    LDR     R0, =__HeapBase
   1416c:	100022b8 	.word	0x100022b8
    LDR     R1, =__HeapLimit
   14170:	1005fe48 	.word	0x1005fe48
    LDR     R0, =SystemInit
   14174:	0001427d 	.word	0x0001427d
    LDR     R0, =_start
   14178:	0001438d 	.word	0x0001438d

0001417c <NMI_Handler>:
/* Dummy Exception Handlers (infinite loops which can be modified) */

    .weak   NMI_Handler
    .type   NMI_Handler, %function
NMI_Handler:
    B       .
   1417c:	e7fe      	b.n	1417c <NMI_Handler>

0001417e <HardFault_Handler>:


    .weak   HardFault_Handler
    .type   HardFault_Handler, %function
HardFault_Handler:
    B       .
   1417e:	e7fe      	b.n	1417e <HardFault_Handler>

00014180 <MemoryManagement_Handler>:


    .weak   MemoryManagement_Handler
    .type   MemoryManagement_Handler, %function
MemoryManagement_Handler:
    B       .
   14180:	e7fe      	b.n	14180 <MemoryManagement_Handler>

00014182 <BusFault_Handler>:


    .weak   BusFault_Handler
    .type   BusFault_Handler, %function
BusFault_Handler:
    B       .
   14182:	e7fe      	b.n	14182 <BusFault_Handler>

00014184 <UsageFault_Handler>:


    .weak   UsageFault_Handler
    .type   UsageFault_Handler, %function
UsageFault_Handler:
    B       .
   14184:	e7fe      	b.n	14184 <UsageFault_Handler>

00014186 <SecureFault_Handler>:


    .weak   SecureFault_Handler
    .type   SecureFault_Handler, %function
SecureFault_Handler:
    B       .
   14186:	e7fe      	b.n	14186 <SecureFault_Handler>


    .weak   SVC_Handler
    .type   SVC_Handler, %function
SVC_Handler:
    B       .
   14188:	e7fe      	b.n	14188 <SecureFault_Handler+0x2>

0001418a <DebugMon_Handler>:


    .weak   DebugMon_Handler
    .type   DebugMon_Handler, %function
DebugMon_Handler:
    B       .
   1418a:	e7fe      	b.n	1418a <DebugMon_Handler>


    .weak   PendSV_Handler
    .type   PendSV_Handler, %function
PendSV_Handler:
    B       .
   1418c:	e7fe      	b.n	1418c <DebugMon_Handler+0x2>


    .weak   SysTick_Handler
    .type   SysTick_Handler, %function
SysTick_Handler:
    B       .
   1418e:	e7fe      	b.n	1418e <DebugMon_Handler+0x4>

00014190 <Default_Handler>:
/* IRQ Handlers */

    .globl  Default_Handler
    .type   Default_Handler, %function
Default_Handler:
    B       .
   14190:	e7fe      	b.n	14190 <Default_Handler>
   14192:	bf00      	nop

00014194 <os_set_env>:
        .global os_set_env
os_set_env:
        .fnstart
        .cantunwind

        MSR     PSP,R0
   14194:	f380 8809 	msr	PSP, r0
        LDR     R0,=os_flags
   14198:	482b      	ldr	r0, [pc, #172]	; (14248 <os_default_irq_asm+0x1e>)
        LDRB    R0,[R0]
   1419a:	7800      	ldrb	r0, [r0, #0]
        ADDS    R0, R0, #2
   1419c:	3002      	adds	r0, #2
        MSR     CONTROL,R0
   1419e:	f380 8814 	msr	CONTROL, r0
        ISB
   141a2:	f3bf 8f6f 	isb	sy
        BX      LR
   141a6:	4770      	bx	lr

000141a8 <os_arch_init_task_stack>:
        .type   os_arch_init_task_stack, %function
        .global os_arch_init_task_stack
os_arch_init_task_stack:
        .fnstart

        STMIA   R0,{R4-R11}
   141a8:	e880 0ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp}
        BX      LR
   141ac:	4770      	bx	lr

000141ae <SVC_Handler>:
        PUSH    {R4,LR}
        BL      os_trace_isr_enter
        POP     {R4,LR}
#endif

        MRS     R0,PSP                  /* Read PSP */
   141ae:	f3ef 8009 	mrs	r0, PSP
        LDR     R1,[R0,#24]             /* Read Saved PC from Stack */
   141b2:	6981      	ldr	r1, [r0, #24]
        LDRB    R1,[R1,#-2]             /* Load SVC Number */
   141b4:	f811 1c02 	ldrb.w	r1, [r1, #-2]
        CBNZ    R1,SVC_User
   141b8:	b951      	cbnz	r1, 141d0 <SVC_User>

        LDM     R0,{R0-R3,R12}          /* Read R0-R3,R12 from stack */
   141ba:	e890 100f 	ldmia.w	r0, {r0, r1, r2, r3, ip}
        PUSH    {R4,LR}                 /* Save EXC_RETURN */
   141be:	b510      	push	{r4, lr}
        BLX     R12                     /* Call SVC Function */
   141c0:	47e0      	blx	ip
        POP     {R4,LR}                 /* Restore EXC_RETURN */
   141c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

        MRS     R12,PSP                 /* Read PSP */
   141c6:	f3ef 8c09 	mrs	ip, PSP
        STM     R12,{R0-R2}             /* Store return values */
   141ca:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
        PUSH    {R4,LR}
        BL      os_trace_isr_exit
        POP     {R4,LR}
#endif

        BX      LR                      /* Return from interrupt */
   141ce:	4770      	bx	lr

000141d0 <SVC_User>:

        /*------------------- User SVC ------------------------------*/
SVC_User:
        PUSH    {R4,LR}                 /* Save EXC_RETURN */
   141d0:	b510      	push	{r4, lr}
        LDR     R2,=SVC_Count
   141d2:	4a1e      	ldr	r2, [pc, #120]	; (1424c <os_default_irq_asm+0x22>)
        LDR     R2,[R2]
   141d4:	6812      	ldr	r2, [r2, #0]
        CMP     R1,R2
   141d6:	4291      	cmp	r1, r2
        BHI     SVC_Done                /* Overflow */
   141d8:	d809      	bhi.n	141ee <SVC_Done>

        LDR     R4,=SVC_Table-4
   141da:	4c1d      	ldr	r4, [pc, #116]	; (14250 <os_default_irq_asm+0x26>)
        LDR     R4,[R4,R1,LSL #2]       /* Load SVC Function Address */
   141dc:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]

        LDM     R0,{R0-R3,R12}          /* Read R0-R3,R12 from stack */
   141e0:	e890 100f 	ldmia.w	r0, {r0, r1, r2, r3, ip}
        BLX     R4                      /* Call SVC Function */
   141e4:	47a0      	blx	r4

        MRS     R12,PSP
   141e6:	f3ef 8c09 	mrs	ip, PSP
        STM     R12,{R0-R3}             /* Function return values */
   141ea:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

000141ee <SVC_Done>:
SVC_Done:
#if MYNEWT_VAL(OS_SYSVIEW)
        BL      os_trace_isr_exit
#endif
        POP     {R4,LR}                 /* Restore EXC_RETURN */
   141ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        BX      LR                      /* Return from interrupt */
   141f2:	4770      	bx	lr

000141f4 <PendSV_Handler>:
        .global PendSV_Handler
PendSV_Handler:
        .fnstart
        .cantunwind

        LDR     R3,=g_os_run_list       /* Get highest priority task ready to run */
   141f4:	4b17      	ldr	r3, [pc, #92]	; (14254 <os_default_irq_asm+0x2a>)
        LDR     R2,[R3]                 /* Store in R2 */
   141f6:	681a      	ldr	r2, [r3, #0]
        LDR     R3,=g_current_task      /* Get current task */
   141f8:	4b17      	ldr	r3, [pc, #92]	; (14258 <os_default_irq_asm+0x2e>)
        LDR     R1,[R3]                 /* Current task in R1 */
   141fa:	6819      	ldr	r1, [r3, #0]
        CMP     R1,R2
   141fc:	4291      	cmp	r1, r2
        IT      EQ
   141fe:	bf08      	it	eq
        BXEQ    LR                      /* RETI, no task switch */
   14200:	4770      	bxeq	lr

        MRS     R12,PSP                 /* Read PSP */
   14202:	f3ef 8c09 	mrs	ip, PSP
        TST     LR,#0x10                /* is it extended frame? */
        IT      EQ
        VSTMDBEQ R12!,{S16-S31}         /* yes; push the regs */
        STMDB   R12!,{R4-R11,LR}        /* Save Old context */
#else
        STMDB   R12!,{R4-R11}           /* Save Old context */
   14206:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#endif
        STR     R12,[R1,#0]             /* Update stack pointer in current task */
   1420a:	f8c1 c000 	str.w	ip, [r1]
        STR     R2,[R3]                 /* g_current_task = highest ready */
   1420e:	601a      	str	r2, [r3, #0]

        LDR     R12,[R2,#0]             /* get stack pointer of task we will start */
   14210:	f8d2 c000 	ldr.w	ip, [r2]
        ITTE    EQ
        VLDMIAEQ R12!,{S16-S31}         /* yes; pull the regs */
        MVNEQ   LR,#~0xFFFFFFED         /* BX treats it as extended */
        MVNNE   LR,#~0xFFFFFFFD         /* BX treats is as basic frame */
#else
        LDMIA   R12!,{R4-R11}           /* Restore New Context */
   14214:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#endif
        MSR     PSP,R12                 /* Write PSP */
   14218:	f38c 8809 	msr	PSP, ip
        MOV     R0, R2
        BL      os_trace_task_start_exec
        POP     {R4,LR}
#endif

        BX      LR                      /* Return to Thread Mode */
   1421c:	4770      	bx	lr

0001421e <SysTick_Handler>:
        .global SysTick_Handler
SysTick_Handler:
        .fnstart
        .cantunwind

        PUSH    {R4,LR}                 /* Save EXC_RETURN */
   1421e:	b510      	push	{r4, lr}
#if MYNEWT_VAL(OS_SYSVIEW)
        BL      os_trace_isr_enter
#endif
        BL      timer_handler
   14220:	f001 f89a 	bl	15358 <timer_handler>
#if MYNEWT_VAL(OS_SYSVIEW)
        BL      os_trace_isr_exit
#endif
        POP     {R4,LR}                 /* Restore EXC_RETURN */
   14224:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        BX      LR
   14228:	4770      	bx	lr

0001422a <os_default_irq_asm>:

        /*
         * LR = 0xfffffff9 if we were using MSP as SP
         * LR = 0xfffffffd if we were using PSP as SP
         */
        TST     LR,#4
   1422a:	f01e 0f04 	tst.w	lr, #4
        ITE     EQ
   1422e:	bf0c      	ite	eq
        MRSEQ   R3,MSP
   14230:	f3ef 8308 	mrseq	r3, MSP
        MRSNE   R3,PSP
   14234:	f3ef 8309 	mrsne	r3, PSP
        PUSH    {R3-R11,LR}
   14238:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        MOV     R0, SP
   1423c:	4668      	mov	r0, sp
        BL      os_default_irq
   1423e:	f001 f977 	bl	15530 <os_default_irq>
        POP     {R3-R11,LR}                 /* Restore EXC_RETURN */
   14242:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        PUSH    {R4,LR}
        BL      os_trace_isr_exit
        POP     {R4,LR}
#endif

        BX      LR
   14246:	4770      	bx	lr
        LDR     R0,=os_flags
   14248:	10002164 	.word	0x10002164
        LDR     R2,=SVC_Count
   1424c:	00000000 	.word	0x00000000
        LDR     R4,=SVC_Table-4
   14250:	fffffffc 	.word	0xfffffffc
        LDR     R3,=g_os_run_list       /* Get highest priority task ready to run */
   14254:	1000010c 	.word	0x1000010c
        LDR     R3,=g_current_task      /* Get current task */
   14258:	1000211c 	.word	0x1000211c

0001425c <SystemCoreClockUpdate>:
    //
    // Calculate the system frequency based upon the current register settings.
    // This function can be used to retrieve the system core clock frequeny
    // after user changed register sittings.
    //
    SystemCoreClock = __SYS_OSC_CLK / (CLKGEN->CCTRL_b.CORESEL + 1);
   1425c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   14260:	699b      	ldr	r3, [r3, #24]
   14262:	f003 0301 	and.w	r3, r3, #1
   14266:	3301      	adds	r3, #1
   14268:	4a02      	ldr	r2, [pc, #8]	; (14274 <SystemCoreClockUpdate+0x18>)
   1426a:	fb92 f3f3 	sdiv	r3, r2, r3
   1426e:	4a02      	ldr	r2, [pc, #8]	; (14278 <SystemCoreClockUpdate+0x1c>)
   14270:	6013      	str	r3, [r2, #0]
}
   14272:	4770      	bx	lr
   14274:	02dc6c00 	.word	0x02dc6c00
   14278:	10000100 	.word	0x10000100

0001427c <SystemInit>:
//! @return None.
//
//*****************************************************************************
void
SystemInit(void)
{
   1427c:	b508      	push	{r3, lr}
    //
    // Initialize the system
    // Do not use global variables because this function is called before
    // reaching pre-main. RW section maybe overwritten afterwards.
    //
    SystemCoreClock = __SYSTEM_CLOCK;
   1427e:	4b09      	ldr	r3, [pc, #36]	; (142a4 <SystemInit+0x28>)
   14280:	4a09      	ldr	r2, [pc, #36]	; (142a8 <SystemInit+0x2c>)
   14282:	601a      	str	r2, [r3, #0]

    CLKGEN->CLKKEY = 0x47;              // Enable write to CCTRL
   14284:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   14288:	2247      	movs	r2, #71	; 0x47
   1428a:	615a      	str	r2, [r3, #20]
    CLKGEN->CCTRL_b.CORESEL = 0;        // Div by 1 for 48MHz
   1428c:	699a      	ldr	r2, [r3, #24]
   1428e:	f36f 0200 	bfc	r2, #0, #1
   14292:	619a      	str	r2, [r3, #24]
    CLKGEN->CLKKEY = 0;                 // Disable write to CCTRL
   14294:	2200      	movs	r2, #0
   14296:	615a      	str	r2, [r3, #20]

    SystemCoreClockUpdate();
   14298:	f7ff ffe0 	bl	1425c <SystemCoreClockUpdate>

    NVIC_Relocate();
   1429c:	f000 f806 	bl	142ac <NVIC_Relocate>
}
   142a0:	bd08      	pop	{r3, pc}
   142a2:	bf00      	nop
   142a4:	10000100 	.word	0x10000100
   142a8:	02dc6c00 	.word	0x02dc6c00

000142ac <NVIC_Relocate>:
     * designated in the linker script.
     */
    current_location = (uint32_t *)&__isr_vector;
    new_location = (uint32_t *)&__vector_tbl_reloc__;

    if (new_location != current_location) {
   142ac:	4a09      	ldr	r2, [pc, #36]	; (142d4 <NVIC_Relocate+0x28>)
   142ae:	4b0a      	ldr	r3, [pc, #40]	; (142d8 <NVIC_Relocate+0x2c>)
   142b0:	429a      	cmp	r2, r3
   142b2:	d00a      	beq.n	142ca <NVIC_Relocate+0x1e>
        for (i = 0; i < NVIC_NUM_VECTORS; i++) {
   142b4:	2300      	movs	r3, #0
   142b6:	2b29      	cmp	r3, #41	; 0x29
   142b8:	dc07      	bgt.n	142ca <NVIC_Relocate+0x1e>
            new_location[i] = current_location[i];
   142ba:	4a07      	ldr	r2, [pc, #28]	; (142d8 <NVIC_Relocate+0x2c>)
   142bc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
   142c0:	4a04      	ldr	r2, [pc, #16]	; (142d4 <NVIC_Relocate+0x28>)
   142c2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (i = 0; i < NVIC_NUM_VECTORS; i++) {
   142c6:	3301      	adds	r3, #1
   142c8:	e7f5      	b.n	142b6 <NVIC_Relocate+0xa>
    }

    /* Set VTOR except for M0 */
#if ((__CORTEX_M == 0) && (__VTOR_PRESENT == 0))
#else
    SCB->VTOR = (uint32_t)&__vector_tbl_reloc__;
   142ca:	4a02      	ldr	r2, [pc, #8]	; (142d4 <NVIC_Relocate+0x28>)
   142cc:	4b03      	ldr	r3, [pc, #12]	; (142dc <NVIC_Relocate+0x30>)
   142ce:	609a      	str	r2, [r3, #8]
#endif
}
   142d0:	4770      	bx	lr
   142d2:	bf00      	nop
   142d4:	10000000 	.word	0x10000000
   142d8:	00014020 	.word	0x00014020
   142dc:	e000ed00 	.word	0xe000ed00

000142e0 <_sbrkInit>:
static char *brk;

void
_sbrkInit(char *base, char *limit)
{
    sbrk_base = base;
   142e0:	4b03      	ldr	r3, [pc, #12]	; (142f0 <_sbrkInit+0x10>)
   142e2:	6018      	str	r0, [r3, #0]
    sbrk_limit = limit;
   142e4:	4b03      	ldr	r3, [pc, #12]	; (142f4 <_sbrkInit+0x14>)
   142e6:	6019      	str	r1, [r3, #0]
    brk = base;
   142e8:	4b03      	ldr	r3, [pc, #12]	; (142f8 <_sbrkInit+0x18>)
   142ea:	6018      	str	r0, [r3, #0]
}
   142ec:	4770      	bx	lr
   142ee:	bf00      	nop
   142f0:	1000014c 	.word	0x1000014c
   142f4:	10000150 	.word	0x10000150
   142f8:	10000148 	.word	0x10000148

000142fc <hal_system_init>:
am_hal_mcuctrl_device_t adevinfo;

void
hal_system_init(void)
{
}
   142fc:	4770      	bx	lr
	...

00014300 <hal_debugger_connected>:
}

int
hal_debugger_connected(void)
{
    return CoreDebug->DHCSR & CoreDebug_DHCSR_C_DEBUGEN_Msk;
   14300:	4b02      	ldr	r3, [pc, #8]	; (1430c <hal_debugger_connected+0xc>)
   14302:	6818      	ldr	r0, [r3, #0]
}
   14304:	f000 0001 	and.w	r0, r0, #1
   14308:	4770      	bx	lr
   1430a:	bf00      	nop
   1430c:	e000edf0 	.word	0xe000edf0

00014310 <hal_system_reset>:
{
   14310:	b508      	push	{r3, lr}
        HAL_DEBUG_BREAK();
   14312:	f7ff fff5 	bl	14300 <hal_debugger_connected>
   14316:	b100      	cbz	r0, 1431a <hal_system_reset+0xa>
#endif

static inline void
hal_debug_break(void)
{
    __BKPT(1);
   14318:	be01      	bkpt	0x0001
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
   1431a:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
   1431e:	4905      	ldr	r1, [pc, #20]	; (14334 <hal_system_reset+0x24>)
   14320:	68ca      	ldr	r2, [r1, #12]
   14322:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
   14326:	4b04      	ldr	r3, [pc, #16]	; (14338 <hal_system_reset+0x28>)
   14328:	4313      	orrs	r3, r2
   1432a:	60cb      	str	r3, [r1, #12]
   1432c:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
   14330:	bf00      	nop
  for(;;)                                                           /* wait until reset */
   14332:	e7fd      	b.n	14330 <hal_system_reset+0x20>
   14334:	e000ed00 	.word	0xe000ed00
   14338:	05fa0004 	.word	0x05fa0004

0001433c <_init>:
}

__attribute__((weak)) void
_init(void)
{
}
   1433c:	4770      	bx	lr
	...

00014340 <__libc_init_array>:
extern void (*__init_array_start[])(void);
extern void (*__init_array_end[])(void);

void
__libc_init_array(void)
{
   14340:	b538      	push	{r3, r4, r5, lr}
    size_t count;
    size_t i;

    count = __preinit_array_end - __preinit_array_start;
   14342:	4d0e      	ldr	r5, [pc, #56]	; (1437c <__libc_init_array+0x3c>)
   14344:	4b0e      	ldr	r3, [pc, #56]	; (14380 <__libc_init_array+0x40>)
   14346:	1aed      	subs	r5, r5, r3
   14348:	10ad      	asrs	r5, r5, #2
    for (i = 0; i < count; i++)
   1434a:	2400      	movs	r4, #0
   1434c:	42ac      	cmp	r4, r5
   1434e:	d205      	bcs.n	1435c <__libc_init_array+0x1c>
        __preinit_array_start[i]();
   14350:	4b0b      	ldr	r3, [pc, #44]	; (14380 <__libc_init_array+0x40>)
   14352:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
   14356:	4798      	blx	r3
    for (i = 0; i < count; i++)
   14358:	3401      	adds	r4, #1
   1435a:	e7f7      	b.n	1434c <__libc_init_array+0xc>

    _init();
   1435c:	f7ff ffee 	bl	1433c <_init>

    count = __init_array_end - __init_array_start;
   14360:	4d08      	ldr	r5, [pc, #32]	; (14384 <__libc_init_array+0x44>)
   14362:	4b09      	ldr	r3, [pc, #36]	; (14388 <__libc_init_array+0x48>)
   14364:	1aed      	subs	r5, r5, r3
   14366:	10ad      	asrs	r5, r5, #2
    for (i = 0; i < count; i++)
   14368:	2400      	movs	r4, #0
   1436a:	e004      	b.n	14376 <__libc_init_array+0x36>
        __init_array_start[i]();
   1436c:	4b06      	ldr	r3, [pc, #24]	; (14388 <__libc_init_array+0x48>)
   1436e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
   14372:	4798      	blx	r3
    for (i = 0; i < count; i++)
   14374:	3401      	adds	r4, #1
   14376:	42ac      	cmp	r4, r5
   14378:	d3f8      	bcc.n	1436c <__libc_init_array+0x2c>
}
   1437a:	bd38      	pop	{r3, r4, r5, pc}
   1437c:	10000144 	.word	0x10000144
   14380:	10000144 	.word	0x10000144
   14384:	10000144 	.word	0x10000144
   14388:	10000144 	.word	0x10000144

0001438c <_start>:
{
   1438c:	b508      	push	{r3, lr}
        __libc_init_array();
   1438e:	f7ff ffd7 	bl	14340 <__libc_init_array>
    os_init(main);
   14392:	4803      	ldr	r0, [pc, #12]	; (143a0 <_start+0x14>)
   14394:	f000 fa74 	bl	14880 <os_init>
    os_start();
   14398:	f000 fade 	bl	14958 <os_start>
}
   1439c:	bd08      	pop	{r3, pc}
   1439e:	bf00      	nop
   143a0:	000143a5 	.word	0x000143a5

000143a4 <main>:
 *
 * @return int NOTE: this function should never return!
 */
int
main(int argc, char **argv)
{
   143a4:	b508      	push	{r3, lr}

#ifdef ARCH_sim
    mcu_sim_parse_args(argc, argv);
#endif

    sysinit();
   143a6:	f001 fa9f 	bl	158e8 <sysinit_start>
   143aa:	f000 f819 	bl	143e0 <sysinit_app>
   143ae:	f001 faa1 	bl	158f4 <sysinit_end>

    g_led_pin = LED_BLINK_PIN;
   143b2:	200a      	movs	r0, #10
   143b4:	4b08      	ldr	r3, [pc, #32]	; (143d8 <main+0x34>)
   143b6:	6018      	str	r0, [r3, #0]
    hal_gpio_init_out(g_led_pin, 1);
   143b8:	2101      	movs	r1, #1
   143ba:	f000 f823 	bl	14404 <hal_gpio_init_out>

    while (1) {
        ++g_task1_loops;
   143be:	4a07      	ldr	r2, [pc, #28]	; (143dc <main+0x38>)
   143c0:	6813      	ldr	r3, [r2, #0]
   143c2:	3301      	adds	r3, #1
   143c4:	6013      	str	r3, [r2, #0]

        /* Wait one second */
        os_time_delay(OS_TICKS_PER_SEC);
   143c6:	2080      	movs	r0, #128	; 0x80
   143c8:	f000 ffb2 	bl	15330 <os_time_delay>

        /* Toggle the LED */
        hal_gpio_toggle(g_led_pin);
   143cc:	4b02      	ldr	r3, [pc, #8]	; (143d8 <main+0x34>)
   143ce:	6818      	ldr	r0, [r3, #0]
   143d0:	f000 f828 	bl	14424 <hal_gpio_toggle>
    while (1) {
   143d4:	e7f3      	b.n	143be <main+0x1a>
   143d6:	bf00      	nop
   143d8:	10000154 	.word	0x10000154
   143dc:	10000158 	.word	0x10000158

000143e0 <sysinit_app>:
void flash_map_init(void);
void modlog_init(void);

void
sysinit_app(void)
{
   143e0:	b508      	push	{r3, lr}
    /*** Stage 0 */
    /* 0.0: os_pkg_init (kernel/os) */
    os_pkg_init();
   143e2:	f000 facb 	bl	1497c <os_pkg_init>

    /*** Stage 9 */
    /* 9.0: flash_map_init (sys/flash_map) */
    flash_map_init();
   143e6:	f001 fa47 	bl	15878 <flash_map_init>

    /*** Stage 100 */
    /* 100.0: modlog_init (sys/log/modlog) */
    modlog_init();
   143ea:	f001 fa79 	bl	158e0 <modlog_init>
}
   143ee:	bd08      	pop	{r3, pc}

000143f0 <hal_gpio_write>:
}


void
hal_gpio_write(int pin, int val)
{
   143f0:	b508      	push	{r3, lr}
    if (val) {
   143f2:	b119      	cbz	r1, 143fc <hal_gpio_write+0xc>
        am_hal_gpio_state_write(pin, AM_HAL_GPIO_OUTPUT_SET);
   143f4:	2101      	movs	r1, #1
   143f6:	f000 f955 	bl	146a4 <am_hal_gpio_state_write>
    } else {
        am_hal_gpio_state_write(pin, AM_HAL_GPIO_OUTPUT_CLEAR);
    }
}
   143fa:	bd08      	pop	{r3, pc}
        am_hal_gpio_state_write(pin, AM_HAL_GPIO_OUTPUT_CLEAR);
   143fc:	2100      	movs	r1, #0
   143fe:	f000 f951 	bl	146a4 <am_hal_gpio_state_write>
}
   14402:	e7fa      	b.n	143fa <hal_gpio_write+0xa>

00014404 <hal_gpio_init_out>:
{
   14404:	b538      	push	{r3, r4, r5, lr}
   14406:	4604      	mov	r4, r0
   14408:	460d      	mov	r5, r1
    am_hal_gpio_pinconfig(pin, g_AM_HAL_GPIO_OUTPUT);
   1440a:	4b05      	ldr	r3, [pc, #20]	; (14420 <hal_gpio_init_out+0x1c>)
   1440c:	6819      	ldr	r1, [r3, #0]
   1440e:	f000 f817 	bl	14440 <am_hal_gpio_pinconfig>
    hal_gpio_write(pin, val);
   14412:	4629      	mov	r1, r5
   14414:	4620      	mov	r0, r4
   14416:	f7ff ffeb 	bl	143f0 <hal_gpio_write>
}
   1441a:	2000      	movs	r0, #0
   1441c:	bd38      	pop	{r3, r4, r5, pc}
   1441e:	bf00      	nop
   14420:	00017008 	.word	0x00017008

00014424 <hal_gpio_toggle>:
    return (int)state;
}

int
hal_gpio_toggle(int pin)
{
   14424:	b508      	push	{r3, lr}
    am_hal_gpio_state_write(pin, AM_HAL_GPIO_OUTPUT_TOGGLE);
   14426:	2102      	movs	r1, #2
   14428:	f000 f93c 	bl	146a4 <am_hal_gpio_state_write>

    return (0);
}
   1442c:	2000      	movs	r0, #0
   1442e:	bd08      	pop	{r3, pc}

00014430 <pincfg_equ>:

    //
    // We're assuming that am_hal_gpio_pincfg_t boils down to a uint32_t,
    // which is its intent.
    //
    ui32A = *((uint32_t*)cfg1);
   14430:	6800      	ldr	r0, [r0, #0]
    ui32B = *((uint32_t*)cfg2);
   14432:	680b      	ldr	r3, [r1, #0]

    return ui32A == ui32B ? true : false;

} // pincfg_equ()
   14434:	4298      	cmp	r0, r3
   14436:	bf14      	ite	ne
   14438:	2000      	movne	r0, #0
   1443a:	2001      	moveq	r0, #1
   1443c:	4770      	bx	lr
	...

00014440 <am_hal_gpio_pinconfig>:
//
//*****************************************************************************
uint32_t
am_hal_gpio_pinconfig(uint32_t ui32Pin, am_hal_gpio_pincfg_t bfGpioCfg)

{
   14440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14444:	b087      	sub	sp, #28
   14446:	9103      	str	r1, [sp, #12]
    uint32_t ui32Padreg, ui32AltPadCfg, ui32GPCfg;
    uint32_t ui32Funcsel, ui32PowerSw;
    bool bClearEnable = false;

#ifndef AM_HAL_DISABLE_API_VALIDATION
    if ( ui32Pin >= AM_HAL_GPIO_MAX_PADS )
   14448:	2831      	cmp	r0, #49	; 0x31
   1444a:	f200 8102 	bhi.w	14652 <am_hal_gpio_pinconfig+0x212>
   1444e:	4604      	mov	r4, r0
    ui32GPCfg = ui32Padreg = ui32AltPadCfg = 0;

    //
    // Get the requested function and/or power switch.
    //
    ui32Funcsel = bfGpioCfg.uFuncSel;
   14450:	f89d 300c 	ldrb.w	r3, [sp, #12]
   14454:	f003 0107 	and.w	r1, r3, #7
    ui32PowerSw = bfGpioCfg.ePowerSw;
   14458:	f3c3 05c1 	ubfx	r5, r3, #3, #2

    ui32Padreg |= ui32Funcsel << PADREG_FLD_FNSEL_S;
   1445c:	00ca      	lsls	r2, r1, #3

    //
    // Check for invalid configuration requests.
    //
    if ( bfGpioCfg.ePullup != AM_HAL_GPIO_PIN_PULLUP_NONE )
   1445e:	f013 03e0 	ands.w	r3, r3, #224	; 0xe0
   14462:	d013      	beq.n	1448c <am_hal_gpio_pinconfig+0x4c>
    {
        //
        // This setting is needed for all pullup settings including
        // AM_HAL_GPIO_PIN_PULLUP_WEAK and AM_HAL_GPIO_PIN_PULLDOWN.
        //
        ui32Padreg |= (0x1 << PADREG_FLD_PULLUP_S);
   14464:	f042 0201 	orr.w	r2, r2, #1

        //
        // Check for specific pullup or pulldown settings.
        //
        if ( (bfGpioCfg.ePullup >= AM_HAL_GPIO_PIN_PULLUP_1_5K) &&
   14468:	f89d 000c 	ldrb.w	r0, [sp, #12]
   1446c:	0940      	lsrs	r0, r0, #5
   1446e:	1d86      	adds	r6, r0, #6
   14470:	f006 0607 	and.w	r6, r6, #7
   14474:	2e03      	cmp	r6, #3
   14476:	f200 80a2 	bhi.w	145be <am_hal_gpio_pinconfig+0x17e>
             (bfGpioCfg.ePullup <= AM_HAL_GPIO_PIN_PULLUP_24K) )
        {
            ui32Padreg |= ((bfGpioCfg.ePullup - AM_HAL_GPIO_PIN_PULLUP_1_5K) <<
   1447a:	3802      	subs	r0, #2
   1447c:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
                           PADREG_FLD_76_S);
#ifndef AM_HAL_DISABLE_API_VALIDATION
            if ( !(g_ui8Bit76Capabilities[ui32Pin] & CAP_PUP) )
   14480:	4b7a      	ldr	r3, [pc, #488]	; (1466c <am_hal_gpio_pinconfig+0x22c>)
   14482:	5d1b      	ldrb	r3, [r3, r4]
   14484:	f013 0f01 	tst.w	r3, #1
   14488:	f000 80e5 	beq.w	14656 <am_hal_gpio_pinconfig+0x216>
    }

    //
    // Check if requesting a power switch pin
    //
    if ( ui32PowerSw != AM_HAL_GPIO_PIN_POWERSW_NONE )
   1448c:	b16d      	cbz	r5, 144aa <am_hal_gpio_pinconfig+0x6a>
    {
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
   1448e:	2d01      	cmp	r5, #1
   14490:	f000 80a4 	beq.w	145dc <am_hal_gpio_pinconfig+0x19c>
             (g_ui8Bit76Capabilities[ui32Pin] & CAP_VDD) )
        {
            ui32Padreg |= 0x1 << PADREG_FLD_76_S;
        }
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
   14494:	2d02      	cmp	r5, #2
   14496:	f040 80e0 	bne.w	1465a <am_hal_gpio_pinconfig+0x21a>
                  (g_ui8Bit76Capabilities[ui32Pin] & CAP_VSS) )
   1449a:	4b74      	ldr	r3, [pc, #464]	; (1466c <am_hal_gpio_pinconfig+0x22c>)
   1449c:	5d1b      	ldrb	r3, [r3, r4]
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
   1449e:	f013 0f04 	tst.w	r3, #4
   144a2:	f000 80dc 	beq.w	1465e <am_hal_gpio_pinconfig+0x21e>
        {
            ui32Padreg |= 0x2 << PADREG_FLD_76_S;
   144a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    }

    //
    // Depending on the selected pin and FNSEL, determine if INPEN needs to be set.
    //
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
   144aa:	4b71      	ldr	r3, [pc, #452]	; (14670 <am_hal_gpio_pinconfig+0x230>)
   144ac:	5d1d      	ldrb	r5, [r3, r4]
   144ae:	410d      	asrs	r5, r1
   144b0:	006d      	lsls	r5, r5, #1
   144b2:	f005 0502 	and.w	r5, r5, #2
   144b6:	4315      	orrs	r5, r2

    //
    // Configure ui32GpCfg based on whether nCE requested.
    //
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
   144b8:	4b6e      	ldr	r3, [pc, #440]	; (14674 <am_hal_gpio_pinconfig+0x234>)
   144ba:	5d1b      	ldrb	r3, [r3, r4]
   144bc:	428b      	cmp	r3, r1
   144be:	f000 8096 	beq.w	145ee <am_hal_gpio_pinconfig+0x1ae>
    {
        //
        // It's not nCE, it's one of the other funcsels.
        // Start by setting the value of the requested GPIO input.
        //
        ui32Padreg |= (bfGpioCfg.eGPInput << PADREG_FLD_INPEN_S);
   144c2:	f89d 700d 	ldrb.w	r7, [sp, #13]
   144c6:	f3c7 1300 	ubfx	r3, r7, #4, #1
   144ca:	ea45 0543 	orr.w	r5, r5, r3, lsl #1
        //  GPIOCFG register field, which is a 4-bit field:
        //  [INTD(1):OUTCFG(2):INCFG(1)].
        // Bit0 of eIntDir maps to GPIOCFG.INTD  (b3).
        // Bit1 of eIntDir maps to GPIOCFG.INCFG (b0).
        //
        ui32GPCfg |= (bfGpioCfg.eGPOutcfg << GPIOCFG_FLD_OUTCFG_S)              |
   144ce:	f3c7 0281 	ubfx	r2, r7, #2, #2
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
   144d2:	f3c7 1341 	ubfx	r3, r7, #5, #2
   144d6:	00de      	lsls	r6, r3, #3
   144d8:	f006 0608 	and.w	r6, r6, #8
        ui32GPCfg |= (bfGpioCfg.eGPOutcfg << GPIOCFG_FLD_OUTCFG_S)              |
   144dc:	ea46 0642 	orr.w	r6, r6, r2, lsl #1
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
   144e0:	ea46 0653 	orr.w	r6, r6, r3, lsr #1
                     (((bfGpioCfg.eIntDir >> 1) & 0x1) << GPIOCFG_FLD_INCFG_S);

        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
   144e4:	f007 030c 	and.w	r3, r7, #12
   144e8:	2b04      	cmp	r3, #4
   144ea:	f000 80a5 	beq.w	14638 <am_hal_gpio_pinconfig+0x1f8>
             pincfg_equ(&bfGpioCfg, (void*)&g_AM_HAL_GPIO_DISABLE) )
   144ee:	4962      	ldr	r1, [pc, #392]	; (14678 <am_hal_gpio_pinconfig+0x238>)
   144f0:	a803      	add	r0, sp, #12
   144f2:	f7ff ff9d 	bl	14430 <pincfg_equ>
   144f6:	9002      	str	r0, [sp, #8]
        //  use when GPIO interrupts are not in use and can be used when no
        //  eIntDir setting is provided.
        // If eIntDir is provided, eGPRdZero is ignored and can only be
        //  achieved via the AM_HAL_GPIO_PIN_INTDIR_NONE setting.
        //
        if ( bfGpioCfg.eIntDir == 0 )
   144f8:	f017 0f60 	tst.w	r7, #96	; 0x60
   144fc:	d104      	bne.n	14508 <am_hal_gpio_pinconfig+0xc8>
        {
            ui32GPCfg &= ~(1 << GPIOCFG_FLD_INCFG_S);
            ui32GPCfg |= (bfGpioCfg.eGPRdZero << GPIOCFG_FLD_INCFG_S);
   144fe:	f89d 300d 	ldrb.w	r3, [sp, #13]
   14502:	09db      	lsrs	r3, r3, #7
   14504:	f363 0600 	bfi	r6, r3, #0, #1
        }
    }

    switch ( bfGpioCfg.eDriveStrength )
   14508:	f89d 300d 	ldrb.w	r3, [sp, #13]
   1450c:	f003 0303 	and.w	r3, r3, #3
   14510:	2b02      	cmp	r3, #2
   14512:	f000 809c 	beq.w	1464e <am_hal_gpio_pinconfig+0x20e>
   14516:	2b03      	cmp	r3, #3
   14518:	f000 8095 	beq.w	14646 <am_hal_gpio_pinconfig+0x206>
   1451c:	2b01      	cmp	r3, #1
   1451e:	f000 808e 	beq.w	1463e <am_hal_gpio_pinconfig+0x1fe>
   14522:	2000      	movs	r0, #0
    //
    uint32_t ui32GPCfgAddr, ui32PadregAddr, ui32AltpadAddr;
    uint32_t ui32GPCfgClearMask, ui32PadClearMask;
    uint32_t ui32GPCfgShft, ui32PadShft;

    ui32GPCfgAddr       = AM_REGADDR(GPIO, CFGA)       + ((ui32Pin >> 1) & ~0x3);
   14524:	ea4f 0854 	mov.w	r8, r4, lsr #1
   14528:	f028 0803 	bic.w	r8, r8, #3
   1452c:	f8df b170 	ldr.w	fp, [pc, #368]	; 146a0 <am_hal_gpio_pinconfig+0x260>
    ui32PadregAddr      = AM_REGADDR(GPIO, PADREGA)    + (ui32Pin & ~0x3);
   14530:	f024 0a03 	bic.w	sl, r4, #3
   14534:	f10a 4980 	add.w	r9, sl, #1073741824	; 0x40000000
   14538:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
    ui32AltpadAddr      = AM_REGADDR(GPIO, ALTPADCFGA) + (ui32Pin & ~0x3);

    ui32GPCfgShft       = ((ui32Pin & 0x7) << 2);
   1453c:	00a2      	lsls	r2, r4, #2
   1453e:	f002 021c 	and.w	r2, r2, #28
    ui32PadShft         = ((ui32Pin & 0x3) << 3);
   14542:	00e3      	lsls	r3, r4, #3
   14544:	f003 0318 	and.w	r3, r3, #24
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
   14548:	210f      	movs	r1, #15
   1454a:	4091      	lsls	r1, r2
   1454c:	43c9      	mvns	r1, r1
   1454e:	9100      	str	r1, [sp, #0]
    ui32PadClearMask    = ~((uint32_t)0xFF << ui32PadShft);
   14550:	27ff      	movs	r7, #255	; 0xff
   14552:	409f      	lsls	r7, r3
   14554:	43ff      	mvns	r7, r7

    //
    // Get the new values into their rightful bit positions.
    //
    ui32Padreg    <<= ui32PadShft;
   14556:	409d      	lsls	r5, r3
    ui32AltPadCfg <<= ui32PadShft;
   14558:	fa00 f303 	lsl.w	r3, r0, r3
   1455c:	9301      	str	r3, [sp, #4]
    ui32GPCfg     <<= ui32GPCfgShft;
   1455e:	4096      	lsls	r6, r2

    AM_CRITICAL_BEGIN
   14560:	f000 f8ea 	bl	14738 <am_hal_interrupt_master_disable>
   14564:	9005      	str	r0, [sp, #20]

    if ( bClearEnable )
   14566:	9b02      	ldr	r3, [sp, #8]
   14568:	b143      	cbz	r3, 1457c <am_hal_gpio_pinconfig+0x13c>
    {
        //
        // We're configuring a mode that requires clearing the Enable bit.
        //
        am_hal_gpio_output_tristate_disable(ui32Pin);
   1456a:	f004 021f 	and.w	r2, r4, #31
   1456e:	08e4      	lsrs	r4, r4, #3
   14570:	f004 0404 	and.w	r4, r4, #4
   14574:	2301      	movs	r3, #1
   14576:	4093      	lsls	r3, r2
   14578:	4a40      	ldr	r2, [pc, #256]	; (1467c <am_hal_gpio_pinconfig+0x23c>)
   1457a:	50a3      	str	r3, [r4, r2]
    }

    GPIO->PADKEY = GPIO_PADKEY_PADKEY_Key;
   1457c:	4a40      	ldr	r2, [pc, #256]	; (14680 <am_hal_gpio_pinconfig+0x240>)
   1457e:	2373      	movs	r3, #115	; 0x73
   14580:	6613      	str	r3, [r2, #96]	; 0x60

    AM_REGVAL(ui32PadregAddr)  = (AM_REGVAL(ui32PadregAddr) & ui32PadClearMask)   | ui32Padreg;
   14582:	f8d9 3000 	ldr.w	r3, [r9]
   14586:	403b      	ands	r3, r7
   14588:	431d      	orrs	r5, r3
   1458a:	f8c9 5000 	str.w	r5, [r9]
    AM_REGVAL(ui32GPCfgAddr)   = (AM_REGVAL(ui32GPCfgAddr)  & ui32GPCfgClearMask) | ui32GPCfg;
   1458e:	f858 300b 	ldr.w	r3, [r8, fp]
   14592:	9900      	ldr	r1, [sp, #0]
   14594:	400b      	ands	r3, r1
   14596:	431e      	orrs	r6, r3
   14598:	f848 600b 	str.w	r6, [r8, fp]
    AM_REGVAL(ui32AltpadAddr)  = (AM_REGVAL(ui32AltpadAddr) & ui32PadClearMask)   | ui32AltPadCfg;
   1459c:	4939      	ldr	r1, [pc, #228]	; (14684 <am_hal_gpio_pinconfig+0x244>)
   1459e:	f85a 3001 	ldr.w	r3, [sl, r1]
   145a2:	401f      	ands	r7, r3
   145a4:	9b01      	ldr	r3, [sp, #4]
   145a6:	431f      	orrs	r7, r3
   145a8:	f84a 7001 	str.w	r7, [sl, r1]

    GPIO->PADKEY = 0;
   145ac:	2400      	movs	r4, #0
   145ae:	6614      	str	r4, [r2, #96]	; 0x60

    AM_CRITICAL_END
   145b0:	9805      	ldr	r0, [sp, #20]
   145b2:	f000 f8c5 	bl	14740 <am_hal_interrupt_master_set>

    return AM_HAL_STATUS_SUCCESS;
   145b6:	4620      	mov	r0, r4

} // am_hal_gpio_pinconfig()
   145b8:	b007      	add	sp, #28
   145ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLDOWN )
   145be:	2bc0      	cmp	r3, #192	; 0xc0
   145c0:	d007      	beq.n	145d2 <am_hal_gpio_pinconfig+0x192>
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLUP_WEAK )
   145c2:	2b20      	cmp	r3, #32
   145c4:	f47f af62 	bne.w	1448c <am_hal_gpio_pinconfig+0x4c>
            if ( ui32Pin == 20 )
   145c8:	2c14      	cmp	r4, #20
   145ca:	f47f af5f 	bne.w	1448c <am_hal_gpio_pinconfig+0x4c>
                return AM_HAL_GPIO_ERR_PULLUP;
   145ce:	482e      	ldr	r0, [pc, #184]	; (14688 <am_hal_gpio_pinconfig+0x248>)
   145d0:	e7f2      	b.n	145b8 <am_hal_gpio_pinconfig+0x178>
            if ( ui32Pin != 20 )
   145d2:	2c14      	cmp	r4, #20
   145d4:	f43f af5a 	beq.w	1448c <am_hal_gpio_pinconfig+0x4c>
                return AM_HAL_GPIO_ERR_PULLDOWN;
   145d8:	482c      	ldr	r0, [pc, #176]	; (1468c <am_hal_gpio_pinconfig+0x24c>)
   145da:	e7ed      	b.n	145b8 <am_hal_gpio_pinconfig+0x178>
             (g_ui8Bit76Capabilities[ui32Pin] & CAP_VDD) )
   145dc:	4b23      	ldr	r3, [pc, #140]	; (1466c <am_hal_gpio_pinconfig+0x22c>)
   145de:	5d1b      	ldrb	r3, [r3, r4]
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
   145e0:	f013 0f02 	tst.w	r3, #2
   145e4:	f43f af56 	beq.w	14494 <am_hal_gpio_pinconfig+0x54>
            ui32Padreg |= 0x1 << PADREG_FLD_76_S;
   145e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   145ec:	e75d      	b.n	144aa <am_hal_gpio_pinconfig+0x6a>
        if ( bfGpioCfg.uIOMnum > IOMNUM_MAX )
   145ee:	f89d 300e 	ldrb.w	r3, [sp, #14]
   145f2:	f003 0307 	and.w	r3, r3, #7
   145f6:	2b07      	cmp	r3, #7
   145f8:	d033      	beq.n	14662 <am_hal_gpio_pinconfig+0x222>
        ui8CEtbl = (bfGpioCfg.uIOMnum << 4) | bfGpioCfg.uNCE;
   145fa:	f89d 300e 	ldrb.w	r3, [sp, #14]
   145fe:	f003 0107 	and.w	r1, r3, #7
   14602:	f3c3 03c1 	ubfx	r3, r3, #3, #2
   14606:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
   1460a:	2300      	movs	r3, #0
   1460c:	2b03      	cmp	r3, #3
   1460e:	d807      	bhi.n	14620 <am_hal_gpio_pinconfig+0x1e0>
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
   14610:	4a1f      	ldr	r2, [pc, #124]	; (14690 <am_hal_gpio_pinconfig+0x250>)
   14612:	eb02 0284 	add.w	r2, r2, r4, lsl #2
   14616:	5cd2      	ldrb	r2, [r2, r3]
   14618:	428a      	cmp	r2, r1
   1461a:	d001      	beq.n	14620 <am_hal_gpio_pinconfig+0x1e0>
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
   1461c:	3301      	adds	r3, #1
   1461e:	e7f5      	b.n	1460c <am_hal_gpio_pinconfig+0x1cc>
        if ( ui32Outcfg >= 4 )
   14620:	2b03      	cmp	r3, #3
   14622:	d820      	bhi.n	14666 <am_hal_gpio_pinconfig+0x226>
                     (bfGpioCfg.eCEpol << GPIOCFG_FLD_INTD_S)   |
   14624:	f89d 600e 	ldrb.w	r6, [sp, #14]
   14628:	f3c6 1640 	ubfx	r6, r6, #5, #1
   1462c:	00f6      	lsls	r6, r6, #3
   1462e:	ea46 0643 	orr.w	r6, r6, r3, lsl #1
    bool bClearEnable = false;
   14632:	2300      	movs	r3, #0
   14634:	9302      	str	r3, [sp, #8]
   14636:	e767      	b.n	14508 <am_hal_gpio_pinconfig+0xc8>
            bClearEnable = true;
   14638:	2301      	movs	r3, #1
   1463a:	9302      	str	r3, [sp, #8]
   1463c:	e75c      	b.n	144f8 <am_hal_gpio_pinconfig+0xb8>
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
   1463e:	f045 0504 	orr.w	r5, r5, #4
            ui32AltPadCfg |= (0 << 0);
   14642:	2000      	movs	r0, #0
            break;
   14644:	e76e      	b.n	14524 <am_hal_gpio_pinconfig+0xe4>
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
   14646:	f045 0504 	orr.w	r5, r5, #4
            ui32AltPadCfg |= (1 << 0);
   1464a:	2001      	movs	r0, #1
            break;
   1464c:	e76a      	b.n	14524 <am_hal_gpio_pinconfig+0xe4>
            ui32AltPadCfg |= (1 << 0);
   1464e:	2001      	movs	r0, #1
   14650:	e768      	b.n	14524 <am_hal_gpio_pinconfig+0xe4>
        return AM_HAL_STATUS_INVALID_ARG;
   14652:	2006      	movs	r0, #6
   14654:	e7b0      	b.n	145b8 <am_hal_gpio_pinconfig+0x178>
                return AM_HAL_GPIO_ERR_PULLUP;
   14656:	480c      	ldr	r0, [pc, #48]	; (14688 <am_hal_gpio_pinconfig+0x248>)
   14658:	e7ae      	b.n	145b8 <am_hal_gpio_pinconfig+0x178>
            return AM_HAL_GPIO_ERR_PWRSW;
   1465a:	480e      	ldr	r0, [pc, #56]	; (14694 <am_hal_gpio_pinconfig+0x254>)
   1465c:	e7ac      	b.n	145b8 <am_hal_gpio_pinconfig+0x178>
   1465e:	480d      	ldr	r0, [pc, #52]	; (14694 <am_hal_gpio_pinconfig+0x254>)
   14660:	e7aa      	b.n	145b8 <am_hal_gpio_pinconfig+0x178>
            return AM_HAL_GPIO_ERR_INVCE;   // Invalid CE specified
   14662:	480d      	ldr	r0, [pc, #52]	; (14698 <am_hal_gpio_pinconfig+0x258>)
   14664:	e7a8      	b.n	145b8 <am_hal_gpio_pinconfig+0x178>
            return AM_HAL_GPIO_ERR_INVCEPIN;
   14666:	480d      	ldr	r0, [pc, #52]	; (1469c <am_hal_gpio_pinconfig+0x25c>)
   14668:	e7a6      	b.n	145b8 <am_hal_gpio_pinconfig+0x178>
   1466a:	bf00      	nop
   1466c:	0001700c 	.word	0x0001700c
   14670:	00017040 	.word	0x00017040
   14674:	0001713c 	.word	0x0001713c
   14678:	00017004 	.word	0x00017004
   1467c:	400100b4 	.word	0x400100b4
   14680:	40010000 	.word	0x40010000
   14684:	400100e0 	.word	0x400100e0
   14688:	08000100 	.word	0x08000100
   1468c:	08000101 	.word	0x08000101
   14690:	00017074 	.word	0x00017074
   14694:	08000102 	.word	0x08000102
   14698:	08000103 	.word	0x08000103
   1469c:	08000104 	.word	0x08000104
   146a0:	40010040 	.word	0x40010040

000146a4 <am_hal_gpio_state_write>:
//! This function is intended for use only when the pin is configured as GPIO.
//
//*****************************************************************************
uint32_t
am_hal_gpio_state_write(uint32_t ui32Pin, am_hal_gpio_write_type_e eWriteType)
{
   146a4:	b570      	push	{r4, r5, r6, lr}
   146a6:	b082      	sub	sp, #8
    uint32_t ui32Mask, ui32Off;
    uint32_t ui32Return = AM_HAL_STATUS_SUCCESS;

#ifndef AM_HAL_DISABLE_API_VALIDATION
    if ( ui32Pin >= AM_HAL_GPIO_MAX_PADS )
   146a8:	2831      	cmp	r0, #49	; 0x31
   146aa:	d837      	bhi.n	1471c <am_hal_gpio_state_write+0x78>
   146ac:	460d      	mov	r5, r1
    {
        return AM_HAL_STATUS_OUT_OF_RANGE;
    }

    if ( eWriteType > AM_HAL_GPIO_OUTPUT_TRISTATE_TOGGLE )
   146ae:	2905      	cmp	r1, #5
   146b0:	d836      	bhi.n	14720 <am_hal_gpio_state_write+0x7c>
        return AM_HAL_STATUS_INVALID_ARG;
    }
#endif
#endif // AM_HAL_DISABLE_API_VALIDATION

    ui32Mask = (uint32_t)0x1 << (ui32Pin % 32);
   146b2:	f000 031f 	and.w	r3, r0, #31
   146b6:	2201      	movs	r2, #1
   146b8:	fa02 f603 	lsl.w	r6, r2, r3
    ui32Off  = (ui32Pin & 0x20) >> 3;   // 0 or 4
   146bc:	08c0      	lsrs	r0, r0, #3
   146be:	f000 0404 	and.w	r4, r0, #4

    AM_CRITICAL_BEGIN;
   146c2:	f000 f839 	bl	14738 <am_hal_interrupt_master_disable>
   146c6:	9001      	str	r0, [sp, #4]
    switch ( eWriteType )
   146c8:	2d05      	cmp	r5, #5
   146ca:	d825      	bhi.n	14718 <am_hal_gpio_state_write+0x74>
   146cc:	e8df f005 	tbb	[pc, r5]
   146d0:	1a10030c 	.word	0x1a10030c
   146d4:	1e16      	.short	0x1e16
    {
        case AM_HAL_GPIO_OUTPUT_SET:                // Write a one to a GPIO.
            AM_REGVAL(AM_REGADDR(GPIO, WTSA) + ui32Off) = ui32Mask;
   146d6:	4b13      	ldr	r3, [pc, #76]	; (14724 <am_hal_gpio_state_write+0x80>)
   146d8:	50e6      	str	r6, [r4, r3]
    uint32_t ui32Return = AM_HAL_STATUS_SUCCESS;
   146da:	2400      	movs	r4, #0
            // We can't return from here because we're in a critical section.
            ui32Return = AM_HAL_STATUS_INVALID_ARG;
            break;
    }

    AM_CRITICAL_END;
   146dc:	9801      	ldr	r0, [sp, #4]
   146de:	f000 f82f 	bl	14740 <am_hal_interrupt_master_set>

    return ui32Return;
} // am_hal_gpio_state_write()
   146e2:	4620      	mov	r0, r4
   146e4:	b002      	add	sp, #8
   146e6:	bd70      	pop	{r4, r5, r6, pc}
            AM_REGVAL(AM_REGADDR(GPIO, WTCA) + ui32Off) = ui32Mask;
   146e8:	4b0f      	ldr	r3, [pc, #60]	; (14728 <am_hal_gpio_state_write+0x84>)
   146ea:	50e6      	str	r6, [r4, r3]
    uint32_t ui32Return = AM_HAL_STATUS_SUCCESS;
   146ec:	2400      	movs	r4, #0
            break;
   146ee:	e7f5      	b.n	146dc <am_hal_gpio_state_write+0x38>
            AM_REGVAL(AM_REGADDR(GPIO, WTA) + ui32Off) ^= ui32Mask;
   146f0:	4a0e      	ldr	r2, [pc, #56]	; (1472c <am_hal_gpio_state_write+0x88>)
   146f2:	58a3      	ldr	r3, [r4, r2]
   146f4:	4073      	eors	r3, r6
   146f6:	50a3      	str	r3, [r4, r2]
    uint32_t ui32Return = AM_HAL_STATUS_SUCCESS;
   146f8:	2400      	movs	r4, #0
            break;
   146fa:	e7ef      	b.n	146dc <am_hal_gpio_state_write+0x38>
            AM_REGVAL(AM_REGADDR(GPIO, ENSA) + ui32Off) = ui32Mask;
   146fc:	4b0c      	ldr	r3, [pc, #48]	; (14730 <am_hal_gpio_state_write+0x8c>)
   146fe:	50e6      	str	r6, [r4, r3]
    uint32_t ui32Return = AM_HAL_STATUS_SUCCESS;
   14700:	2400      	movs	r4, #0
            break;
   14702:	e7eb      	b.n	146dc <am_hal_gpio_state_write+0x38>
            AM_REGVAL(AM_REGADDR(GPIO, ENCA) + ui32Off) = ui32Mask;
   14704:	4b0b      	ldr	r3, [pc, #44]	; (14734 <am_hal_gpio_state_write+0x90>)
   14706:	50e6      	str	r6, [r4, r3]
    uint32_t ui32Return = AM_HAL_STATUS_SUCCESS;
   14708:	2400      	movs	r4, #0
            break;
   1470a:	e7e7      	b.n	146dc <am_hal_gpio_state_write+0x38>
            AM_REGVAL(AM_REGADDR(GPIO, ENCA) + ui32Off) ^= ui32Mask;
   1470c:	4a09      	ldr	r2, [pc, #36]	; (14734 <am_hal_gpio_state_write+0x90>)
   1470e:	58a3      	ldr	r3, [r4, r2]
   14710:	4073      	eors	r3, r6
   14712:	50a3      	str	r3, [r4, r2]
    uint32_t ui32Return = AM_HAL_STATUS_SUCCESS;
   14714:	2400      	movs	r4, #0
            break;
   14716:	e7e1      	b.n	146dc <am_hal_gpio_state_write+0x38>
    AM_CRITICAL_BEGIN;
   14718:	2406      	movs	r4, #6
   1471a:	e7df      	b.n	146dc <am_hal_gpio_state_write+0x38>
        return AM_HAL_STATUS_OUT_OF_RANGE;
   1471c:	2405      	movs	r4, #5
   1471e:	e7e0      	b.n	146e2 <am_hal_gpio_state_write+0x3e>
        return AM_HAL_STATUS_INVALID_ARG;
   14720:	2406      	movs	r4, #6
   14722:	e7de      	b.n	146e2 <am_hal_gpio_state_write+0x3e>
   14724:	40010090 	.word	0x40010090
   14728:	40010098 	.word	0x40010098
   1472c:	40010088 	.word	0x40010088
   14730:	400100a8 	.word	0x400100a8
   14734:	400100b4 	.word	0x400100b4

00014738 <am_hal_interrupt_master_disable>:
}
#elif defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_disable(void)
{
    __asm("    mrs     r0, PRIMASK");
   14738:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsid i");
   1473c:	b672      	cpsid	i
    __asm("    bx lr");
   1473e:	4770      	bx	lr

00014740 <am_hal_interrupt_master_set>:
}
#elif defined(__GNUC_STDC_INLINE__)
void __attribute__((naked))
am_hal_interrupt_master_set(uint32_t ui32InterruptState)
{
    __asm("    msr     PRIMASK, r0");
   14740:	f380 8810 	msr	PRIMASK, r0
    __asm("    bx lr");
   14744:	4770      	bx	lr
	...

00014748 <os_idle_task>:
 *
 * @param arg unused
 */
void
os_idle_task(void *arg)
{
   14748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

    sanity_itvl_ticks = (MYNEWT_VAL(SANITY_INTERVAL) * OS_TICKS_PER_SEC) / 1000;
    sanity_last = 0;

#if MYNEWT_VAL(WATCHDOG_INTERVAL) > 0
    hal_watchdog_tickle();
   1474a:	f001 fff0 	bl	1672e <hal_watchdog_tickle>
    sanity_last = 0;
   1474e:	2600      	movs	r6, #0
   14750:	e00e      	b.n	14770 <os_idle_task+0x28>
    while (1) {
        ++g_os_idle_ctr;

        now = os_time_get();
        if (OS_TIME_TICK_GEQ(now, sanity_last + sanity_itvl_ticks)) {
            os_sanity_run();
   14752:	f000 fb55 	bl	14e00 <os_sanity_run>
#if MYNEWT_VAL(WATCHDOG_INTERVAL) > 0
            /* Tickle the watchdog after successfully running sanity */
            hal_watchdog_tickle();
   14756:	f001 ffea 	bl	1672e <hal_watchdog_tickle>
#if MYNEWT_VAL(OS_WATCHDOG_MONITOR)
            os_cputime_timer_stop(&os_wdog_monitor);
            os_cputime_timer_relative(&os_wdog_monitor, OS_WDOG_MONITOR_TMO);
#endif
#endif
            sanity_last = now;
   1475a:	4626      	mov	r6, r4
   1475c:	e014      	b.n	14788 <os_idle_task+0x40>
         * happens on next interval in case it was already performed on current
         * tick.
         */
        sanity_to_next = sanity_last + sanity_itvl_ticks - now;
        if ((int)sanity_to_next <= 0) {
            sanity_to_next += sanity_itvl_ticks;
   1475e:	f500 60f0 	add.w	r0, r0, #1920	; 0x780
   14762:	e025      	b.n	147b0 <os_idle_task+0x68>
        }
        iticks = min(iticks, sanity_to_next);

        if (iticks < MIN_IDLE_TICKS) {
            iticks = 0;
   14764:	2000      	movs	r0, #0
        /* Tell the architecture specific support to put the processor to sleep
         * for 'n' ticks.
         */

        os_trace_idle();
        os_tick_idle(iticks);
   14766:	f001 fb05 	bl	15d74 <os_tick_idle>
        OS_EXIT_CRITICAL(sr);
   1476a:	4628      	mov	r0, r5
   1476c:	f000 fe0a 	bl	15384 <os_arch_restore_sr>
        ++g_os_idle_ctr;
   14770:	4a15      	ldr	r2, [pc, #84]	; (147c8 <os_idle_task+0x80>)
   14772:	6813      	ldr	r3, [r2, #0]
   14774:	3301      	adds	r3, #1
   14776:	6013      	str	r3, [r2, #0]
        now = os_time_get();
   14778:	f000 fdae 	bl	152d8 <os_time_get>
   1477c:	4604      	mov	r4, r0
        if (OS_TIME_TICK_GEQ(now, sanity_last + sanity_itvl_ticks)) {
   1477e:	f506 63f0 	add.w	r3, r6, #1920	; 0x780
   14782:	1ac3      	subs	r3, r0, r3
   14784:	2b00      	cmp	r3, #0
   14786:	dae4      	bge.n	14752 <os_idle_task+0xa>
        OS_ENTER_CRITICAL(sr);
   14788:	f000 fdf6 	bl	15378 <os_arch_save_sr>
   1478c:	4605      	mov	r5, r0
        now = os_time_get();
   1478e:	f000 fda3 	bl	152d8 <os_time_get>
   14792:	4607      	mov	r7, r0
        sticks = os_sched_wakeup_ticks(now);
   14794:	f000 fc76 	bl	15084 <os_sched_wakeup_ticks>
   14798:	4604      	mov	r4, r0
        cticks = os_callout_wakeup_ticks(now);
   1479a:	4638      	mov	r0, r7
   1479c:	f000 f942 	bl	14a24 <os_callout_wakeup_ticks>
        iticks = min(sticks, cticks);
   147a0:	4284      	cmp	r4, r0
   147a2:	bf28      	it	cs
   147a4:	4604      	movcs	r4, r0
        sanity_to_next = sanity_last + sanity_itvl_ticks - now;
   147a6:	f506 63f0 	add.w	r3, r6, #1920	; 0x780
   147aa:	1bd8      	subs	r0, r3, r7
        if ((int)sanity_to_next <= 0) {
   147ac:	2800      	cmp	r0, #0
   147ae:	ddd6      	ble.n	1475e <os_idle_task+0x16>
        iticks = min(iticks, sanity_to_next);
   147b0:	42a0      	cmp	r0, r4
   147b2:	bf28      	it	cs
   147b4:	4620      	movcs	r0, r4
        if (iticks < MIN_IDLE_TICKS) {
   147b6:	280b      	cmp	r0, #11
   147b8:	d9d4      	bls.n	14764 <os_idle_task+0x1c>
        } else if (iticks > MAX_IDLE_TICKS) {
   147ba:	f5b0 3f96 	cmp.w	r0, #76800	; 0x12c00
   147be:	d9d2      	bls.n	14766 <os_idle_task+0x1e>
            iticks = MAX_IDLE_TICKS;
   147c0:	f44f 3096 	mov.w	r0, #76800	; 0x12c00
   147c4:	e7cf      	b.n	14766 <os_idle_task+0x1e>
   147c6:	bf00      	nop
   147c8:	100002b0 	.word	0x100002b0

000147cc <os_main>:
    return (g_os_started);
}

static void
os_main(void *arg)
{
   147cc:	b508      	push	{r3, lr}
   147ce:	4603      	mov	r3, r0
    int (*fn)(int argc, char **argv) = arg;

#if !MYNEWT_VAL(SELFTEST)
    fn(0, NULL);
   147d0:	2100      	movs	r1, #0
   147d2:	4608      	mov	r0, r1
   147d4:	4798      	blx	r3
    (void)fn;
    while (1) {
        os_eventq_run(os_eventq_dflt_get());
    }
#endif
    assert(0);
   147d6:	f7ff fd93 	bl	14300 <hal_debugger_connected>
   147da:	b100      	cbz	r0, 147de <os_main+0x12>
   147dc:	be01      	bkpt	0x0001
   147de:	2300      	movs	r3, #0
   147e0:	461a      	mov	r2, r3
   147e2:	4619      	mov	r1, r3
   147e4:	4618      	mov	r0, r3
   147e6:	f000 fe95 	bl	15514 <__assert_func>
	...

000147ec <os_started>:
}
   147ec:	4b01      	ldr	r3, [pc, #4]	; (147f4 <os_started+0x8>)
   147ee:	6818      	ldr	r0, [r3, #0]
   147f0:	4770      	bx	lr
   147f2:	bf00      	nop
   147f4:	10001308 	.word	0x10001308

000147f8 <os_init_idle_task>:
}
#endif

void
os_init_idle_task(void)
{
   147f8:	b500      	push	{lr}
   147fa:	b085      	sub	sp, #20
    int rc;

    rc = os_task_init(&g_idle_task, "idle", os_idle_task, NULL,
   147fc:	2340      	movs	r3, #64	; 0x40
   147fe:	9303      	str	r3, [sp, #12]
   14800:	4b1b      	ldr	r3, [pc, #108]	; (14870 <os_init_idle_task+0x78>)
   14802:	9302      	str	r3, [sp, #8]
   14804:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   14808:	9301      	str	r3, [sp, #4]
   1480a:	23ff      	movs	r3, #255	; 0xff
   1480c:	9300      	str	r3, [sp, #0]
   1480e:	2300      	movs	r3, #0
   14810:	4a18      	ldr	r2, [pc, #96]	; (14874 <os_init_idle_task+0x7c>)
   14812:	4919      	ldr	r1, [pc, #100]	; (14878 <os_init_idle_task+0x80>)
   14814:	4819      	ldr	r0, [pc, #100]	; (1487c <os_init_idle_task+0x84>)
   14816:	f000 fc99 	bl	1514c <os_task_init>
            OS_IDLE_PRIO, OS_WAIT_FOREVER, g_idle_task_stack,
            OS_STACK_ALIGN(OS_IDLE_STACK_SIZE));
    assert(rc == 0);
   1481a:	b950      	cbnz	r0, 14832 <os_init_idle_task+0x3a>

    /* Initialize sanity */
    rc = os_sanity_init();
   1481c:	f000 fb32 	bl	14e84 <os_sanity_init>
    assert(rc == 0);
   14820:	b988      	cbnz	r0, 14846 <os_init_idle_task+0x4e>

#if MYNEWT_VAL(WATCHDOG_INTERVAL) > 0
    rc = hal_watchdog_init(MYNEWT_VAL(WATCHDOG_INTERVAL));
   14822:	f247 5030 	movw	r0, #30000	; 0x7530
   14826:	f001 ff7f 	bl	16728 <hal_watchdog_init>
    assert(rc == 0);
   1482a:	b9b0      	cbnz	r0, 1485a <os_init_idle_task+0x62>
#if MYNEWT_VAL(OS_WATCHDOG_MONITOR)
    os_cputime_timer_init(&os_wdog_monitor, os_wdog_monitor_tmo, NULL);
    os_cputime_timer_relative(&os_wdog_monitor, OS_WDOG_MONITOR_TMO);
#endif
#endif
}
   1482c:	b005      	add	sp, #20
   1482e:	f85d fb04 	ldr.w	pc, [sp], #4
    assert(rc == 0);
   14832:	f7ff fd65 	bl	14300 <hal_debugger_connected>
   14836:	b100      	cbz	r0, 1483a <os_init_idle_task+0x42>
   14838:	be01      	bkpt	0x0001
   1483a:	2300      	movs	r3, #0
   1483c:	461a      	mov	r2, r3
   1483e:	4619      	mov	r1, r3
   14840:	4618      	mov	r0, r3
   14842:	f000 fe67 	bl	15514 <__assert_func>
    assert(rc == 0);
   14846:	f7ff fd5b 	bl	14300 <hal_debugger_connected>
   1484a:	b100      	cbz	r0, 1484e <os_init_idle_task+0x56>
   1484c:	be01      	bkpt	0x0001
   1484e:	2300      	movs	r3, #0
   14850:	461a      	mov	r2, r3
   14852:	4619      	mov	r1, r3
   14854:	4618      	mov	r0, r3
   14856:	f000 fe5d 	bl	15514 <__assert_func>
    assert(rc == 0);
   1485a:	f7ff fd51 	bl	14300 <hal_debugger_connected>
   1485e:	b100      	cbz	r0, 14862 <os_init_idle_task+0x6a>
   14860:	be01      	bkpt	0x0001
   14862:	2300      	movs	r3, #0
   14864:	461a      	mov	r2, r3
   14866:	4619      	mov	r1, r3
   14868:	4618      	mov	r0, r3
   1486a:	f000 fe53 	bl	15514 <__assert_func>
   1486e:	bf00      	nop
   14870:	100001b0 	.word	0x100001b0
   14874:	00014749 	.word	0x00014749
   14878:	00017170 	.word	0x00017170
   1487c:	1000015c 	.word	0x1000015c

00014880 <os_init>:

void
os_init(int (*main_fn)(int argc, char **arg))
{
   14880:	b510      	push	{r4, lr}
   14882:	b084      	sub	sp, #16
   14884:	4604      	mov	r4, r0
#if MYNEWT_VAL(RTT)
    memset(&_SEGGER_RTT, 0, sizeof(_SEGGER_RTT));
    SEGGER_RTT_Init();
#endif

    TAILQ_INIT(&g_callout_list);
   14886:	4b2e      	ldr	r3, [pc, #184]	; (14940 <os_init+0xc0>)
   14888:	2200      	movs	r2, #0
   1488a:	601a      	str	r2, [r3, #0]
   1488c:	605b      	str	r3, [r3, #4]
    STAILQ_INIT(&g_os_task_list);
   1488e:	4b2d      	ldr	r3, [pc, #180]	; (14944 <os_init+0xc4>)
   14890:	601a      	str	r2, [r3, #0]
   14892:	605b      	str	r3, [r3, #4]
    os_eventq_init(os_eventq_dflt_get());
   14894:	f000 f9b8 	bl	14c08 <os_eventq_dflt_get>
   14898:	f000 f970 	bl	14b7c <os_eventq_init>

    /* Initialize device list. */
    os_dev_reset();
   1489c:	f000 f966 	bl	14b6c <os_dev_reset>

    err = os_arch_os_init();
   148a0:	f000 fda6 	bl	153f0 <os_arch_os_init>
    assert(err == OS_OK);
   148a4:	bb18      	cbnz	r0, 148ee <os_init+0x6e>

    if (main_fn) {
   148a6:	b194      	cbz	r4, 148ce <os_init+0x4e>
        err = os_task_init(&g_os_main_task, "main", os_main, main_fn,
   148a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
   148ac:	9303      	str	r3, [sp, #12]
   148ae:	4b26      	ldr	r3, [pc, #152]	; (14948 <os_init+0xc8>)
   148b0:	9302      	str	r3, [sp, #8]
   148b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   148b6:	9301      	str	r3, [sp, #4]
   148b8:	237f      	movs	r3, #127	; 0x7f
   148ba:	9300      	str	r3, [sp, #0]
   148bc:	4623      	mov	r3, r4
   148be:	4a23      	ldr	r2, [pc, #140]	; (1494c <os_init+0xcc>)
   148c0:	4923      	ldr	r1, [pc, #140]	; (14950 <os_init+0xd0>)
   148c2:	4824      	ldr	r0, [pc, #144]	; (14954 <os_init+0xd4>)
   148c4:	f000 fc42 	bl	1514c <os_task_init>
                   OS_MAIN_TASK_PRIO,
                   (OS_MAIN_TASK_TIMER_TICKS == 0) ? OS_WAIT_FOREVER : OS_MAIN_TASK_TIMER_TICKS,
                   g_os_main_stack, OS_STACK_ALIGN(OS_MAIN_STACK_SIZE));
        assert(err == 0);
   148c8:	f010 0fff 	tst.w	r0, #255	; 0xff
   148cc:	d119      	bne.n	14902 <os_init+0x82>
    }

    /* Call bsp related OS initializations */
    hal_bsp_init();
   148ce:	f001 f837 	bl	15940 <hal_bsp_init>

    err = (os_error_t) os_dev_initialize_all(OS_DEV_INIT_PRIMARY);
   148d2:	2001      	movs	r0, #1
   148d4:	f000 f934 	bl	14b40 <os_dev_initialize_all>
    assert(err == OS_OK);
   148d8:	f010 0fff 	tst.w	r0, #255	; 0xff
   148dc:	d11b      	bne.n	14916 <os_init+0x96>

    err = (os_error_t) os_dev_initialize_all(OS_DEV_INIT_SECONDARY);
   148de:	2002      	movs	r0, #2
   148e0:	f000 f92e 	bl	14b40 <os_dev_initialize_all>
    assert(err == OS_OK);
   148e4:	f010 0fff 	tst.w	r0, #255	; 0xff
   148e8:	d11f      	bne.n	1492a <os_init+0xaa>
}
   148ea:	b004      	add	sp, #16
   148ec:	bd10      	pop	{r4, pc}
    assert(err == OS_OK);
   148ee:	f7ff fd07 	bl	14300 <hal_debugger_connected>
   148f2:	b100      	cbz	r0, 148f6 <os_init+0x76>
   148f4:	be01      	bkpt	0x0001
   148f6:	2300      	movs	r3, #0
   148f8:	461a      	mov	r2, r3
   148fa:	4619      	mov	r1, r3
   148fc:	4618      	mov	r0, r3
   148fe:	f000 fe09 	bl	15514 <__assert_func>
        assert(err == 0);
   14902:	f7ff fcfd 	bl	14300 <hal_debugger_connected>
   14906:	b100      	cbz	r0, 1490a <os_init+0x8a>
   14908:	be01      	bkpt	0x0001
   1490a:	2300      	movs	r3, #0
   1490c:	461a      	mov	r2, r3
   1490e:	4619      	mov	r1, r3
   14910:	4618      	mov	r0, r3
   14912:	f000 fdff 	bl	15514 <__assert_func>
    assert(err == OS_OK);
   14916:	f7ff fcf3 	bl	14300 <hal_debugger_connected>
   1491a:	b100      	cbz	r0, 1491e <os_init+0x9e>
   1491c:	be01      	bkpt	0x0001
   1491e:	2300      	movs	r3, #0
   14920:	461a      	mov	r2, r3
   14922:	4619      	mov	r1, r3
   14924:	4618      	mov	r0, r3
   14926:	f000 fdf5 	bl	15514 <__assert_func>
    assert(err == OS_OK);
   1492a:	f7ff fce9 	bl	14300 <hal_debugger_connected>
   1492e:	b100      	cbz	r0, 14932 <os_init+0xb2>
   14930:	be01      	bkpt	0x0001
   14932:	2300      	movs	r3, #0
   14934:	461a      	mov	r2, r3
   14936:	4619      	mov	r1, r3
   14938:	4618      	mov	r0, r3
   1493a:	f000 fdeb 	bl	15514 <__assert_func>
   1493e:	bf00      	nop
   14940:	1000130c 	.word	0x1000130c
   14944:	10002124 	.word	0x10002124
   14948:	100002b8 	.word	0x100002b8
   1494c:	000147cd 	.word	0x000147cd
   14950:	00017178 	.word	0x00017178
   14954:	100012b8 	.word	0x100012b8

00014958 <os_start>:

void
os_start(void)
{
   14958:	b508      	push	{r3, lr}
#if MYNEWT_VAL(OS_SCHEDULING)
    os_error_t err;

#if MYNEWT_VAL(WATCHDOG_INTERVAL) > 0
    /* Enable the watchdog prior to starting the OS */
    hal_watchdog_enable();
   1495a:	f001 fee7 	bl	1672c <hal_watchdog_enable>
#endif

    err = os_arch_os_start();
   1495e:	f000 fda7 	bl	154b0 <os_arch_os_start>
    assert(err == OS_OK);
   14962:	b900      	cbnz	r0, 14966 <os_start+0xe>
#else
    assert(0);
#endif
}
   14964:	bd08      	pop	{r3, pc}
    assert(err == OS_OK);
   14966:	f7ff fccb 	bl	14300 <hal_debugger_connected>
   1496a:	b100      	cbz	r0, 1496e <os_start+0x16>
   1496c:	be01      	bkpt	0x0001
   1496e:	2300      	movs	r3, #0
   14970:	461a      	mov	r2, r3
   14972:	4619      	mov	r1, r3
   14974:	4618      	mov	r0, r3
   14976:	f000 fdcd 	bl	15514 <__assert_func>
	...

0001497c <os_pkg_init>:
    hal_system_reset();
}

void
os_pkg_init(void)
{
   1497c:	b508      	push	{r3, lr}
    os_error_t err;

    /* Ensure this function only gets called by sysinit. */
    SYSINIT_ASSERT_ACTIVE();
   1497e:	4b11      	ldr	r3, [pc, #68]	; (149c4 <os_pkg_init+0x48>)
   14980:	781b      	ldrb	r3, [r3, #0]
   14982:	b153      	cbz	r3, 1499a <os_pkg_init+0x1e>

    err = os_dev_initialize_all(OS_DEV_INIT_KERNEL);
   14984:	2003      	movs	r0, #3
   14986:	f000 f8db 	bl	14b40 <os_dev_initialize_all>
    assert(err == OS_OK);
   1498a:	f010 0fff 	tst.w	r0, #255	; 0xff
   1498e:	d10e      	bne.n	149ae <os_pkg_init+0x32>

    os_mempool_module_init();
   14990:	f000 f984 	bl	14c9c <os_mempool_module_init>
    os_msys_init();
   14994:	f000 f9e4 	bl	14d60 <os_msys_init>
}
   14998:	bd08      	pop	{r3, pc}
    SYSINIT_ASSERT_ACTIVE();
   1499a:	f7ff fcb1 	bl	14300 <hal_debugger_connected>
   1499e:	b100      	cbz	r0, 149a2 <os_pkg_init+0x26>
   149a0:	be01      	bkpt	0x0001
   149a2:	2300      	movs	r3, #0
   149a4:	461a      	mov	r2, r3
   149a6:	4619      	mov	r1, r3
   149a8:	4618      	mov	r0, r3
   149aa:	f000 fdb3 	bl	15514 <__assert_func>
    assert(err == OS_OK);
   149ae:	f7ff fca7 	bl	14300 <hal_debugger_connected>
   149b2:	b100      	cbz	r0, 149b6 <os_pkg_init+0x3a>
   149b4:	be01      	bkpt	0x0001
   149b6:	2300      	movs	r3, #0
   149b8:	461a      	mov	r2, r3
   149ba:	4619      	mov	r1, r3
   149bc:	4618      	mov	r0, r3
   149be:	f000 fda9 	bl	15514 <__assert_func>
   149c2:	bf00      	nop
   149c4:	10002170 	.word	0x10002170

000149c8 <os_callout_tick>:
 * to run, it posts an event for each callout that's ready to run,
 * to the event queue provided to os_callout_init().
 */
void
os_callout_tick(void)
{
   149c8:	b538      	push	{r3, r4, r5, lr}
    struct os_callout *c;
    uint32_t now;

    os_trace_api_void(OS_TRACE_ID_CALLOUT_TICK);

    now = os_time_get();
   149ca:	f000 fc85 	bl	152d8 <os_time_get>
   149ce:	4605      	mov	r5, r0
   149d0:	e00f      	b.n	149f2 <os_callout_tick+0x2a>
    while (1) {
        OS_ENTER_CRITICAL(sr);
        c = TAILQ_FIRST(&g_callout_list);
        if (c) {
            if (OS_TIME_TICK_GEQ(now, c->c_ticks)) {
                TAILQ_REMOVE(&g_callout_list, c, c_next);
   149d2:	69e2      	ldr	r2, [r4, #28]
   149d4:	4b12      	ldr	r3, [pc, #72]	; (14a20 <os_callout_tick+0x58>)
   149d6:	605a      	str	r2, [r3, #4]
   149d8:	69e3      	ldr	r3, [r4, #28]
   149da:	69a2      	ldr	r2, [r4, #24]
   149dc:	601a      	str	r2, [r3, #0]
                c->c_next.tqe_prev = NULL;
   149de:	2300      	movs	r3, #0
   149e0:	61e3      	str	r3, [r4, #28]
            } else {
                c = NULL;
            }
        }
        OS_EXIT_CRITICAL(sr);
   149e2:	f000 fccf 	bl	15384 <os_arch_restore_sr>

        if (c) {
   149e6:	b1d4      	cbz	r4, 14a1e <os_callout_tick+0x56>
            if (c->c_evq) {
   149e8:	6920      	ldr	r0, [r4, #16]
   149ea:	b1a0      	cbz	r0, 14a16 <os_callout_tick+0x4e>
                os_eventq_put(c->c_evq, &c->c_ev);
   149ec:	4621      	mov	r1, r4
   149ee:	f000 f8d2 	bl	14b96 <os_eventq_put>
        OS_ENTER_CRITICAL(sr);
   149f2:	f000 fcc1 	bl	15378 <os_arch_save_sr>
        c = TAILQ_FIRST(&g_callout_list);
   149f6:	4b0a      	ldr	r3, [pc, #40]	; (14a20 <os_callout_tick+0x58>)
   149f8:	681c      	ldr	r4, [r3, #0]
        if (c) {
   149fa:	2c00      	cmp	r4, #0
   149fc:	d0f1      	beq.n	149e2 <os_callout_tick+0x1a>
            if (OS_TIME_TICK_GEQ(now, c->c_ticks)) {
   149fe:	6963      	ldr	r3, [r4, #20]
   14a00:	1aeb      	subs	r3, r5, r3
   14a02:	2b00      	cmp	r3, #0
   14a04:	db05      	blt.n	14a12 <os_callout_tick+0x4a>
                TAILQ_REMOVE(&g_callout_list, c, c_next);
   14a06:	69a3      	ldr	r3, [r4, #24]
   14a08:	2b00      	cmp	r3, #0
   14a0a:	d0e2      	beq.n	149d2 <os_callout_tick+0xa>
   14a0c:	69e2      	ldr	r2, [r4, #28]
   14a0e:	61da      	str	r2, [r3, #28]
   14a10:	e7e2      	b.n	149d8 <os_callout_tick+0x10>
                c = NULL;
   14a12:	2400      	movs	r4, #0
   14a14:	e7e5      	b.n	149e2 <os_callout_tick+0x1a>
            } else {
                c->c_ev.ev_cb(&c->c_ev);
   14a16:	6863      	ldr	r3, [r4, #4]
   14a18:	4620      	mov	r0, r4
   14a1a:	4798      	blx	r3
   14a1c:	e7e9      	b.n	149f2 <os_callout_tick+0x2a>
            break;
        }
    }

    os_trace_api_ret(OS_TRACE_ID_CALLOUT_TICK);
}
   14a1e:	bd38      	pop	{r3, r4, r5, pc}
   14a20:	1000130c 	.word	0x1000130c

00014a24 <os_callout_wakeup_ticks>:
 *
 * @return Number of ticks to first pending callout
 */
os_time_t
os_callout_wakeup_ticks(os_time_t now)
{
   14a24:	b510      	push	{r4, lr}
   14a26:	4604      	mov	r4, r0
    os_time_t rt;
    struct os_callout *c;

    OS_ASSERT_CRITICAL();
   14a28:	f000 fcaf 	bl	1538a <os_arch_in_critical>
   14a2c:	b130      	cbz	r0, 14a3c <os_callout_wakeup_ticks+0x18>

    c = TAILQ_FIRST(&g_callout_list);
   14a2e:	4b0b      	ldr	r3, [pc, #44]	; (14a5c <os_callout_wakeup_ticks+0x38>)
   14a30:	681b      	ldr	r3, [r3, #0]
    if (c != NULL) {
   14a32:	b17b      	cbz	r3, 14a54 <os_callout_wakeup_ticks+0x30>
        if (OS_TIME_TICK_GEQ(c->c_ticks, now)) {
   14a34:	6958      	ldr	r0, [r3, #20]
   14a36:	1b00      	subs	r0, r0, r4
   14a38:	d40a      	bmi.n	14a50 <os_callout_wakeup_ticks+0x2c>
    } else {
        rt = OS_TIMEOUT_NEVER;
    }

    return (rt);
}
   14a3a:	bd10      	pop	{r4, pc}
    OS_ASSERT_CRITICAL();
   14a3c:	f7ff fc60 	bl	14300 <hal_debugger_connected>
   14a40:	b100      	cbz	r0, 14a44 <os_callout_wakeup_ticks+0x20>
   14a42:	be01      	bkpt	0x0001
   14a44:	2300      	movs	r3, #0
   14a46:	461a      	mov	r2, r3
   14a48:	4619      	mov	r1, r3
   14a4a:	4618      	mov	r0, r3
   14a4c:	f000 fd62 	bl	15514 <__assert_func>
            rt = 0;     /* callout time is in the past */
   14a50:	2000      	movs	r0, #0
   14a52:	e7f2      	b.n	14a3a <os_callout_wakeup_ticks+0x16>
        rt = OS_TIMEOUT_NEVER;
   14a54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    return (rt);
   14a58:	e7ef      	b.n	14a3a <os_callout_wakeup_ticks+0x16>
   14a5a:	bf00      	nop
   14a5c:	1000130c 	.word	0x1000130c

00014a60 <os_dev_add>:
 *
 * @return 0 on success, non-zero on failure.
 */
static int
os_dev_add(struct os_dev *dev)
{
   14a60:	b430      	push	{r4, r5}
    struct os_dev *cur_dev;
    struct os_dev *prev_dev;

    /* If no devices present, insert into head */
    if (STAILQ_FIRST(&g_os_dev_list) == NULL) {
   14a62:	4b16      	ldr	r3, [pc, #88]	; (14abc <os_dev_add+0x5c>)
   14a64:	681d      	ldr	r5, [r3, #0]
   14a66:	b115      	cbz	r5, 14a6e <os_dev_add+0xe>
    /* Add devices to the list, sorted first by stage, then by
     * priority.  Keep sorted in this order for initialization
     * stage.
     */
    prev_dev = NULL;
    STAILQ_FOREACH(cur_dev, &g_os_dev_list, od_next) {
   14a68:	462b      	mov	r3, r5
    prev_dev = NULL;
   14a6a:	2400      	movs	r4, #0
   14a6c:	e008      	b.n	14a80 <os_dev_add+0x20>
        STAILQ_INSERT_HEAD(&g_os_dev_list, dev, od_next);
   14a6e:	4603      	mov	r3, r0
   14a70:	f843 5f20 	str.w	r5, [r3, #32]!
   14a74:	4a11      	ldr	r2, [pc, #68]	; (14abc <os_dev_add+0x5c>)
   14a76:	6053      	str	r3, [r2, #4]
   14a78:	6010      	str	r0, [r2, #0]
        return (0);
   14a7a:	e012      	b.n	14aa2 <os_dev_add+0x42>
        } else if (dev->od_stage < cur_dev->od_stage ||
                   ((dev->od_stage == cur_dev->od_stage) &&
                    (dev->od_priority < cur_dev->od_priority))) {
            break;
        }
        prev_dev = cur_dev;
   14a7c:	461c      	mov	r4, r3
    STAILQ_FOREACH(cur_dev, &g_os_dev_list, od_next) {
   14a7e:	6a1b      	ldr	r3, [r3, #32]
   14a80:	b153      	cbz	r3, 14a98 <os_dev_add+0x38>
        if (dev == cur_dev) {
   14a82:	4283      	cmp	r3, r0
   14a84:	d00d      	beq.n	14aa2 <os_dev_add+0x42>
        } else if (dev->od_stage < cur_dev->od_stage ||
   14a86:	7e01      	ldrb	r1, [r0, #24]
   14a88:	7e1a      	ldrb	r2, [r3, #24]
   14a8a:	4291      	cmp	r1, r2
   14a8c:	d304      	bcc.n	14a98 <os_dev_add+0x38>
   14a8e:	d1f5      	bne.n	14a7c <os_dev_add+0x1c>
                    (dev->od_priority < cur_dev->od_priority))) {
   14a90:	7e41      	ldrb	r1, [r0, #25]
   14a92:	7e5a      	ldrb	r2, [r3, #25]
                   ((dev->od_stage == cur_dev->od_stage) &&
   14a94:	4291      	cmp	r1, r2
   14a96:	d2f1      	bcs.n	14a7c <os_dev_add+0x1c>
    }

    if (prev_dev) {
   14a98:	b15c      	cbz	r4, 14ab2 <os_dev_add+0x52>
        STAILQ_INSERT_AFTER(&g_os_dev_list, prev_dev, dev, od_next);
   14a9a:	6a23      	ldr	r3, [r4, #32]
   14a9c:	6203      	str	r3, [r0, #32]
   14a9e:	b11b      	cbz	r3, 14aa8 <os_dev_add+0x48>
   14aa0:	6220      	str	r0, [r4, #32]
    } else {
        STAILQ_INSERT_HEAD(&g_os_dev_list, dev, od_next);
    }

    return (0);
}
   14aa2:	2000      	movs	r0, #0
   14aa4:	bc30      	pop	{r4, r5}
   14aa6:	4770      	bx	lr
        STAILQ_INSERT_AFTER(&g_os_dev_list, prev_dev, dev, od_next);
   14aa8:	f100 0320 	add.w	r3, r0, #32
   14aac:	4a03      	ldr	r2, [pc, #12]	; (14abc <os_dev_add+0x5c>)
   14aae:	6053      	str	r3, [r2, #4]
   14ab0:	e7f6      	b.n	14aa0 <os_dev_add+0x40>
        STAILQ_INSERT_HEAD(&g_os_dev_list, dev, od_next);
   14ab2:	6205      	str	r5, [r0, #32]
   14ab4:	4b01      	ldr	r3, [pc, #4]	; (14abc <os_dev_add+0x5c>)
   14ab6:	6018      	str	r0, [r3, #0]
   14ab8:	e7f3      	b.n	14aa2 <os_dev_add+0x42>
   14aba:	bf00      	nop
   14abc:	10001314 	.word	0x10001314

00014ac0 <os_dev_initialize>:
 *
 * @return 0 on success, non-zero on failure.
 */
static int
os_dev_initialize(struct os_dev *dev)
{
   14ac0:	b510      	push	{r4, lr}
   14ac2:	4604      	mov	r4, r0
    int rc;

    rc = dev->od_init(dev, dev->od_init_arg);
   14ac4:	6903      	ldr	r3, [r0, #16]
   14ac6:	6941      	ldr	r1, [r0, #20]
   14ac8:	4798      	blx	r3
    if (rc != 0) {
   14aca:	b128      	cbz	r0, 14ad8 <os_dev_initialize+0x18>
        if (dev->od_flags & OS_DEV_F_INIT_CRITICAL) {
   14acc:	7ee3      	ldrb	r3, [r4, #27]
   14ace:	f013 0f08 	tst.w	r3, #8
   14ad2:	d105      	bne.n	14ae0 <os_dev_initialize+0x20>
            goto err;
        }
    } else {
        dev->od_flags |= OS_DEV_F_STATUS_READY;
    }
    return 0;
   14ad4:	2000      	movs	r0, #0
   14ad6:	e003      	b.n	14ae0 <os_dev_initialize+0x20>
        dev->od_flags |= OS_DEV_F_STATUS_READY;
   14ad8:	7ee3      	ldrb	r3, [r4, #27]
   14ada:	f043 0301 	orr.w	r3, r3, #1
   14ade:	76e3      	strb	r3, [r4, #27]
err:
    return rc;
}
   14ae0:	bd10      	pop	{r4, pc}

00014ae2 <os_dev_init>:
{
   14ae2:	b410      	push	{r4}
   14ae4:	4604      	mov	r4, r0
    dev->od_name = name;
   14ae6:	61c1      	str	r1, [r0, #28]
    dev->od_stage = stage;
   14ae8:	7602      	strb	r2, [r0, #24]
    dev->od_priority = priority;
   14aea:	7643      	strb	r3, [r0, #25]
    dev->od_flags = 0;
   14aec:	2000      	movs	r0, #0
   14aee:	76e0      	strb	r0, [r4, #27]
    dev->od_open_ref = 0;
   14af0:	76a0      	strb	r0, [r4, #26]
    dev->od_init = od_init;
   14af2:	9b01      	ldr	r3, [sp, #4]
   14af4:	6123      	str	r3, [r4, #16]
    dev->od_init_arg = arg;
   14af6:	9b02      	ldr	r3, [sp, #8]
   14af8:	6163      	str	r3, [r4, #20]
    memset(&dev->od_handlers, 0, sizeof(dev->od_handlers));
   14afa:	6020      	str	r0, [r4, #0]
   14afc:	6060      	str	r0, [r4, #4]
   14afe:	60a0      	str	r0, [r4, #8]
   14b00:	60e0      	str	r0, [r4, #12]
}
   14b02:	bc10      	pop	{r4}
   14b04:	4770      	bx	lr
	...

00014b08 <os_dev_create>:

int
os_dev_create(struct os_dev *dev, const char *name, uint8_t stage,
        uint8_t priority, os_dev_init_func_t od_init, void *arg)
{
   14b08:	b530      	push	{r4, r5, lr}
   14b0a:	b083      	sub	sp, #12
   14b0c:	4604      	mov	r4, r0
    int rc;

    rc = os_dev_init(dev, name, stage, priority, od_init, arg);
   14b0e:	9d07      	ldr	r5, [sp, #28]
   14b10:	9501      	str	r5, [sp, #4]
   14b12:	9d06      	ldr	r5, [sp, #24]
   14b14:	9500      	str	r5, [sp, #0]
   14b16:	f7ff ffe4 	bl	14ae2 <os_dev_init>
    if (rc != 0) {
   14b1a:	b108      	cbz	r0, 14b20 <os_dev_create+0x18>
    if (g_os_started) {
        rc = os_dev_initialize(dev);
    }
err:
    return (rc);
}
   14b1c:	b003      	add	sp, #12
   14b1e:	bd30      	pop	{r4, r5, pc}
    rc = os_dev_add(dev);
   14b20:	4620      	mov	r0, r4
   14b22:	f7ff ff9d 	bl	14a60 <os_dev_add>
    if (rc != 0) {
   14b26:	2800      	cmp	r0, #0
   14b28:	d1f8      	bne.n	14b1c <os_dev_create+0x14>
    if (g_os_started) {
   14b2a:	4b04      	ldr	r3, [pc, #16]	; (14b3c <os_dev_create+0x34>)
   14b2c:	681b      	ldr	r3, [r3, #0]
   14b2e:	2b00      	cmp	r3, #0
   14b30:	d0f4      	beq.n	14b1c <os_dev_create+0x14>
        rc = os_dev_initialize(dev);
   14b32:	4620      	mov	r0, r4
   14b34:	f7ff ffc4 	bl	14ac0 <os_dev_initialize>
    return (rc);
   14b38:	e7f0      	b.n	14b1c <os_dev_create+0x14>
   14b3a:	bf00      	nop
   14b3c:	10001308 	.word	0x10001308

00014b40 <os_dev_initialize_all>:

int
os_dev_initialize_all(uint8_t stage)
{
   14b40:	b538      	push	{r3, r4, r5, lr}
   14b42:	4605      	mov	r5, r0
    struct os_dev *dev;
    int rc = 0;

    STAILQ_FOREACH(dev, &g_os_dev_list, od_next) {
   14b44:	4b08      	ldr	r3, [pc, #32]	; (14b68 <os_dev_initialize_all+0x28>)
   14b46:	681c      	ldr	r4, [r3, #0]
    int rc = 0;
   14b48:	2200      	movs	r2, #0
    STAILQ_FOREACH(dev, &g_os_dev_list, od_next) {
   14b4a:	e000      	b.n	14b4e <os_dev_initialize_all+0xe>
   14b4c:	6a24      	ldr	r4, [r4, #32]
   14b4e:	b144      	cbz	r4, 14b62 <os_dev_initialize_all+0x22>
        if (dev->od_stage == stage) {
   14b50:	7e23      	ldrb	r3, [r4, #24]
   14b52:	42ab      	cmp	r3, r5
   14b54:	d1fa      	bne.n	14b4c <os_dev_initialize_all+0xc>
            rc = os_dev_initialize(dev);
   14b56:	4620      	mov	r0, r4
   14b58:	f7ff ffb2 	bl	14ac0 <os_dev_initialize>
            if (rc) {
   14b5c:	4602      	mov	r2, r0
   14b5e:	2800      	cmp	r0, #0
   14b60:	d0f4      	beq.n	14b4c <os_dev_initialize_all+0xc>
            }
        }
    }

    return (rc);
}
   14b62:	4610      	mov	r0, r2
   14b64:	bd38      	pop	{r3, r4, r5, pc}
   14b66:	bf00      	nop
   14b68:	10001314 	.word	0x10001314

00014b6c <os_dev_reset>:
}

void
os_dev_reset(void)
{
    STAILQ_INIT(&g_os_dev_list);
   14b6c:	4b02      	ldr	r3, [pc, #8]	; (14b78 <os_dev_reset+0xc>)
   14b6e:	2200      	movs	r2, #0
   14b70:	601a      	str	r2, [r3, #0]
   14b72:	605b      	str	r3, [r3, #4]
}
   14b74:	4770      	bx	lr
   14b76:	bf00      	nop
   14b78:	10001314 	.word	0x10001314

00014b7c <os_eventq_init>:
static struct os_eventq os_eventq_main;

void
os_eventq_init(struct os_eventq *evq)
{
    memset(evq, 0, sizeof(*evq));
   14b7c:	2200      	movs	r2, #0
   14b7e:	6002      	str	r2, [r0, #0]
   14b80:	6042      	str	r2, [r0, #4]
    STAILQ_INIT(&evq->evq_list);
   14b82:	4603      	mov	r3, r0
   14b84:	f843 2f08 	str.w	r2, [r3, #8]!
   14b88:	60c3      	str	r3, [r0, #12]
}
   14b8a:	4770      	bx	lr

00014b8c <os_eventq_inited>:

int
os_eventq_inited(const struct os_eventq *evq)
{
    return evq->evq_list.stqh_last != NULL;
   14b8c:	68c0      	ldr	r0, [r0, #12]
}
   14b8e:	3800      	subs	r0, #0
   14b90:	bf18      	it	ne
   14b92:	2001      	movne	r0, #1
   14b94:	4770      	bx	lr

00014b96 <os_eventq_put>:

void
os_eventq_put(struct os_eventq *evq, struct os_event *ev)
{
   14b96:	b570      	push	{r4, r5, r6, lr}
    int resched;
    os_sr_t sr;

    assert(evq != NULL && os_eventq_inited(evq));
   14b98:	b1f0      	cbz	r0, 14bd8 <os_eventq_put+0x42>
   14b9a:	460c      	mov	r4, r1
   14b9c:	4606      	mov	r6, r0
   14b9e:	f7ff fff5 	bl	14b8c <os_eventq_inited>
   14ba2:	b1c8      	cbz	r0, 14bd8 <os_eventq_put+0x42>

    os_trace_api_u32x2(OS_TRACE_ID_EVENTQ_PUT, (uint32_t)evq, (uint32_t)ev);

    OS_ENTER_CRITICAL(sr);
   14ba4:	f000 fbe8 	bl	15378 <os_arch_save_sr>
   14ba8:	4605      	mov	r5, r0

    /* Do not queue if already queued */
    if (OS_EVENT_QUEUED(ev)) {
   14baa:	7823      	ldrb	r3, [r4, #0]
   14bac:	b9f3      	cbnz	r3, 14bec <os_eventq_put+0x56>
        os_trace_api_ret(OS_TRACE_ID_EVENTQ_PUT);
        return;
    }

    /* Queue the event */
    ev->ev_queued = 1;
   14bae:	2301      	movs	r3, #1
   14bb0:	7023      	strb	r3, [r4, #0]
    STAILQ_INSERT_TAIL(&evq->evq_list, ev, ev_next);
   14bb2:	2300      	movs	r3, #0
   14bb4:	60e3      	str	r3, [r4, #12]
   14bb6:	68f3      	ldr	r3, [r6, #12]
   14bb8:	601c      	str	r4, [r3, #0]
   14bba:	340c      	adds	r4, #12
   14bbc:	60f4      	str	r4, [r6, #12]

    resched = 0;
    if (evq->evq_task) {
   14bbe:	6870      	ldr	r0, [r6, #4]
   14bc0:	b1d8      	cbz	r0, 14bfa <os_eventq_put+0x64>
        /* If task waiting on event, wake it up.
         * Check if task is sleeping, because another event
         * queue may have woken this task up beforehand.
         */
        if (evq->evq_task->t_state == OS_TASK_SLEEP) {
   14bc2:	7b03      	ldrb	r3, [r0, #12]
   14bc4:	2b02      	cmp	r3, #2
   14bc6:	d014      	beq.n	14bf2 <os_eventq_put+0x5c>
    resched = 0;
   14bc8:	2400      	movs	r4, #0
            resched = 1;
        }
        /* Either way, NULL out the task, because the task will
         * be awake upon exit of this function.
         */
        evq->evq_task = NULL;
   14bca:	2300      	movs	r3, #0
   14bcc:	6073      	str	r3, [r6, #4]
    }

    OS_EXIT_CRITICAL(sr);
   14bce:	4628      	mov	r0, r5
   14bd0:	f000 fbd8 	bl	15384 <os_arch_restore_sr>

    if (resched) {
   14bd4:	b99c      	cbnz	r4, 14bfe <os_eventq_put+0x68>
        os_sched(NULL);
    }

    os_trace_api_ret(OS_TRACE_ID_EVENTQ_PUT);
}
   14bd6:	bd70      	pop	{r4, r5, r6, pc}
    assert(evq != NULL && os_eventq_inited(evq));
   14bd8:	f7ff fb92 	bl	14300 <hal_debugger_connected>
   14bdc:	b100      	cbz	r0, 14be0 <os_eventq_put+0x4a>
   14bde:	be01      	bkpt	0x0001
   14be0:	2300      	movs	r3, #0
   14be2:	461a      	mov	r2, r3
   14be4:	4619      	mov	r1, r3
   14be6:	4618      	mov	r0, r3
   14be8:	f000 fc94 	bl	15514 <__assert_func>
        OS_EXIT_CRITICAL(sr);
   14bec:	f000 fbca 	bl	15384 <os_arch_restore_sr>
        return;
   14bf0:	e7f1      	b.n	14bd6 <os_eventq_put+0x40>
            os_sched_wakeup(evq->evq_task);
   14bf2:	f000 f9e5 	bl	14fc0 <os_sched_wakeup>
            resched = 1;
   14bf6:	2401      	movs	r4, #1
   14bf8:	e7e7      	b.n	14bca <os_eventq_put+0x34>
    resched = 0;
   14bfa:	2400      	movs	r4, #0
   14bfc:	e7e7      	b.n	14bce <os_eventq_put+0x38>
        os_sched(NULL);
   14bfe:	2000      	movs	r0, #0
   14c00:	f000 fa6a 	bl	150d8 <os_sched>
   14c04:	e7e7      	b.n	14bd6 <os_eventq_put+0x40>
	...

00014c08 <os_eventq_dflt_get>:

struct os_eventq *
os_eventq_dflt_get(void)
{
    return &os_eventq_main;
}
   14c08:	4800      	ldr	r0, [pc, #0]	; (14c0c <os_eventq_dflt_get+0x4>)
   14c0a:	4770      	bx	lr
   14c0c:	1000131c 	.word	0x1000131c

00014c10 <os_mempool_init_internal>:
    int i;
    uint8_t *block_addr;
    struct os_memblock *block_ptr;

    /* Check for valid parameters */
    if (!mp || (block_size == 0)) {
   14c10:	2800      	cmp	r0, #0
   14c12:	d031      	beq.n	14c78 <os_mempool_init_internal+0x68>
{
   14c14:	b430      	push	{r4, r5}
   14c16:	4604      	mov	r4, r0
    if (!mp || (block_size == 0)) {
   14c18:	2a00      	cmp	r2, #0
   14c1a:	d02f      	beq.n	14c7c <os_mempool_init_internal+0x6c>
        return OS_INVALID_PARM;
    }

    if ((!membuf) && (blocks != 0)) {
   14c1c:	b1bb      	cbz	r3, 14c4e <os_mempool_init_internal+0x3e>
        return OS_INVALID_PARM;
    }

    if (membuf != NULL) {
   14c1e:	b113      	cbz	r3, 14c26 <os_mempool_init_internal+0x16>
        /* Blocks need to be sized properly and memory buffer should be
         * aligned
         */
        if (((uint32_t)membuf & (OS_ALIGNMENT - 1)) != 0) {
   14c20:	f013 0f03 	tst.w	r3, #3
   14c24:	d12c      	bne.n	14c80 <os_mempool_init_internal+0x70>
            return OS_MEM_NOT_ALIGNED;
        }
    }

    /* Initialize the memory pool structure */
    mp->mp_block_size = block_size;
   14c26:	6022      	str	r2, [r4, #0]
    mp->mp_num_free = blocks;
   14c28:	80e1      	strh	r1, [r4, #6]
    mp->mp_min_free = blocks;
   14c2a:	8121      	strh	r1, [r4, #8]
    mp->mp_flags = flags;
   14c2c:	f89d 000c 	ldrb.w	r0, [sp, #12]
   14c30:	72a0      	strb	r0, [r4, #10]
    mp->mp_num_blocks = blocks;
   14c32:	80a1      	strh	r1, [r4, #4]
    mp->mp_membuf_addr = (uint32_t)membuf;
   14c34:	60e3      	str	r3, [r4, #12]
    mp->name = name;
   14c36:	9802      	ldr	r0, [sp, #8]
   14c38:	61a0      	str	r0, [r4, #24]
    SLIST_FIRST(mp) = membuf;
   14c3a:	6163      	str	r3, [r4, #20]

    if (blocks > 0) {
   14c3c:	b199      	cbz	r1, 14c66 <os_mempool_init_internal+0x56>
        os_mempool_poison(mp, membuf);
        os_mempool_guard(mp, membuf);
        true_block_size = OS_MEMPOOL_TRUE_BLOCK_SIZE(mp);
   14c3e:	f012 0f03 	tst.w	r2, #3
   14c42:	d002      	beq.n	14c4a <os_mempool_init_internal+0x3a>
   14c44:	f022 0203 	bic.w	r2, r2, #3
   14c48:	3204      	adds	r2, #4

        /* Chain the memory blocks to the free list */
        block_addr = (uint8_t *)membuf;
        block_ptr = (struct os_memblock *)block_addr;
        for (i = 1; i < blocks; i++) {
   14c4a:	2001      	movs	r0, #1
   14c4c:	e007      	b.n	14c5e <os_mempool_init_internal+0x4e>
    if ((!membuf) && (blocks != 0)) {
   14c4e:	2900      	cmp	r1, #0
   14c50:	d0e5      	beq.n	14c1e <os_mempool_init_internal+0xe>
        return OS_INVALID_PARM;
   14c52:	2003      	movs	r0, #3
   14c54:	e00e      	b.n	14c74 <os_mempool_init_internal+0x64>
            block_addr += true_block_size;
   14c56:	189d      	adds	r5, r3, r2
            os_mempool_poison(mp, block_addr);
            os_mempool_guard(mp, block_addr);
            SLIST_NEXT(block_ptr, mb_next) = (struct os_memblock *)block_addr;
   14c58:	601d      	str	r5, [r3, #0]
        for (i = 1; i < blocks; i++) {
   14c5a:	3001      	adds	r0, #1
            block_addr += true_block_size;
   14c5c:	462b      	mov	r3, r5
        for (i = 1; i < blocks; i++) {
   14c5e:	4281      	cmp	r1, r0
   14c60:	dcf9      	bgt.n	14c56 <os_mempool_init_internal+0x46>
            block_ptr = (struct os_memblock *)block_addr;
        }

        /* Last one in the list should be NULL */
        SLIST_NEXT(block_ptr, mb_next) = NULL;
   14c62:	2200      	movs	r2, #0
   14c64:	601a      	str	r2, [r3, #0]
    }

    STAILQ_INSERT_TAIL(&g_os_mempool_list, mp, mp_list);
   14c66:	2000      	movs	r0, #0
   14c68:	6120      	str	r0, [r4, #16]
   14c6a:	4b06      	ldr	r3, [pc, #24]	; (14c84 <os_mempool_init_internal+0x74>)
   14c6c:	685a      	ldr	r2, [r3, #4]
   14c6e:	6014      	str	r4, [r2, #0]
   14c70:	3410      	adds	r4, #16
   14c72:	605c      	str	r4, [r3, #4]

    return OS_OK;
}
   14c74:	bc30      	pop	{r4, r5}
   14c76:	4770      	bx	lr
        return OS_INVALID_PARM;
   14c78:	2003      	movs	r0, #3
}
   14c7a:	4770      	bx	lr
        return OS_INVALID_PARM;
   14c7c:	2003      	movs	r0, #3
   14c7e:	e7f9      	b.n	14c74 <os_mempool_init_internal+0x64>
            return OS_MEM_NOT_ALIGNED;
   14c80:	2004      	movs	r0, #4
   14c82:	e7f7      	b.n	14c74 <os_mempool_init_internal+0x64>
   14c84:	1000132c 	.word	0x1000132c

00014c88 <os_mempool_init>:

os_error_t
os_mempool_init(struct os_mempool *mp, uint16_t blocks, uint32_t block_size,
                void *membuf, char *name)
{
   14c88:	b510      	push	{r4, lr}
   14c8a:	b082      	sub	sp, #8
    return os_mempool_init_internal(mp, blocks, block_size, membuf, name, 0);
   14c8c:	2400      	movs	r4, #0
   14c8e:	9401      	str	r4, [sp, #4]
   14c90:	9c04      	ldr	r4, [sp, #16]
   14c92:	9400      	str	r4, [sp, #0]
   14c94:	f7ff ffbc 	bl	14c10 <os_mempool_init_internal>
}
   14c98:	b002      	add	sp, #8
   14c9a:	bd10      	pop	{r4, pc}

00014c9c <os_mempool_module_init>:
}

void
os_mempool_module_init(void)
{
    STAILQ_INIT(&g_os_mempool_list);
   14c9c:	4b02      	ldr	r3, [pc, #8]	; (14ca8 <os_mempool_module_init+0xc>)
   14c9e:	2200      	movs	r2, #0
   14ca0:	601a      	str	r2, [r3, #0]
   14ca2:	605b      	str	r3, [r3, #4]
}
   14ca4:	4770      	bx	lr
   14ca6:	bf00      	nop
   14ca8:	1000132c 	.word	0x1000132c

00014cac <os_msys_register>:
static struct os_sanity_check os_msys_sc;
#endif

int
os_msys_register(struct os_mbuf_pool *new_pool)
{
   14cac:	b430      	push	{r4, r5}
    struct os_mbuf_pool *prev;

    /* We want to have order from smallest to biggest mempool. */
    prev = NULL;
    pool = NULL;
    STAILQ_FOREACH(pool, &g_msys_pool_list, omp_next) {
   14cae:	4b11      	ldr	r3, [pc, #68]	; (14cf4 <os_msys_register+0x48>)
   14cb0:	681d      	ldr	r5, [r3, #0]
   14cb2:	462b      	mov	r3, r5
    prev = NULL;
   14cb4:	2400      	movs	r4, #0
    STAILQ_FOREACH(pool, &g_msys_pool_list, omp_next) {
   14cb6:	b133      	cbz	r3, 14cc6 <os_msys_register+0x1a>
        if (new_pool->omp_databuf_len < pool->omp_databuf_len) {
   14cb8:	8801      	ldrh	r1, [r0, #0]
   14cba:	881a      	ldrh	r2, [r3, #0]
   14cbc:	4291      	cmp	r1, r2
   14cbe:	d302      	bcc.n	14cc6 <os_msys_register+0x1a>
            break;
        }
        prev = pool;
   14cc0:	461c      	mov	r4, r3
    STAILQ_FOREACH(pool, &g_msys_pool_list, omp_next) {
   14cc2:	689b      	ldr	r3, [r3, #8]
   14cc4:	e7f7      	b.n	14cb6 <os_msys_register+0xa>
    }

    if (prev) {
   14cc6:	b15c      	cbz	r4, 14ce0 <os_msys_register+0x34>
        STAILQ_INSERT_AFTER(&g_msys_pool_list, prev, new_pool, omp_next);
   14cc8:	68a3      	ldr	r3, [r4, #8]
   14cca:	6083      	str	r3, [r0, #8]
   14ccc:	b11b      	cbz	r3, 14cd6 <os_msys_register+0x2a>
   14cce:	60a0      	str	r0, [r4, #8]
    } else {
        STAILQ_INSERT_HEAD(&g_msys_pool_list, new_pool, omp_next);
    }

    return (0);
}
   14cd0:	2000      	movs	r0, #0
   14cd2:	bc30      	pop	{r4, r5}
   14cd4:	4770      	bx	lr
        STAILQ_INSERT_AFTER(&g_msys_pool_list, prev, new_pool, omp_next);
   14cd6:	f100 0308 	add.w	r3, r0, #8
   14cda:	4a06      	ldr	r2, [pc, #24]	; (14cf4 <os_msys_register+0x48>)
   14cdc:	6053      	str	r3, [r2, #4]
   14cde:	e7f6      	b.n	14cce <os_msys_register+0x22>
        STAILQ_INSERT_HEAD(&g_msys_pool_list, new_pool, omp_next);
   14ce0:	6085      	str	r5, [r0, #8]
   14ce2:	b115      	cbz	r5, 14cea <os_msys_register+0x3e>
   14ce4:	4b03      	ldr	r3, [pc, #12]	; (14cf4 <os_msys_register+0x48>)
   14ce6:	6018      	str	r0, [r3, #0]
   14ce8:	e7f2      	b.n	14cd0 <os_msys_register+0x24>
   14cea:	f100 0308 	add.w	r3, r0, #8
   14cee:	4a01      	ldr	r2, [pc, #4]	; (14cf4 <os_msys_register+0x48>)
   14cf0:	6053      	str	r3, [r2, #4]
   14cf2:	e7f7      	b.n	14ce4 <os_msys_register+0x38>
   14cf4:	10000104 	.word	0x10000104

00014cf8 <os_msys_init_once>:

static void
os_msys_init_once(void *data, struct os_mempool *mempool,
                  struct os_mbuf_pool *mbuf_pool,
                  int block_count, int block_size, char *name)
{
   14cf8:	b530      	push	{r4, r5, lr}
   14cfa:	b083      	sub	sp, #12
   14cfc:	4614      	mov	r4, r2
    int rc;

    rc = mem_init_mbuf_pool(data, mempool, mbuf_pool, block_count, block_size,
   14cfe:	9d07      	ldr	r5, [sp, #28]
   14d00:	9501      	str	r5, [sp, #4]
   14d02:	9d06      	ldr	r5, [sp, #24]
   14d04:	9500      	str	r5, [sp, #0]
   14d06:	f000 fdfb 	bl	15900 <mem_init_mbuf_pool>
                            name);
    SYSINIT_PANIC_ASSERT(rc == 0);
   14d0a:	b928      	cbnz	r0, 14d18 <os_msys_init_once+0x20>

    rc = os_msys_register(mbuf_pool);
   14d0c:	4620      	mov	r0, r4
   14d0e:	f7ff ffcd 	bl	14cac <os_msys_register>
    SYSINIT_PANIC_ASSERT(rc == 0);
   14d12:	b970      	cbnz	r0, 14d32 <os_msys_init_once+0x3a>
}
   14d14:	b003      	add	sp, #12
   14d16:	bd30      	pop	{r4, r5, pc}
    SYSINIT_PANIC_ASSERT(rc == 0);
   14d18:	f7ff faf2 	bl	14300 <hal_debugger_connected>
   14d1c:	b100      	cbz	r0, 14d20 <os_msys_init_once+0x28>
   14d1e:	be01      	bkpt	0x0001
   14d20:	2000      	movs	r0, #0
   14d22:	9000      	str	r0, [sp, #0]
   14d24:	4b09      	ldr	r3, [pc, #36]	; (14d4c <os_msys_init_once+0x54>)
   14d26:	681d      	ldr	r5, [r3, #0]
   14d28:	4603      	mov	r3, r0
   14d2a:	4602      	mov	r2, r0
   14d2c:	4601      	mov	r1, r0
   14d2e:	47a8      	blx	r5
   14d30:	e7ec      	b.n	14d0c <os_msys_init_once+0x14>
    SYSINIT_PANIC_ASSERT(rc == 0);
   14d32:	f7ff fae5 	bl	14300 <hal_debugger_connected>
   14d36:	b100      	cbz	r0, 14d3a <os_msys_init_once+0x42>
   14d38:	be01      	bkpt	0x0001
   14d3a:	2000      	movs	r0, #0
   14d3c:	9000      	str	r0, [sp, #0]
   14d3e:	4b03      	ldr	r3, [pc, #12]	; (14d4c <os_msys_init_once+0x54>)
   14d40:	681c      	ldr	r4, [r3, #0]
   14d42:	4603      	mov	r3, r0
   14d44:	4602      	mov	r2, r0
   14d46:	4601      	mov	r1, r0
   14d48:	47a0      	blx	r4
}
   14d4a:	e7e3      	b.n	14d14 <os_msys_init_once+0x1c>
   14d4c:	1000011c 	.word	0x1000011c

00014d50 <os_msys_reset>:
    STAILQ_INIT(&g_msys_pool_list);
   14d50:	4b02      	ldr	r3, [pc, #8]	; (14d5c <os_msys_reset+0xc>)
   14d52:	2200      	movs	r2, #0
   14d54:	601a      	str	r2, [r3, #0]
   14d56:	605b      	str	r3, [r3, #4]
}
   14d58:	4770      	bx	lr
   14d5a:	bf00      	nop
   14d5c:	10000104 	.word	0x10000104

00014d60 <os_msys_init>:

void
os_msys_init(void)
{
   14d60:	b500      	push	{lr}
   14d62:	b083      	sub	sp, #12
    int rc;

    os_msys_reset();
   14d64:	f7ff fff4 	bl	14d50 <os_msys_reset>

    (void)os_msys_init_once;
    (void)rc;

#if MYNEWT_VAL(MSYS_1_BLOCK_COUNT) > 0
    os_msys_init_once(os_msys_1_data,
   14d68:	4b06      	ldr	r3, [pc, #24]	; (14d84 <os_msys_init+0x24>)
   14d6a:	9301      	str	r3, [sp, #4]
   14d6c:	f44f 7392 	mov.w	r3, #292	; 0x124
   14d70:	9300      	str	r3, [sp, #0]
   14d72:	230c      	movs	r3, #12
   14d74:	4a04      	ldr	r2, [pc, #16]	; (14d88 <os_msys_init+0x28>)
   14d76:	4905      	ldr	r1, [pc, #20]	; (14d8c <os_msys_init+0x2c>)
   14d78:	4805      	ldr	r0, [pc, #20]	; (14d90 <os_msys_init+0x30>)
   14d7a:	f7ff ffbd 	bl	14cf8 <os_msys_init_once>
    os_msys_sc.sc_checkin_itvl =
        OS_TICKS_PER_SEC * MYNEWT_VAL(MSYS_SANITY_TIMEOUT) / 1000;
    rc = os_sanity_check_register(&os_msys_sc);
    SYSINIT_PANIC_ASSERT(rc == 0);
#endif
}
   14d7e:	b003      	add	sp, #12
   14d80:	f85d fb04 	ldr.w	pc, [sp], #4
   14d84:	00017180 	.word	0x00017180
   14d88:	100020e4 	.word	0x100020e4
   14d8c:	100020f0 	.word	0x100020f0
   14d90:	10001334 	.word	0x10001334

00014d94 <os_sanity_check_list_lock>:
 *
 * @return 0 on success, error code on failure.
 */
static int
os_sanity_check_list_lock(void)
{
   14d94:	b508      	push	{r3, lr}
    int rc;

    if (!g_os_started) {
   14d96:	4b05      	ldr	r3, [pc, #20]	; (14dac <os_sanity_check_list_lock+0x18>)
   14d98:	6818      	ldr	r0, [r3, #0]
   14d9a:	b900      	cbnz	r0, 14d9e <os_sanity_check_list_lock+0xa>
    }

    return (0);
err:
    return (rc);
}
   14d9c:	bd08      	pop	{r3, pc}
    rc = os_mutex_pend(&g_os_sanity_check_mu, OS_WAIT_FOREVER);
   14d9e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   14da2:	4803      	ldr	r0, [pc, #12]	; (14db0 <os_sanity_check_list_lock+0x1c>)
   14da4:	f000 fc40 	bl	15628 <os_mutex_pend>
    if (rc != OS_OK) {
   14da8:	e7f8      	b.n	14d9c <os_sanity_check_list_lock+0x8>
   14daa:	bf00      	nop
   14dac:	10001308 	.word	0x10001308
   14db0:	10002110 	.word	0x10002110

00014db4 <os_sanity_check_list_unlock>:
 *
 * @return 0 on success, error code on failure
 */
static int
os_sanity_check_list_unlock(void)
{
   14db4:	b508      	push	{r3, lr}
    int rc;

    if (!g_os_started) {
   14db6:	4b04      	ldr	r3, [pc, #16]	; (14dc8 <os_sanity_check_list_unlock+0x14>)
   14db8:	6818      	ldr	r0, [r3, #0]
   14dba:	b900      	cbnz	r0, 14dbe <os_sanity_check_list_unlock+0xa>
    }

    return (0);
err:
    return (rc);
}
   14dbc:	bd08      	pop	{r3, pc}
    rc = os_mutex_release(&g_os_sanity_check_mu);
   14dbe:	4803      	ldr	r0, [pc, #12]	; (14dcc <os_sanity_check_list_unlock+0x18>)
   14dc0:	f000 fbd2 	bl	15568 <os_mutex_release>
    if (rc != 0) {
   14dc4:	e7fa      	b.n	14dbc <os_sanity_check_list_unlock+0x8>
   14dc6:	bf00      	nop
   14dc8:	10001308 	.word	0x10001308
   14dcc:	10002110 	.word	0x10002110

00014dd0 <os_sanity_check_init>:
{
   14dd0:	4603      	mov	r3, r0
    memset(sc, 0, sizeof(*sc));
   14dd2:	2000      	movs	r0, #0
   14dd4:	6018      	str	r0, [r3, #0]
   14dd6:	6058      	str	r0, [r3, #4]
   14dd8:	6098      	str	r0, [r3, #8]
   14dda:	60d8      	str	r0, [r3, #12]
   14ddc:	6118      	str	r0, [r3, #16]
}
   14dde:	4770      	bx	lr

00014de0 <os_sanity_check_register>:
}


int
os_sanity_check_register(struct os_sanity_check *sc)
{
   14de0:	b510      	push	{r4, lr}
   14de2:	4604      	mov	r4, r0
    int rc;

    rc = os_sanity_check_list_lock();
   14de4:	f7ff ffd6 	bl	14d94 <os_sanity_check_list_lock>
    if (rc != OS_OK) {
   14de8:	b100      	cbz	r0, 14dec <os_sanity_check_register+0xc>
    }

    return (0);
err:
    return (rc);
}
   14dea:	bd10      	pop	{r4, pc}
    SLIST_INSERT_HEAD(&g_os_sanity_check_list, sc, sc_next);
   14dec:	4b03      	ldr	r3, [pc, #12]	; (14dfc <os_sanity_check_register+0x1c>)
   14dee:	681a      	ldr	r2, [r3, #0]
   14df0:	6122      	str	r2, [r4, #16]
   14df2:	601c      	str	r4, [r3, #0]
    rc = os_sanity_check_list_unlock();
   14df4:	f7ff ffde 	bl	14db4 <os_sanity_check_list_unlock>
    if (rc != OS_OK) {
   14df8:	e7f7      	b.n	14dea <os_sanity_check_register+0xa>
   14dfa:	bf00      	nop
   14dfc:	1000210c 	.word	0x1000210c

00014e00 <os_sanity_run>:
 * Goes through the sanity check list, and performs sanity checks.  If any of
 * these checks failed, or tasks have not checked in, it resets the processor.
 */
void
os_sanity_run(void)
{
   14e00:	b510      	push	{r4, lr}
    struct os_sanity_check *sc;
    int rc;

    rc = os_sanity_check_list_lock();
   14e02:	f7ff ffc7 	bl	14d94 <os_sanity_check_list_lock>
    if (rc != 0) {
   14e06:	b910      	cbnz	r0, 14e0e <os_sanity_run+0xe>
        assert(0);
    }

    SLIST_FOREACH(sc, &g_os_sanity_check_list, sc_next) {
   14e08:	4b1d      	ldr	r3, [pc, #116]	; (14e80 <os_sanity_run+0x80>)
   14e0a:	681c      	ldr	r4, [r3, #0]
   14e0c:	e012      	b.n	14e34 <os_sanity_run+0x34>
        assert(0);
   14e0e:	f7ff fa77 	bl	14300 <hal_debugger_connected>
   14e12:	b100      	cbz	r0, 14e16 <os_sanity_run+0x16>
   14e14:	be01      	bkpt	0x0001
   14e16:	2300      	movs	r3, #0
   14e18:	461a      	mov	r2, r3
   14e1a:	4619      	mov	r1, r3
   14e1c:	4618      	mov	r0, r3
   14e1e:	f000 fb79 	bl	15514 <__assert_func>
                sc->sc_checkin_last = os_time_get();
                continue;
            }
        }

        if (OS_TIME_TICK_GT(os_time_get(),
   14e22:	f000 fa59 	bl	152d8 <os_time_get>
   14e26:	6823      	ldr	r3, [r4, #0]
   14e28:	6862      	ldr	r2, [r4, #4]
   14e2a:	4413      	add	r3, r2
   14e2c:	1ac0      	subs	r0, r0, r3
   14e2e:	2800      	cmp	r0, #0
   14e30:	dc0d      	bgt.n	14e4e <os_sanity_run+0x4e>
    SLIST_FOREACH(sc, &g_os_sanity_check_list, sc_next) {
   14e32:	6924      	ldr	r4, [r4, #16]
   14e34:	b1ac      	cbz	r4, 14e62 <os_sanity_run+0x62>
        if (sc->sc_func) {
   14e36:	68a3      	ldr	r3, [r4, #8]
   14e38:	2b00      	cmp	r3, #0
   14e3a:	d0f2      	beq.n	14e22 <os_sanity_run+0x22>
            rc = sc->sc_func(sc, sc->sc_arg);
   14e3c:	68e1      	ldr	r1, [r4, #12]
   14e3e:	4620      	mov	r0, r4
   14e40:	4798      	blx	r3
            if (rc == OS_OK) {
   14e42:	2800      	cmp	r0, #0
   14e44:	d1ed      	bne.n	14e22 <os_sanity_run+0x22>
                sc->sc_checkin_last = os_time_get();
   14e46:	f000 fa47 	bl	152d8 <os_time_get>
   14e4a:	6020      	str	r0, [r4, #0]
                continue;
   14e4c:	e7f1      	b.n	14e32 <os_sanity_run+0x32>
                    sc->sc_checkin_last + sc->sc_checkin_itvl)) {
            assert(0);
   14e4e:	f7ff fa57 	bl	14300 <hal_debugger_connected>
   14e52:	b100      	cbz	r0, 14e56 <os_sanity_run+0x56>
   14e54:	be01      	bkpt	0x0001
   14e56:	2300      	movs	r3, #0
   14e58:	461a      	mov	r2, r3
   14e5a:	4619      	mov	r1, r3
   14e5c:	4618      	mov	r0, r3
   14e5e:	f000 fb59 	bl	15514 <__assert_func>
        }
    }

    rc = os_sanity_check_list_unlock();
   14e62:	f7ff ffa7 	bl	14db4 <os_sanity_check_list_unlock>
    if (rc != 0) {
   14e66:	b900      	cbnz	r0, 14e6a <os_sanity_run+0x6a>
        assert(0);
    }
}
   14e68:	bd10      	pop	{r4, pc}
        assert(0);
   14e6a:	f7ff fa49 	bl	14300 <hal_debugger_connected>
   14e6e:	b100      	cbz	r0, 14e72 <os_sanity_run+0x72>
   14e70:	be01      	bkpt	0x0001
   14e72:	2300      	movs	r3, #0
   14e74:	461a      	mov	r2, r3
   14e76:	4619      	mov	r1, r3
   14e78:	4618      	mov	r0, r3
   14e7a:	f000 fb4b 	bl	15514 <__assert_func>
   14e7e:	bf00      	nop
   14e80:	1000210c 	.word	0x1000210c

00014e84 <os_sanity_init>:

int
os_sanity_init(void)
{
   14e84:	b508      	push	{r3, lr}
    int rc;

    rc = os_mutex_init(&g_os_sanity_check_mu);
   14e86:	4802      	ldr	r0, [pc, #8]	; (14e90 <os_sanity_init+0xc>)
   14e88:	f000 fb63 	bl	15552 <os_mutex_init>
    }

    return (0);
err:
    return (rc);
}
   14e8c:	bd08      	pop	{r3, pc}
   14e8e:	bf00      	nop
   14e90:	10002110 	.word	0x10002110

00014e94 <os_sched_insert>:
{
    struct os_task *entry;
    os_sr_t sr;
    os_error_t rc;

    if (t->t_state != OS_TASK_READY) {
   14e94:	7b03      	ldrb	r3, [r0, #12]
   14e96:	2b01      	cmp	r3, #1
   14e98:	d001      	beq.n	14e9e <os_sched_insert+0xa>
    }
    OS_EXIT_CRITICAL(sr);

    return (0);
err:
    return (rc);
   14e9a:	2002      	movs	r0, #2
}
   14e9c:	4770      	bx	lr
{
   14e9e:	b510      	push	{r4, lr}
   14ea0:	4604      	mov	r4, r0
    OS_ENTER_CRITICAL(sr);
   14ea2:	f000 fa69 	bl	15378 <os_arch_save_sr>
    TAILQ_FOREACH(entry, &g_os_run_list, t_os_list) {
   14ea6:	4b0f      	ldr	r3, [pc, #60]	; (14ee4 <os_sched_insert+0x50>)
   14ea8:	681b      	ldr	r3, [r3, #0]
   14eaa:	b12b      	cbz	r3, 14eb8 <os_sched_insert+0x24>
        if (t->t_prio < entry->t_prio) {
   14eac:	7ae1      	ldrb	r1, [r4, #11]
   14eae:	7ada      	ldrb	r2, [r3, #11]
   14eb0:	4291      	cmp	r1, r2
   14eb2:	d301      	bcc.n	14eb8 <os_sched_insert+0x24>
    TAILQ_FOREACH(entry, &g_os_run_list, t_os_list) {
   14eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   14eb6:	e7f8      	b.n	14eaa <os_sched_insert+0x16>
    if (entry) {
   14eb8:	b153      	cbz	r3, 14ed0 <os_sched_insert+0x3c>
        TAILQ_INSERT_BEFORE(entry, (struct os_task *) t, t_os_list);
   14eba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   14ebc:	64a2      	str	r2, [r4, #72]	; 0x48
   14ebe:	6463      	str	r3, [r4, #68]	; 0x44
   14ec0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   14ec2:	6014      	str	r4, [r2, #0]
   14ec4:	3444      	adds	r4, #68	; 0x44
   14ec6:	649c      	str	r4, [r3, #72]	; 0x48
    OS_EXIT_CRITICAL(sr);
   14ec8:	f000 fa5c 	bl	15384 <os_arch_restore_sr>
    return (0);
   14ecc:	2000      	movs	r0, #0
}
   14ece:	bd10      	pop	{r4, pc}
        TAILQ_INSERT_TAIL(&g_os_run_list, (struct os_task *) t, t_os_list);
   14ed0:	2300      	movs	r3, #0
   14ed2:	6463      	str	r3, [r4, #68]	; 0x44
   14ed4:	4b03      	ldr	r3, [pc, #12]	; (14ee4 <os_sched_insert+0x50>)
   14ed6:	685a      	ldr	r2, [r3, #4]
   14ed8:	64a2      	str	r2, [r4, #72]	; 0x48
   14eda:	6014      	str	r4, [r2, #0]
   14edc:	3444      	adds	r4, #68	; 0x44
   14ede:	605c      	str	r4, [r3, #4]
   14ee0:	e7f2      	b.n	14ec8 <os_sched_insert+0x34>
   14ee2:	bf00      	nop
   14ee4:	1000010c 	.word	0x1000010c

00014ee8 <os_sched_ctx_sw_hook>:

void
os_sched_ctx_sw_hook(struct os_task *next_t)
{
   14ee8:	b410      	push	{r4}
    stack = g_current_task->t_stackbottom;
    for (i = 0; i < MYNEWT_VAL(OS_CTX_SW_STACK_GUARD); i++) {
        assert(stack[i] == OS_STACK_PATTERN);
    }
#endif
    next_t->t_ctx_sw_cnt++;
   14eea:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
   14eec:	3301      	adds	r3, #1
   14eee:	63c3      	str	r3, [r0, #60]	; 0x3c
#if MYNEWT_VAL(OS_TASK_RUN_TIME_CPUTIME)
    ticks = os_cputime_get32();
#else
    ticks = g_os_time;
   14ef0:	4b06      	ldr	r3, [pc, #24]	; (14f0c <os_sched_ctx_sw_hook+0x24>)
   14ef2:	6818      	ldr	r0, [r3, #0]
#endif
    g_current_task->t_run_time += ticks - g_os_last_ctx_sw_time;
   14ef4:	4b06      	ldr	r3, [pc, #24]	; (14f10 <os_sched_ctx_sw_hook+0x28>)
   14ef6:	681c      	ldr	r4, [r3, #0]
   14ef8:	4906      	ldr	r1, [pc, #24]	; (14f14 <os_sched_ctx_sw_hook+0x2c>)
   14efa:	680b      	ldr	r3, [r1, #0]
   14efc:	1ac2      	subs	r2, r0, r3
   14efe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   14f00:	4413      	add	r3, r2
   14f02:	63a3      	str	r3, [r4, #56]	; 0x38
    g_os_last_ctx_sw_time = ticks;
   14f04:	6008      	str	r0, [r1, #0]
}
   14f06:	bc10      	pop	{r4}
   14f08:	4770      	bx	lr
   14f0a:	bf00      	nop
   14f0c:	10002160 	.word	0x10002160
   14f10:	1000211c 	.word	0x1000211c
   14f14:	10002120 	.word	0x10002120

00014f18 <os_sched_get_current_task>:

struct os_task *
os_sched_get_current_task(void)
{
    return (g_current_task);
}
   14f18:	4b01      	ldr	r3, [pc, #4]	; (14f20 <os_sched_get_current_task+0x8>)
   14f1a:	6818      	ldr	r0, [r3, #0]
   14f1c:	4770      	bx	lr
   14f1e:	bf00      	nop
   14f20:	1000211c 	.word	0x1000211c

00014f24 <os_sched_set_current_task>:
 * @param t Pointer to currently running task.
 */
void
os_sched_set_current_task(struct os_task *t)
{
    g_current_task = t;
   14f24:	4b01      	ldr	r3, [pc, #4]	; (14f2c <os_sched_set_current_task+0x8>)
   14f26:	6018      	str	r0, [r3, #0]
}
   14f28:	4770      	bx	lr
   14f2a:	bf00      	nop
   14f2c:	1000211c 	.word	0x1000211c

00014f30 <os_sched_sleep>:
 * NOTE: must be called with interrupts disabled! This function does not call
 * the scheduler
 */
int
os_sched_sleep(struct os_task *t, os_time_t nticks)
{
   14f30:	b538      	push	{r3, r4, r5, lr}
   14f32:	4604      	mov	r4, r0
   14f34:	460d      	mov	r5, r1
    struct os_task *entry;

    entry = NULL;

    TAILQ_REMOVE(&g_os_run_list, t, t_os_list);
   14f36:	6c43      	ldr	r3, [r0, #68]	; 0x44
   14f38:	b183      	cbz	r3, 14f5c <os_sched_sleep+0x2c>
   14f3a:	6c82      	ldr	r2, [r0, #72]	; 0x48
   14f3c:	649a      	str	r2, [r3, #72]	; 0x48
   14f3e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   14f40:	6c62      	ldr	r2, [r4, #68]	; 0x44
   14f42:	601a      	str	r2, [r3, #0]
    t->t_state = OS_TASK_SLEEP;
   14f44:	2302      	movs	r3, #2
   14f46:	7323      	strb	r3, [r4, #12]
    t->t_next_wakeup = os_time_get() + nticks;
   14f48:	f000 f9c6 	bl	152d8 <os_time_get>
   14f4c:	4428      	add	r0, r5
   14f4e:	6360      	str	r0, [r4, #52]	; 0x34
    if (nticks == OS_TIMEOUT_NEVER) {
   14f50:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
   14f54:	d006      	beq.n	14f64 <os_sched_sleep+0x34>
        t->t_flags |= OS_TASK_FLAG_NO_TIMEOUT;
        TAILQ_INSERT_TAIL(&g_os_sleep_list, t, t_os_list);
    } else {
        TAILQ_FOREACH(entry, &g_os_sleep_list, t_os_list) {
   14f56:	4b18      	ldr	r3, [pc, #96]	; (14fb8 <os_sched_sleep+0x88>)
   14f58:	681b      	ldr	r3, [r3, #0]
   14f5a:	e011      	b.n	14f80 <os_sched_sleep+0x50>
    TAILQ_REMOVE(&g_os_run_list, t, t_os_list);
   14f5c:	6c82      	ldr	r2, [r0, #72]	; 0x48
   14f5e:	4b17      	ldr	r3, [pc, #92]	; (14fbc <os_sched_sleep+0x8c>)
   14f60:	605a      	str	r2, [r3, #4]
   14f62:	e7ec      	b.n	14f3e <os_sched_sleep+0xe>
        t->t_flags |= OS_TASK_FLAG_NO_TIMEOUT;
   14f64:	7b63      	ldrb	r3, [r4, #13]
   14f66:	f043 0301 	orr.w	r3, r3, #1
   14f6a:	7363      	strb	r3, [r4, #13]
        TAILQ_INSERT_TAIL(&g_os_sleep_list, t, t_os_list);
   14f6c:	2300      	movs	r3, #0
   14f6e:	6463      	str	r3, [r4, #68]	; 0x44
   14f70:	4b11      	ldr	r3, [pc, #68]	; (14fb8 <os_sched_sleep+0x88>)
   14f72:	685a      	ldr	r2, [r3, #4]
   14f74:	64a2      	str	r2, [r4, #72]	; 0x48
   14f76:	6014      	str	r4, [r2, #0]
   14f78:	3444      	adds	r4, #68	; 0x44
   14f7a:	605c      	str	r4, [r3, #4]
   14f7c:	e011      	b.n	14fa2 <os_sched_sleep+0x72>
        TAILQ_FOREACH(entry, &g_os_sleep_list, t_os_list) {
   14f7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   14f80:	b13b      	cbz	r3, 14f92 <os_sched_sleep+0x62>
            if ((entry->t_flags & OS_TASK_FLAG_NO_TIMEOUT) ||
   14f82:	7b5a      	ldrb	r2, [r3, #13]
   14f84:	f012 0f01 	tst.w	r2, #1
   14f88:	d103      	bne.n	14f92 <os_sched_sleep+0x62>
                    OS_TIME_TICK_GT(entry->t_next_wakeup, t->t_next_wakeup)) {
   14f8a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   14f8c:	1a12      	subs	r2, r2, r0
            if ((entry->t_flags & OS_TASK_FLAG_NO_TIMEOUT) ||
   14f8e:	2a00      	cmp	r2, #0
   14f90:	ddf5      	ble.n	14f7e <os_sched_sleep+0x4e>
                break;
            }
        }
        if (entry) {
   14f92:	b143      	cbz	r3, 14fa6 <os_sched_sleep+0x76>
            TAILQ_INSERT_BEFORE(entry, t, t_os_list);
   14f94:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   14f96:	64a2      	str	r2, [r4, #72]	; 0x48
   14f98:	6463      	str	r3, [r4, #68]	; 0x44
   14f9a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   14f9c:	6014      	str	r4, [r2, #0]
   14f9e:	3444      	adds	r4, #68	; 0x44
   14fa0:	649c      	str	r4, [r3, #72]	; 0x48
        }
    }

    os_trace_task_stop_ready(t, OS_TASK_SLEEP);
    return (0);
}
   14fa2:	2000      	movs	r0, #0
   14fa4:	bd38      	pop	{r3, r4, r5, pc}
            TAILQ_INSERT_TAIL(&g_os_sleep_list, t, t_os_list);
   14fa6:	2300      	movs	r3, #0
   14fa8:	6463      	str	r3, [r4, #68]	; 0x44
   14faa:	4b03      	ldr	r3, [pc, #12]	; (14fb8 <os_sched_sleep+0x88>)
   14fac:	685a      	ldr	r2, [r3, #4]
   14fae:	64a2      	str	r2, [r4, #72]	; 0x48
   14fb0:	6014      	str	r4, [r2, #0]
   14fb2:	3444      	adds	r4, #68	; 0x44
   14fb4:	605c      	str	r4, [r3, #4]
   14fb6:	e7f4      	b.n	14fa2 <os_sched_sleep+0x72>
   14fb8:	10000114 	.word	0x10000114
   14fbc:	1000010c 	.word	0x1000010c

00014fc0 <os_sched_wakeup>:
 *
 * NOTE: This function must be called with interrupts disabled.
 */
int
os_sched_wakeup(struct os_task *t)
{
   14fc0:	b508      	push	{r3, lr}
    struct os_task_obj *os_obj;

    assert(t->t_state == OS_TASK_SLEEP);
   14fc2:	7b03      	ldrb	r3, [r0, #12]
   14fc4:	2b02      	cmp	r3, #2
   14fc6:	d121      	bne.n	1500c <os_sched_wakeup+0x4c>

    /* Remove self from object list if waiting on one */
    if (t->t_obj) {
   14fc8:	69c2      	ldr	r2, [r0, #28]
   14fca:	b162      	cbz	r2, 14fe6 <os_sched_wakeup+0x26>
        os_obj = (struct os_task_obj *)t->t_obj;
        assert(!SLIST_EMPTY(&os_obj->obj_head));
   14fcc:	6813      	ldr	r3, [r2, #0]
   14fce:	b33b      	cbz	r3, 15020 <os_sched_wakeup+0x60>
        SLIST_REMOVE(&os_obj->obj_head, t, os_task, t_obj_list);
   14fd0:	4283      	cmp	r3, r0
   14fd2:	d02f      	beq.n	15034 <os_sched_wakeup+0x74>
   14fd4:	461a      	mov	r2, r3
   14fd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   14fd8:	4283      	cmp	r3, r0
   14fda:	d1fb      	bne.n	14fd4 <os_sched_wakeup+0x14>
   14fdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   14fde:	64d3      	str	r3, [r2, #76]	; 0x4c
        SLIST_NEXT(t, t_obj_list) = NULL;
   14fe0:	2300      	movs	r3, #0
   14fe2:	64c3      	str	r3, [r0, #76]	; 0x4c
        t->t_obj = NULL;
   14fe4:	61c3      	str	r3, [r0, #28]
    }

    /* Remove task from sleep list */
    t->t_state = OS_TASK_READY;
   14fe6:	2301      	movs	r3, #1
   14fe8:	7303      	strb	r3, [r0, #12]
    t->t_next_wakeup = 0;
   14fea:	2300      	movs	r3, #0
   14fec:	6343      	str	r3, [r0, #52]	; 0x34
    t->t_flags &= ~OS_TASK_FLAG_NO_TIMEOUT;
   14fee:	7b43      	ldrb	r3, [r0, #13]
   14ff0:	f023 0301 	bic.w	r3, r3, #1
   14ff4:	7343      	strb	r3, [r0, #13]
    TAILQ_REMOVE(&g_os_sleep_list, t, t_os_list);
   14ff6:	6c43      	ldr	r3, [r0, #68]	; 0x44
   14ff8:	b1fb      	cbz	r3, 1503a <os_sched_wakeup+0x7a>
   14ffa:	6c82      	ldr	r2, [r0, #72]	; 0x48
   14ffc:	649a      	str	r2, [r3, #72]	; 0x48
   14ffe:	6c83      	ldr	r3, [r0, #72]	; 0x48
   15000:	6c42      	ldr	r2, [r0, #68]	; 0x44
   15002:	601a      	str	r2, [r3, #0]
    os_sched_insert(t);
   15004:	f7ff ff46 	bl	14e94 <os_sched_insert>

    os_trace_task_start_ready(t);

    return (0);
}
   15008:	2000      	movs	r0, #0
   1500a:	bd08      	pop	{r3, pc}
    assert(t->t_state == OS_TASK_SLEEP);
   1500c:	f7ff f978 	bl	14300 <hal_debugger_connected>
   15010:	b100      	cbz	r0, 15014 <os_sched_wakeup+0x54>
   15012:	be01      	bkpt	0x0001
   15014:	2300      	movs	r3, #0
   15016:	461a      	mov	r2, r3
   15018:	4619      	mov	r1, r3
   1501a:	4618      	mov	r0, r3
   1501c:	f000 fa7a 	bl	15514 <__assert_func>
        assert(!SLIST_EMPTY(&os_obj->obj_head));
   15020:	f7ff f96e 	bl	14300 <hal_debugger_connected>
   15024:	b100      	cbz	r0, 15028 <os_sched_wakeup+0x68>
   15026:	be01      	bkpt	0x0001
   15028:	2300      	movs	r3, #0
   1502a:	461a      	mov	r2, r3
   1502c:	4619      	mov	r1, r3
   1502e:	4618      	mov	r0, r3
   15030:	f000 fa70 	bl	15514 <__assert_func>
        SLIST_REMOVE(&os_obj->obj_head, t, os_task, t_obj_list);
   15034:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   15036:	6013      	str	r3, [r2, #0]
   15038:	e7d2      	b.n	14fe0 <os_sched_wakeup+0x20>
    TAILQ_REMOVE(&g_os_sleep_list, t, t_os_list);
   1503a:	6c82      	ldr	r2, [r0, #72]	; 0x48
   1503c:	4b01      	ldr	r3, [pc, #4]	; (15044 <os_sched_wakeup+0x84>)
   1503e:	605a      	str	r2, [r3, #4]
   15040:	e7dd      	b.n	14ffe <os_sched_wakeup+0x3e>
   15042:	bf00      	nop
   15044:	10000114 	.word	0x10000114

00015048 <os_sched_os_timer_exp>:
 * removed from the sleep list and added to the run list.
 *
 */
void
os_sched_os_timer_exp(void)
{
   15048:	b570      	push	{r4, r5, r6, lr}
    struct os_task *t;
    struct os_task *next;
    os_time_t now;
    os_sr_t sr;

    now = os_time_get();
   1504a:	f000 f945 	bl	152d8 <os_time_get>
   1504e:	4605      	mov	r5, r0

    OS_ENTER_CRITICAL(sr);
   15050:	f000 f992 	bl	15378 <os_arch_save_sr>
   15054:	4606      	mov	r6, r0

    /*
     * Wakeup any tasks that have their sleep timer expired
     */
    t = TAILQ_FIRST(&g_os_sleep_list);
   15056:	4b0a      	ldr	r3, [pc, #40]	; (15080 <os_sched_os_timer_exp+0x38>)
   15058:	6818      	ldr	r0, [r3, #0]
    while (t) {
   1505a:	e002      	b.n	15062 <os_sched_os_timer_exp+0x1a>
        if (t->t_flags & OS_TASK_FLAG_NO_TIMEOUT) {
            break;
        }
        next = TAILQ_NEXT(t, t_os_list);
        if (OS_TIME_TICK_GEQ(now, t->t_next_wakeup)) {
            os_sched_wakeup(t);
   1505c:	f7ff ffb0 	bl	14fc0 <os_sched_wakeup>
        } else {
            break;
        }
        t = next;
   15060:	4620      	mov	r0, r4
    while (t) {
   15062:	b140      	cbz	r0, 15076 <os_sched_os_timer_exp+0x2e>
        if (t->t_flags & OS_TASK_FLAG_NO_TIMEOUT) {
   15064:	7b43      	ldrb	r3, [r0, #13]
   15066:	f013 0f01 	tst.w	r3, #1
   1506a:	d104      	bne.n	15076 <os_sched_os_timer_exp+0x2e>
        next = TAILQ_NEXT(t, t_os_list);
   1506c:	6c44      	ldr	r4, [r0, #68]	; 0x44
        if (OS_TIME_TICK_GEQ(now, t->t_next_wakeup)) {
   1506e:	6b43      	ldr	r3, [r0, #52]	; 0x34
   15070:	1aeb      	subs	r3, r5, r3
   15072:	2b00      	cmp	r3, #0
   15074:	daf2      	bge.n	1505c <os_sched_os_timer_exp+0x14>
    }

    OS_EXIT_CRITICAL(sr);
   15076:	4630      	mov	r0, r6
   15078:	f000 f984 	bl	15384 <os_arch_restore_sr>
}
   1507c:	bd70      	pop	{r4, r5, r6, pc}
   1507e:	bf00      	nop
   15080:	10000114 	.word	0x10000114

00015084 <os_sched_wakeup_ticks>:
 * Return the number of ticks until the first sleep timer expires.If there are
 * no such tasks then return OS_TIMEOUT_NEVER instead.
 */
os_time_t
os_sched_wakeup_ticks(os_time_t now)
{
   15084:	b510      	push	{r4, lr}
   15086:	4604      	mov	r4, r0
    os_time_t rt;
    struct os_task *t;

    OS_ASSERT_CRITICAL();
   15088:	f000 f97f 	bl	1538a <os_arch_in_critical>
   1508c:	b150      	cbz	r0, 150a4 <os_sched_wakeup_ticks+0x20>

    t = TAILQ_FIRST(&g_os_sleep_list);
   1508e:	4b0e      	ldr	r3, [pc, #56]	; (150c8 <os_sched_wakeup_ticks+0x44>)
   15090:	681b      	ldr	r3, [r3, #0]
    if (t == NULL || (t->t_flags & OS_TASK_FLAG_NO_TIMEOUT)) {
   15092:	b19b      	cbz	r3, 150bc <os_sched_wakeup_ticks+0x38>
   15094:	7b5a      	ldrb	r2, [r3, #13]
   15096:	f012 0f01 	tst.w	r2, #1
   1509a:	d112      	bne.n	150c2 <os_sched_wakeup_ticks+0x3e>
        rt = OS_TIMEOUT_NEVER;
    } else if (OS_TIME_TICK_GEQ(t->t_next_wakeup, now)) {
   1509c:	6b58      	ldr	r0, [r3, #52]	; 0x34
   1509e:	1b00      	subs	r0, r0, r4
   150a0:	d40a      	bmi.n	150b8 <os_sched_wakeup_ticks+0x34>
        rt = t->t_next_wakeup - now;
    } else {
        rt = 0;     /* wakeup time was in the past */
    }
    return (rt);
}
   150a2:	bd10      	pop	{r4, pc}
    OS_ASSERT_CRITICAL();
   150a4:	f7ff f92c 	bl	14300 <hal_debugger_connected>
   150a8:	b100      	cbz	r0, 150ac <os_sched_wakeup_ticks+0x28>
   150aa:	be01      	bkpt	0x0001
   150ac:	2300      	movs	r3, #0
   150ae:	461a      	mov	r2, r3
   150b0:	4619      	mov	r1, r3
   150b2:	4618      	mov	r0, r3
   150b4:	f000 fa2e 	bl	15514 <__assert_func>
        rt = 0;     /* wakeup time was in the past */
   150b8:	2000      	movs	r0, #0
   150ba:	e7f2      	b.n	150a2 <os_sched_wakeup_ticks+0x1e>
        rt = OS_TIMEOUT_NEVER;
   150bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   150c0:	e7ef      	b.n	150a2 <os_sched_wakeup_ticks+0x1e>
   150c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    return (rt);
   150c6:	e7ec      	b.n	150a2 <os_sched_wakeup_ticks+0x1e>
   150c8:	10000114 	.word	0x10000114

000150cc <os_sched_next_task>:
 */
struct os_task *
os_sched_next_task(void)
{
    return (TAILQ_FIRST(&g_os_run_list));
}
   150cc:	4b01      	ldr	r3, [pc, #4]	; (150d4 <os_sched_next_task+0x8>)
   150ce:	6818      	ldr	r0, [r3, #0]
   150d0:	4770      	bx	lr
   150d2:	bf00      	nop
   150d4:	1000010c 	.word	0x1000010c

000150d8 <os_sched>:
{
   150d8:	b538      	push	{r3, r4, r5, lr}
   150da:	4604      	mov	r4, r0
    OS_ENTER_CRITICAL(sr);
   150dc:	f000 f94c 	bl	15378 <os_arch_save_sr>
   150e0:	4605      	mov	r5, r0
    if (!next_t) {
   150e2:	b134      	cbz	r4, 150f2 <os_sched+0x1a>
    os_arch_ctx_sw(next_t);
   150e4:	4620      	mov	r0, r4
   150e6:	f000 f93d 	bl	15364 <os_arch_ctx_sw>
    OS_EXIT_CRITICAL(sr);
   150ea:	4628      	mov	r0, r5
   150ec:	f000 f94a 	bl	15384 <os_arch_restore_sr>
}
   150f0:	bd38      	pop	{r3, r4, r5, pc}
        next_t = os_sched_next_task();
   150f2:	f7ff ffeb 	bl	150cc <os_sched_next_task>
   150f6:	4604      	mov	r4, r0
   150f8:	e7f4      	b.n	150e4 <os_sched+0xc>
	...

000150fc <os_sched_resort>:
 * NOTE: this function expects interrupts to be disabled so they
 * are not disabled here.
 */
void
os_sched_resort(struct os_task *t)
{
   150fc:	b508      	push	{r3, lr}
    if (t->t_state == OS_TASK_READY) {
   150fe:	7b03      	ldrb	r3, [r0, #12]
   15100:	2b01      	cmp	r3, #1
   15102:	d000      	beq.n	15106 <os_sched_resort+0xa>
        TAILQ_REMOVE(&g_os_run_list, t, t_os_list);
        os_sched_insert(t);
    }
}
   15104:	bd08      	pop	{r3, pc}
        TAILQ_REMOVE(&g_os_run_list, t, t_os_list);
   15106:	6c43      	ldr	r3, [r0, #68]	; 0x44
   15108:	b13b      	cbz	r3, 1511a <os_sched_resort+0x1e>
   1510a:	6c82      	ldr	r2, [r0, #72]	; 0x48
   1510c:	649a      	str	r2, [r3, #72]	; 0x48
   1510e:	6c83      	ldr	r3, [r0, #72]	; 0x48
   15110:	6c42      	ldr	r2, [r0, #68]	; 0x44
   15112:	601a      	str	r2, [r3, #0]
        os_sched_insert(t);
   15114:	f7ff febe 	bl	14e94 <os_sched_insert>
}
   15118:	e7f4      	b.n	15104 <os_sched_resort+0x8>
        TAILQ_REMOVE(&g_os_run_list, t, t_os_list);
   1511a:	6c82      	ldr	r2, [r0, #72]	; 0x48
   1511c:	4b01      	ldr	r3, [pc, #4]	; (15124 <os_sched_resort+0x28>)
   1511e:	605a      	str	r2, [r3, #4]
   15120:	e7f5      	b.n	1510e <os_sched_resort+0x12>
   15122:	bf00      	nop
   15124:	1000010c 	.word	0x1000010c

00015128 <_clear_stack>:
static void
_clear_stack(os_stack_t *stack_bottom, int size)
{
    int i;

    for (i = 0; i < size; i++) {
   15128:	2300      	movs	r3, #0
   1512a:	428b      	cmp	r3, r1
   1512c:	da04      	bge.n	15138 <_clear_stack+0x10>
        stack_bottom[i] = OS_STACK_PATTERN;
   1512e:	4a03      	ldr	r2, [pc, #12]	; (1513c <_clear_stack+0x14>)
   15130:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    for (i = 0; i < size; i++) {
   15134:	3301      	adds	r3, #1
   15136:	e7f8      	b.n	1512a <_clear_stack+0x2>
    }
}
   15138:	4770      	bx	lr
   1513a:	bf00      	nop
   1513c:	deadbeef 	.word	0xdeadbeef

00015140 <os_task_stacktop_get>:
}

os_stack_t *
os_task_stacktop_get(struct os_task *t)
{
    return &t->t_stackbottom[t->t_stacksize];
   15140:	6843      	ldr	r3, [r0, #4]
   15142:	8900      	ldrh	r0, [r0, #8]
}
   15144:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   15148:	4770      	bx	lr
	...

0001514c <os_task_init>:
{
   1514c:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
   15150:	4604      	mov	r4, r0
   15152:	460d      	mov	r5, r1
   15154:	4617      	mov	r7, r2
   15156:	461e      	mov	r6, r3
   15158:	f8bd 9024 	ldrh.w	r9, [sp, #36]	; 0x24
    memset(t, 0, sizeof(*t));
   1515c:	2250      	movs	r2, #80	; 0x50
   1515e:	2100      	movs	r1, #0
   15160:	f000 fadf 	bl	15722 <memset>
    t->t_func = func;
   15164:	6167      	str	r7, [r4, #20]
    t->t_arg = arg;
   15166:	61a6      	str	r6, [r4, #24]
    OS_ENTER_CRITICAL(sr);
   15168:	f000 f906 	bl	15378 <os_arch_save_sr>
    rc = g_task_id;
   1516c:	4b2e      	ldr	r3, [pc, #184]	; (15228 <os_task_init+0xdc>)
   1516e:	781e      	ldrb	r6, [r3, #0]
    g_task_id++;
   15170:	1c72      	adds	r2, r6, #1
   15172:	701a      	strb	r2, [r3, #0]
    OS_EXIT_CRITICAL(sr);
   15174:	f000 f906 	bl	15384 <os_arch_restore_sr>
    t->t_taskid = os_task_next_id();
   15178:	72a6      	strb	r6, [r4, #10]
    t->t_prio = prio;
   1517a:	f89d 3018 	ldrb.w	r3, [sp, #24]
   1517e:	72e3      	strb	r3, [r4, #11]
    t->t_state = OS_TASK_READY;
   15180:	2301      	movs	r3, #1
   15182:	7323      	strb	r3, [r4, #12]
    t->t_name = name;
   15184:	6125      	str	r5, [r4, #16]
    t->t_next_wakeup = 0;
   15186:	2300      	movs	r3, #0
   15188:	6363      	str	r3, [r4, #52]	; 0x34
    rc = os_sanity_check_init(&t->t_sanity_check);
   1518a:	f104 0620 	add.w	r6, r4, #32
   1518e:	4630      	mov	r0, r6
   15190:	f7ff fe1e 	bl	14dd0 <os_sanity_check_init>
    if (rc != OS_OK) {
   15194:	4605      	mov	r5, r0
   15196:	2800      	cmp	r0, #0
   15198:	d139      	bne.n	1520e <os_task_init+0xc2>
    if (sanity_itvl != OS_WAIT_FOREVER) {
   1519a:	9b07      	ldr	r3, [sp, #28]
   1519c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
   151a0:	d005      	beq.n	151ae <os_task_init+0x62>
        sc->sc_checkin_itvl = sanity_itvl;
   151a2:	6263      	str	r3, [r4, #36]	; 0x24
        rc = os_sanity_check_register(sc);
   151a4:	4630      	mov	r0, r6
   151a6:	f7ff fe1b 	bl	14de0 <os_sanity_check_register>
        if (rc != OS_OK) {
   151aa:	4605      	mov	r5, r0
   151ac:	bb78      	cbnz	r0, 1520e <os_task_init+0xc2>
    _clear_stack(stack_bottom, stack_size);
   151ae:	4649      	mov	r1, r9
   151b0:	9808      	ldr	r0, [sp, #32]
   151b2:	f7ff ffb9 	bl	15128 <_clear_stack>
    t->t_stackbottom = stack_bottom;
   151b6:	9b08      	ldr	r3, [sp, #32]
   151b8:	6063      	str	r3, [r4, #4]
    t->t_stacksize = stack_size;
   151ba:	f8a4 9008 	strh.w	r9, [r4, #8]
    t->t_stackptr = os_arch_task_stack_init(t, os_task_stacktop_get(t),
   151be:	4620      	mov	r0, r4
   151c0:	f7ff ffbe 	bl	15140 <os_task_stacktop_get>
   151c4:	4601      	mov	r1, r0
   151c6:	464a      	mov	r2, r9
   151c8:	4620      	mov	r0, r4
   151ca:	f000 f8e3 	bl	15394 <os_arch_task_stack_init>
   151ce:	6020      	str	r0, [r4, #0]
    STAILQ_FOREACH(task, &g_os_task_list, t_os_task_list) {
   151d0:	4b16      	ldr	r3, [pc, #88]	; (1522c <os_task_init+0xe0>)
   151d2:	681b      	ldr	r3, [r3, #0]
   151d4:	b17b      	cbz	r3, 151f6 <os_task_init+0xaa>
        assert(t->t_prio != task->t_prio);
   151d6:	7ae1      	ldrb	r1, [r4, #11]
   151d8:	7ada      	ldrb	r2, [r3, #11]
   151da:	4291      	cmp	r1, r2
   151dc:	d001      	beq.n	151e2 <os_task_init+0x96>
    STAILQ_FOREACH(task, &g_os_task_list, t_os_task_list) {
   151de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   151e0:	e7f8      	b.n	151d4 <os_task_init+0x88>
        assert(t->t_prio != task->t_prio);
   151e2:	f7ff f88d 	bl	14300 <hal_debugger_connected>
   151e6:	b100      	cbz	r0, 151ea <os_task_init+0x9e>
   151e8:	be01      	bkpt	0x0001
   151ea:	2300      	movs	r3, #0
   151ec:	461a      	mov	r2, r3
   151ee:	4619      	mov	r1, r3
   151f0:	4618      	mov	r0, r3
   151f2:	f000 f98f 	bl	15514 <__assert_func>
    STAILQ_INSERT_TAIL(&g_os_task_list, t, t_os_task_list);
   151f6:	6423      	str	r3, [r4, #64]	; 0x40
   151f8:	4b0c      	ldr	r3, [pc, #48]	; (1522c <os_task_init+0xe0>)
   151fa:	685a      	ldr	r2, [r3, #4]
   151fc:	6014      	str	r4, [r2, #0]
   151fe:	f104 0240 	add.w	r2, r4, #64	; 0x40
   15202:	605a      	str	r2, [r3, #4]
    rc = os_sched_insert(t);
   15204:	4620      	mov	r0, r4
   15206:	f7ff fe45 	bl	14e94 <os_sched_insert>
   1520a:	4605      	mov	r5, r0
    if (rc != OS_OK) {
   1520c:	b110      	cbz	r0, 15214 <os_task_init+0xc8>
}
   1520e:	4628      	mov	r0, r5
   15210:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
    if (os_started()) {
   15214:	f7ff faea 	bl	147ec <os_started>
   15218:	b908      	cbnz	r0, 1521e <os_task_init+0xd2>
    return (0);
   1521a:	4605      	mov	r5, r0
   1521c:	e7f7      	b.n	1520e <os_task_init+0xc2>
        os_sched(NULL);
   1521e:	2000      	movs	r0, #0
   15220:	f7ff ff5a 	bl	150d8 <os_sched>
   15224:	e7f3      	b.n	1520e <os_task_init+0xc2>
   15226:	bf00      	nop
   15228:	1000212c 	.word	0x1000212c
   1522c:	10002124 	.word	0x10002124

00015230 <os_deltatime>:
} basetod;

static void
os_deltatime(os_time_t delta, const struct os_timeval *base,
    struct os_timeval *result)
{
   15230:	b430      	push	{r4, r5}
    struct os_timeval tvdelta;

    tvdelta.tv_sec = delta / OS_TICKS_PER_SEC;
   15232:	09c3      	lsrs	r3, r0, #7
    tvdelta.tv_usec = (delta % OS_TICKS_PER_SEC) * OS_USEC_PER_TICK;
   15234:	f000 007f 	and.w	r0, r0, #127	; 0x7f
    os_timeradd(base, &tvdelta, result);
   15238:	e9d1 4500 	ldrd	r4, r5, [r1]
   1523c:	18e4      	adds	r4, r4, r3
   1523e:	f145 0500 	adc.w	r5, r5, #0
   15242:	e9c2 4500 	strd	r4, r5, [r2]
   15246:	688b      	ldr	r3, [r1, #8]
   15248:	f641 6184 	movw	r1, #7812	; 0x1e84
   1524c:	fb01 3000 	mla	r0, r1, r0, r3
   15250:	6090      	str	r0, [r2, #8]
   15252:	4b07      	ldr	r3, [pc, #28]	; (15270 <os_deltatime+0x40>)
   15254:	4298      	cmp	r0, r3
   15256:	dd09      	ble.n	1526c <os_deltatime+0x3c>
   15258:	1c61      	adds	r1, r4, #1
   1525a:	f145 0300 	adc.w	r3, r5, #0
   1525e:	6011      	str	r1, [r2, #0]
   15260:	6053      	str	r3, [r2, #4]
   15262:	f5a0 2074 	sub.w	r0, r0, #999424	; 0xf4000
   15266:	f5a0 7010 	sub.w	r0, r0, #576	; 0x240
   1526a:	6090      	str	r0, [r2, #8]
}
   1526c:	bc30      	pop	{r4, r5}
   1526e:	4770      	bx	lr
   15270:	000f423f 	.word	0x000f423f

00015274 <os_time_tick>:
}

#if MYNEWT_VAL(OS_SCHEDULING)
static void
os_time_tick(int ticks)
{
   15274:	b570      	push	{r4, r5, r6, lr}
    os_sr_t sr;
    os_time_t delta, prev_os_time;

    assert(ticks >= 0);
   15276:	1e04      	subs	r4, r0, #0
   15278:	db0d      	blt.n	15296 <os_time_tick+0x22>

    OS_ENTER_CRITICAL(sr);
   1527a:	f000 f87d 	bl	15378 <os_arch_save_sr>
   1527e:	4605      	mov	r5, r0
    prev_os_time = g_os_time;
   15280:	4913      	ldr	r1, [pc, #76]	; (152d0 <os_time_tick+0x5c>)
   15282:	680a      	ldr	r2, [r1, #0]
    g_os_time += ticks;
   15284:	18a3      	adds	r3, r4, r2
   15286:	600b      	str	r3, [r1, #0]

    /*
     * Update 'basetod' when 'g_os_time' crosses the 0x00000000 and
     * 0x80000000 thresholds.
     */
    if ((prev_os_time ^ g_os_time) >> 31) {
   15288:	ea93 0f02 	teq	r3, r2
   1528c:	d40d      	bmi.n	152aa <os_time_tick+0x36>
        delta = g_os_time - basetod.ostime;
        os_deltatime(delta, &basetod.uptime, &basetod.uptime);
        os_deltatime(delta, &basetod.utctime, &basetod.utctime);
        basetod.ostime = g_os_time;
    }
    OS_EXIT_CRITICAL(sr);
   1528e:	4628      	mov	r0, r5
   15290:	f000 f878 	bl	15384 <os_arch_restore_sr>
}
   15294:	bd70      	pop	{r4, r5, r6, pc}
    assert(ticks >= 0);
   15296:	f7ff f833 	bl	14300 <hal_debugger_connected>
   1529a:	b100      	cbz	r0, 1529e <os_time_tick+0x2a>
   1529c:	be01      	bkpt	0x0001
   1529e:	2300      	movs	r3, #0
   152a0:	461a      	mov	r2, r3
   152a2:	4619      	mov	r1, r3
   152a4:	4618      	mov	r0, r3
   152a6:	f000 f935 	bl	15514 <__assert_func>
        delta = g_os_time - basetod.ostime;
   152aa:	4e0a      	ldr	r6, [pc, #40]	; (152d4 <os_time_tick+0x60>)
   152ac:	4631      	mov	r1, r6
   152ae:	f851 4b08 	ldr.w	r4, [r1], #8
   152b2:	1b1c      	subs	r4, r3, r4
        os_deltatime(delta, &basetod.uptime, &basetod.uptime);
   152b4:	460a      	mov	r2, r1
   152b6:	4620      	mov	r0, r4
   152b8:	f7ff ffba 	bl	15230 <os_deltatime>
        os_deltatime(delta, &basetod.utctime, &basetod.utctime);
   152bc:	f106 0118 	add.w	r1, r6, #24
   152c0:	460a      	mov	r2, r1
   152c2:	4620      	mov	r0, r4
   152c4:	f7ff ffb4 	bl	15230 <os_deltatime>
        basetod.ostime = g_os_time;
   152c8:	4b01      	ldr	r3, [pc, #4]	; (152d0 <os_time_tick+0x5c>)
   152ca:	681b      	ldr	r3, [r3, #0]
   152cc:	6033      	str	r3, [r6, #0]
   152ce:	e7de      	b.n	1528e <os_time_tick+0x1a>
   152d0:	10002160 	.word	0x10002160
   152d4:	10002130 	.word	0x10002130

000152d8 <os_time_get>:
}
   152d8:	4b01      	ldr	r3, [pc, #4]	; (152e0 <os_time_get+0x8>)
   152da:	6818      	ldr	r0, [r3, #0]
   152dc:	4770      	bx	lr
   152de:	bf00      	nop
   152e0:	10002160 	.word	0x10002160

000152e4 <os_time_advance>:

void
os_time_advance(int ticks)
{
   152e4:	b510      	push	{r4, lr}
    assert(ticks >= 0);
   152e6:	1e04      	subs	r4, r0, #0
   152e8:	db02      	blt.n	152f0 <os_time_advance+0xc>

    if (ticks > 0) {
   152ea:	2c00      	cmp	r4, #0
   152ec:	dc0a      	bgt.n	15304 <os_time_advance+0x20>
            os_callout_tick();
            os_sched_os_timer_exp();
            os_sched(NULL);
        }
    }
}
   152ee:	bd10      	pop	{r4, pc}
    assert(ticks >= 0);
   152f0:	f7ff f806 	bl	14300 <hal_debugger_connected>
   152f4:	b100      	cbz	r0, 152f8 <os_time_advance+0x14>
   152f6:	be01      	bkpt	0x0001
   152f8:	2300      	movs	r3, #0
   152fa:	461a      	mov	r2, r3
   152fc:	4619      	mov	r1, r3
   152fe:	4618      	mov	r0, r3
   15300:	f000 f908 	bl	15514 <__assert_func>
        if (!os_started()) {
   15304:	f7ff fa72 	bl	147ec <os_started>
   15308:	b920      	cbnz	r0, 15314 <os_time_advance+0x30>
            g_os_time += ticks;
   1530a:	4b08      	ldr	r3, [pc, #32]	; (1532c <os_time_advance+0x48>)
   1530c:	6818      	ldr	r0, [r3, #0]
   1530e:	4420      	add	r0, r4
   15310:	6018      	str	r0, [r3, #0]
   15312:	e7ec      	b.n	152ee <os_time_advance+0xa>
            os_time_tick(ticks);
   15314:	4620      	mov	r0, r4
   15316:	f7ff ffad 	bl	15274 <os_time_tick>
            os_callout_tick();
   1531a:	f7ff fb55 	bl	149c8 <os_callout_tick>
            os_sched_os_timer_exp();
   1531e:	f7ff fe93 	bl	15048 <os_sched_os_timer_exp>
            os_sched(NULL);
   15322:	2000      	movs	r0, #0
   15324:	f7ff fed8 	bl	150d8 <os_sched>
}
   15328:	e7e1      	b.n	152ee <os_time_advance+0xa>
   1532a:	bf00      	nop
   1532c:	10002160 	.word	0x10002160

00015330 <os_time_delay>:
void
os_time_delay(os_time_t osticks)
{
    os_sr_t sr;

    if (osticks > 0) {
   15330:	b900      	cbnz	r0, 15334 <os_time_delay+0x4>
   15332:	4770      	bx	lr
{
   15334:	b538      	push	{r3, r4, r5, lr}
   15336:	4604      	mov	r4, r0
        OS_ENTER_CRITICAL(sr);
   15338:	f000 f81e 	bl	15378 <os_arch_save_sr>
   1533c:	4605      	mov	r5, r0
        os_sched_sleep(os_sched_get_current_task(), (os_time_t)osticks);
   1533e:	f7ff fdeb 	bl	14f18 <os_sched_get_current_task>
   15342:	4621      	mov	r1, r4
   15344:	f7ff fdf4 	bl	14f30 <os_sched_sleep>
        OS_EXIT_CRITICAL(sr);
   15348:	4628      	mov	r0, r5
   1534a:	f000 f81b 	bl	15384 <os_arch_restore_sr>
        os_sched(NULL);
   1534e:	2000      	movs	r0, #0
   15350:	f7ff fec2 	bl	150d8 <os_sched>
    }
}
   15354:	bd38      	pop	{r3, r4, r5, pc}

00015356 <os_arch_task_return_handler>:
{
    /*
     * If you are stuck here it means that task finished by
     * simple return which is not supported.
     */
    while (1);
   15356:	e7fe      	b.n	15356 <os_arch_task_return_handler>

00015358 <timer_handler>:
{
   15358:	b508      	push	{r3, lr}
    os_time_advance(1);
   1535a:	2001      	movs	r0, #1
   1535c:	f7ff ffc2 	bl	152e4 <os_time_advance>
}
   15360:	bd08      	pop	{r3, pc}
	...

00015364 <os_arch_ctx_sw>:
{
   15364:	b508      	push	{r3, lr}
    os_sched_ctx_sw_hook(t);
   15366:	f7ff fdbf 	bl	14ee8 <os_sched_ctx_sw_hook>
    SCB->ICSR = SCB_ICSR_PENDSVSET_Msk;
   1536a:	4b02      	ldr	r3, [pc, #8]	; (15374 <os_arch_ctx_sw+0x10>)
   1536c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   15370:	605a      	str	r2, [r3, #4]
}
   15372:	bd08      	pop	{r3, pc}
   15374:	e000ed00 	.word	0xe000ed00

00015378 <os_arch_save_sr>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   15378:	f3ef 8010 	mrs	r0, PRIMASK
    isr_ctx = __get_PRIMASK() & 1;
   1537c:	f000 0001 	and.w	r0, r0, #1
  __ASM volatile ("cpsid i" : : : "memory");
   15380:	b672      	cpsid	i
}
   15382:	4770      	bx	lr

00015384 <os_arch_restore_sr>:
    if (!isr_ctx) {
   15384:	b900      	cbnz	r0, 15388 <os_arch_restore_sr+0x4>
  __ASM volatile ("cpsie i" : : : "memory");
   15386:	b662      	cpsie	i
}
   15388:	4770      	bx	lr

0001538a <os_arch_in_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   1538a:	f3ef 8010 	mrs	r0, PRIMASK
}
   1538e:	f000 0001 	and.w	r0, r0, #1
   15392:	4770      	bx	lr

00015394 <os_arch_task_stack_init>:
}

os_stack_t *
os_arch_task_stack_init(struct os_task *t, os_stack_t *stack_top, int size)
{
   15394:	b570      	push	{r4, r5, r6, lr}
   15396:	4606      	mov	r6, r0
   15398:	460c      	mov	r4, r1
    int i;
    os_stack_t *s;
    struct stack_frame *sf;

    /* Get stack frame pointer */
    s = (os_stack_t *) ((uint8_t *) stack_top - sizeof(*sf));
   1539a:	f1a1 0540 	sub.w	r5, r1, #64	; 0x40

    /* Zero out R1-R3, R12 */
    for (i = 9; i < 13; ++i) {
   1539e:	2309      	movs	r3, #9
   153a0:	e003      	b.n	153aa <os_arch_task_stack_init+0x16>
        s[i] = 0;
   153a2:	2200      	movs	r2, #0
   153a4:	f845 2023 	str.w	r2, [r5, r3, lsl #2]
    for (i = 9; i < 13; ++i) {
   153a8:	3301      	adds	r3, #1
   153aa:	2b0c      	cmp	r3, #12
   153ac:	ddf9      	ble.n	153a2 <os_arch_task_stack_init+0xe>
    }

    /* Set registers R4 - R11 on stack. */
    os_arch_init_task_stack(s);
   153ae:	4628      	mov	r0, r5
   153b0:	f7fe fefa 	bl	141a8 <os_arch_init_task_stack>

    /* Set remaining portions of stack frame */
    sf = (struct stack_frame *) s;
    sf->xpsr = INITIAL_xPSR;
   153b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   153b8:	f844 3c04 	str.w	r3, [r4, #-4]
    sf->pc = (uint32_t)t->t_func;
   153bc:	6973      	ldr	r3, [r6, #20]
   153be:	f844 3c08 	str.w	r3, [r4, #-8]
    sf->r0 = (uint32_t)t->t_arg;
   153c2:	69b3      	ldr	r3, [r6, #24]
   153c4:	f844 3c20 	str.w	r3, [r4, #-32]
    /* Set function to cache returns from tasks. */
    sf->lr = (uint32_t)os_arch_task_return_handler;
   153c8:	4b02      	ldr	r3, [pc, #8]	; (153d4 <os_arch_task_stack_init+0x40>)
   153ca:	f844 3c0c 	str.w	r3, [r4, #-12]
#if MYNEWT_VAL(HARDFLOAT)
    sf->exc_lr = INITIAL_LR;
#endif

    return (s);
}
   153ce:	4628      	mov	r0, r5
   153d0:	bd70      	pop	{r4, r5, r6, pc}
   153d2:	bf00      	nop
   153d4:	00015357 	.word	0x00015357

000153d8 <os_arch_init>:

void
os_arch_init(void)
{
   153d8:	b508      	push	{r3, lr}
    /*
     * Trap on divide-by-zero.
     */
    SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
   153da:	4a04      	ldr	r2, [pc, #16]	; (153ec <os_arch_init+0x14>)
   153dc:	6953      	ldr	r3, [r2, #20]
   153de:	f043 0310 	orr.w	r3, r3, #16
   153e2:	6153      	str	r3, [r2, #20]
    os_init_idle_task();
   153e4:	f7ff fa08 	bl	147f8 <os_init_idle_task>
}
   153e8:	bd08      	pop	{r3, pc}
   153ea:	bf00      	nop
   153ec:	e000ed00 	.word	0xe000ed00

000153f0 <os_arch_os_init>:
    SVC_Call(os_arch_init);
}

os_error_t
os_arch_os_init(void)
{
   153f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   153f2:	f3ef 8405 	mrs	r4, IPSR
    os_error_t err;
    int i;

    /* Cannot be called within an ISR */
    err = OS_ERR_IN_ISR;
    if (__get_IPSR() == 0) {
   153f6:	b90c      	cbnz	r4, 153fc <os_arch_os_init+0xc>
        err = OS_OK;

        /* Drop priority for all interrupts */
        for (i = 0; i < sizeof(NVIC->IP); i++) {
   153f8:	2400      	movs	r4, #0
   153fa:	e009      	b.n	15410 <os_arch_os_init+0x20>
    err = OS_ERR_IN_ISR;
   153fc:	2007      	movs	r0, #7
   153fe:	e02e      	b.n	1545e <os_arch_os_init+0x6e>
            NVIC->IP[i] = -1;
   15400:	f104 4560 	add.w	r5, r4, #3758096384	; 0xe0000000
   15404:	f505 4561 	add.w	r5, r5, #57600	; 0xe100
   15408:	26ff      	movs	r6, #255	; 0xff
   1540a:	f885 6300 	strb.w	r6, [r5, #768]	; 0x300
        for (i = 0; i < sizeof(NVIC->IP); i++) {
   1540e:	3401      	adds	r4, #1
   15410:	2cef      	cmp	r4, #239	; 0xef
   15412:	d9f5      	bls.n	15400 <os_arch_os_init+0x10>
         * Install default interrupt handler for all interrupts except Reset,
         * which'll print out system state at the time of the interrupt, and
         * few other regs which should help in trying to figure out what went
         * wrong.
         */
        for (i = -NVIC_USER_IRQ_OFFSET + 2;
   15414:	f06f 040d 	mvn.w	r4, #13
   15418:	e007      	b.n	1542a <os_arch_os_init+0x3a>
             i < NVIC_NUM_VECTORS - NVIC_USER_IRQ_OFFSET; i++) {
            NVIC_SetVector(i, (uint32_t)os_default_irq_asm);
   1541a:	b265      	sxtb	r5, r4
  uint32_t vectors = (uint32_t )SCB->VTOR;
   1541c:	4e12      	ldr	r6, [pc, #72]	; (15468 <os_arch_os_init+0x78>)
   1541e:	68b6      	ldr	r6, [r6, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   15420:	3510      	adds	r5, #16
   15422:	4f12      	ldr	r7, [pc, #72]	; (1546c <os_arch_os_init+0x7c>)
   15424:	f846 7025 	str.w	r7, [r6, r5, lsl #2]
             i < NVIC_NUM_VECTORS - NVIC_USER_IRQ_OFFSET; i++) {
   15428:	3401      	adds	r4, #1
        for (i = -NVIC_USER_IRQ_OFFSET + 2;
   1542a:	2c19      	cmp	r4, #25
   1542c:	ddf5      	ble.n	1541a <os_arch_os_init+0x2a>
  uint32_t vectors = (uint32_t )SCB->VTOR;
   1542e:	4c0e      	ldr	r4, [pc, #56]	; (15468 <os_arch_os_init+0x78>)
   15430:	68a5      	ldr	r5, [r4, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   15432:	4e0f      	ldr	r6, [pc, #60]	; (15470 <os_arch_os_init+0x80>)
   15434:	62ee      	str	r6, [r5, #44]	; 0x2c
  uint32_t vectors = (uint32_t )SCB->VTOR;
   15436:	68a5      	ldr	r5, [r4, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   15438:	4e0e      	ldr	r6, [pc, #56]	; (15474 <os_arch_os_init+0x84>)
   1543a:	63ae      	str	r6, [r5, #56]	; 0x38
  uint32_t vectors = (uint32_t )SCB->VTOR;
   1543c:	68a5      	ldr	r5, [r4, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   1543e:	4e0e      	ldr	r6, [pc, #56]	; (15478 <os_arch_os_init+0x88>)
   15440:	63ee      	str	r6, [r5, #60]	; 0x3c
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   15442:	25e0      	movs	r5, #224	; 0xe0
   15444:	f884 5022 	strb.w	r5, [r4, #34]	; 0x22
   15448:	2520      	movs	r5, #32
   1544a:	77e5      	strb	r5, [r4, #31]
  __ASM volatile ("MRS %0, control" : "=r" (result) );
   1544c:	f3ef 8414 	mrs	r4, CONTROL

        /* Set the SVC interrupt to priority 0 (highest configurable) */
        NVIC_SetPriority(SVCall_IRQn, SVC_PRIO);

        /* Check if privileged or not */
        if ((__get_CONTROL() & 1) == 0) {
   15450:	f014 0f01 	tst.w	r4, #1
   15454:	d004      	beq.n	15460 <os_arch_os_init+0x70>
    SVC_Call(os_arch_init);
   15456:	f8df c024 	ldr.w	ip, [pc, #36]	; 1547c <os_arch_os_init+0x8c>
   1545a:	df00      	svc	0
        err = OS_OK;
   1545c:	2000      	movs	r0, #0
            svc_os_arch_init();
        }
    }

    return err;
}
   1545e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            os_arch_init();
   15460:	f7ff ffba 	bl	153d8 <os_arch_init>
        err = OS_OK;
   15464:	2000      	movs	r0, #0
   15466:	e7fa      	b.n	1545e <os_arch_os_init+0x6e>
   15468:	e000ed00 	.word	0xe000ed00
   1546c:	0001422b 	.word	0x0001422b
   15470:	000141af 	.word	0x000141af
   15474:	000141f5 	.word	0x000141f5
   15478:	0001421f 	.word	0x0001421f
   1547c:	000153d9 	.word	0x000153d9

00015480 <os_arch_start>:

uint32_t
os_arch_start(void)
{
   15480:	b510      	push	{r4, lr}
    struct os_task *t;

    /* Get the highest priority ready to run to set the current task */
    t = os_sched_next_task();
   15482:	f7ff fe23 	bl	150cc <os_sched_next_task>
   15486:	4604      	mov	r4, r0
    os_sched_set_current_task(t);
   15488:	f7ff fd4c 	bl	14f24 <os_sched_set_current_task>

    /* Adjust PSP so it looks like this task just took an exception */
    __set_PSP((uint32_t)t->t_stackptr + offsetof(struct stack_frame, r0));
   1548c:	6823      	ldr	r3, [r4, #0]
   1548e:	3320      	adds	r3, #32
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
   15490:	f383 8809 	msr	PSP, r3

    /* Intitialize and start system clock timer */
    os_tick_init(OS_TICKS_PER_SEC, OS_TICK_PRIO);
   15494:	2106      	movs	r1, #6
   15496:	2080      	movs	r0, #128	; 0x80
   15498:	f000 fc88 	bl	15dac <os_tick_init>

    /* Mark the OS as started, right before we run our first task */
    g_os_started = 1;
   1549c:	4b03      	ldr	r3, [pc, #12]	; (154ac <os_arch_start+0x2c>)
   1549e:	2201      	movs	r2, #1
   154a0:	601a      	str	r2, [r3, #0]

    /* Perform context switch */
    os_arch_ctx_sw(t);
   154a2:	4620      	mov	r0, r4
   154a4:	f7ff ff5e 	bl	15364 <os_arch_ctx_sw>

    return (uint32_t)(t->t_arg);
}
   154a8:	69a0      	ldr	r0, [r4, #24]
   154aa:	bd10      	pop	{r4, pc}
   154ac:	10001308 	.word	0x10001308

000154b0 <os_arch_os_start>:
 *
 * @return os_error_t
 */
os_error_t
os_arch_os_start(void)
{
   154b0:	b510      	push	{r4, lr}
     * privileged or un-privileged mode.
     *
     * We switch to using "empty" part of idle task's stack until
     * the svc_os_arch_start() executes SVC, and we will never return.
     */
    os_set_env(g_idle_task.t_stackptr - 1);
   154b2:	4815      	ldr	r0, [pc, #84]	; (15508 <os_arch_os_start+0x58>)
   154b4:	6800      	ldr	r0, [r0, #0]
   154b6:	3804      	subs	r0, #4
   154b8:	f7fe fe6c 	bl	14194 <os_set_env>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   154bc:	f3ef 8405 	mrs	r4, IPSR

    err = OS_ERR_IN_ISR;
    if (__get_IPSR() == 0) {
   154c0:	b9ec      	cbnz	r4, 154fe <os_arch_os_start+0x4e>
  __ASM volatile ("MRS %0, control" : "=r" (result) );
   154c2:	f3ef 8414 	mrs	r4, CONTROL
         * The following switch statement is really just a sanity check to
         * insure that the os initialization routine was called prior to the
         * os start routine.
         */
        err = OS_OK;
        switch (__get_CONTROL() & 0x03) {
   154c6:	f004 0403 	and.w	r4, r4, #3
   154ca:	2c02      	cmp	r4, #2
   154cc:	d00d      	beq.n	154ea <os_arch_os_start+0x3a>
   154ce:	d803      	bhi.n	154d8 <os_arch_os_start+0x28>
   154d0:	2c01      	cmp	r4, #1
   154d2:	d80f      	bhi.n	154f4 <os_arch_os_start+0x44>
   154d4:	2008      	movs	r0, #8
            svc_os_arch_start();
        }
    }

    return err;
}
   154d6:	bd10      	pop	{r4, pc}
        switch (__get_CONTROL() & 0x03) {
   154d8:	2c03      	cmp	r4, #3
   154da:	d10b      	bne.n	154f4 <os_arch_os_start+0x44>
            if  ((os_flags & 1) == OS_RUN_PRIV) {
   154dc:	4c0b      	ldr	r4, [pc, #44]	; (1550c <os_arch_os_start+0x5c>)
   154de:	6824      	ldr	r4, [r4, #0]
   154e0:	f014 0f01 	tst.w	r4, #1
   154e4:	d106      	bne.n	154f4 <os_arch_os_start+0x44>
                err = OS_ERR_PRIV;
   154e6:	2008      	movs	r0, #8
   154e8:	e7f5      	b.n	154d6 <os_arch_os_start+0x26>
            if ((os_flags & 1) == OS_RUN_UNPRIV) {
   154ea:	4c08      	ldr	r4, [pc, #32]	; (1550c <os_arch_os_start+0x5c>)
   154ec:	6824      	ldr	r4, [r4, #0]
   154ee:	f014 0f01 	tst.w	r4, #1
   154f2:	d106      	bne.n	15502 <os_arch_os_start+0x52>
    SVC_Call(os_arch_start);
   154f4:	f8df c018 	ldr.w	ip, [pc, #24]	; 15510 <os_arch_os_start+0x60>
   154f8:	df00      	svc	0
}
   154fa:	2000      	movs	r0, #0
   154fc:	e7eb      	b.n	154d6 <os_arch_os_start+0x26>
    err = OS_ERR_IN_ISR;
   154fe:	2007      	movs	r0, #7
   15500:	e7e9      	b.n	154d6 <os_arch_os_start+0x26>
                err = OS_ERR_PRIV;
   15502:	2008      	movs	r0, #8
   15504:	e7e7      	b.n	154d6 <os_arch_os_start+0x26>
   15506:	bf00      	nop
   15508:	1000015c 	.word	0x1000015c
   1550c:	10002164 	.word	0x10002164
   15510:	00015481 	.word	0x00015481

00015514 <__assert_func>:
}
#endif

void
__assert_func(const char *file, int line, const char *func, const char *e)
{
   15514:	b508      	push	{r3, lr}
#if MYNEWT_VAL(OS_CRASH_LOG)
    struct log_reboot_info lri;
#endif
    int sr;

    OS_ENTER_CRITICAL(sr);
   15516:	f7ff ff2f 	bl	15378 <os_arch_save_sr>

#if MYNEWT_VAL(OS_ASSERT_CB)
    os_assert_cb();
#endif

    SCB->ICSR = SCB_ICSR_NMIPENDSET_Msk;
   1551a:	4b04      	ldr	r3, [pc, #16]	; (1552c <__assert_func+0x18>)
   1551c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
   15520:	605a      	str	r2, [r3, #4]
    asm("isb");
   15522:	f3bf 8f6f 	isb	sy
    hal_system_reset();
   15526:	f7fe fef3 	bl	14310 <hal_system_reset>
   1552a:	bf00      	nop
   1552c:	e000ed00 	.word	0xe000ed00

00015530 <os_default_irq>:
}

void
os_default_irq(struct trap_frame *tf)
{
   15530:	b508      	push	{r3, lr}
    uint32_t orig_sp;
#endif

    console_blocking_mode();
    console_printf("Unhandled interrupt (%ld), exception sp 0x%08lx\n",
      SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk, (uint32_t)tf->ef);
   15532:	4b04      	ldr	r3, [pc, #16]	; (15544 <os_default_irq+0x14>)
   15534:	685a      	ldr	r2, [r3, #4]
      tf->r4, tf->r5, tf->r6, tf->r7);
    console_printf(" r8:0x%08lx  r9:0x%08lx r10:0x%08lx r11:0x%08lx\n",
      tf->r8, tf->r9, tf->r10, tf->r11);
    console_printf("r12:0x%08lx  lr:0x%08lx  pc:0x%08lx psr:0x%08lx\n",
      tf->ef->r12, tf->ef->lr, tf->ef->pc, tf->ef->psr);
    console_printf("ICSR:0x%08lx HFSR:0x%08lx CFSR:0x%08lx\n",
   15536:	685a      	ldr	r2, [r3, #4]
   15538:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1553a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      SCB->ICSR, SCB->HFSR, SCB->CFSR);
    console_printf("BFAR:0x%08lx MMFAR:0x%08lx\n", SCB->BFAR, SCB->MMFAR);
   1553c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   1553e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            : "r0"
        );
    }
#endif

    hal_system_reset();
   15540:	f7fe fee6 	bl	14310 <hal_system_reset>
   15544:	e000ed00 	.word	0xe000ed00

00015548 <os_mbuf_pool_init>:

int
os_mbuf_pool_init(struct os_mbuf_pool *omp, struct os_mempool *mp,
                  uint16_t buf_len, uint16_t nbufs)
{
    omp->omp_databuf_len = buf_len - sizeof(struct os_mbuf);
   15548:	3a10      	subs	r2, #16
   1554a:	8002      	strh	r2, [r0, #0]
    omp->omp_pool = mp;
   1554c:	6041      	str	r1, [r0, #4]

    return (0);
}
   1554e:	2000      	movs	r0, #0
   15550:	4770      	bx	lr

00015552 <os_mutex_init>:
os_error_t
os_mutex_init(struct os_mutex *mu)
{
    os_error_t ret;

    if (!mu) {
   15552:	4603      	mov	r3, r0
   15554:	b128      	cbz	r0, 15562 <os_mutex_init+0x10>
    }

    os_trace_api_u32(OS_TRACE_ID_MUTEX_INIT, (uint32_t)mu);

    /* Initialize to 0 */
    mu->mu_prio = 0;
   15556:	2000      	movs	r0, #0
   15558:	7158      	strb	r0, [r3, #5]
    mu->mu_level = 0;
   1555a:	80d8      	strh	r0, [r3, #6]
    mu->mu_owner = NULL;
   1555c:	6098      	str	r0, [r3, #8]
    SLIST_FIRST(&mu->mu_head) = NULL;
   1555e:	6018      	str	r0, [r3, #0]

    ret = OS_OK;
   15560:	4770      	bx	lr
        ret = OS_INVALID_PARM;
   15562:	2003      	movs	r0, #3

done:
    os_trace_api_ret_u32(OS_TRACE_ID_MUTEX_INIT, (uint32_t)ret);
    return ret;
}
   15564:	4770      	bx	lr
	...

00015568 <os_mutex_release>:

os_error_t
os_mutex_release(struct os_mutex *mu)
{
   15568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    os_error_t ret;

    os_trace_api_u32(OS_TRACE_ID_MUTEX_RELEASE, (uint32_t)mu);

    /* Check if OS is started */
    if (!g_os_started) {
   1556a:	4b2e      	ldr	r3, [pc, #184]	; (15624 <os_mutex_release+0xbc>)
   1556c:	681b      	ldr	r3, [r3, #0]
   1556e:	2b00      	cmp	r3, #0
   15570:	d050      	beq.n	15614 <os_mutex_release+0xac>
   15572:	4604      	mov	r4, r0
        ret = OS_NOT_STARTED;
        goto done;
    }

    /* Check for valid mutex */
    if (!mu) {
   15574:	2800      	cmp	r0, #0
   15576:	d04f      	beq.n	15618 <os_mutex_release+0xb0>
        ret = OS_INVALID_PARM;
        goto done;
    }

    /* We better own this mutex! */
    current = os_sched_get_current_task();
   15578:	f7ff fcce 	bl	14f18 <os_sched_get_current_task>
   1557c:	4605      	mov	r5, r0
    if ((mu->mu_level == 0) || (mu->mu_owner != current)) {
   1557e:	88e3      	ldrh	r3, [r4, #6]
   15580:	2b00      	cmp	r3, #0
   15582:	d04b      	beq.n	1561c <os_mutex_release+0xb4>
   15584:	68a2      	ldr	r2, [r4, #8]
   15586:	4282      	cmp	r2, r0
   15588:	d14a      	bne.n	15620 <os_mutex_release+0xb8>
        ret = OS_BAD_MUTEX;
        goto done;
    }

    /* Don't release if nested, just decrement nesting level */
    if (mu->mu_level != 1) {
   1558a:	2b01      	cmp	r3, #1
   1558c:	d003      	beq.n	15596 <os_mutex_release+0x2e>
        --mu->mu_level;
   1558e:	3b01      	subs	r3, #1
   15590:	80e3      	strh	r3, [r4, #6]
        ret = OS_OK;
   15592:	2000      	movs	r0, #0
        goto done;
   15594:	e03f      	b.n	15616 <os_mutex_release+0xae>
    }

    OS_ENTER_CRITICAL(sr);
   15596:	f7ff feef 	bl	15378 <os_arch_save_sr>
   1559a:	4607      	mov	r7, r0

    /* Decrement nesting level (this effectively sets nesting level to 0) */
    --mu->mu_level;
   1559c:	88e3      	ldrh	r3, [r4, #6]
   1559e:	3b01      	subs	r3, #1
   155a0:	80e3      	strh	r3, [r4, #6]

    /* Restore owner task's priority; resort list if different  */
    if (current->t_prio != mu->mu_prio) {
   155a2:	7aea      	ldrb	r2, [r5, #11]
   155a4:	7963      	ldrb	r3, [r4, #5]
   155a6:	429a      	cmp	r2, r3
   155a8:	d11e      	bne.n	155e8 <os_mutex_release+0x80>
        current->t_prio = mu->mu_prio;
        os_sched_resort(current);
    }

    /* Check if tasks are waiting for the mutex */
    rdy = SLIST_FIRST(&mu->mu_head);
   155aa:	6826      	ldr	r6, [r4, #0]
    if (rdy) {
   155ac:	b146      	cbz	r6, 155c0 <os_mutex_release+0x58>
        /* There is one waiting. Wake it up */
        assert(rdy->t_obj);
   155ae:	69f3      	ldr	r3, [r6, #28]
   155b0:	b1fb      	cbz	r3, 155f2 <os_mutex_release+0x8a>
        os_sched_wakeup(rdy);
   155b2:	4630      	mov	r0, r6
   155b4:	f7ff fd04 	bl	14fc0 <os_sched_wakeup>

        /* Set mutex internals */
        mu->mu_level = 1;
   155b8:	2301      	movs	r3, #1
   155ba:	80e3      	strh	r3, [r4, #6]
        mu->mu_prio = rdy->t_prio;
   155bc:	7af3      	ldrb	r3, [r6, #11]
   155be:	7163      	strb	r3, [r4, #5]
    }

    /* Set new owner of mutex (or NULL if not owned) */
    mu->mu_owner = rdy;
   155c0:	60a6      	str	r6, [r4, #8]
    if (rdy) {
   155c2:	b116      	cbz	r6, 155ca <os_mutex_release+0x62>
        rdy->t_lockcnt++;
   155c4:	7bb3      	ldrb	r3, [r6, #14]
   155c6:	3301      	adds	r3, #1
   155c8:	73b3      	strb	r3, [r6, #14]
    }
    --current->t_lockcnt;
   155ca:	7bab      	ldrb	r3, [r5, #14]
   155cc:	3b01      	subs	r3, #1
   155ce:	73ab      	strb	r3, [r5, #14]

    /* Do we need to re-schedule? */
    resched = 0;
    rdy = os_sched_next_task();
   155d0:	f7ff fd7c 	bl	150cc <os_sched_next_task>
   155d4:	4604      	mov	r4, r0
    if (rdy != current) {
   155d6:	4285      	cmp	r5, r0
   155d8:	d015      	beq.n	15606 <os_mutex_release+0x9e>
        resched = 1;
   155da:	2501      	movs	r5, #1
    }
    OS_EXIT_CRITICAL(sr);
   155dc:	4638      	mov	r0, r7
   155de:	f7ff fed1 	bl	15384 <os_arch_restore_sr>

    /* Re-schedule if needed */
    if (resched) {
   155e2:	b995      	cbnz	r5, 1560a <os_mutex_release+0xa2>
        os_sched(rdy);
    }

    ret = OS_OK;
   155e4:	2000      	movs	r0, #0
   155e6:	e016      	b.n	15616 <os_mutex_release+0xae>
        current->t_prio = mu->mu_prio;
   155e8:	72eb      	strb	r3, [r5, #11]
        os_sched_resort(current);
   155ea:	4628      	mov	r0, r5
   155ec:	f7ff fd86 	bl	150fc <os_sched_resort>
   155f0:	e7db      	b.n	155aa <os_mutex_release+0x42>
        assert(rdy->t_obj);
   155f2:	f7fe fe85 	bl	14300 <hal_debugger_connected>
   155f6:	b100      	cbz	r0, 155fa <os_mutex_release+0x92>
   155f8:	be01      	bkpt	0x0001
   155fa:	2300      	movs	r3, #0
   155fc:	461a      	mov	r2, r3
   155fe:	4619      	mov	r1, r3
   15600:	4618      	mov	r0, r3
   15602:	f7ff ff87 	bl	15514 <__assert_func>
    resched = 0;
   15606:	2500      	movs	r5, #0
   15608:	e7e8      	b.n	155dc <os_mutex_release+0x74>
        os_sched(rdy);
   1560a:	4620      	mov	r0, r4
   1560c:	f7ff fd64 	bl	150d8 <os_sched>
    ret = OS_OK;
   15610:	2000      	movs	r0, #0
   15612:	e000      	b.n	15616 <os_mutex_release+0xae>
        ret = OS_NOT_STARTED;
   15614:	2009      	movs	r0, #9

done:
    os_trace_api_ret_u32(OS_TRACE_ID_MUTEX_RELEASE, (uint32_t)ret);
    return ret;
}
   15616:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ret = OS_INVALID_PARM;
   15618:	2003      	movs	r0, #3
   1561a:	e7fc      	b.n	15616 <os_mutex_release+0xae>
        ret = OS_BAD_MUTEX;
   1561c:	2005      	movs	r0, #5
   1561e:	e7fa      	b.n	15616 <os_mutex_release+0xae>
   15620:	2005      	movs	r0, #5
   15622:	e7f8      	b.n	15616 <os_mutex_release+0xae>
   15624:	10001308 	.word	0x10001308

00015628 <os_mutex_pend>:
    struct os_task *last;

    os_trace_api_u32x2(OS_TRACE_ID_MUTEX_PEND, (uint32_t)mu, (uint32_t)timeout);

    /* OS must be started when calling this function */
    if (!g_os_started) {
   15628:	4b36      	ldr	r3, [pc, #216]	; (15704 <os_mutex_pend+0xdc>)
   1562a:	681b      	ldr	r3, [r3, #0]
   1562c:	2b00      	cmp	r3, #0
   1562e:	d065      	beq.n	156fc <os_mutex_pend+0xd4>
{
   15630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   15634:	4605      	mov	r5, r0
   15636:	460f      	mov	r7, r1
        ret = OS_NOT_STARTED;
        goto done;
    }

    /* Check for valid mutex */
    if (!mu) {
   15638:	2800      	cmp	r0, #0
   1563a:	d061      	beq.n	15700 <os_mutex_pend+0xd8>
        ret = OS_INVALID_PARM;
        goto done;
    }

    OS_ENTER_CRITICAL(sr);
   1563c:	f7ff fe9c 	bl	15378 <os_arch_save_sr>
   15640:	4680      	mov	r8, r0

    /* Is this owned? */
    current = os_sched_get_current_task();
   15642:	f7ff fc69 	bl	14f18 <os_sched_get_current_task>
   15646:	4604      	mov	r4, r0
    if (mu->mu_level == 0) {
   15648:	88ea      	ldrh	r2, [r5, #6]
   1564a:	b19a      	cbz	r2, 15674 <os_mutex_pend+0x4c>
        ret = OS_OK;
        goto done;
    }

    /* Are we owner? */
    if (mu->mu_owner == current) {
   1564c:	68ab      	ldr	r3, [r5, #8]
   1564e:	4283      	cmp	r3, r0
   15650:	d01d      	beq.n	1568e <os_mutex_pend+0x66>
        ret = OS_OK;
        goto done;
    }

    /* Mutex is not owned by us. If timeout is 0, return immediately */
    if (timeout == 0) {
   15652:	b31f      	cbz	r7, 1569c <os_mutex_pend+0x74>
        ret = OS_TIMEOUT;
        goto done;
    }

    /* Change priority of owner if needed */
    if (mu->mu_owner->t_prio > current->t_prio) {
   15654:	7ad9      	ldrb	r1, [r3, #11]
   15656:	7ac2      	ldrb	r2, [r0, #11]
   15658:	4291      	cmp	r1, r2
   1565a:	d824      	bhi.n	156a6 <os_mutex_pend+0x7e>
        os_sched_resort(mu->mu_owner);
    }

    /* Link current task to tasks waiting for mutex */
    last = NULL;
    if (!SLIST_EMPTY(&mu->mu_head)) {
   1565c:	6828      	ldr	r0, [r5, #0]
   1565e:	b360      	cbz	r0, 156ba <os_mutex_pend+0x92>
        /* Insert in priority order */
        SLIST_FOREACH(entry, &mu->mu_head, t_obj_list) {
   15660:	4603      	mov	r3, r0
    last = NULL;
   15662:	2100      	movs	r1, #0
        SLIST_FOREACH(entry, &mu->mu_head, t_obj_list) {
   15664:	b323      	cbz	r3, 156b0 <os_mutex_pend+0x88>
            if (current->t_prio < entry->t_prio) {
   15666:	7ae6      	ldrb	r6, [r4, #11]
   15668:	7ada      	ldrb	r2, [r3, #11]
   1566a:	4296      	cmp	r6, r2
   1566c:	d320      	bcc.n	156b0 <os_mutex_pend+0x88>
                break;
            }
            last = entry;
   1566e:	4619      	mov	r1, r3
        SLIST_FOREACH(entry, &mu->mu_head, t_obj_list) {
   15670:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   15672:	e7f7      	b.n	15664 <os_mutex_pend+0x3c>
        mu->mu_owner = current;
   15674:	60a8      	str	r0, [r5, #8]
        mu->mu_prio  = current->t_prio;
   15676:	7ac3      	ldrb	r3, [r0, #11]
   15678:	716b      	strb	r3, [r5, #5]
        current->t_lockcnt++;
   1567a:	7b83      	ldrb	r3, [r0, #14]
   1567c:	3301      	adds	r3, #1
   1567e:	7383      	strb	r3, [r0, #14]
        mu->mu_level = 1;
   15680:	2301      	movs	r3, #1
   15682:	80eb      	strh	r3, [r5, #6]
        OS_EXIT_CRITICAL(sr);
   15684:	4640      	mov	r0, r8
   15686:	f7ff fe7d 	bl	15384 <os_arch_restore_sr>
        ret = OS_OK;
   1568a:	2000      	movs	r0, #0
        goto done;
   1568c:	e032      	b.n	156f4 <os_mutex_pend+0xcc>
        ++mu->mu_level;
   1568e:	3201      	adds	r2, #1
   15690:	80ea      	strh	r2, [r5, #6]
        OS_EXIT_CRITICAL(sr);
   15692:	4640      	mov	r0, r8
   15694:	f7ff fe76 	bl	15384 <os_arch_restore_sr>
        ret = OS_OK;
   15698:	2000      	movs	r0, #0
        goto done;
   1569a:	e02b      	b.n	156f4 <os_mutex_pend+0xcc>
        OS_EXIT_CRITICAL(sr);
   1569c:	4640      	mov	r0, r8
   1569e:	f7ff fe71 	bl	15384 <os_arch_restore_sr>
        ret = OS_TIMEOUT;
   156a2:	2006      	movs	r0, #6
        goto done;
   156a4:	e026      	b.n	156f4 <os_mutex_pend+0xcc>
        mu->mu_owner->t_prio = current->t_prio;
   156a6:	72da      	strb	r2, [r3, #11]
        os_sched_resort(mu->mu_owner);
   156a8:	68a8      	ldr	r0, [r5, #8]
   156aa:	f7ff fd27 	bl	150fc <os_sched_resort>
   156ae:	e7d5      	b.n	1565c <os_mutex_pend+0x34>
        }
    }

    if (last) {
   156b0:	b119      	cbz	r1, 156ba <os_mutex_pend+0x92>
        SLIST_INSERT_AFTER(last, current, t_obj_list);
   156b2:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
   156b4:	64e3      	str	r3, [r4, #76]	; 0x4c
   156b6:	64cc      	str	r4, [r1, #76]	; 0x4c
   156b8:	e001      	b.n	156be <os_mutex_pend+0x96>
    } else {
        SLIST_INSERT_HEAD(&mu->mu_head, current, t_obj_list);
   156ba:	64e0      	str	r0, [r4, #76]	; 0x4c
   156bc:	602c      	str	r4, [r5, #0]
    }

    /* Set mutex pointer in task */
    current->t_obj = mu;
   156be:	61e5      	str	r5, [r4, #28]
    current->t_flags |= OS_TASK_FLAG_MUTEX_WAIT;
   156c0:	7b63      	ldrb	r3, [r4, #13]
   156c2:	f043 0304 	orr.w	r3, r3, #4
   156c6:	7363      	strb	r3, [r4, #13]
    os_sched_sleep(current, timeout);
   156c8:	4639      	mov	r1, r7
   156ca:	4620      	mov	r0, r4
   156cc:	f7ff fc30 	bl	14f30 <os_sched_sleep>
    OS_EXIT_CRITICAL(sr);
   156d0:	4640      	mov	r0, r8
   156d2:	f7ff fe57 	bl	15384 <os_arch_restore_sr>

    os_sched(NULL);
   156d6:	2000      	movs	r0, #0
   156d8:	f7ff fcfe 	bl	150d8 <os_sched>

    OS_ENTER_CRITICAL(sr);
   156dc:	f7ff fe4c 	bl	15378 <os_arch_save_sr>
    current->t_flags &= ~OS_TASK_FLAG_MUTEX_WAIT;
   156e0:	7b63      	ldrb	r3, [r4, #13]
   156e2:	f023 0304 	bic.w	r3, r3, #4
   156e6:	7363      	strb	r3, [r4, #13]
    OS_EXIT_CRITICAL(sr);
   156e8:	f7ff fe4c 	bl	15384 <os_arch_restore_sr>

    /* If we are owner we did not time out. */
    if (mu->mu_owner == current) {
   156ec:	68ab      	ldr	r3, [r5, #8]
   156ee:	42a3      	cmp	r3, r4
   156f0:	d002      	beq.n	156f8 <os_mutex_pend+0xd0>
        ret = OS_OK;
    } else {
        ret = OS_TIMEOUT;
   156f2:	2006      	movs	r0, #6
    }

done:
    os_trace_api_ret_u32(OS_TRACE_ID_MUTEX_PEND, (uint32_t)ret);
    return ret;
}
   156f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        ret = OS_OK;
   156f8:	2000      	movs	r0, #0
   156fa:	e7fb      	b.n	156f4 <os_mutex_pend+0xcc>
        ret = OS_NOT_STARTED;
   156fc:	2009      	movs	r0, #9
}
   156fe:	4770      	bx	lr
        ret = OS_INVALID_PARM;
   15700:	2003      	movs	r0, #3
   15702:	e7f7      	b.n	156f4 <os_mutex_pend+0xcc>
   15704:	10001308 	.word	0x10001308

00015708 <memcpy>:
#if defined(__ARM_FEATURE_UNALIGNED)
        /*
         * We can speed up a bit by moving 32-bit words if unaligned access is
         * supported (e.g. Cortex-M3/4/7/33).
         */
        asm (".syntax unified           \n"
   15708:	e001      	b.n	1570e <test1>

0001570a <loop1>:
   1570a:	588b      	ldr	r3, [r1, r2]
   1570c:	5083      	str	r3, [r0, r2]

0001570e <test1>:
   1570e:	3a04      	subs	r2, #4
   15710:	d5fb      	bpl.n	1570a <loop1>
   15712:	f102 0204 	add.w	r2, r2, #4
             "       bpl  loop1         \n"
             "       add  r2, #4        \n"
            );
#endif

        asm (".syntax unified           \n"
   15716:	e001      	b.n	1571c <test2>

00015718 <loop2>:
   15718:	5c8b      	ldrb	r3, [r1, r2]
   1571a:	5483      	strb	r3, [r0, r2]

0001571c <test2>:
   1571c:	3a01      	subs	r2, #1
   1571e:	d5fb      	bpl.n	15718 <loop2>
		*q++ = *p++;
	}
#endif

	return dst;
}
   15720:	4770      	bx	lr

00015722 <memset>:
#if defined(__arm__)
#include <mcu/cmsis_nvic.h>
#endif

void *memset(void *dst, int c, size_t n)
{
   15722:	b430      	push	{r4, r5}
	asm volatile ("cld ; rep ; stosq ; movl %3,%%ecx ; rep ; stosb"
		      :"+c" (nq), "+D" (q)
		      : "a" ((unsigned char)c * 0x0101010101010101U),
			"r" ((uint32_t) n & 7));
#elif defined(__arm__)
    asm volatile (".syntax unified                          \n"
   15724:	4605      	mov	r5, r0
   15726:	b2c9      	uxtb	r1, r1
   15728:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
   1572c:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   15730:	18ab      	adds	r3, r5, r2
   15732:	2403      	movs	r4, #3
   15734:	4023      	ands	r3, r4
   15736:	1ad3      	subs	r3, r2, r3
   15738:	d40b      	bmi.n	15752 <memset+0x30>
   1573a:	e001      	b.n	15740 <memset+0x1e>
   1573c:	3a01      	subs	r2, #1
   1573e:	54a9      	strb	r1, [r5, r2]
   15740:	429a      	cmp	r2, r3
   15742:	d1fb      	bne.n	1573c <memset+0x1a>
   15744:	e000      	b.n	15748 <memset+0x26>
   15746:	50a9      	str	r1, [r5, r2]
   15748:	3a04      	subs	r2, #4
   1574a:	d5fc      	bpl.n	15746 <memset+0x24>
   1574c:	3204      	adds	r2, #4
   1574e:	e000      	b.n	15752 <memset+0x30>
   15750:	54a9      	strb	r1, [r5, r2]
   15752:	3a01      	subs	r2, #1
   15754:	d5fc      	bpl.n	15750 <memset+0x2e>
		*q++ = c;
	}
#endif

	return dst;
}
   15756:	bc30      	pop	{r4, r5}
   15758:	4770      	bx	lr

0001575a <strlen>:

#include <string.h>

size_t strlen(const char *s)
{
	const char *ss = s;
   1575a:	4603      	mov	r3, r0
	while (*ss)
   1575c:	781a      	ldrb	r2, [r3, #0]
   1575e:	b10a      	cbz	r2, 15764 <strlen+0xa>
		ss++;
   15760:	3301      	adds	r3, #1
   15762:	e7fb      	b.n	1575c <strlen+0x2>
	return ss - s;
}
   15764:	1a18      	subs	r0, r3, r0
   15766:	4770      	bx	lr

00015768 <flash_area_find_idx>:
const struct flash_area *flash_map;
int flash_map_entries;

static int
flash_area_find_idx(uint8_t id)
{
   15768:	4602      	mov	r2, r0
    int i;

    if (flash_map == NULL) {
   1576a:	4b0b      	ldr	r3, [pc, #44]	; (15798 <flash_area_find_idx+0x30>)
   1576c:	6819      	ldr	r1, [r3, #0]
   1576e:	b179      	cbz	r1, 15790 <flash_area_find_idx+0x28>
        return -1;
    }

    for (i = 0; i < flash_map_entries; i++) {
   15770:	2000      	movs	r0, #0
   15772:	4b0a      	ldr	r3, [pc, #40]	; (1579c <flash_area_find_idx+0x34>)
   15774:	681b      	ldr	r3, [r3, #0]
   15776:	4283      	cmp	r3, r0
   15778:	dd07      	ble.n	1578a <flash_area_find_idx+0x22>
        if (flash_map[i].fa_id == id) {
   1577a:	eb00 0340 	add.w	r3, r0, r0, lsl #1
   1577e:	f811 3023 	ldrb.w	r3, [r1, r3, lsl #2]
   15782:	4293      	cmp	r3, r2
   15784:	d006      	beq.n	15794 <flash_area_find_idx+0x2c>
    for (i = 0; i < flash_map_entries; i++) {
   15786:	3001      	adds	r0, #1
   15788:	e7f3      	b.n	15772 <flash_area_find_idx+0xa>
            return i;
        }
    }

    return -1;
   1578a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1578e:	4770      	bx	lr
        return -1;
   15790:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
   15794:	4770      	bx	lr
   15796:	bf00      	nop
   15798:	10002168 	.word	0x10002168
   1579c:	1000216c 	.word	0x1000216c

000157a0 <flash_map_area_overlaps>:
    const struct flash_area *area2;
    uint32_t end1;
    uint32_t end2;
    int i;

    for (i = 0; i < flash_map_entries; i++) {
   157a0:	2300      	movs	r3, #0
   157a2:	4a13      	ldr	r2, [pc, #76]	; (157f0 <flash_map_area_overlaps+0x50>)
   157a4:	6812      	ldr	r2, [r2, #0]
   157a6:	429a      	cmp	r2, r3
   157a8:	dd1f      	ble.n	157ea <flash_map_area_overlaps+0x4a>
{
   157aa:	b430      	push	{r4, r5}
   157ac:	e004      	b.n	157b8 <flash_map_area_overlaps+0x18>
    for (i = 0; i < flash_map_entries; i++) {
   157ae:	3301      	adds	r3, #1
   157b0:	4a0f      	ldr	r2, [pc, #60]	; (157f0 <flash_map_area_overlaps+0x50>)
   157b2:	6812      	ldr	r2, [r2, #0]
   157b4:	429a      	cmp	r2, r3
   157b6:	dd15      	ble.n	157e4 <flash_map_area_overlaps+0x44>
        area2 = &flash_map[i];
   157b8:	4a0e      	ldr	r2, [pc, #56]	; (157f4 <flash_map_area_overlaps+0x54>)
   157ba:	6812      	ldr	r2, [r2, #0]
   157bc:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   157c0:	eb02 0281 	add.w	r2, r2, r1, lsl #2

        if (area1->fa_device_id == area2->fa_device_id) {
   157c4:	7844      	ldrb	r4, [r0, #1]
   157c6:	7851      	ldrb	r1, [r2, #1]
   157c8:	428c      	cmp	r4, r1
   157ca:	d1f0      	bne.n	157ae <flash_map_area_overlaps+0xe>
            end1 = area1->fa_off + area1->fa_size;
   157cc:	6845      	ldr	r5, [r0, #4]
   157ce:	6881      	ldr	r1, [r0, #8]
   157d0:	4429      	add	r1, r5
            end2 = area2->fa_off + area2->fa_size;
   157d2:	6854      	ldr	r4, [r2, #4]
   157d4:	6892      	ldr	r2, [r2, #8]
   157d6:	4422      	add	r2, r4

            if (end1 > area2->fa_off && area1->fa_off < end2) {
   157d8:	428c      	cmp	r4, r1
   157da:	d2e8      	bcs.n	157ae <flash_map_area_overlaps+0xe>
   157dc:	4295      	cmp	r5, r2
   157de:	d2e6      	bcs.n	157ae <flash_map_area_overlaps+0xe>
                return true;
   157e0:	2001      	movs	r0, #1
   157e2:	e000      	b.n	157e6 <flash_map_area_overlaps+0x46>
            }
        }
    }

    return false;
   157e4:	2000      	movs	r0, #0
}
   157e6:	bc30      	pop	{r4, r5}
   157e8:	4770      	bx	lr
    return false;
   157ea:	2000      	movs	r0, #0
}
   157ec:	4770      	bx	lr
   157ee:	bf00      	nop
   157f0:	1000216c 	.word	0x1000216c
   157f4:	10002168 	.word	0x10002168

000157f8 <flash_map_add_new_dflt_areas>:
 * Adds areas from the hardcoded flash map that aren't present in, and don't
 * overlap with, the manufacturing flash map.
 */
static void
flash_map_add_new_dflt_areas(void)
{
   157f8:	b570      	push	{r4, r5, r6, lr}

    const struct flash_area *dflt_area;
    struct flash_area *dst_area;
    int i;
    
    for (i = 0; i < num_dflt_entries; i++) {
   157fa:	2400      	movs	r4, #0
   157fc:	e00a      	b.n	15814 <flash_map_add_new_dflt_areas+0x1c>
            /* Default flash map contains a new entry. */
            if (flash_map_entries >= MYNEWT_VAL(FLASH_MAP_MAX_AREAS)) {
                DFLT_LOG_DEBUG("failed to add default flash area: "
                               "no room: id=%d",
                               dflt_area->fa_id);
                DEBUG_PANIC();
   157fe:	f7fe fd7f 	bl	14300 <hal_debugger_connected>
   15802:	b100      	cbz	r0, 15806 <flash_map_add_new_dflt_areas+0xe>
   15804:	be01      	bkpt	0x0001
   15806:	2300      	movs	r3, #0
   15808:	461a      	mov	r2, r3
   1580a:	4619      	mov	r1, r3
   1580c:	4618      	mov	r0, r3
   1580e:	f7ff fe81 	bl	15514 <__assert_func>
    for (i = 0; i < num_dflt_entries; i++) {
   15812:	3401      	adds	r4, #1
   15814:	2c05      	cmp	r4, #5
   15816:	dc28      	bgt.n	1586a <flash_map_add_new_dflt_areas+0x72>
        dflt_area = &sysflash_map_dflt[i];
   15818:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   1581c:	4a13      	ldr	r2, [pc, #76]	; (1586c <flash_map_add_new_dflt_areas+0x74>)
   1581e:	eb02 0683 	add.w	r6, r2, r3, lsl #2
        if (flash_area_find_idx(dflt_area->fa_id) == -1) {
   15822:	f812 0023 	ldrb.w	r0, [r2, r3, lsl #2]
   15826:	f7ff ff9f 	bl	15768 <flash_area_find_idx>
   1582a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   1582e:	d1f0      	bne.n	15812 <flash_map_add_new_dflt_areas+0x1a>
            if (flash_map_entries >= MYNEWT_VAL(FLASH_MAP_MAX_AREAS)) {
   15830:	4b0f      	ldr	r3, [pc, #60]	; (15870 <flash_map_add_new_dflt_areas+0x78>)
   15832:	681d      	ldr	r5, [r3, #0]
   15834:	2d09      	cmp	r5, #9
   15836:	dce2      	bgt.n	157fe <flash_map_add_new_dflt_areas+0x6>
                return;
            } 

            /* Add the default entry if it doesn't cause any overlaps. */
            if (flash_map_area_overlaps(dflt_area)) {
   15838:	4630      	mov	r0, r6
   1583a:	f7ff ffb1 	bl	157a0 <flash_map_area_overlaps>
   1583e:	2800      	cmp	r0, #0
   15840:	d1e7      	bne.n	15812 <flash_map_add_new_dflt_areas+0x1a>
                DFLT_LOG_DEBUG("failed to add default flash area: "
                               "overlap: id=%d",
                               dflt_area->fa_id);
            } else {
                /* Cast away const. */
                dst_area = (struct flash_area *) &flash_map[flash_map_entries];
   15842:	4b0c      	ldr	r3, [pc, #48]	; (15874 <flash_map_add_new_dflt_areas+0x7c>)
   15844:	681b      	ldr	r3, [r3, #0]
   15846:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   1584a:	eb03 0585 	add.w	r5, r3, r5, lsl #2

                *dst_area = *dflt_area;
   1584e:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   15852:	4a06      	ldr	r2, [pc, #24]	; (1586c <flash_map_add_new_dflt_areas+0x74>)
   15854:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   15858:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
   1585c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
                flash_map_entries++;
   15860:	4a03      	ldr	r2, [pc, #12]	; (15870 <flash_map_add_new_dflt_areas+0x78>)
   15862:	6813      	ldr	r3, [r2, #0]
   15864:	3301      	adds	r3, #1
   15866:	6013      	str	r3, [r2, #0]
   15868:	e7d3      	b.n	15812 <flash_map_add_new_dflt_areas+0x1a>
            }
        }
    }
}
   1586a:	bd70      	pop	{r4, r5, r6, pc}
   1586c:	00017188 	.word	0x00017188
   15870:	1000216c 	.word	0x1000216c
   15874:	10002168 	.word	0x10002168

00015878 <flash_map_init>:

void
flash_map_init(void)
{
   15878:	b510      	push	{r4, lr}
   1587a:	b082      	sub	sp, #8
#endif

    int rc;

    /* Ensure this function only gets called by sysinit. */
    SYSINIT_ASSERT_ACTIVE();
   1587c:	4b13      	ldr	r3, [pc, #76]	; (158cc <flash_map_init+0x54>)
   1587e:	781b      	ldrb	r3, [r3, #0]
   15880:	b163      	cbz	r3, 1589c <flash_map_init+0x24>

    rc = hal_flash_init();
   15882:	f000 f981 	bl	15b88 <hal_flash_init>
    SYSINIT_PANIC_ASSERT(rc == 0);
   15886:	b998      	cbnz	r0, 158b0 <flash_map_init+0x38>
     *    In particular, a FLASH_AREA_BOOTLOADER entry is required for the boot
     *    MMR, as well as an entry for each extended MMR.
     * 2. If we fail to read the flash map from the MMRs, the system continues
     *    to use the default flash map.
     */
    flash_map = sysflash_map_dflt;
   15888:	4b11      	ldr	r3, [pc, #68]	; (158d0 <flash_map_init+0x58>)
   1588a:	4a12      	ldr	r2, [pc, #72]	; (158d4 <flash_map_init+0x5c>)
   1588c:	601a      	str	r2, [r3, #0]
    flash_map_entries = sizeof sysflash_map_dflt / sizeof sysflash_map_dflt[0];
   1588e:	4b12      	ldr	r3, [pc, #72]	; (158d8 <flash_map_init+0x60>)
   15890:	2206      	movs	r2, #6
   15892:	601a      	str	r2, [r3, #0]

    /* The hardcoded flash map may contain new areas that aren't present in the
     * manufacturing flash map.  Try including them if they don't overlap with
     * any mfg areas.
     */
    flash_map_add_new_dflt_areas();
   15894:	f7ff ffb0 	bl	157f8 <flash_map_add_new_dflt_areas>
}
   15898:	b002      	add	sp, #8
   1589a:	bd10      	pop	{r4, pc}
    SYSINIT_ASSERT_ACTIVE();
   1589c:	f7fe fd30 	bl	14300 <hal_debugger_connected>
   158a0:	b100      	cbz	r0, 158a4 <flash_map_init+0x2c>
   158a2:	be01      	bkpt	0x0001
   158a4:	2300      	movs	r3, #0
   158a6:	461a      	mov	r2, r3
   158a8:	4619      	mov	r1, r3
   158aa:	4618      	mov	r0, r3
   158ac:	f7ff fe32 	bl	15514 <__assert_func>
    SYSINIT_PANIC_ASSERT(rc == 0);
   158b0:	f7fe fd26 	bl	14300 <hal_debugger_connected>
   158b4:	b100      	cbz	r0, 158b8 <flash_map_init+0x40>
   158b6:	be01      	bkpt	0x0001
   158b8:	2000      	movs	r0, #0
   158ba:	9000      	str	r0, [sp, #0]
   158bc:	4b07      	ldr	r3, [pc, #28]	; (158dc <flash_map_init+0x64>)
   158be:	681c      	ldr	r4, [r3, #0]
   158c0:	4603      	mov	r3, r0
   158c2:	4602      	mov	r2, r0
   158c4:	4601      	mov	r1, r0
   158c6:	47a0      	blx	r4
   158c8:	e7de      	b.n	15888 <flash_map_init+0x10>
   158ca:	bf00      	nop
   158cc:	10002170 	.word	0x10002170
   158d0:	10002168 	.word	0x10002168
   158d4:	00017188 	.word	0x00017188
   158d8:	1000216c 	.word	0x1000216c
   158dc:	1000011c 	.word	0x1000011c

000158e0 <modlog_init>:

#else /* LOG_FULL */

void
modlog_init(void)
{ }
   158e0:	4770      	bx	lr

000158e2 <sysinit_dflt_panic_cb>:
#include "os/mynewt.h"

static void
sysinit_dflt_panic_cb(const char *file, int line, const char *func,
                      const char *expr, const char *msg)
{
   158e2:	b508      	push	{r3, lr}
    if (msg != NULL) {
        fprintf(stderr, "sysinit failure: %s\n", msg);
    }
#endif

    __assert_func(file, line, func, expr);
   158e4:	f7ff fe16 	bl	15514 <__assert_func>

000158e8 <sysinit_start>:
}

void
sysinit_start(void)
{
    sysinit_active = 1;
   158e8:	4b01      	ldr	r3, [pc, #4]	; (158f0 <sysinit_start+0x8>)
   158ea:	2201      	movs	r2, #1
   158ec:	701a      	strb	r2, [r3, #0]
}
   158ee:	4770      	bx	lr
   158f0:	10002170 	.word	0x10002170

000158f4 <sysinit_end>:

void
sysinit_end(void)
{
    sysinit_active = 0;
   158f4:	4b01      	ldr	r3, [pc, #4]	; (158fc <sysinit_end+0x8>)
   158f6:	2200      	movs	r2, #0
   158f8:	701a      	strb	r2, [r3, #0]
}
   158fa:	4770      	bx	lr
   158fc:	10002170 	.word	0x10002170

00015900 <mem_init_mbuf_pool>:

int
mem_init_mbuf_pool(void *mem, struct os_mempool *mempool,
                   struct os_mbuf_pool *mbuf_pool, int num_blocks,
                   int block_size, char *name)
{
   15900:	b5f0      	push	{r4, r5, r6, r7, lr}
   15902:	b083      	sub	sp, #12
   15904:	460d      	mov	r5, r1
   15906:	4617      	mov	r7, r2
    int rc;

    rc = os_mempool_init(mempool, num_blocks, block_size, mem, name);
   15908:	b29e      	uxth	r6, r3
   1590a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1590c:	9300      	str	r3, [sp, #0]
   1590e:	4603      	mov	r3, r0
   15910:	9a08      	ldr	r2, [sp, #32]
   15912:	4631      	mov	r1, r6
   15914:	4628      	mov	r0, r5
   15916:	f7ff f9b7 	bl	14c88 <os_mempool_init>
    if (rc != 0) {
   1591a:	b108      	cbz	r0, 15920 <mem_init_mbuf_pool+0x20>
    if (rc != 0) {
        return rc;
    }

    return 0;
}
   1591c:	b003      	add	sp, #12
   1591e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    rc = os_mbuf_pool_init(mbuf_pool, mempool, block_size, num_blocks);
   15920:	4633      	mov	r3, r6
   15922:	9a08      	ldr	r2, [sp, #32]
   15924:	b292      	uxth	r2, r2
   15926:	4629      	mov	r1, r5
   15928:	4638      	mov	r0, r7
   1592a:	f7ff fe0d 	bl	15548 <os_mbuf_pool_init>
    if (rc != 0) {
   1592e:	e7f5      	b.n	1591c <mem_init_mbuf_pool+0x1c>

00015930 <hal_bsp_flash_dev>:
#endif

const struct hal_flash *
hal_bsp_flash_dev(uint8_t id)
{
    if (id != 0) {
   15930:	b908      	cbnz	r0, 15936 <hal_bsp_flash_dev+0x6>
        return (NULL);
    }
    return &apollo3_flash_dev;
   15932:	4802      	ldr	r0, [pc, #8]	; (1593c <hal_bsp_flash_dev+0xc>)
   15934:	4770      	bx	lr
        return (NULL);
   15936:	2000      	movs	r0, #0
}
   15938:	4770      	bx	lr
   1593a:	bf00      	nop
   1593c:	000171dc 	.word	0x000171dc

00015940 <hal_bsp_init>:
    return dump_cfg;
}

void
hal_bsp_init(void)
{
   15940:	b500      	push	{lr}
   15942:	b085      	sub	sp, #20

    (void) timer_cfg;
    (void) rc;

#if MYNEWT_VAL(TIMER_0_SOURCE)
    timer_cfg.source = MYNEWT_VAL(TIMER_0_SOURCE);
   15944:	2301      	movs	r3, #1
   15946:	f88d 300c 	strb.w	r3, [sp, #12]
    rc = hal_timer_init(0, &timer_cfg);
   1594a:	a903      	add	r1, sp, #12
   1594c:	2000      	movs	r0, #0
   1594e:	f000 fb7b 	bl	16048 <hal_timer_init>
    assert(rc == 0);
   15952:	b988      	cbnz	r0, 15978 <hal_bsp_init+0x38>
    rc = hal_timer_init(1, &timer_cfg);
    assert(rc == 0);
#endif

#if (MYNEWT_VAL(OS_CPUTIME_TIMER_NUM) >= 0)
    rc = os_cputime_init(MYNEWT_VAL(OS_CPUTIME_FREQ));
   15954:	4817      	ldr	r0, [pc, #92]	; (159b4 <hal_bsp_init+0x74>)
   15956:	f001 fb4f 	bl	16ff8 <os_cputime_init>
    assert(rc == 0);
   1595a:	b9b8      	cbnz	r0, 1598c <hal_bsp_init+0x4c>
#endif

#if MYNEWT_VAL(UART_0)
    rc = os_dev_create((struct os_dev *) &os_bsp_uart0, "uart0",
   1595c:	4b16      	ldr	r3, [pc, #88]	; (159b8 <hal_bsp_init+0x78>)
   1595e:	9301      	str	r3, [sp, #4]
   15960:	4b16      	ldr	r3, [pc, #88]	; (159bc <hal_bsp_init+0x7c>)
   15962:	9300      	str	r3, [sp, #0]
   15964:	2300      	movs	r3, #0
   15966:	2201      	movs	r2, #1
   15968:	4915      	ldr	r1, [pc, #84]	; (159c0 <hal_bsp_init+0x80>)
   1596a:	4816      	ldr	r0, [pc, #88]	; (159c4 <hal_bsp_init+0x84>)
   1596c:	f7ff f8cc 	bl	14b08 <os_dev_create>
            OS_DEV_INIT_PRIMARY, 0, uart_hal_init, (void *) &os_bsp_uart0_cfg);
    assert(rc == 0);
   15970:	b9b0      	cbnz	r0, 159a0 <hal_bsp_init+0x60>

#if MYNEWT_VAL(SPI_5_MASTER)
    rc = hal_spi_init(5, (void *)&hal_bsp_spi5m_cfg, HAL_SPI_TYPE_MASTER);
    assert(rc == 0);
#endif
}
   15972:	b005      	add	sp, #20
   15974:	f85d fb04 	ldr.w	pc, [sp], #4
    assert(rc == 0);
   15978:	f7fe fcc2 	bl	14300 <hal_debugger_connected>
   1597c:	b100      	cbz	r0, 15980 <hal_bsp_init+0x40>
   1597e:	be01      	bkpt	0x0001
   15980:	2300      	movs	r3, #0
   15982:	461a      	mov	r2, r3
   15984:	4619      	mov	r1, r3
   15986:	4618      	mov	r0, r3
   15988:	f7ff fdc4 	bl	15514 <__assert_func>
    assert(rc == 0);
   1598c:	f7fe fcb8 	bl	14300 <hal_debugger_connected>
   15990:	b100      	cbz	r0, 15994 <hal_bsp_init+0x54>
   15992:	be01      	bkpt	0x0001
   15994:	2300      	movs	r3, #0
   15996:	461a      	mov	r2, r3
   15998:	4619      	mov	r1, r3
   1599a:	4618      	mov	r0, r3
   1599c:	f7ff fdba 	bl	15514 <__assert_func>
    assert(rc == 0);
   159a0:	f7fe fcae 	bl	14300 <hal_debugger_connected>
   159a4:	b100      	cbz	r0, 159a8 <hal_bsp_init+0x68>
   159a6:	be01      	bkpt	0x0001
   159a8:	2300      	movs	r3, #0
   159aa:	461a      	mov	r2, r3
   159ac:	4619      	mov	r1, r3
   159ae:	4618      	mov	r0, r3
   159b0:	f7ff fdb0 	bl	15514 <__assert_func>
   159b4:	000f4240 	.word	0x000f4240
   159b8:	000171d8 	.word	0x000171d8
   159bc:	00015b21 	.word	0x00015b21
   159c0:	000171d0 	.word	0x000171d0
   159c4:	10002174 	.word	0x10002174

000159c8 <uart_hal_blocking_tx>:
    hal_uart_start_rx(uart_hal_dev_get_id(dev));
}

static void
uart_hal_blocking_tx(struct uart_dev *dev, uint8_t byte)
{
   159c8:	b508      	push	{r3, lr}
    assert(dev->ud_priv);
   159ca:	6b80      	ldr	r0, [r0, #56]	; 0x38
   159cc:	b118      	cbz	r0, 159d6 <uart_hal_blocking_tx+0xe>

    hal_uart_blocking_tx(uart_hal_dev_get_id(dev), byte);
   159ce:	3801      	subs	r0, #1
   159d0:	f000 fce6 	bl	163a0 <hal_uart_blocking_tx>
}
   159d4:	bd08      	pop	{r3, pc}
    assert(dev->ud_priv);
   159d6:	f7fe fc93 	bl	14300 <hal_debugger_connected>
   159da:	b100      	cbz	r0, 159de <uart_hal_blocking_tx+0x16>
   159dc:	be01      	bkpt	0x0001
   159de:	2300      	movs	r3, #0
   159e0:	461a      	mov	r2, r3
   159e2:	4619      	mov	r1, r3
   159e4:	4618      	mov	r0, r3
   159e6:	f7ff fd95 	bl	15514 <__assert_func>

000159ea <uart_hal_start_rx>:
{
   159ea:	b508      	push	{r3, lr}
    assert(dev->ud_priv);
   159ec:	6b80      	ldr	r0, [r0, #56]	; 0x38
   159ee:	b118      	cbz	r0, 159f8 <uart_hal_start_rx+0xe>
    hal_uart_start_rx(uart_hal_dev_get_id(dev));
   159f0:	3801      	subs	r0, #1
   159f2:	f000 fca1 	bl	16338 <hal_uart_start_rx>
}
   159f6:	bd08      	pop	{r3, pc}
    assert(dev->ud_priv);
   159f8:	f7fe fc82 	bl	14300 <hal_debugger_connected>
   159fc:	b100      	cbz	r0, 15a00 <uart_hal_start_rx+0x16>
   159fe:	be01      	bkpt	0x0001
   15a00:	2300      	movs	r3, #0
   15a02:	461a      	mov	r2, r3
   15a04:	4619      	mov	r1, r3
   15a06:	4618      	mov	r0, r3
   15a08:	f7ff fd84 	bl	15514 <__assert_func>

00015a0c <uart_hal_start_tx>:
{
   15a0c:	b508      	push	{r3, lr}
    assert(dev->ud_priv);
   15a0e:	6b80      	ldr	r0, [r0, #56]	; 0x38
   15a10:	b118      	cbz	r0, 15a1a <uart_hal_start_tx+0xe>
    hal_uart_start_tx(uart_hal_dev_get_id(dev));
   15a12:	3801      	subs	r0, #1
   15a14:	f000 fc3e 	bl	16294 <hal_uart_start_tx>
}
   15a18:	bd08      	pop	{r3, pc}
    assert(dev->ud_priv);
   15a1a:	f7fe fc71 	bl	14300 <hal_debugger_connected>
   15a1e:	b100      	cbz	r0, 15a22 <uart_hal_start_tx+0x16>
   15a20:	be01      	bkpt	0x0001
   15a22:	2300      	movs	r3, #0
   15a24:	461a      	mov	r2, r3
   15a26:	4619      	mov	r1, r3
   15a28:	4618      	mov	r0, r3
   15a2a:	f7ff fd73 	bl	15514 <__assert_func>

00015a2e <uart_hal_resume>:
    return OS_OK;
}

static int
uart_hal_resume(struct os_dev *odev)
{
   15a2e:	b510      	push	{r4, lr}
   15a30:	b082      	sub	sp, #8
    return (intptr_t)(dev->ud_priv) - 1;
   15a32:	6b84      	ldr	r4, [r0, #56]	; 0x38
    struct uart_conf_port *ucp = &dev->ud_conf_port;
    int rc;

    rc = hal_uart_config(uart_hal_dev_get_id(dev), ucp->uc_speed,
                         ucp->uc_databits, ucp->uc_stopbits,
                         (enum hal_uart_parity)ucp->uc_parity,
   15a34:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
                         (enum hal_uart_flow_ctl)ucp->uc_flow_ctl);
   15a38:	f890 2037 	ldrb.w	r2, [r0, #55]	; 0x37
    rc = hal_uart_config(uart_hal_dev_get_id(dev), ucp->uc_speed,
   15a3c:	9201      	str	r2, [sp, #4]
   15a3e:	9300      	str	r3, [sp, #0]
   15a40:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
   15a44:	f890 2034 	ldrb.w	r2, [r0, #52]	; 0x34
   15a48:	6b01      	ldr	r1, [r0, #48]	; 0x30
   15a4a:	1e60      	subs	r0, r4, #1
   15a4c:	f000 fd92 	bl	16574 <hal_uart_config>
    if (rc) {
   15a50:	b908      	cbnz	r0, 15a56 <uart_hal_resume+0x28>
        return OS_EINVAL;
    }

    return OS_OK;
}
   15a52:	b002      	add	sp, #8
   15a54:	bd10      	pop	{r4, pc}
        return OS_EINVAL;
   15a56:	2002      	movs	r0, #2
   15a58:	e7fb      	b.n	15a52 <uart_hal_resume+0x24>

00015a5a <uart_hal_suspend>:
{
   15a5a:	b570      	push	{r4, r5, r6, lr}
   15a5c:	4606      	mov	r6, r0
   15a5e:	460c      	mov	r4, r1
   15a60:	4615      	mov	r5, r2
    if (OS_TIME_TICK_GT(suspend_at, os_time_get()) || !force) {
   15a62:	f7ff fc39 	bl	152d8 <os_time_get>
   15a66:	1a24      	subs	r4, r4, r0
   15a68:	2c00      	cmp	r4, #0
   15a6a:	dc06      	bgt.n	15a7a <uart_hal_suspend+0x20>
   15a6c:	b13d      	cbz	r5, 15a7e <uart_hal_suspend+0x24>
    return (intptr_t)(dev->ud_priv) - 1;
   15a6e:	6bb0      	ldr	r0, [r6, #56]	; 0x38
    rc = hal_uart_close(uart_hal_dev_get_id(dev));
   15a70:	3801      	subs	r0, #1
   15a72:	f000 fe17 	bl	166a4 <hal_uart_close>
    if (rc) {
   15a76:	b920      	cbnz	r0, 15a82 <uart_hal_suspend+0x28>
}
   15a78:	bd70      	pop	{r4, r5, r6, pc}
        return OS_EINVAL;
   15a7a:	2002      	movs	r0, #2
   15a7c:	e7fc      	b.n	15a78 <uart_hal_suspend+0x1e>
   15a7e:	2002      	movs	r0, #2
   15a80:	e7fa      	b.n	15a78 <uart_hal_suspend+0x1e>
        return OS_EINVAL;
   15a82:	2002      	movs	r0, #2
   15a84:	e7f8      	b.n	15a78 <uart_hal_suspend+0x1e>

00015a86 <uart_hal_close>:
{
   15a86:	b508      	push	{r3, lr}
    return (intptr_t)(dev->ud_priv) - 1;
   15a88:	6b80      	ldr	r0, [r0, #56]	; 0x38
    rc = hal_uart_close(uart_hal_dev_get_id(dev));
   15a8a:	3801      	subs	r0, #1
   15a8c:	f000 fe0a 	bl	166a4 <hal_uart_close>
    if (rc) {
   15a90:	b900      	cbnz	r0, 15a94 <uart_hal_close+0xe>
}
   15a92:	bd08      	pop	{r3, pc}
        return OS_EINVAL;
   15a94:	2002      	movs	r0, #2
   15a96:	e7fc      	b.n	15a92 <uart_hal_close+0xc>

00015a98 <uart_hal_open>:
{
   15a98:	b550      	push	{r4, r6, lr}
   15a9a:	b083      	sub	sp, #12
   15a9c:	4606      	mov	r6, r0
    assert(dev->ud_priv);
   15a9e:	6b80      	ldr	r0, [r0, #56]	; 0x38
   15aa0:	2800      	cmp	r0, #0
   15aa2:	d02b      	beq.n	15afc <uart_hal_open+0x64>
   15aa4:	4614      	mov	r4, r2
    if (!uc) {
   15aa6:	2a00      	cmp	r2, #0
   15aa8:	d032      	beq.n	15b10 <uart_hal_open+0x78>
    if (odev->od_flags & OS_DEV_F_STATUS_OPEN) {
   15aaa:	7ef3      	ldrb	r3, [r6, #27]
   15aac:	f013 0f02 	tst.w	r3, #2
   15ab0:	d130      	bne.n	15b14 <uart_hal_open+0x7c>
    dev->ud_conf_port.uc_databits = uc->uc_databits;
   15ab2:	7913      	ldrb	r3, [r2, #4]
   15ab4:	f886 3034 	strb.w	r3, [r6, #52]	; 0x34
    dev->ud_conf_port.uc_flow_ctl = uc->uc_flow_ctl;
   15ab8:	79d3      	ldrb	r3, [r2, #7]
   15aba:	f886 3037 	strb.w	r3, [r6, #55]	; 0x37
    dev->ud_conf_port.uc_parity = uc->uc_parity;
   15abe:	7993      	ldrb	r3, [r2, #6]
   15ac0:	f886 3036 	strb.w	r3, [r6, #54]	; 0x36
    dev->ud_conf_port.uc_speed = uc->uc_speed;
   15ac4:	6813      	ldr	r3, [r2, #0]
   15ac6:	6333      	str	r3, [r6, #48]	; 0x30
    dev->ud_conf_port.uc_stopbits = uc->uc_stopbits;
   15ac8:	7953      	ldrb	r3, [r2, #5]
   15aca:	f886 3035 	strb.w	r3, [r6, #53]	; 0x35
    rc = hal_uart_init_cbs(uart_hal_dev_get_id(dev), uc->uc_tx_char, uc->uc_tx_done,
   15ace:	6953      	ldr	r3, [r2, #20]
   15ad0:	9300      	str	r3, [sp, #0]
   15ad2:	68d3      	ldr	r3, [r2, #12]
   15ad4:	6912      	ldr	r2, [r2, #16]
   15ad6:	68a1      	ldr	r1, [r4, #8]
   15ad8:	3801      	subs	r0, #1
   15ada:	f000 fbbb 	bl	16254 <hal_uart_init_cbs>
    if (rc) {
   15ade:	b9e0      	cbnz	r0, 15b1a <uart_hal_open+0x82>
    return (intptr_t)(dev->ud_priv) - 1;
   15ae0:	6bb0      	ldr	r0, [r6, #56]	; 0x38
      uc->uc_stopbits, (enum hal_uart_parity)uc->uc_parity, (enum hal_uart_flow_ctl)uc->uc_flow_ctl);
   15ae2:	79a3      	ldrb	r3, [r4, #6]
   15ae4:	79e2      	ldrb	r2, [r4, #7]
    rc = hal_uart_config(uart_hal_dev_get_id(dev), uc->uc_speed, uc->uc_databits,
   15ae6:	9201      	str	r2, [sp, #4]
   15ae8:	9300      	str	r3, [sp, #0]
   15aea:	7963      	ldrb	r3, [r4, #5]
   15aec:	7922      	ldrb	r2, [r4, #4]
   15aee:	6821      	ldr	r1, [r4, #0]
   15af0:	3801      	subs	r0, #1
   15af2:	f000 fd3f 	bl	16574 <hal_uart_config>
    if (rc) {
   15af6:	b170      	cbz	r0, 15b16 <uart_hal_open+0x7e>
        return OS_EINVAL;
   15af8:	2002      	movs	r0, #2
   15afa:	e00c      	b.n	15b16 <uart_hal_open+0x7e>
    assert(dev->ud_priv);
   15afc:	f7fe fc00 	bl	14300 <hal_debugger_connected>
   15b00:	b100      	cbz	r0, 15b04 <uart_hal_open+0x6c>
   15b02:	be01      	bkpt	0x0001
   15b04:	2300      	movs	r3, #0
   15b06:	461a      	mov	r2, r3
   15b08:	4619      	mov	r1, r3
   15b0a:	4618      	mov	r0, r3
   15b0c:	f7ff fd02 	bl	15514 <__assert_func>
        return OS_EINVAL;
   15b10:	2002      	movs	r0, #2
   15b12:	e000      	b.n	15b16 <uart_hal_open+0x7e>
        return OS_EBUSY;
   15b14:	200b      	movs	r0, #11
}
   15b16:	b003      	add	sp, #12
   15b18:	bd50      	pop	{r4, r6, pc}
        return OS_EINVAL;
   15b1a:	2002      	movs	r0, #2
   15b1c:	e7fb      	b.n	15b16 <uart_hal_open+0x7e>
	...

00015b20 <uart_hal_init>:
/*
 * Arg points to BSP specific UART configuration.
 */
int
uart_hal_init(struct os_dev *odev, void *arg)
{
   15b20:	b570      	push	{r4, r5, r6, lr}
   15b22:	4604      	mov	r4, r0
   15b24:	460e      	mov	r6, r1
    struct uart_dev *dev;
    char ch;

    dev = (struct uart_dev *)odev;

    ch = odev->od_name[strlen(odev->od_name) - 1];
   15b26:	69c5      	ldr	r5, [r0, #28]
   15b28:	4628      	mov	r0, r5
   15b2a:	f7ff fe16 	bl	1575a <strlen>
   15b2e:	3801      	subs	r0, #1
   15b30:	5c28      	ldrb	r0, [r5, r0]
    if (!isdigit((unsigned char)ch)) {
   15b32:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
   15b36:	2b09      	cmp	r3, #9
   15b38:	d816      	bhi.n	15b68 <uart_hal_init+0x48>
    dev->ud_priv = (void *)((intptr_t)(id + 1));
   15b3a:	f1a0 032f 	sub.w	r3, r0, #47	; 0x2f
   15b3e:	63a3      	str	r3, [r4, #56]	; 0x38
        return OS_EINVAL;
    }
    uart_hal_dev_set_id(dev, ch - '0');

    OS_DEV_SETHANDLERS(odev, uart_hal_open, uart_hal_close);
   15b40:	4b0a      	ldr	r3, [pc, #40]	; (15b6c <uart_hal_init+0x4c>)
   15b42:	6023      	str	r3, [r4, #0]
   15b44:	4b0a      	ldr	r3, [pc, #40]	; (15b70 <uart_hal_init+0x50>)
   15b46:	60e3      	str	r3, [r4, #12]
    odev->od_handlers.od_suspend = uart_hal_suspend;
   15b48:	4b0a      	ldr	r3, [pc, #40]	; (15b74 <uart_hal_init+0x54>)
   15b4a:	6063      	str	r3, [r4, #4]
    odev->od_handlers.od_resume = uart_hal_resume;
   15b4c:	4b0a      	ldr	r3, [pc, #40]	; (15b78 <uart_hal_init+0x58>)
   15b4e:	60a3      	str	r3, [r4, #8]

    dev->ud_funcs.uf_start_tx = uart_hal_start_tx;
   15b50:	4b0a      	ldr	r3, [pc, #40]	; (15b7c <uart_hal_init+0x5c>)
   15b52:	6263      	str	r3, [r4, #36]	; 0x24
    dev->ud_funcs.uf_start_rx = uart_hal_start_rx;
   15b54:	4b0a      	ldr	r3, [pc, #40]	; (15b80 <uart_hal_init+0x60>)
   15b56:	62a3      	str	r3, [r4, #40]	; 0x28
    dev->ud_funcs.uf_blocking_tx = uart_hal_blocking_tx;
   15b58:	4b0a      	ldr	r3, [pc, #40]	; (15b84 <uart_hal_init+0x64>)
   15b5a:	62e3      	str	r3, [r4, #44]	; 0x2c

    hal_uart_init(uart_hal_dev_get_id(dev), arg);
   15b5c:	4631      	mov	r1, r6
   15b5e:	3830      	subs	r0, #48	; 0x30
   15b60:	f000 fc34 	bl	163cc <hal_uart_init>

    return OS_OK;
   15b64:	2000      	movs	r0, #0
}
   15b66:	bd70      	pop	{r4, r5, r6, pc}
        return OS_EINVAL;
   15b68:	2002      	movs	r0, #2
   15b6a:	e7fc      	b.n	15b66 <uart_hal_init+0x46>
   15b6c:	00015a99 	.word	0x00015a99
   15b70:	00015a87 	.word	0x00015a87
   15b74:	00015a5b 	.word	0x00015a5b
   15b78:	00015a2f 	.word	0x00015a2f
   15b7c:	00015a0d 	.word	0x00015a0d
   15b80:	000159eb 	.word	0x000159eb
   15b84:	000159c9 	.word	0x000159c9

00015b88 <hal_flash_init>:

static uint8_t protected_flash[1];

int
hal_flash_init(void)
{
   15b88:	b538      	push	{r3, r4, r5, lr}
    const struct hal_flash *hf;
    uint8_t i;
    int rc = 0;
   15b8a:	2500      	movs	r5, #0
    const uint8_t max_id = MYNEWT_VAL(HAL_FLASH_MAX_DEVICE_COUNT) ? MYNEWT_VAL(HAL_FLASH_MAX_DEVICE_COUNT) : 0xFF;

    for (i = 0; i < max_id; i++) {
   15b8c:	462c      	mov	r4, r5
   15b8e:	e001      	b.n	15b94 <hal_flash_init+0xc>
   15b90:	3401      	adds	r4, #1
   15b92:	b2e4      	uxtb	r4, r4
   15b94:	2cff      	cmp	r4, #255	; 0xff
   15b96:	d00b      	beq.n	15bb0 <hal_flash_init+0x28>
        hf = hal_bsp_flash_dev(i);
   15b98:	4620      	mov	r0, r4
   15b9a:	f7ff fec9 	bl	15930 <hal_bsp_flash_dev>
        if (!hf) {
   15b9e:	b138      	cbz	r0, 15bb0 <hal_flash_init+0x28>
                break;
            } else {
                continue;
            }
        }
        if (hf->hf_itf->hff_init(hf)) {
   15ba0:	6802      	ldr	r2, [r0, #0]
   15ba2:	6952      	ldr	r2, [r2, #20]
   15ba4:	4790      	blx	r2
   15ba6:	2800      	cmp	r0, #0
   15ba8:	d0f2      	beq.n	15b90 <hal_flash_init+0x8>
            rc = SYS_EIO;
   15baa:	f06f 0504 	mvn.w	r5, #4
   15bae:	e7ef      	b.n	15b90 <hal_flash_init+0x8>
        }
    }
    return rc;
}
   15bb0:	4628      	mov	r0, r5
   15bb2:	bd38      	pop	{r3, r4, r5, pc}

00015bb4 <apollo3_flash_sector_info>:

static int
apollo3_flash_sector_info(const struct hal_flash *dev, int idx, uint32_t *addr,
    uint32_t *sz)
{
    *addr = idx * AM_HAL_FLASH_PAGE_SIZE;
   15bb4:	0349      	lsls	r1, r1, #13
   15bb6:	6011      	str	r1, [r2, #0]
    *sz = AM_HAL_FLASH_PAGE_SIZE;
   15bb8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   15bbc:	601a      	str	r2, [r3, #0]

    return (0);
}
   15bbe:	2000      	movs	r0, #0
   15bc0:	4770      	bx	lr

00015bc2 <apollo3_flash_init>:

static int
apollo3_flash_init(const struct hal_flash *dev)
{
    return (0);
}
   15bc2:	2000      	movs	r0, #0
   15bc4:	4770      	bx	lr
	...

00015bc8 <apollo3_flash_erase_sector>:
{
   15bc8:	b508      	push	{r3, lr}
    rc = am_hal_flash_page_erase(AM_HAL_FLASH_PROGRAM_KEY, inst, page);
   15bca:	f3c1 3245 	ubfx	r2, r1, #13, #6
   15bce:	f3c1 41c0 	ubfx	r1, r1, #19, #1
   15bd2:	4802      	ldr	r0, [pc, #8]	; (15bdc <apollo3_flash_erase_sector+0x14>)
   15bd4:	f000 ff48 	bl	16a68 <am_hal_flash_page_erase>
}
   15bd8:	bd08      	pop	{r3, pc}
   15bda:	bf00      	nop
   15bdc:	12344321 	.word	0x12344321

00015be0 <apollo3_flash_write_odd>:
{
   15be0:	b510      	push	{r4, lr}
   15be2:	b082      	sub	sp, #8
   15be4:	460c      	mov	r4, r1
   15be6:	4611      	mov	r1, r2
   15be8:	461a      	mov	r2, r3
    offset = address % 4;
   15bea:	f004 0003 	and.w	r0, r4, #3
    assert(offset + num_bytes <= 4);
   15bee:	18c3      	adds	r3, r0, r3
   15bf0:	2b04      	cmp	r3, #4
   15bf2:	d80e      	bhi.n	15c12 <apollo3_flash_write_odd+0x32>
    base = (uint32_t *)(address - offset);
   15bf4:	1a24      	subs	r4, r4, r0
    word = *base;
   15bf6:	6823      	ldr	r3, [r4, #0]
   15bf8:	9301      	str	r3, [sp, #4]
    memcpy(u8p, src, num_bytes);
   15bfa:	ab01      	add	r3, sp, #4
   15bfc:	4418      	add	r0, r3
   15bfe:	f7ff fd83 	bl	15708 <memcpy>
    rc = am_hal_flash_program_main(AM_HAL_FLASH_PROGRAM_KEY, &word,
   15c02:	2301      	movs	r3, #1
   15c04:	4622      	mov	r2, r4
   15c06:	a901      	add	r1, sp, #4
   15c08:	4807      	ldr	r0, [pc, #28]	; (15c28 <apollo3_flash_write_odd+0x48>)
   15c0a:	f000 ff33 	bl	16a74 <am_hal_flash_program_main>
}
   15c0e:	b002      	add	sp, #8
   15c10:	bd10      	pop	{r4, pc}
    assert(offset + num_bytes <= 4);
   15c12:	f7fe fb75 	bl	14300 <hal_debugger_connected>
   15c16:	b100      	cbz	r0, 15c1a <apollo3_flash_write_odd+0x3a>
   15c18:	be01      	bkpt	0x0001
   15c1a:	2300      	movs	r3, #0
   15c1c:	461a      	mov	r2, r3
   15c1e:	4619      	mov	r1, r3
   15c20:	4618      	mov	r0, r3
   15c22:	f7ff fc77 	bl	15514 <__assert_func>
   15c26:	bf00      	nop
   15c28:	12344321 	.word	0x12344321

00015c2c <apollo3_flash_write>:
{
   15c2c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15c30:	4607      	mov	r7, r0
   15c32:	460d      	mov	r5, r1
   15c34:	4616      	mov	r6, r2
   15c36:	4698      	mov	r8, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   15c38:	f3ef 8a10 	mrs	sl, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
   15c3c:	b672      	cpsid	i
    if (lead_off != 0) {
   15c3e:	f011 0403 	ands.w	r4, r1, #3
   15c42:	d010      	beq.n	15c66 <apollo3_flash_write+0x3a>
        lead_size = 4 - lead_off;
   15c44:	f1c4 0404 	rsb	r4, r4, #4
        if (lead_size > num_bytes) {
   15c48:	429c      	cmp	r4, r3
   15c4a:	d900      	bls.n	15c4e <apollo3_flash_write+0x22>
            lead_size = num_bytes;
   15c4c:	461c      	mov	r4, r3
        rc = apollo3_flash_write_odd(dev, address, u8p, lead_size);
   15c4e:	4623      	mov	r3, r4
   15c50:	4632      	mov	r2, r6
   15c52:	4629      	mov	r1, r5
   15c54:	4638      	mov	r0, r7
   15c56:	f7ff ffc3 	bl	15be0 <apollo3_flash_write_odd>
        if (rc != 0) {
   15c5a:	4603      	mov	r3, r0
   15c5c:	bb98      	cbnz	r0, 15cc6 <apollo3_flash_write+0x9a>
        u8p += lead_size;
   15c5e:	4426      	add	r6, r4
        num_bytes -= lead_size;
   15c60:	eba8 0804 	sub.w	r8, r8, r4
        address += lead_size;
   15c64:	4425      	add	r5, r4
    if (num_bytes == 0) {
   15c66:	f1b8 0f00 	cmp.w	r8, #0
   15c6a:	d02b      	beq.n	15cc4 <apollo3_flash_write+0x98>
    words = num_bytes / 4;
   15c6c:	ea4f 0b98 	mov.w	fp, r8, lsr #2
   15c70:	46d9      	mov	r9, fp
    if ((uint32_t)u8p % 4 == 0) {
   15c72:	f016 0f03 	tst.w	r6, #3
   15c76:	d00e      	beq.n	15c96 <apollo3_flash_write+0x6a>
        for (i = 0; i < words; i++) {
   15c78:	2400      	movs	r4, #0
   15c7a:	454c      	cmp	r4, r9
   15c7c:	da13      	bge.n	15ca6 <apollo3_flash_write+0x7a>
            rc = apollo3_flash_write_odd(dev, address + i * 4, u8p + i * 4, 4);
   15c7e:	2304      	movs	r3, #4
   15c80:	eb06 0284 	add.w	r2, r6, r4, lsl #2
   15c84:	eb05 0184 	add.w	r1, r5, r4, lsl #2
   15c88:	4638      	mov	r0, r7
   15c8a:	f7ff ffa9 	bl	15be0 <apollo3_flash_write_odd>
            if (rc != 0) {
   15c8e:	4603      	mov	r3, r0
   15c90:	b9c8      	cbnz	r0, 15cc6 <apollo3_flash_write+0x9a>
        for (i = 0; i < words; i++) {
   15c92:	3401      	adds	r4, #1
   15c94:	e7f1      	b.n	15c7a <apollo3_flash_write+0x4e>
        rc = am_hal_flash_program_main(AM_HAL_FLASH_PROGRAM_KEY,
   15c96:	465b      	mov	r3, fp
   15c98:	462a      	mov	r2, r5
   15c9a:	4631      	mov	r1, r6
   15c9c:	480d      	ldr	r0, [pc, #52]	; (15cd4 <apollo3_flash_write+0xa8>)
   15c9e:	f000 fee9 	bl	16a74 <am_hal_flash_program_main>
        if (rc != 0) {
   15ca2:	4603      	mov	r3, r0
   15ca4:	b978      	cbnz	r0, 15cc6 <apollo3_flash_write+0x9a>
    remainder = num_bytes - (words * 4);
   15ca6:	ea4f 018b 	mov.w	r1, fp, lsl #2
   15caa:	eba8 038b 	sub.w	r3, r8, fp, lsl #2
    if (remainder > 0) {
   15cae:	2b00      	cmp	r3, #0
   15cb0:	dc01      	bgt.n	15cb6 <apollo3_flash_write+0x8a>
    rc = 0;
   15cb2:	2300      	movs	r3, #0
   15cb4:	e007      	b.n	15cc6 <apollo3_flash_write+0x9a>
        rc = apollo3_flash_write_odd(dev,
   15cb6:	1872      	adds	r2, r6, r1
   15cb8:	4429      	add	r1, r5
   15cba:	4638      	mov	r0, r7
   15cbc:	f7ff ff90 	bl	15be0 <apollo3_flash_write_odd>
   15cc0:	4603      	mov	r3, r0
        if (rc != 0) {
   15cc2:	e000      	b.n	15cc6 <apollo3_flash_write+0x9a>
        rc = 0;
   15cc4:	2300      	movs	r3, #0
    __HAL_ENABLE_INTERRUPTS(sr);
   15cc6:	f1ba 0f00 	cmp.w	sl, #0
   15cca:	d100      	bne.n	15cce <apollo3_flash_write+0xa2>
  __ASM volatile ("cpsie i" : : : "memory");
   15ccc:	b662      	cpsie	i
}
   15cce:	4618      	mov	r0, r3
   15cd0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15cd4:	12344321 	.word	0x12344321

00015cd8 <apollo3_flash_read>:
{
   15cd8:	b508      	push	{r3, lr}
   15cda:	4610      	mov	r0, r2
    memcpy(dst, (void *) address, num_bytes);
   15cdc:	461a      	mov	r2, r3
   15cde:	f7ff fd13 	bl	15708 <memcpy>
}
   15ce2:	2000      	movs	r0, #0
   15ce4:	bd08      	pop	{r3, pc}
	...

00015ce8 <apollo2_os_tick_set_timer>:
/*** Number of system ticks per single OS tick. */
static uint32_t apollo2_os_tick_dur;

static void
apollo2_os_tick_set_timer(int os_ticks)
{
   15ce8:	b538      	push	{r3, r4, r5, lr}
   15cea:	4604      	mov	r4, r0
    uint32_t sys_ticks;
    uint32_t cfg;

    OS_ASSERT_CRITICAL();
   15cec:	f7ff fb4d 	bl	1538a <os_arch_in_critical>
   15cf0:	b180      	cbz	r0, 15d14 <apollo2_os_tick_set_timer+0x2c>

    sys_ticks = os_ticks * apollo2_os_tick_dur;
   15cf2:	4b0d      	ldr	r3, [pc, #52]	; (15d28 <apollo2_os_tick_set_timer+0x40>)
   15cf4:	6818      	ldr	r0, [r3, #0]
   15cf6:	fb00 f404 	mul.w	r4, r0, r4

    /* Freeze time, set timer expiry, then unfreeze time. */
    cfg = am_hal_stimer_config(AM_HAL_STIMER_CFG_FREEZE);
   15cfa:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
   15cfe:	f000 ff7f 	bl	16c00 <am_hal_stimer_config>
   15d02:	4605      	mov	r5, r0
    am_hal_stimer_compare_delta_set(0, sys_ticks);
   15d04:	4621      	mov	r1, r4
   15d06:	2000      	movs	r0, #0
   15d08:	f000 ffa4 	bl	16c54 <am_hal_stimer_compare_delta_set>
    am_hal_stimer_config(cfg);
   15d0c:	4628      	mov	r0, r5
   15d0e:	f000 ff77 	bl	16c00 <am_hal_stimer_config>
}
   15d12:	bd38      	pop	{r3, r4, r5, pc}
    OS_ASSERT_CRITICAL();
   15d14:	f7fe faf4 	bl	14300 <hal_debugger_connected>
   15d18:	b100      	cbz	r0, 15d1c <apollo2_os_tick_set_timer+0x34>
   15d1a:	be01      	bkpt	0x0001
   15d1c:	2300      	movs	r3, #0
   15d1e:	461a      	mov	r2, r3
   15d20:	4619      	mov	r1, r3
   15d22:	4618      	mov	r0, r3
   15d24:	f7ff fbf6 	bl	15514 <__assert_func>
   15d28:	100021b0 	.word	0x100021b0

00015d2c <apollo2_os_tick_handler>:

static void
apollo2_os_tick_handler(void)
{
   15d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint32_t cur;
    int os_ticks;
    int delta;
    os_sr_t sr;

    OS_ENTER_CRITICAL(sr);
   15d2e:	f7ff fb23 	bl	15378 <os_arch_save_sr>
   15d32:	4605      	mov	r5, r0

    /* Calculate elapsed ticks and advance OS time. */
    cur = am_hal_stimer_counter_get();
   15d34:	f000 ff6e 	bl	16c14 <am_hal_stimer_counter_get>
    delta = cur - apollo2_os_tick_prev;
   15d38:	4e0c      	ldr	r6, [pc, #48]	; (15d6c <apollo2_os_tick_handler+0x40>)
   15d3a:	6834      	ldr	r4, [r6, #0]
   15d3c:	1b04      	subs	r4, r0, r4
    os_ticks = delta / apollo2_os_tick_dur;
   15d3e:	4f0c      	ldr	r7, [pc, #48]	; (15d70 <apollo2_os_tick_handler+0x44>)
   15d40:	6838      	ldr	r0, [r7, #0]
   15d42:	fbb4 f4f0 	udiv	r4, r4, r0
    os_time_advance(os_ticks);
   15d46:	4620      	mov	r0, r4
   15d48:	f7ff facc 	bl	152e4 <os_time_advance>

    /* Clear timer interrupt. */
    am_hal_stimer_int_clear(AM_HAL_STIMER_INT_COMPAREA);
   15d4c:	2001      	movs	r0, #1
   15d4e:	f000 ffc7 	bl	16ce0 <am_hal_stimer_int_clear>

    /* Update the time associated with the most recent tick. */
    apollo2_os_tick_prev += os_ticks * apollo2_os_tick_dur;
   15d52:	683b      	ldr	r3, [r7, #0]
   15d54:	6830      	ldr	r0, [r6, #0]
   15d56:	fb03 0404 	mla	r4, r3, r4, r0
   15d5a:	6034      	str	r4, [r6, #0]

    /* Schedule timer to interrupt at the next tick. */
    apollo2_os_tick_set_timer(1);
   15d5c:	2001      	movs	r0, #1
   15d5e:	f7ff ffc3 	bl	15ce8 <apollo2_os_tick_set_timer>

    OS_EXIT_CRITICAL(sr);
   15d62:	4628      	mov	r0, r5
   15d64:	f7ff fb0e 	bl	15384 <os_arch_restore_sr>
}
   15d68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   15d6a:	bf00      	nop
   15d6c:	100021b4 	.word	0x100021b4
   15d70:	100021b0 	.word	0x100021b0

00015d74 <os_tick_idle>:

void
os_tick_idle(os_time_t ticks)
{
   15d74:	b510      	push	{r4, lr}
   15d76:	4604      	mov	r4, r0
    OS_ASSERT_CRITICAL();
   15d78:	f7ff fb07 	bl	1538a <os_arch_in_critical>
   15d7c:	b128      	cbz	r0, 15d8a <os_tick_idle+0x16>
     */

    /* Only set the timer for nonzero tick values.  For values of 0, just let
     * the timer expire on the next tick, as scheduled earlier.
     */
    if (ticks > 0) {
   15d7e:	b974      	cbnz	r4, 15d9e <os_tick_idle+0x2a>
  __ASM volatile ("dsb 0xF":::"memory");
   15d80:	f3bf 8f4f 	dsb	sy
        apollo2_os_tick_set_timer(ticks);
    }

    __DSB();
    __WFI();
   15d84:	bf30      	wfi

    if (ticks > 0) {
   15d86:	b974      	cbnz	r4, 15da6 <os_tick_idle+0x32>
        apollo2_os_tick_handler();
    }
}
   15d88:	bd10      	pop	{r4, pc}
    OS_ASSERT_CRITICAL();
   15d8a:	f7fe fab9 	bl	14300 <hal_debugger_connected>
   15d8e:	b100      	cbz	r0, 15d92 <os_tick_idle+0x1e>
   15d90:	be01      	bkpt	0x0001
   15d92:	2300      	movs	r3, #0
   15d94:	461a      	mov	r2, r3
   15d96:	4619      	mov	r1, r3
   15d98:	4618      	mov	r0, r3
   15d9a:	f7ff fbbb 	bl	15514 <__assert_func>
        apollo2_os_tick_set_timer(ticks);
   15d9e:	4620      	mov	r0, r4
   15da0:	f7ff ffa2 	bl	15ce8 <apollo2_os_tick_set_timer>
   15da4:	e7ec      	b.n	15d80 <os_tick_idle+0xc>
        apollo2_os_tick_handler();
   15da6:	f7ff ffc1 	bl	15d2c <apollo2_os_tick_handler>
}
   15daa:	e7ed      	b.n	15d88 <os_tick_idle+0x14>

00015dac <os_tick_init>:

void
os_tick_init(uint32_t os_ticks_per_sec, int prio)
{
   15dac:	b538      	push	{r3, r4, r5, lr}
   15dae:	4605      	mov	r5, r0
   15db0:	460c      	mov	r4, r1
    os_sr_t sr;

    /* Reset the timer to 0. */
    am_hal_stimer_counter_clear();
   15db2:	f000 ff3f 	bl	16c34 <am_hal_stimer_counter_clear>

    /* The OS tick timer uses:
     * o The 1024 Hz low-frequency RC oscillator (LFRC)
     * o The first comparator (COMPAREA)
     */
    am_hal_stimer_config(AM_HAL_STIMER_LFRC_1KHZ |
   15db6:	f44f 7083 	mov.w	r0, #262	; 0x106
   15dba:	f000 ff21 	bl	16c00 <am_hal_stimer_config>
                         AM_HAL_STIMER_CFG_COMPARE_A_ENABLE);
    am_hal_stimer_int_enable(AM_HAL_STIMER_INT_COMPAREA);
   15dbe:	2001      	movs	r0, #1
   15dc0:	f000 ff84 	bl	16ccc <am_hal_stimer_int_enable>

    apollo2_os_tick_dur = APOLLO2_OS_TICK_FREQ / os_ticks_per_sec;
   15dc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
   15dc8:	fbb3 f5f5 	udiv	r5, r3, r5
   15dcc:	4b0c      	ldr	r3, [pc, #48]	; (15e00 <os_tick_init+0x54>)
   15dce:	601d      	str	r5, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   15dd0:	0164      	lsls	r4, r4, #5
   15dd2:	b2e4      	uxtb	r4, r4
   15dd4:	4b0b      	ldr	r3, [pc, #44]	; (15e04 <os_tick_init+0x58>)
   15dd6:	f883 4317 	strb.w	r4, [r3, #791]	; 0x317
  uint32_t vectors = (uint32_t )SCB->VTOR;
   15dda:	4a0b      	ldr	r2, [pc, #44]	; (15e08 <os_tick_init+0x5c>)
   15ddc:	6892      	ldr	r2, [r2, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   15dde:	490b      	ldr	r1, [pc, #44]	; (15e0c <os_tick_init+0x60>)
   15de0:	f8c2 109c 	str.w	r1, [r2, #156]	; 0x9c
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   15de4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   15de8:	601a      	str	r2, [r3, #0]
    NVIC_SetPriority(APOLLO2_OS_TICK_IRQ, prio);
    NVIC_SetVector(APOLLO2_OS_TICK_IRQ, (uint32_t)apollo2_os_tick_handler);
    NVIC_EnableIRQ(APOLLO2_OS_TICK_IRQ);

    /* Schedule timer to interrupt at the next tick. */
    OS_ENTER_CRITICAL(sr);
   15dea:	f7ff fac5 	bl	15378 <os_arch_save_sr>
   15dee:	4604      	mov	r4, r0
    apollo2_os_tick_set_timer(1);
   15df0:	2001      	movs	r0, #1
   15df2:	f7ff ff79 	bl	15ce8 <apollo2_os_tick_set_timer>
    OS_EXIT_CRITICAL(sr);
   15df6:	4620      	mov	r0, r4
   15df8:	f7ff fac4 	bl	15384 <os_arch_restore_sr>
}
   15dfc:	bd38      	pop	{r3, r4, r5, pc}
   15dfe:	bf00      	nop
   15e00:	100021b0 	.word	0x100021b0
   15e04:	e000e100 	.word	0xe000e100
   15e08:	e000ed00 	.word	0xe000ed00
   15e0c:	00015d2d 	.word	0x00015d2d

00015e10 <apollo3_timer_resolve>:
#endif

static struct apollo3_timer *
apollo3_timer_resolve(int timer_num)
{
    switch (timer_num) {
   15e10:	b908      	cbnz	r0, 15e16 <apollo3_timer_resolve+0x6>
#if MYNEWT_VAL(TIMER_0_SOURCE)
        case 0:     return &apollo3_timer_0;
   15e12:	4802      	ldr	r0, [pc, #8]	; (15e1c <apollo3_timer_resolve+0xc>)
   15e14:	4770      	bx	lr
#endif
#if MYNEWT_VAL(TIMER_1_SOURCE)
        case 1:     return &apollo3_timer_1;
#endif
        default:    return NULL;
   15e16:	2000      	movs	r0, #0
    }
}
   15e18:	4770      	bx	lr
   15e1a:	bf00      	nop
   15e1c:	10000120 	.word	0x10000120

00015e20 <apollo3_timer_tbl_find>:
 * matches the one specified.
 */
static const struct apollo3_timer_freq_entry *
apollo3_timer_tbl_find(const struct apollo3_timer_freq_entry *table,
                       uint32_t freq)
{
   15e20:	b430      	push	{r4, r5}
   15e22:	4604      	mov	r4, r0
    int i;

    /* If the requested value is less than all entries in the table, return the
     * smallest one.
     */
    if (table[0].freq >= freq) {
   15e24:	6803      	ldr	r3, [r0, #0]
   15e26:	428b      	cmp	r3, r1
   15e28:	d218      	bcs.n	15e5c <apollo3_timer_tbl_find+0x3c>

    /* Find the first entry with a frequency value that is greater than the one
     * being requested.  Then determine which of it or its predecessor is
     * closer to the specified value.
     */
    for (i = 1; table[i].freq != 0; i++) {
   15e2a:	2301      	movs	r3, #1
   15e2c:	eb04 00c3 	add.w	r0, r4, r3, lsl #3
   15e30:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
   15e34:	b16a      	cbz	r2, 15e52 <apollo3_timer_tbl_find+0x32>
        cur = &table[i];
        if (cur->freq >= freq) {
   15e36:	428a      	cmp	r2, r1
   15e38:	d201      	bcs.n	15e3e <apollo3_timer_tbl_find+0x1e>
    for (i = 1; table[i].freq != 0; i++) {
   15e3a:	3301      	adds	r3, #1
   15e3c:	e7f6      	b.n	15e2c <apollo3_timer_tbl_find+0xc>
            prev = cur - 1;
   15e3e:	f1a0 0408 	sub.w	r4, r0, #8
            delta1 = freq - prev->freq;
   15e42:	f850 3c08 	ldr.w	r3, [r0, #-8]
   15e46:	1acb      	subs	r3, r1, r3
            delta2 = cur->freq - freq;
   15e48:	1a52      	subs	r2, r2, r1

            if (delta1 <= delta2) {
   15e4a:	4293      	cmp	r3, r2
   15e4c:	d806      	bhi.n	15e5c <apollo3_timer_tbl_find+0x3c>
                return prev;
   15e4e:	4620      	mov	r0, r4
   15e50:	e004      	b.n	15e5c <apollo3_timer_tbl_find+0x3c>
    }

    /* Requested value is greater than all entries in the table; return the
     * largest.
     */
    return table + i - 1;
   15e52:	f103 5000 	add.w	r0, r3, #536870912	; 0x20000000
   15e56:	3801      	subs	r0, #1
   15e58:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
}
   15e5c:	bc30      	pop	{r4, r5}
   15e5e:	4770      	bx	lr

00015e60 <apollo3_timer_sdk_cfg>:
 * ORed in, depending on the MCU timer being configured.
 */
static int
apollo3_timer_sdk_cfg(const struct apollo3_timer_cfg *cfg, uint32_t freq_hz,
                      uint32_t *out_actual_hz, uint32_t *out_cfg)
{
   15e60:	b538      	push	{r3, r4, r5, lr}
   15e62:	4615      	mov	r5, r2
   15e64:	461c      	mov	r4, r3
    const struct apollo3_timer_freq_entry *entry;

    switch (cfg->source) {
   15e66:	7800      	ldrb	r0, [r0, #0]
   15e68:	3801      	subs	r0, #1
   15e6a:	2804      	cmp	r0, #4
   15e6c:	d82b      	bhi.n	15ec6 <apollo3_timer_sdk_cfg+0x66>
   15e6e:	e8df f000 	tbb	[pc, r0]
   15e72:	0c03      	.short	0x0c03
   15e74:	1e15      	.short	0x1e15
   15e76:	24          	.byte	0x24
   15e77:	00          	.byte	0x00
    case APOLLO3_TIMER_SOURCE_HFRC:
        entry = apollo3_timer_tbl_find(apollo3_timer_tbl_hfrc, freq_hz);
   15e78:	4814      	ldr	r0, [pc, #80]	; (15ecc <apollo3_timer_sdk_cfg+0x6c>)
   15e7a:	f7ff ffd1 	bl	15e20 <apollo3_timer_tbl_find>
        *out_actual_hz = entry->freq;
   15e7e:	6803      	ldr	r3, [r0, #0]
   15e80:	602b      	str	r3, [r5, #0]
        *out_cfg = entry->cfg;
   15e82:	6843      	ldr	r3, [r0, #4]
   15e84:	6023      	str	r3, [r4, #0]
        return 0;
   15e86:	2000      	movs	r0, #0
        return 0;

    default:
        return SYS_EINVAL;
    }
}
   15e88:	bd38      	pop	{r3, r4, r5, pc}
        entry = apollo3_timer_tbl_find(apollo3_timer_tbl_xt, freq_hz);
   15e8a:	4811      	ldr	r0, [pc, #68]	; (15ed0 <apollo3_timer_sdk_cfg+0x70>)
   15e8c:	f7ff ffc8 	bl	15e20 <apollo3_timer_tbl_find>
        *out_actual_hz = entry->freq;
   15e90:	6803      	ldr	r3, [r0, #0]
   15e92:	602b      	str	r3, [r5, #0]
        *out_cfg = entry->cfg;
   15e94:	6843      	ldr	r3, [r0, #4]
   15e96:	6023      	str	r3, [r4, #0]
        return 0;
   15e98:	2000      	movs	r0, #0
   15e9a:	e7f5      	b.n	15e88 <apollo3_timer_sdk_cfg+0x28>
        entry = apollo3_timer_tbl_find(apollo3_timer_tbl_lfrc, freq_hz);
   15e9c:	480d      	ldr	r0, [pc, #52]	; (15ed4 <apollo3_timer_sdk_cfg+0x74>)
   15e9e:	f7ff ffbf 	bl	15e20 <apollo3_timer_tbl_find>
        *out_actual_hz = entry->freq;
   15ea2:	6803      	ldr	r3, [r0, #0]
   15ea4:	602b      	str	r3, [r5, #0]
        *out_cfg = entry->cfg;
   15ea6:	6843      	ldr	r3, [r0, #4]
   15ea8:	6023      	str	r3, [r4, #0]
        return 0;
   15eaa:	2000      	movs	r0, #0
   15eac:	e7ec      	b.n	15e88 <apollo3_timer_sdk_cfg+0x28>
        *out_actual_hz = 100;
   15eae:	2364      	movs	r3, #100	; 0x64
   15eb0:	6013      	str	r3, [r2, #0]
        *out_cfg = AM_HAL_CTIMER_RTC_100HZ;
   15eb2:	231c      	movs	r3, #28
   15eb4:	6023      	str	r3, [r4, #0]
        return 0;
   15eb6:	2000      	movs	r0, #0
   15eb8:	e7e6      	b.n	15e88 <apollo3_timer_sdk_cfg+0x28>
        *out_actual_hz = 48000000;
   15eba:	4b07      	ldr	r3, [pc, #28]	; (15ed8 <apollo3_timer_sdk_cfg+0x78>)
   15ebc:	6013      	str	r3, [r2, #0]
        *out_cfg = AM_HAL_CTIMER_HCLK_DIV4;
   15ebe:	231e      	movs	r3, #30
   15ec0:	6023      	str	r3, [r4, #0]
        return 0;
   15ec2:	2000      	movs	r0, #0
   15ec4:	e7e0      	b.n	15e88 <apollo3_timer_sdk_cfg+0x28>
    switch (cfg->source) {
   15ec6:	f06f 0001 	mvn.w	r0, #1
   15eca:	e7dd      	b.n	15e88 <apollo3_timer_sdk_cfg+0x28>
   15ecc:	00017210 	.word	0x00017210
   15ed0:	00017268 	.word	0x00017268
   15ed4:	00017240 	.word	0x00017240
   15ed8:	02dc6c00 	.word	0x02dc6c00

00015edc <apollo3_timer_isr_cfg>:
 */ 
static int
apollo3_timer_isr_cfg(const struct apollo3_timer *bsp_timer,
                      uint32_t *out_isr_cfg)
{
    switch (bsp_timer->once_timer_idx) {
   15edc:	7c43      	ldrb	r3, [r0, #17]
   15ede:	2b01      	cmp	r3, #1
   15ee0:	d103      	bne.n	15eea <apollo3_timer_isr_cfg+0xe>
#if MYNEWT_VAL(TIMER_0_SOURCE)
    case 1:
        *out_isr_cfg = AM_HAL_CTIMER_INT_TIMERA1C0;
   15ee2:	2304      	movs	r3, #4
   15ee4:	600b      	str	r3, [r1, #0]
        return 0;
   15ee6:	2000      	movs	r0, #0
   15ee8:	4770      	bx	lr
    case 3:
        *out_isr_cfg = AM_HAL_CTIMER_INT_TIMERA3C0;
        return 0;
#endif
    default:
        return SYS_EINVAL;
   15eea:	f06f 0001 	mvn.w	r0, #1
    }
}
   15eee:	4770      	bx	lr

00015ef0 <apollo3_timer_cur_ticks>:
/**
 * Retrieves the current time from the specified timer.
 */
static uint32_t
apollo3_timer_cur_ticks(const struct apollo3_timer *bsp_timer)
{
   15ef0:	b508      	push	{r3, lr}
    return am_hal_ctimer_read(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH);
   15ef2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   15ef6:	7c00      	ldrb	r0, [r0, #16]
   15ef8:	f000 fcc2 	bl	16880 <am_hal_ctimer_read>
}
   15efc:	bd08      	pop	{r3, pc}

00015efe <apollo3_timer_set_ocmp>:
 * time.
 */
static void
apollo3_timer_set_ocmp(const struct apollo3_timer *bsp_timer,
                       uint32_t ticks_from_now)
{
   15efe:	b530      	push	{r4, r5, lr}
   15f00:	b083      	sub	sp, #12
   15f02:	4604      	mov	r4, r0
   15f04:	460d      	mov	r5, r1
    uint32_t isr_cfg;
    int rc;

    /* Calculate the ISR flags for the "once" timer. */
    rc = apollo3_timer_isr_cfg(bsp_timer, &isr_cfg);
   15f06:	a901      	add	r1, sp, #4
   15f08:	f7ff ffe8 	bl	15edc <apollo3_timer_isr_cfg>
    assert(rc == 0);
   15f0c:	b9e8      	cbnz	r0, 15f4a <apollo3_timer_set_ocmp+0x4c>

    /* Clear any pending interrupt for this timer. */
    am_hal_ctimer_int_clear(isr_cfg);
   15f0e:	9801      	ldr	r0, [sp, #4]
   15f10:	f000 fd70 	bl	169f4 <am_hal_ctimer_int_clear>

    /* Stop and clear the "once" timer. */
    am_hal_ctimer_stop(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH);
   15f14:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   15f18:	7c60      	ldrb	r0, [r4, #17]
   15f1a:	f000 fc87 	bl	1682c <am_hal_ctimer_stop>
    am_hal_ctimer_clear(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH);
   15f1e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   15f22:	7c60      	ldrb	r0, [r4, #17]
   15f24:	f000 fc98 	bl	16858 <am_hal_ctimer_clear>

    /* Schedule an interrupt at the requested relative time. */
    am_hal_ctimer_period_set(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH,
   15f28:	2300      	movs	r3, #0
   15f2a:	462a      	mov	r2, r5
   15f2c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   15f30:	7c60      	ldrb	r0, [r4, #17]
   15f32:	f000 fced 	bl	16910 <am_hal_ctimer_period_set>
                             ticks_from_now, 0);

    /* Enable interrupts for this timer, in case they haven't been enabled
     * yet.
     */
    am_hal_ctimer_int_enable(isr_cfg);
   15f36:	9801      	ldr	r0, [sp, #4]
   15f38:	f000 fd34 	bl	169a4 <am_hal_ctimer_int_enable>

    /* Restart the timer. */
    am_hal_ctimer_start(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH);
   15f3c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   15f40:	7c60      	ldrb	r0, [r4, #17]
   15f42:	f000 fc49 	bl	167d8 <am_hal_ctimer_start>
}
   15f46:	b003      	add	sp, #12
   15f48:	bd30      	pop	{r4, r5, pc}
    assert(rc == 0);
   15f4a:	f7fe f9d9 	bl	14300 <hal_debugger_connected>
   15f4e:	b100      	cbz	r0, 15f52 <apollo3_timer_set_ocmp+0x54>
   15f50:	be01      	bkpt	0x0001
   15f52:	2300      	movs	r3, #0
   15f54:	461a      	mov	r2, r3
   15f56:	4619      	mov	r1, r3
   15f58:	4618      	mov	r0, r3
   15f5a:	f7ff fadb 	bl	15514 <__assert_func>

00015f5e <apollo3_timer_set_ocmp_at>:
 * Configures a BSP timer to generate an interrupt at the speficied absolute
 * time.
 */
static void
apollo3_timer_set_ocmp_at(const struct apollo3_timer *bsp_timer, uint32_t at)
{
   15f5e:	b530      	push	{r4, r5, lr}
   15f60:	b083      	sub	sp, #12
   15f62:	4605      	mov	r5, r0
   15f64:	460c      	mov	r4, r1
    uint32_t isr_cfg;
    uint32_t now;
    int32_t ticks_from_now;
    int rc;

    now = apollo3_timer_cur_ticks(bsp_timer);
   15f66:	f7ff ffc3 	bl	15ef0 <apollo3_timer_cur_ticks>
    ticks_from_now = at - now;
   15f6a:	1a21      	subs	r1, r4, r0
    if (ticks_from_now <= 0) {
   15f6c:	2900      	cmp	r1, #0
   15f6e:	dd04      	ble.n	15f7a <apollo3_timer_set_ocmp_at+0x1c>
        /* Event already occurred. */
        rc = apollo3_timer_isr_cfg(bsp_timer, &isr_cfg);
        assert(rc == 0);
        am_hal_ctimer_int_set(isr_cfg);
    } else {
        apollo3_timer_set_ocmp(bsp_timer, ticks_from_now);
   15f70:	4628      	mov	r0, r5
   15f72:	f7ff ffc4 	bl	15efe <apollo3_timer_set_ocmp>
    }
}
   15f76:	b003      	add	sp, #12
   15f78:	bd30      	pop	{r4, r5, pc}
        rc = apollo3_timer_isr_cfg(bsp_timer, &isr_cfg);
   15f7a:	a901      	add	r1, sp, #4
   15f7c:	4628      	mov	r0, r5
   15f7e:	f7ff ffad 	bl	15edc <apollo3_timer_isr_cfg>
        assert(rc == 0);
   15f82:	b918      	cbnz	r0, 15f8c <apollo3_timer_set_ocmp_at+0x2e>
        am_hal_ctimer_int_set(isr_cfg);
   15f84:	9801      	ldr	r0, [sp, #4]
   15f86:	f000 fd45 	bl	16a14 <am_hal_ctimer_int_set>
   15f8a:	e7f4      	b.n	15f76 <apollo3_timer_set_ocmp_at+0x18>
        assert(rc == 0);
   15f8c:	f7fe f9b8 	bl	14300 <hal_debugger_connected>
   15f90:	b100      	cbz	r0, 15f94 <apollo3_timer_set_ocmp_at+0x36>
   15f92:	be01      	bkpt	0x0001
   15f94:	2300      	movs	r3, #0
   15f96:	461a      	mov	r2, r3
   15f98:	4619      	mov	r1, r3
   15f9a:	4618      	mov	r0, r3
   15f9c:	f7ff faba 	bl	15514 <__assert_func>

00015fa0 <apollo3_timer_clear_ocmp>:
/**
 * Unsets a scheduled interrupt for the specified BSP timer.
 */
static void
apollo3_timer_clear_ocmp(const struct apollo3_timer *bsp_timer)
{
   15fa0:	b500      	push	{lr}
   15fa2:	b083      	sub	sp, #12
    uint32_t isr_cfg;
    int rc;

    rc = apollo3_timer_isr_cfg(bsp_timer, &isr_cfg);
   15fa4:	a901      	add	r1, sp, #4
   15fa6:	f7ff ff99 	bl	15edc <apollo3_timer_isr_cfg>
    assert(rc == 0);
   15faa:	b928      	cbnz	r0, 15fb8 <apollo3_timer_clear_ocmp+0x18>

    am_hal_ctimer_int_disable(isr_cfg);
   15fac:	9801      	ldr	r0, [sp, #4]
   15fae:	f000 fd0d 	bl	169cc <am_hal_ctimer_int_disable>
}
   15fb2:	b003      	add	sp, #12
   15fb4:	f85d fb04 	ldr.w	pc, [sp], #4
    assert(rc == 0);
   15fb8:	f7fe f9a2 	bl	14300 <hal_debugger_connected>
   15fbc:	b100      	cbz	r0, 15fc0 <apollo3_timer_clear_ocmp+0x20>
   15fbe:	be01      	bkpt	0x0001
   15fc0:	2300      	movs	r3, #0
   15fc2:	461a      	mov	r2, r3
   15fc4:	4619      	mov	r1, r3
   15fc6:	4618      	mov	r0, r3
   15fc8:	f7ff faa4 	bl	15514 <__assert_func>

00015fcc <apollo3_timer_chk_queue>:
 * Executes callbacks for all expired timers in a BSP timer's queue.  This
 * function is called when a timer interrupt is handled.
 */
static void
apollo3_timer_chk_queue(struct apollo3_timer *bsp_timer)
{
   15fcc:	b570      	push	{r4, r5, r6, lr}
   15fce:	4605      	mov	r5, r0
    struct hal_timer *timer;
    uint32_t ticks;
    os_sr_t sr;

    OS_ENTER_CRITICAL(sr);
   15fd0:	f7ff f9d2 	bl	15378 <os_arch_save_sr>
   15fd4:	4606      	mov	r6, r0

    /* Remove and process each expired timer in the sorted queue. */
    while ((timer = TAILQ_FIRST(&bsp_timer->hal_timer_q)) != NULL) {
   15fd6:	e009      	b.n	15fec <apollo3_timer_chk_queue+0x20>
        ticks = apollo3_timer_cur_ticks(bsp_timer);
        if ((int32_t)(ticks - timer->expiry) >= 0) {
            TAILQ_REMOVE(&bsp_timer->hal_timer_q, timer, link);
   15fd8:	6963      	ldr	r3, [r4, #20]
   15fda:	606b      	str	r3, [r5, #4]
   15fdc:	6963      	ldr	r3, [r4, #20]
   15fde:	6922      	ldr	r2, [r4, #16]
   15fe0:	601a      	str	r2, [r3, #0]
            timer->link.tqe_prev = NULL;
   15fe2:	2300      	movs	r3, #0
   15fe4:	6163      	str	r3, [r4, #20]
            timer->cb_func(timer->cb_arg);
   15fe6:	6863      	ldr	r3, [r4, #4]
   15fe8:	68a0      	ldr	r0, [r4, #8]
   15fea:	4798      	blx	r3
    while ((timer = TAILQ_FIRST(&bsp_timer->hal_timer_q)) != NULL) {
   15fec:	682c      	ldr	r4, [r5, #0]
   15fee:	b164      	cbz	r4, 1600a <apollo3_timer_chk_queue+0x3e>
        ticks = apollo3_timer_cur_ticks(bsp_timer);
   15ff0:	4628      	mov	r0, r5
   15ff2:	f7ff ff7d 	bl	15ef0 <apollo3_timer_cur_ticks>
        if ((int32_t)(ticks - timer->expiry) >= 0) {
   15ff6:	68e3      	ldr	r3, [r4, #12]
   15ff8:	1ac0      	subs	r0, r0, r3
   15ffa:	2800      	cmp	r0, #0
   15ffc:	db05      	blt.n	1600a <apollo3_timer_chk_queue+0x3e>
            TAILQ_REMOVE(&bsp_timer->hal_timer_q, timer, link);
   15ffe:	6923      	ldr	r3, [r4, #16]
   16000:	2b00      	cmp	r3, #0
   16002:	d0e9      	beq.n	15fd8 <apollo3_timer_chk_queue+0xc>
   16004:	6962      	ldr	r2, [r4, #20]
   16006:	615a      	str	r2, [r3, #20]
   16008:	e7e8      	b.n	15fdc <apollo3_timer_chk_queue+0x10>
    }

    /* If any timers remain, schedule an interrupt for the timer that expires
     * next.
     */
    if (timer != NULL) {
   1600a:	b13c      	cbz	r4, 1601c <apollo3_timer_chk_queue+0x50>
        apollo3_timer_set_ocmp_at(bsp_timer, timer->expiry);
   1600c:	68e1      	ldr	r1, [r4, #12]
   1600e:	4628      	mov	r0, r5
   16010:	f7ff ffa5 	bl	15f5e <apollo3_timer_set_ocmp_at>
    } else {
        apollo3_timer_clear_ocmp(bsp_timer);
    }

    OS_EXIT_CRITICAL(sr);
   16014:	4630      	mov	r0, r6
   16016:	f7ff f9b5 	bl	15384 <os_arch_restore_sr>
}
   1601a:	bd70      	pop	{r4, r5, r6, pc}
        apollo3_timer_clear_ocmp(bsp_timer);
   1601c:	4628      	mov	r0, r5
   1601e:	f7ff ffbf 	bl	15fa0 <apollo3_timer_clear_ocmp>
   16022:	e7f7      	b.n	16014 <apollo3_timer_chk_queue+0x48>

00016024 <apollo3_timer_isr>:
/**
 * Handles a ctimer interrupt.
 */
static void
apollo3_timer_isr(void)
{
   16024:	b510      	push	{r4, lr}
    uint32_t status;

    /* Read the ctimer status to determine which timers generated the
     * interrupt.
     */
    status = am_hal_ctimer_int_status_get(true);
   16026:	2001      	movs	r0, #1
   16028:	f000 fd04 	bl	16a34 <am_hal_ctimer_int_status_get>
   1602c:	4604      	mov	r4, r0
    am_hal_ctimer_int_clear(status);
   1602e:	f000 fce1 	bl	169f4 <am_hal_ctimer_int_clear>

    /* Service the appropriate timers. */
#if MYNEWT_VAL(TIMER_0_SOURCE)
    if (status & (AM_HAL_CTIMER_INT_TIMERA1C0 | AM_HAL_CTIMER_INT_TIMERA1C1)) {
   16032:	f014 1f04 	tst.w	r4, #262148	; 0x40004
   16036:	d100      	bne.n	1603a <apollo3_timer_isr+0x16>
#if MYNEWT_VAL(TIMER_1_SOURCE)
    if (status & (AM_HAL_CTIMER_INT_TIMERA3C0 | AM_HAL_CTIMER_INT_TIMERA3C1)) {
        apollo3_timer_chk_queue(&apollo3_timer_1);
    }
#endif
}
   16038:	bd10      	pop	{r4, pc}
        apollo3_timer_chk_queue(&apollo3_timer_0);
   1603a:	4802      	ldr	r0, [pc, #8]	; (16044 <apollo3_timer_isr+0x20>)
   1603c:	f7ff ffc6 	bl	15fcc <apollo3_timer_chk_queue>
}
   16040:	e7fa      	b.n	16038 <apollo3_timer_isr+0x14>
   16042:	bf00      	nop
   16044:	10000120 	.word	0x10000120

00016048 <hal_timer_init>:
 *
 * @return int          0: success; error code otherwise
 */
int
hal_timer_init(int timer_num, void *vcfg)
{
   16048:	b510      	push	{r4, lr}
   1604a:	460c      	mov	r4, r1
    static int nvic_configured;

    const struct apollo3_timer_cfg *bsp_cfg;
    struct apollo3_timer *bsp_timer;

    bsp_timer = apollo3_timer_resolve(timer_num);
   1604c:	f7ff fee0 	bl	15e10 <apollo3_timer_resolve>
    if (bsp_timer == NULL) {
   16050:	b1b8      	cbz	r0, 16082 <hal_timer_init+0x3a>
   16052:	4603      	mov	r3, r0
        return SYS_EINVAL;
    }

    if (!nvic_configured) {
   16054:	4a0c      	ldr	r2, [pc, #48]	; (16088 <hal_timer_init+0x40>)
   16056:	6812      	ldr	r2, [r2, #0]
   16058:	b97a      	cbnz	r2, 1607a <hal_timer_init+0x32>
        nvic_configured = 1;
   1605a:	4a0b      	ldr	r2, [pc, #44]	; (16088 <hal_timer_init+0x40>)
   1605c:	2101      	movs	r1, #1
   1605e:	6011      	str	r1, [r2, #0]
  uint32_t vectors = (uint32_t )SCB->VTOR;
   16060:	4a0a      	ldr	r2, [pc, #40]	; (1608c <hal_timer_init+0x44>)
   16062:	6892      	ldr	r2, [r2, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   16064:	490a      	ldr	r1, [pc, #40]	; (16090 <hal_timer_init+0x48>)
   16066:	6791      	str	r1, [r2, #120]	; 0x78
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   16068:	4a0a      	ldr	r2, [pc, #40]	; (16094 <hal_timer_init+0x4c>)
   1606a:	21e0      	movs	r1, #224	; 0xe0
   1606c:	f882 130e 	strb.w	r1, [r2, #782]	; 0x30e
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   16070:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   16074:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   16078:	6011      	str	r1, [r2, #0]
        NVIC_ClearPendingIRQ(CTIMER_IRQn);
        NVIC_EnableIRQ(CTIMER_IRQn);
    }

    bsp_cfg = vcfg;
    bsp_timer->cfg = *bsp_cfg;
   1607a:	7822      	ldrb	r2, [r4, #0]
   1607c:	721a      	strb	r2, [r3, #8]

    return 0;
   1607e:	2000      	movs	r0, #0
}
   16080:	bd10      	pop	{r4, pc}
        return SYS_EINVAL;
   16082:	f06f 0001 	mvn.w	r0, #1
   16086:	e7fb      	b.n	16080 <hal_timer_init+0x38>
   16088:	100021b8 	.word	0x100021b8
   1608c:	e000ed00 	.word	0xe000ed00
   16090:	00016025 	.word	0x00016025
   16094:	e000e100 	.word	0xe000e100

00016098 <hal_timer_config>:
 *
 * @return int
 */
int
hal_timer_config(int timer_num, uint32_t freq_hz)
{
   16098:	b570      	push	{r4, r5, r6, lr}
   1609a:	b082      	sub	sp, #8
   1609c:	460d      	mov	r5, r1
    uint32_t cont_cfg;
    uint32_t once_cfg;
    uint32_t sdk_cfg;
    int rc;

    bsp_timer = apollo3_timer_resolve(timer_num);
   1609e:	f7ff feb7 	bl	15e10 <apollo3_timer_resolve>
    if (bsp_timer == NULL) {
   160a2:	b370      	cbz	r0, 16102 <hal_timer_config+0x6a>
   160a4:	4604      	mov	r4, r0
        return SYS_EINVAL;
    }

    rc = apollo3_timer_sdk_cfg(&bsp_timer->cfg, freq_hz, &bsp_timer->freq_hz,
   160a6:	ab01      	add	r3, sp, #4
   160a8:	f100 020c 	add.w	r2, r0, #12
   160ac:	4629      	mov	r1, r5
   160ae:	3008      	adds	r0, #8
   160b0:	f7ff fed6 	bl	15e60 <apollo3_timer_sdk_cfg>
                               &sdk_cfg);
    if (rc != 0) {
   160b4:	4605      	mov	r5, r0
   160b6:	b110      	cbz	r0, 160be <hal_timer_config+0x26>

    /* Start the continuous timer. */
    am_hal_ctimer_start(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH);

    return 0;
}
   160b8:	4628      	mov	r0, r5
   160ba:	b002      	add	sp, #8
   160bc:	bd70      	pop	{r4, r5, r6, pc}
    cont_cfg = sdk_cfg | AM_HAL_CTIMER_FN_CONTINUOUS;
   160be:	9e01      	ldr	r6, [sp, #4]
   160c0:	f446 76c0 	orr.w	r6, r6, #384	; 0x180
    am_hal_ctimer_clear(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH);
   160c4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   160c8:	7c20      	ldrb	r0, [r4, #16]
   160ca:	f000 fbc5 	bl	16858 <am_hal_ctimer_clear>
    am_hal_ctimer_config_single(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH,
   160ce:	4632      	mov	r2, r6
   160d0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   160d4:	7c20      	ldrb	r0, [r4, #16]
   160d6:	f000 fb3f 	bl	16758 <am_hal_ctimer_config_single>
    once_cfg = sdk_cfg | AM_HAL_CTIMER_FN_ONCE | AM_HAL_CTIMER_INT_ENABLE;
   160da:	9e01      	ldr	r6, [sp, #4]
   160dc:	f446 7600 	orr.w	r6, r6, #512	; 0x200
    am_hal_ctimer_clear(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH);
   160e0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   160e4:	7c60      	ldrb	r0, [r4, #17]
   160e6:	f000 fbb7 	bl	16858 <am_hal_ctimer_clear>
    am_hal_ctimer_config_single(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH,
   160ea:	4632      	mov	r2, r6
   160ec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   160f0:	7c60      	ldrb	r0, [r4, #17]
   160f2:	f000 fb31 	bl	16758 <am_hal_ctimer_config_single>
    am_hal_ctimer_start(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH);
   160f6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   160fa:	7c20      	ldrb	r0, [r4, #16]
   160fc:	f000 fb6c 	bl	167d8 <am_hal_ctimer_start>
    return 0;
   16100:	e7da      	b.n	160b8 <hal_timer_config+0x20>
        return SYS_EINVAL;
   16102:	f06f 0501 	mvn.w	r5, #1
   16106:	e7d7      	b.n	160b8 <hal_timer_config+0x20>

00016108 <apollo3_uart_irqh_x>:
    UARTn(0)->DR = data;
}

static void
apollo3_uart_irqh_x(int num)
{
   16108:	b538      	push	{r3, r4, r5, lr}
   1610a:	4604      	mov	r4, r0

    os_trace_isr_enter();

    u = &uarts[num];

    status = UARTn(0)->IES;
   1610c:	4b2f      	ldr	r3, [pc, #188]	; (161cc <apollo3_uart_irqh_x+0xc4>)
   1610e:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
    UARTn(0)->IEC &= ~status;
   16110:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   16112:	ea22 0205 	bic.w	r2, r2, r5
   16116:	645a      	str	r2, [r3, #68]	; 0x44

    if (status & (UART0_IES_TXRIS_Msk)) {
   16118:	f015 0f20 	tst.w	r5, #32
   1611c:	d034      	beq.n	16188 <apollo3_uart_irqh_x+0x80>
        if (u->u_tx_started) {
   1611e:	eb00 0380 	add.w	r3, r0, r0, lsl #2
   16122:	4a2b      	ldr	r2, [pc, #172]	; (161d0 <apollo3_uart_irqh_x+0xc8>)
   16124:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
   16128:	f013 0f04 	tst.w	r3, #4
   1612c:	d02c      	beq.n	16188 <apollo3_uart_irqh_x+0x80>
            while (1) {
                if (UARTn(0)->FR & UART0_FR_TXFF_Msk) {
   1612e:	4b27      	ldr	r3, [pc, #156]	; (161cc <apollo3_uart_irqh_x+0xc4>)
   16130:	699b      	ldr	r3, [r3, #24]
   16132:	f013 0f20 	tst.w	r3, #32
   16136:	d127      	bne.n	16188 <apollo3_uart_irqh_x+0x80>
                    break;
                }

                data = u->u_tx_func(u->u_func_arg);
   16138:	eb04 0384 	add.w	r3, r4, r4, lsl #2
   1613c:	4a24      	ldr	r2, [pc, #144]	; (161d0 <apollo3_uart_irqh_x+0xc8>)
   1613e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   16142:	689a      	ldr	r2, [r3, #8]
   16144:	6918      	ldr	r0, [r3, #16]
   16146:	4790      	blx	r2
                if (data < 0) {
   16148:	2800      	cmp	r0, #0
   1614a:	db02      	blt.n	16152 <apollo3_uart_irqh_x+0x4a>
                    apollo3_uart_disable_tx_irq();
                    u->u_tx_started = 0;
                    break;
                }

                UARTn(0)->DR = data;
   1614c:	4b1f      	ldr	r3, [pc, #124]	; (161cc <apollo3_uart_irqh_x+0xc4>)
   1614e:	6018      	str	r0, [r3, #0]
                if (UARTn(0)->FR & UART0_FR_TXFF_Msk) {
   16150:	e7ed      	b.n	1612e <apollo3_uart_irqh_x+0x26>
                    if (u->u_tx_done) {
   16152:	eb04 0384 	add.w	r3, r4, r4, lsl #2
   16156:	4a1e      	ldr	r2, [pc, #120]	; (161d0 <apollo3_uart_irqh_x+0xc8>)
   16158:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   1615c:	68d9      	ldr	r1, [r3, #12]
   1615e:	b129      	cbz	r1, 1616c <apollo3_uart_irqh_x+0x64>
                        u->u_tx_done(u->u_func_arg);
   16160:	eb04 0384 	add.w	r3, r4, r4, lsl #2
   16164:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   16168:	6918      	ldr	r0, [r3, #16]
   1616a:	4788      	blx	r1
    UARTn(0)->IER &= ~(UART0_IER_TXIM_Msk);
   1616c:	4a17      	ldr	r2, [pc, #92]	; (161cc <apollo3_uart_irqh_x+0xc4>)
   1616e:	6b93      	ldr	r3, [r2, #56]	; 0x38
   16170:	f023 0320 	bic.w	r3, r3, #32
   16174:	6393      	str	r3, [r2, #56]	; 0x38
                    u->u_tx_started = 0;
   16176:	4b16      	ldr	r3, [pc, #88]	; (161d0 <apollo3_uart_irqh_x+0xc8>)
   16178:	eb04 0284 	add.w	r2, r4, r4, lsl #2
   1617c:	f813 1022 	ldrb.w	r1, [r3, r2, lsl #2]
   16180:	f36f 0182 	bfc	r1, #2, #1
   16184:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
            }
        }
    }

    if (status & (UART0_IES_RXRIS_Msk | UART0_IES_RTRIS_Msk)) {
   16188:	f015 0f50 	tst.w	r5, #80	; 0x50
   1618c:	d100      	bne.n	16190 <apollo3_uart_irqh_x+0x88>
            }
        }
    }

    os_trace_isr_exit();
}
   1618e:	bd38      	pop	{r3, r4, r5, pc}
        while (!(UARTn(0)->FR & UART0_FR_RXFE_Msk)) {
   16190:	4b0e      	ldr	r3, [pc, #56]	; (161cc <apollo3_uart_irqh_x+0xc4>)
   16192:	699b      	ldr	r3, [r3, #24]
   16194:	f013 0f10 	tst.w	r3, #16
   16198:	d1f9      	bne.n	1618e <apollo3_uart_irqh_x+0x86>
            u->u_rx_buf = UARTn(0)->DR;
   1619a:	4b0c      	ldr	r3, [pc, #48]	; (161cc <apollo3_uart_irqh_x+0xc4>)
   1619c:	6819      	ldr	r1, [r3, #0]
   1619e:	b2c9      	uxtb	r1, r1
   161a0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
   161a4:	4a0a      	ldr	r2, [pc, #40]	; (161d0 <apollo3_uart_irqh_x+0xc8>)
   161a6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   161aa:	7059      	strb	r1, [r3, #1]
            rc = u->u_rx_func(u->u_func_arg, u->u_rx_buf);
   161ac:	685a      	ldr	r2, [r3, #4]
   161ae:	6918      	ldr	r0, [r3, #16]
   161b0:	4790      	blx	r2
            if (rc < 0) {
   161b2:	2800      	cmp	r0, #0
   161b4:	daec      	bge.n	16190 <apollo3_uart_irqh_x+0x88>
                u->u_rx_stall = 1;
   161b6:	4a06      	ldr	r2, [pc, #24]	; (161d0 <apollo3_uart_irqh_x+0xc8>)
   161b8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   161bc:	f812 3024 	ldrb.w	r3, [r2, r4, lsl #2]
   161c0:	f043 0302 	orr.w	r3, r3, #2
   161c4:	f802 3024 	strb.w	r3, [r2, r4, lsl #2]
                break;
   161c8:	e7e1      	b.n	1618e <apollo3_uart_irqh_x+0x86>
   161ca:	bf00      	nop
   161cc:	4001c000 	.word	0x4001c000
   161d0:	100021c0 	.word	0x100021c0

000161d4 <apollo3_uart_irqh_0>:

static void apollo3_uart_irqh_0(void) { apollo3_uart_irqh_x(0); }
   161d4:	b508      	push	{r3, lr}
   161d6:	2000      	movs	r0, #0
   161d8:	f7ff ff96 	bl	16108 <apollo3_uart_irqh_x>
   161dc:	bd08      	pop	{r3, pc}

000161de <apollo3_uart_irqh_1>:
static void apollo3_uart_irqh_1(void) { apollo3_uart_irqh_x(1); }
   161de:	b508      	push	{r3, lr}
   161e0:	2001      	movs	r0, #1
   161e2:	f7ff ff91 	bl	16108 <apollo3_uart_irqh_x>
   161e6:	bd08      	pop	{r3, pc}

000161e8 <apollo3_uart_irq_info>:
apollo3_uart_irq_info(int port, int *out_irqn, apollo3_uart_irqh_t **out_irqh)
{
    apollo3_uart_irqh_t *irqh;
    int irqn;

    switch (port) {
   161e8:	b148      	cbz	r0, 161fe <apollo3_uart_irq_info+0x16>
   161ea:	2801      	cmp	r0, #1
   161ec:	d10a      	bne.n	16204 <apollo3_uart_irq_info+0x1c>
        irqn = UART0_IRQn;
        irqh = apollo3_uart_irqh_0;
        break;

    case 1:
        irqn = UART1_IRQn;
   161ee:	2010      	movs	r0, #16
        irqh = apollo3_uart_irqh_1;
   161f0:	4b07      	ldr	r3, [pc, #28]	; (16210 <apollo3_uart_irq_info+0x28>)

    default:
        return -1;
    }

    if (out_irqn != NULL) {
   161f2:	b101      	cbz	r1, 161f6 <apollo3_uart_irq_info+0xe>
        *out_irqn = irqn;
   161f4:	6008      	str	r0, [r1, #0]
    }
    if (out_irqh != NULL) {
   161f6:	b142      	cbz	r2, 1620a <apollo3_uart_irq_info+0x22>
        *out_irqh = irqh;
   161f8:	6013      	str	r3, [r2, #0]
    }
    return 0;
   161fa:	2000      	movs	r0, #0
   161fc:	4770      	bx	lr
    switch (port) {
   161fe:	200f      	movs	r0, #15
   16200:	4b04      	ldr	r3, [pc, #16]	; (16214 <apollo3_uart_irq_info+0x2c>)
   16202:	e7f6      	b.n	161f2 <apollo3_uart_irq_info+0xa>
   16204:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   16208:	4770      	bx	lr
    return 0;
   1620a:	2000      	movs	r0, #0
}
   1620c:	4770      	bx	lr
   1620e:	bf00      	nop
   16210:	000161df 	.word	0x000161df
   16214:	000161d5 	.word	0x000161d5

00016218 <apollo3_uart_set_nvic>:

static void
apollo3_uart_set_nvic(int port)
{
   16218:	b500      	push	{lr}
   1621a:	b083      	sub	sp, #12
    apollo3_uart_irqh_t *irqh;
    int irqn;
    int rc;

    rc = apollo3_uart_irq_info(port, &irqn, &irqh);
   1621c:	aa01      	add	r2, sp, #4
   1621e:	4669      	mov	r1, sp
   16220:	f7ff ffe2 	bl	161e8 <apollo3_uart_irq_info>
    assert(rc == 0);
   16224:	b950      	cbnz	r0, 1623c <apollo3_uart_set_nvic+0x24>

    NVIC_SetVector(irqn, (uint32_t)irqh);
   16226:	f99d 3000 	ldrsb.w	r3, [sp]
  uint32_t vectors = (uint32_t )SCB->VTOR;
   1622a:	4a09      	ldr	r2, [pc, #36]	; (16250 <apollo3_uart_set_nvic+0x38>)
   1622c:	6892      	ldr	r2, [r2, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   1622e:	3310      	adds	r3, #16
   16230:	9901      	ldr	r1, [sp, #4]
   16232:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
   16236:	b003      	add	sp, #12
   16238:	f85d fb04 	ldr.w	pc, [sp], #4
    assert(rc == 0);
   1623c:	f7fe f860 	bl	14300 <hal_debugger_connected>
   16240:	b100      	cbz	r0, 16244 <apollo3_uart_set_nvic+0x2c>
   16242:	be01      	bkpt	0x0001
   16244:	2300      	movs	r3, #0
   16246:	461a      	mov	r2, r3
   16248:	4619      	mov	r1, r3
   1624a:	4618      	mov	r0, r3
   1624c:	f7ff f962 	bl	15514 <__assert_func>
   16250:	e000ed00 	.word	0xe000ed00

00016254 <hal_uart_init_cbs>:
    if (port >= UART_CNT) {
   16254:	2801      	cmp	r0, #1
   16256:	dc14      	bgt.n	16282 <hal_uart_init_cbs+0x2e>
{
   16258:	b430      	push	{r4, r5}
    if (u->u_open) {
   1625a:	eb00 0480 	add.w	r4, r0, r0, lsl #2
   1625e:	4d0c      	ldr	r5, [pc, #48]	; (16290 <hal_uart_init_cbs+0x3c>)
   16260:	f815 4024 	ldrb.w	r4, [r5, r4, lsl #2]
   16264:	f014 0f01 	tst.w	r4, #1
   16268:	d10e      	bne.n	16288 <hal_uart_init_cbs+0x34>
    u->u_rx_func = rx_func;
   1626a:	eb00 0480 	add.w	r4, r0, r0, lsl #2
   1626e:	eb05 0484 	add.w	r4, r5, r4, lsl #2
   16272:	6063      	str	r3, [r4, #4]
    u->u_tx_func = tx_func;
   16274:	60a1      	str	r1, [r4, #8]
    u->u_tx_done = tx_done;
   16276:	60e2      	str	r2, [r4, #12]
    u->u_func_arg = arg;
   16278:	9b02      	ldr	r3, [sp, #8]
   1627a:	6123      	str	r3, [r4, #16]
    return 0;
   1627c:	2000      	movs	r0, #0
}
   1627e:	bc30      	pop	{r4, r5}
   16280:	4770      	bx	lr
        return -1;
   16282:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
   16286:	4770      	bx	lr
        return -1;
   16288:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1628c:	e7f7      	b.n	1627e <hal_uart_init_cbs+0x2a>
   1628e:	bf00      	nop
   16290:	100021c0 	.word	0x100021c0

00016294 <hal_uart_start_tx>:
    if (port >= UART_CNT) {
   16294:	2801      	cmp	r0, #1
   16296:	dc49      	bgt.n	1632c <hal_uart_start_tx+0x98>
{
   16298:	b538      	push	{r3, r4, r5, lr}
   1629a:	4604      	mov	r4, r0
    if (!u->u_open) {
   1629c:	eb00 0380 	add.w	r3, r0, r0, lsl #2
   162a0:	4a23      	ldr	r2, [pc, #140]	; (16330 <hal_uart_start_tx+0x9c>)
   162a2:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
   162a6:	f013 0f01 	tst.w	r3, #1
   162aa:	d100      	bne.n	162ae <hal_uart_start_tx+0x1a>
}
   162ac:	bd38      	pop	{r3, r4, r5, pc}
    OS_ENTER_CRITICAL(sr);
   162ae:	f7ff f863 	bl	15378 <os_arch_save_sr>
   162b2:	4605      	mov	r5, r0
    if (u->u_tx_started == 0) {
   162b4:	eb04 0384 	add.w	r3, r4, r4, lsl #2
   162b8:	4a1d      	ldr	r2, [pc, #116]	; (16330 <hal_uart_start_tx+0x9c>)
   162ba:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
   162be:	f013 0f04 	tst.w	r3, #4
   162c2:	d11f      	bne.n	16304 <hal_uart_start_tx+0x70>
            if (UARTn(0)->FR&UART0_FR_TXFF_Msk) {
   162c4:	4b1b      	ldr	r3, [pc, #108]	; (16334 <hal_uart_start_tx+0xa0>)
   162c6:	699b      	ldr	r3, [r3, #24]
   162c8:	f013 0f20 	tst.w	r3, #32
   162cc:	d10c      	bne.n	162e8 <hal_uart_start_tx+0x54>
            data = u->u_tx_func(u->u_func_arg);
   162ce:	eb04 0384 	add.w	r3, r4, r4, lsl #2
   162d2:	4a17      	ldr	r2, [pc, #92]	; (16330 <hal_uart_start_tx+0x9c>)
   162d4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   162d8:	689a      	ldr	r2, [r3, #8]
   162da:	6918      	ldr	r0, [r3, #16]
   162dc:	4790      	blx	r2
            if (data < 0) {
   162de:	2800      	cmp	r0, #0
   162e0:	db14      	blt.n	1630c <hal_uart_start_tx+0x78>
            UARTn(0)->DR = data;
   162e2:	4b14      	ldr	r3, [pc, #80]	; (16334 <hal_uart_start_tx+0xa0>)
   162e4:	6018      	str	r0, [r3, #0]
            if (UARTn(0)->FR&UART0_FR_TXFF_Msk) {
   162e6:	e7ed      	b.n	162c4 <hal_uart_start_tx+0x30>
                u->u_tx_started = 1;
   162e8:	4a11      	ldr	r2, [pc, #68]	; (16330 <hal_uart_start_tx+0x9c>)
   162ea:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   162ee:	f812 3024 	ldrb.w	r3, [r2, r4, lsl #2]
   162f2:	f043 0304 	orr.w	r3, r3, #4
   162f6:	f802 3024 	strb.w	r3, [r2, r4, lsl #2]
    UARTn(0)->IER |= (UART0_IER_TXIM_Msk);
   162fa:	4a0e      	ldr	r2, [pc, #56]	; (16334 <hal_uart_start_tx+0xa0>)
   162fc:	6b93      	ldr	r3, [r2, #56]	; 0x38
   162fe:	f043 0320 	orr.w	r3, r3, #32
   16302:	6393      	str	r3, [r2, #56]	; 0x38
    OS_EXIT_CRITICAL(sr);
   16304:	4628      	mov	r0, r5
   16306:	f7ff f83d 	bl	15384 <os_arch_restore_sr>
   1630a:	e7cf      	b.n	162ac <hal_uart_start_tx+0x18>
                if (u->u_tx_done) {
   1630c:	eb04 0384 	add.w	r3, r4, r4, lsl #2
   16310:	4a07      	ldr	r2, [pc, #28]	; (16330 <hal_uart_start_tx+0x9c>)
   16312:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   16316:	68da      	ldr	r2, [r3, #12]
   16318:	2a00      	cmp	r2, #0
   1631a:	d0f3      	beq.n	16304 <hal_uart_start_tx+0x70>
                    u->u_tx_done(u->u_func_arg);
   1631c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   16320:	4b03      	ldr	r3, [pc, #12]	; (16330 <hal_uart_start_tx+0x9c>)
   16322:	eb03 0484 	add.w	r4, r3, r4, lsl #2
   16326:	6920      	ldr	r0, [r4, #16]
   16328:	4790      	blx	r2
   1632a:	e7eb      	b.n	16304 <hal_uart_start_tx+0x70>
   1632c:	4770      	bx	lr
   1632e:	bf00      	nop
   16330:	100021c0 	.word	0x100021c0
   16334:	4001c000 	.word	0x4001c000

00016338 <hal_uart_start_rx>:
    if (port >= UART_CNT) {
   16338:	2801      	cmp	r0, #1
   1633a:	dc2c      	bgt.n	16396 <hal_uart_start_rx+0x5e>
{
   1633c:	b538      	push	{r3, r4, r5, lr}
   1633e:	4604      	mov	r4, r0
    if (!u->u_open) {
   16340:	eb00 0380 	add.w	r3, r0, r0, lsl #2
   16344:	4a14      	ldr	r2, [pc, #80]	; (16398 <hal_uart_start_rx+0x60>)
   16346:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
   1634a:	f013 0f01 	tst.w	r3, #1
   1634e:	d002      	beq.n	16356 <hal_uart_start_rx+0x1e>
    if (u->u_rx_stall) {
   16350:	f013 0f02 	tst.w	r3, #2
   16354:	d100      	bne.n	16358 <hal_uart_start_rx+0x20>
}
   16356:	bd38      	pop	{r3, r4, r5, pc}
        OS_ENTER_CRITICAL(sr);
   16358:	f7ff f80e 	bl	15378 <os_arch_save_sr>
   1635c:	4605      	mov	r5, r0
        rc = u->u_rx_func(u->u_func_arg, u->u_rx_buf);
   1635e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
   16362:	4a0d      	ldr	r2, [pc, #52]	; (16398 <hal_uart_start_rx+0x60>)
   16364:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   16368:	685a      	ldr	r2, [r3, #4]
   1636a:	7859      	ldrb	r1, [r3, #1]
   1636c:	6918      	ldr	r0, [r3, #16]
   1636e:	4790      	blx	r2
        if (rc == 0) {
   16370:	b968      	cbnz	r0, 1638e <hal_uart_start_rx+0x56>
            u->u_rx_stall = 0;
   16372:	4b09      	ldr	r3, [pc, #36]	; (16398 <hal_uart_start_rx+0x60>)
   16374:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   16378:	f813 2024 	ldrb.w	r2, [r3, r4, lsl #2]
   1637c:	f36f 0241 	bfc	r2, #1, #1
   16380:	f803 2024 	strb.w	r2, [r3, r4, lsl #2]
    UARTn(0)->IER |= (UART0_IER_RTIM_Msk |
   16384:	4a05      	ldr	r2, [pc, #20]	; (1639c <hal_uart_start_rx+0x64>)
   16386:	6b93      	ldr	r3, [r2, #56]	; 0x38
   16388:	f043 0350 	orr.w	r3, r3, #80	; 0x50
   1638c:	6393      	str	r3, [r2, #56]	; 0x38
        OS_EXIT_CRITICAL(sr);
   1638e:	4628      	mov	r0, r5
   16390:	f7fe fff8 	bl	15384 <os_arch_restore_sr>
   16394:	e7df      	b.n	16356 <hal_uart_start_rx+0x1e>
   16396:	4770      	bx	lr
   16398:	100021c0 	.word	0x100021c0
   1639c:	4001c000 	.word	0x4001c000

000163a0 <hal_uart_blocking_tx>:
    if (port >= UART_CNT) {
   163a0:	2801      	cmp	r0, #1
   163a2:	dc0e      	bgt.n	163c2 <hal_uart_blocking_tx+0x22>
    if (!u->u_open) {
   163a4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   163a8:	4b06      	ldr	r3, [pc, #24]	; (163c4 <hal_uart_blocking_tx+0x24>)
   163aa:	f813 3020 	ldrb.w	r3, [r3, r0, lsl #2]
   163ae:	f013 0f01 	tst.w	r3, #1
   163b2:	d006      	beq.n	163c2 <hal_uart_blocking_tx+0x22>
    while (UARTn(0)->FR & UART0_FR_TXFF_Msk);
   163b4:	4b04      	ldr	r3, [pc, #16]	; (163c8 <hal_uart_blocking_tx+0x28>)
   163b6:	699b      	ldr	r3, [r3, #24]
   163b8:	f013 0f20 	tst.w	r3, #32
   163bc:	d1fa      	bne.n	163b4 <hal_uart_blocking_tx+0x14>
    UARTn(0)->DR = data;
   163be:	4b02      	ldr	r3, [pc, #8]	; (163c8 <hal_uart_blocking_tx+0x28>)
   163c0:	6019      	str	r1, [r3, #0]
}
   163c2:	4770      	bx	lr
   163c4:	100021c0 	.word	0x100021c0
   163c8:	4001c000 	.word	0x4001c000

000163cc <hal_uart_init>:
    struct apollo3_uart_cfg *cfg;
    am_hal_gpio_pincfg_t pincfg;

    cfg = arg;

    if (port >= UART_CNT) {
   163cc:	2801      	cmp	r0, #1
   163ce:	f300 80bf 	bgt.w	16550 <hal_uart_init+0x184>
{
   163d2:	b570      	push	{r4, r5, r6, lr}
   163d4:	4606      	mov	r6, r0
   163d6:	460c      	mov	r4, r1
        return SYS_EINVAL;
    }

    switch (cfg->suc_pin_tx) {
   163d8:	7808      	ldrb	r0, [r1, #0]
   163da:	1e43      	subs	r3, r0, #1
   163dc:	2b26      	cmp	r3, #38	; 0x26
   163de:	f200 80ba 	bhi.w	16556 <hal_uart_init+0x18a>
   163e2:	e8df f003 	tbb	[pc, r3]
   163e6:	b814      	.short	0xb814
   163e8:	b8b8b8b8 	.word	0xb8b8b8b8
   163ec:	b8b8b838 	.word	0xb8b8b838
   163f0:	b8b8b8b8 	.word	0xb8b8b8b8
   163f4:	b8b83db8 	.word	0xb8b83db8
   163f8:	42b83db8 	.word	0x42b83db8
   163fc:	b8b8b8b8 	.word	0xb8b8b8b8
   16400:	3db8b8b8 	.word	0x3db8b8b8
   16404:	b8b8b8b8 	.word	0xb8b8b8b8
   16408:	b8b8b8b8 	.word	0xb8b8b8b8
   1640c:	42          	.byte	0x42
   1640d:	00          	.byte	0x00
    case 1:
        pincfg.uFuncSel = 2;
   1640e:	2500      	movs	r5, #0
   16410:	2302      	movs	r3, #2
   16412:	f363 0502 	bfi	r5, r3, #0, #3
        break;

    default:
        return SYS_EINVAL;
    }
    pincfg.eDriveStrength = AM_HAL_GPIO_PIN_DRIVESTRENGTH_2MA;
   16416:	f36f 2509 	bfc	r5, #8, #2
    am_hal_gpio_pinconfig(cfg->suc_pin_tx, pincfg);
   1641a:	4629      	mov	r1, r5
   1641c:	f7fe f810 	bl	14440 <am_hal_gpio_pinconfig>

    switch (cfg->suc_pin_rx) {
   16420:	7860      	ldrb	r0, [r4, #1]
   16422:	1e83      	subs	r3, r0, #2
   16424:	2b26      	cmp	r3, #38	; 0x26
   16426:	f200 8099 	bhi.w	1655c <hal_uart_init+0x190>
   1642a:	e8df f003 	tbb	[pc, r3]
   1642e:	9722      	.short	0x9722
   16430:	97979797 	.word	0x97979797
   16434:	43979797 	.word	0x43979797
   16438:	97979797 	.word	0x97979797
   1643c:	97974397 	.word	0x97974397
   16440:	4b974797 	.word	0x4b974797
   16444:	97979797 	.word	0x97979797
   16448:	47979797 	.word	0x47979797
   1644c:	97979797 	.word	0x97979797
   16450:	97979797 	.word	0x97979797
   16454:	4b          	.byte	0x4b
   16455:	00          	.byte	0x00
        pincfg.uFuncSel = 5;
   16456:	2500      	movs	r5, #0
   16458:	2305      	movs	r3, #5
   1645a:	f363 0502 	bfi	r5, r3, #0, #3
        break;
   1645e:	e7da      	b.n	16416 <hal_uart_init+0x4a>
        pincfg.uFuncSel = 4;
   16460:	2500      	movs	r5, #0
   16462:	2304      	movs	r3, #4
   16464:	f363 0502 	bfi	r5, r3, #0, #3
        break;
   16468:	e7d5      	b.n	16416 <hal_uart_init+0x4a>
        pincfg.uFuncSel = 0;
   1646a:	2500      	movs	r5, #0
   1646c:	f36f 0502 	bfc	r5, #0, #3
        break;
   16470:	e7d1      	b.n	16416 <hal_uart_init+0x4a>
    case 2:
        pincfg.uFuncSel = 2;
   16472:	2302      	movs	r3, #2
   16474:	f363 0502 	bfi	r5, r3, #0, #3
        break;

    default:
        return SYS_EINVAL;
    }
    am_hal_gpio_pinconfig(cfg->suc_pin_rx, pincfg);
   16478:	4629      	mov	r1, r5
   1647a:	f7fd ffe1 	bl	14440 <am_hal_gpio_pinconfig>

    /* RTS pin is optional. */
    if (cfg->suc_pin_rts != 0) {
   1647e:	78a0      	ldrb	r0, [r4, #2]
   16480:	b340      	cbz	r0, 164d4 <hal_uart_init+0x108>
        switch (cfg->suc_pin_rts) {
   16482:	1ec3      	subs	r3, r0, #3
   16484:	2b26      	cmp	r3, #38	; 0x26
   16486:	d86c      	bhi.n	16562 <hal_uart_init+0x196>
   16488:	e8df f003 	tbb	[pc, r3]
   1648c:	6b3d6b1f 	.word	0x6b3d6b1f
   16490:	6b6b6b6b 	.word	0x6b6b6b6b
   16494:	6b416b6b 	.word	0x6b416b6b
   16498:	6b6b6b6b 	.word	0x6b6b6b6b
   1649c:	6b6b6b6b 	.word	0x6b6b6b6b
   164a0:	6b6b6b6b 	.word	0x6b6b6b6b
   164a4:	6b6b6b6b 	.word	0x6b6b6b6b
   164a8:	6b6b6b6b 	.word	0x6b6b6b6b
   164ac:	6b3d6b41 	.word	0x6b3d6b41
   164b0:	6b6b      	.short	0x6b6b
   164b2:	45          	.byte	0x45
   164b3:	00          	.byte	0x00
        pincfg.uFuncSel = 6;
   164b4:	2306      	movs	r3, #6
   164b6:	f363 0502 	bfi	r5, r3, #0, #3
        break;
   164ba:	e7dd      	b.n	16478 <hal_uart_init+0xac>
        pincfg.uFuncSel = 4;
   164bc:	2304      	movs	r3, #4
   164be:	f363 0502 	bfi	r5, r3, #0, #3
        break;
   164c2:	e7d9      	b.n	16478 <hal_uart_init+0xac>
        pincfg.uFuncSel = 0;
   164c4:	f36f 0502 	bfc	r5, #0, #3
        break;
   164c8:	e7d6      	b.n	16478 <hal_uart_init+0xac>
        case 3:
            pincfg.uFuncSel = 0;
   164ca:	f36f 0502 	bfc	r5, #0, #3
            break;

        default:
            return SYS_EINVAL;
        }
        am_hal_gpio_pinconfig(cfg->suc_pin_rts, pincfg);
   164ce:	4629      	mov	r1, r5
   164d0:	f7fd ffb6 	bl	14440 <am_hal_gpio_pinconfig>
    }

    /* CTS pin is optional. */
    if (cfg->suc_pin_cts != 0) {
   164d4:	78e0      	ldrb	r0, [r4, #3]
   164d6:	b330      	cbz	r0, 16526 <hal_uart_init+0x15a>
        switch (cfg->suc_pin_cts) {
   164d8:	1f03      	subs	r3, r0, #4
   164da:	2b22      	cmp	r3, #34	; 0x22
   164dc:	d844      	bhi.n	16568 <hal_uart_init+0x19c>
   164de:	e8df f003 	tbb	[pc, r3]
   164e2:	431d      	.short	0x431d
   164e4:	4343432b 	.word	0x4343432b
   164e8:	432f4343 	.word	0x432f4343
   164ec:	43434343 	.word	0x43434343
   164f0:	43434343 	.word	0x43434343
   164f4:	43434343 	.word	0x43434343
   164f8:	33434343 	.word	0x33434343
   164fc:	43434343 	.word	0x43434343
   16500:	432f4343 	.word	0x432f4343
   16504:	2b          	.byte	0x2b
   16505:	00          	.byte	0x00
            pincfg.uFuncSel = 2;
   16506:	2302      	movs	r3, #2
   16508:	f363 0502 	bfi	r5, r3, #0, #3
            break;
   1650c:	e7df      	b.n	164ce <hal_uart_init+0x102>
            pincfg.uFuncSel = 6;
   1650e:	2306      	movs	r3, #6
   16510:	f363 0502 	bfi	r5, r3, #0, #3
            break;
   16514:	e7db      	b.n	164ce <hal_uart_init+0x102>
            pincfg.uFuncSel = 7;
   16516:	f045 0507 	orr.w	r5, r5, #7
            break;
   1651a:	e7d8      	b.n	164ce <hal_uart_init+0x102>
        case 4:
            pincfg.uFuncSel = 0;
   1651c:	f36f 0502 	bfc	r5, #0, #3

        default:
            return SYS_EINVAL;
        }
        pincfg.eDriveStrength = AM_HAL_GPIO_PIN_DRIVESTRENGTH_2MA;
        am_hal_gpio_pinconfig(cfg->suc_pin_cts, pincfg);
   16520:	4629      	mov	r1, r5
   16522:	f7fd ff8d 	bl	14440 <am_hal_gpio_pinconfig>
    }

    apollo3_uart_set_nvic(port);
   16526:	4630      	mov	r0, r6
   16528:	f7ff fe76 	bl	16218 <apollo3_uart_set_nvic>

    am_hal_uart_initialize(0, &g_sCOMUART);
   1652c:	4910      	ldr	r1, [pc, #64]	; (16570 <hal_uart_init+0x1a4>)
   1652e:	2000      	movs	r0, #0
   16530:	f000 fc34 	bl	16d9c <am_hal_uart_initialize>

    return 0;
   16534:	2000      	movs	r0, #0
   16536:	e010      	b.n	1655a <hal_uart_init+0x18e>
            pincfg.uFuncSel = 2;
   16538:	2302      	movs	r3, #2
   1653a:	f363 0502 	bfi	r5, r3, #0, #3
            break;
   1653e:	e7ef      	b.n	16520 <hal_uart_init+0x154>
            pincfg.uFuncSel = 6;
   16540:	2306      	movs	r3, #6
   16542:	f363 0502 	bfi	r5, r3, #0, #3
            break;
   16546:	e7eb      	b.n	16520 <hal_uart_init+0x154>
            pincfg.uFuncSel = 4;
   16548:	2304      	movs	r3, #4
   1654a:	f363 0502 	bfi	r5, r3, #0, #3
            break;
   1654e:	e7e7      	b.n	16520 <hal_uart_init+0x154>
        return SYS_EINVAL;
   16550:	f06f 0001 	mvn.w	r0, #1
}
   16554:	4770      	bx	lr
    switch (cfg->suc_pin_tx) {
   16556:	f06f 0001 	mvn.w	r0, #1
}
   1655a:	bd70      	pop	{r4, r5, r6, pc}
    switch (cfg->suc_pin_rx) {
   1655c:	f06f 0001 	mvn.w	r0, #1
   16560:	e7fb      	b.n	1655a <hal_uart_init+0x18e>
    if (cfg->suc_pin_rts != 0) {
   16562:	f06f 0001 	mvn.w	r0, #1
   16566:	e7f8      	b.n	1655a <hal_uart_init+0x18e>
    if (cfg->suc_pin_cts != 0) {
   16568:	f06f 0001 	mvn.w	r0, #1
   1656c:	e7f5      	b.n	1655a <hal_uart_init+0x18e>
   1656e:	bf00      	nop
   16570:	100021bc 	.word	0x100021bc

00016574 <hal_uart_config>:

int
hal_uart_config(int port, int32_t baudrate, uint8_t databits, uint8_t stopbits,
  enum hal_uart_parity parity, enum hal_uart_flow_ctl flow_ctl)
{
   16574:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   16578:	b08d      	sub	sp, #52	; 0x34
   1657a:	4604      	mov	r4, r0
   1657c:	4688      	mov	r8, r1
   1657e:	4615      	mov	r5, r2
   16580:	461e      	mov	r6, r3
   16582:	f89d 7050 	ldrb.w	r7, [sp, #80]	; 0x50
   16586:	f89d 9054 	ldrb.w	r9, [sp, #84]	; 0x54
    struct apollo3_uart *u;
    int irqn;
    int rc;

    am_hal_uart_config_t uart_cfg =
   1658a:	2228      	movs	r2, #40	; 0x28
   1658c:	2100      	movs	r1, #0
   1658e:	a801      	add	r0, sp, #4
   16590:	f7ff f8c7 	bl	15722 <memset>
   16594:	2312      	movs	r3, #18
   16596:	9306      	str	r3, [sp, #24]
        .ui32TxBufferSize = 0,
        .pui8RxBuffer = 0,
        .ui32RxBufferSize = 0,
    };

    if (port >= UART_CNT) {
   16598:	2c01      	cmp	r4, #1
   1659a:	dc6b      	bgt.n	16674 <hal_uart_config+0x100>
        return -1;
    }

    u = &uarts[port];
    if (u->u_open) {
   1659c:	eb04 0384 	add.w	r3, r4, r4, lsl #2
   165a0:	4a3c      	ldr	r2, [pc, #240]	; (16694 <hal_uart_config+0x120>)
   165a2:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
   165a6:	f013 0f01 	tst.w	r3, #1
   165aa:	d166      	bne.n	1667a <hal_uart_config+0x106>
        return -1;
    }

    switch (databits) {
   165ac:	1f6a      	subs	r2, r5, #5
   165ae:	2a03      	cmp	r2, #3
   165b0:	d866      	bhi.n	16680 <hal_uart_config+0x10c>
   165b2:	e8df f002 	tbb	[pc, r2]
   165b6:	1d20      	.short	0x1d20
   165b8:	021a      	.short	0x021a
    case 8:
        uart_cfg.ui32DataBits = AM_HAL_UART_DATA_BITS_8;
   165ba:	2360      	movs	r3, #96	; 0x60
   165bc:	9302      	str	r3, [sp, #8]
        break;
    default:
        return -1;
    }

    switch (stopbits) {
   165be:	2e01      	cmp	r6, #1
   165c0:	d01c      	beq.n	165fc <hal_uart_config+0x88>
   165c2:	2e02      	cmp	r6, #2
   165c4:	d15f      	bne.n	16686 <hal_uart_config+0x112>
    case 2:
        uart_cfg.ui32StopBits = AM_HAL_UART_TWO_STOP_BITS;
   165c6:	2308      	movs	r3, #8
   165c8:	9304      	str	r3, [sp, #16]
        break;
    default:
        return -1;
    }

    rc = apollo3_uart_irq_info(port, &irqn, NULL);
   165ca:	2200      	movs	r2, #0
   165cc:	a90b      	add	r1, sp, #44	; 0x2c
   165ce:	4620      	mov	r0, r4
   165d0:	f7ff fe0a 	bl	161e8 <apollo3_uart_irq_info>
    if (rc != 0) {
   165d4:	4605      	mov	r5, r0
   165d6:	2800      	cmp	r0, #0
   165d8:	d158      	bne.n	1668c <hal_uart_config+0x118>
        return -1;
    }

    switch (parity) {
   165da:	b197      	cbz	r7, 16602 <hal_uart_config+0x8e>
   165dc:	3f01      	subs	r7, #1
   165de:	b2ff      	uxtb	r7, r7
   165e0:	2f01      	cmp	r7, #1
   165e2:	d810      	bhi.n	16606 <hal_uart_config+0x92>
        uart_cfg.ui32Parity = AM_HAL_UART_PARITY_NONE;
        break;
    case HAL_UART_PARITY_ODD:
        uart_cfg.ui32Parity = AM_HAL_UART_PARITY_ODD;
    case HAL_UART_PARITY_EVEN:
        uart_cfg.ui32Parity = AM_HAL_UART_PARITY_EVEN;
   165e4:	2306      	movs	r3, #6
   165e6:	9303      	str	r3, [sp, #12]
        break;
   165e8:	e00d      	b.n	16606 <hal_uart_config+0x92>
        uart_cfg.ui32DataBits = AM_HAL_UART_DATA_BITS_7;
   165ea:	2340      	movs	r3, #64	; 0x40
   165ec:	9302      	str	r3, [sp, #8]
        break;
   165ee:	e7e6      	b.n	165be <hal_uart_config+0x4a>
        uart_cfg.ui32DataBits = AM_HAL_UART_DATA_BITS_6;
   165f0:	2320      	movs	r3, #32
   165f2:	9302      	str	r3, [sp, #8]
        break;
   165f4:	e7e3      	b.n	165be <hal_uart_config+0x4a>
        uart_cfg.ui32DataBits = AM_HAL_UART_DATA_BITS_5;
   165f6:	2300      	movs	r3, #0
   165f8:	9302      	str	r3, [sp, #8]
        break;
   165fa:	e7e0      	b.n	165be <hal_uart_config+0x4a>
        uart_cfg.ui32StopBits = AM_HAL_UART_ONE_STOP_BIT;
   165fc:	2300      	movs	r3, #0
   165fe:	9304      	str	r3, [sp, #16]
        break;
   16600:	e7e3      	b.n	165ca <hal_uart_config+0x56>
        uart_cfg.ui32Parity = AM_HAL_UART_PARITY_NONE;
   16602:	2300      	movs	r3, #0
   16604:	9303      	str	r3, [sp, #12]
    }

    switch (flow_ctl) {
   16606:	f1b9 0f00 	cmp.w	r9, #0
   1660a:	d02c      	beq.n	16666 <hal_uart_config+0xf2>
   1660c:	f1b9 0f01 	cmp.w	r9, #1
   16610:	d02c      	beq.n	1666c <hal_uart_config+0xf8>
    case HAL_UART_FLOW_CTL_RTS_CTS:
        uart_cfg.ui32FlowControl = AM_HAL_UART_FLOW_CTRL_RTS_CTS;
        break;
    }

    uart_cfg.ui32BaudRate = baudrate;
   16612:	f8cd 8004 	str.w	r8, [sp, #4]

    am_hal_uart_configure(g_sCOMUART, &uart_cfg);
   16616:	a901      	add	r1, sp, #4
   16618:	4b1f      	ldr	r3, [pc, #124]	; (16698 <hal_uart_config+0x124>)
   1661a:	6818      	ldr	r0, [r3, #0]
   1661c:	f000 fc5c 	bl	16ed8 <am_hal_uart_configure>

    NVIC_EnableIRQ(irqn);
   16620:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   16622:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
   16624:	2b00      	cmp	r3, #0
   16626:	db08      	blt.n	1663a <hal_uart_config+0xc6>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   16628:	f002 021f 	and.w	r2, r2, #31
   1662c:	095b      	lsrs	r3, r3, #5
   1662e:	2101      	movs	r1, #1
   16630:	fa01 f202 	lsl.w	r2, r1, r2
   16634:	4919      	ldr	r1, [pc, #100]	; (1669c <hal_uart_config+0x128>)
   16636:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    UARTn(0)->IER |= (UART0_IER_RTIM_Msk |
   1663a:	4a19      	ldr	r2, [pc, #100]	; (166a0 <hal_uart_config+0x12c>)
   1663c:	6b93      	ldr	r3, [r2, #56]	; 0x38
   1663e:	f043 0350 	orr.w	r3, r3, #80	; 0x50
   16642:	6393      	str	r3, [r2, #56]	; 0x38

    apollo3_uart_enable_rx_irq();

    u->u_rx_stall = 0;
   16644:	4a13      	ldr	r2, [pc, #76]	; (16694 <hal_uart_config+0x120>)
   16646:	eb04 0384 	add.w	r3, r4, r4, lsl #2
   1664a:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
    u->u_tx_started = 0;
    u->u_open = 1;
   1664e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   16652:	f003 03f9 	and.w	r3, r3, #249	; 0xf9
   16656:	f043 0301 	orr.w	r3, r3, #1
   1665a:	f802 3024 	strb.w	r3, [r2, r4, lsl #2]

    return 0;
}
   1665e:	4628      	mov	r0, r5
   16660:	b00d      	add	sp, #52	; 0x34
   16662:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        uart_cfg.ui32FlowControl = AM_HAL_UART_FLOW_CTRL_NONE;
   16666:	2300      	movs	r3, #0
   16668:	9305      	str	r3, [sp, #20]
        break;
   1666a:	e7d2      	b.n	16612 <hal_uart_config+0x9e>
        uart_cfg.ui32FlowControl = AM_HAL_UART_FLOW_CTRL_RTS_CTS;
   1666c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   16670:	9305      	str	r3, [sp, #20]
        break;
   16672:	e7ce      	b.n	16612 <hal_uart_config+0x9e>
        return -1;
   16674:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   16678:	e7f1      	b.n	1665e <hal_uart_config+0xea>
        return -1;
   1667a:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   1667e:	e7ee      	b.n	1665e <hal_uart_config+0xea>
    if (u->u_open) {
   16680:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   16684:	e7eb      	b.n	1665e <hal_uart_config+0xea>
    switch (stopbits) {
   16686:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   1668a:	e7e8      	b.n	1665e <hal_uart_config+0xea>
        return -1;
   1668c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   16690:	e7e5      	b.n	1665e <hal_uart_config+0xea>
   16692:	bf00      	nop
   16694:	100021c0 	.word	0x100021c0
   16698:	100021bc 	.word	0x100021bc
   1669c:	e000e100 	.word	0xe000e100
   166a0:	4001c000 	.word	0x4001c000

000166a4 <hal_uart_close>:
int
hal_uart_close(int port)
{
    struct apollo3_uart *u;

    if (port >= UART_CNT) {
   166a4:	2801      	cmp	r0, #1
   166a6:	dc34      	bgt.n	16712 <hal_uart_close+0x6e>
{
   166a8:	b510      	push	{r4, lr}
   166aa:	b082      	sub	sp, #8
   166ac:	4604      	mov	r4, r0
        return -1;
    }

    u = &uarts[port];
    if (!u->u_open) {
   166ae:	eb00 0380 	add.w	r3, r0, r0, lsl #2
   166b2:	4a1b      	ldr	r2, [pc, #108]	; (16720 <hal_uart_close+0x7c>)
   166b4:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
   166b8:	f013 0f01 	tst.w	r3, #1
   166bc:	d02c      	beq.n	16718 <hal_uart_close+0x74>
        return -1;
    }

    u->u_open = 0;
   166be:	4613      	mov	r3, r2
   166c0:	eb00 0280 	add.w	r2, r0, r0, lsl #2
   166c4:	f813 1022 	ldrb.w	r1, [r3, r2, lsl #2]
   166c8:	f36f 0100 	bfc	r1, #0, #1
   166cc:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
    AM_CRITICAL_BEGIN
   166d0:	f7fe f832 	bl	14738 <am_hal_interrupt_master_disable>
   166d4:	9001      	str	r0, [sp, #4]
    UARTn(port)->CR_b.UARTEN = 0;
   166d6:	f504 2380 	add.w	r3, r4, #262144	; 0x40000
   166da:	331c      	adds	r3, #28
   166dc:	031b      	lsls	r3, r3, #12
   166de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   166e0:	f36f 0200 	bfc	r2, #0, #1
   166e4:	631a      	str	r2, [r3, #48]	; 0x30
    UARTn(port)->CR_b.RXE = 0;
   166e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   166e8:	f36f 2249 	bfc	r2, #9, #1
   166ec:	631a      	str	r2, [r3, #48]	; 0x30
    UARTn(port)->CR_b.TXE = 0;
   166ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   166f0:	f36f 2208 	bfc	r2, #8, #1
   166f4:	631a      	str	r2, [r3, #48]	; 0x30
    AM_CRITICAL_END
   166f6:	9801      	ldr	r0, [sp, #4]
   166f8:	f7fe f822 	bl	14740 <am_hal_interrupt_master_set>
    UARTn(0)->CR_b.CLKEN = 0;
   166fc:	4b09      	ldr	r3, [pc, #36]	; (16724 <hal_uart_close+0x80>)
   166fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   16700:	f36f 02c3 	bfc	r2, #3, #1
   16704:	631a      	str	r2, [r3, #48]	; 0x30
    am_hal_pwrctrl_periph_disable(port);
   16706:	b2e0      	uxtb	r0, r4
   16708:	f000 fa40 	bl	16b8c <am_hal_pwrctrl_periph_disable>
    return 0;
   1670c:	2000      	movs	r0, #0
}
   1670e:	b002      	add	sp, #8
   16710:	bd10      	pop	{r4, pc}
        return -1;
   16712:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
   16716:	4770      	bx	lr
        return -1;
   16718:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1671c:	e7f7      	b.n	1670e <hal_uart_close+0x6a>
   1671e:	bf00      	nop
   16720:	100021c0 	.word	0x100021c0
   16724:	4001c000 	.word	0x4001c000

00016728 <hal_watchdog_init>:
int
hal_watchdog_init(uint32_t expire_msecs)
{
    /* XXX: Unimplemented. */
    return 0;
}
   16728:	2000      	movs	r0, #0
   1672a:	4770      	bx	lr

0001672c <hal_watchdog_enable>:

void
hal_watchdog_enable(void)
{
    /* XXX: Unimplemented. */
}
   1672c:	4770      	bx	lr

0001672e <hal_watchdog_tickle>:

void
hal_watchdog_tickle(void)
{
    /* XXX: Unimplemented. */
}
   1672e:	4770      	bx	lr

00016730 <ctimer_clr>:
// the CLR bit at that time.
//
//*****************************************************************************
static void
ctimer_clr(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
   16730:	b570      	push	{r4, r5, r6, lr}
   16732:	b082      	sub	sp, #8
   16734:	460c      	mov	r4, r1
    //
    // Find the address of the correct control register and set the CLR bit
    // for the timer segment in that control register.
    //
    volatile uint32_t *pui32ConfigReg =
        (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
   16736:	0145      	lsls	r5, r0, #5
   16738:	4e06      	ldr	r6, [pc, #24]	; (16754 <ctimer_clr+0x24>)

    AM_CRITICAL_BEGIN
   1673a:	f7fd fffd 	bl	14738 <am_hal_interrupt_master_disable>
   1673e:	9001      	str	r0, [sp, #4]
    AM_REGVAL(pui32ConfigReg) |= (ui32TimerSegment &
   16740:	59a9      	ldr	r1, [r5, r6]
   16742:	f004 2408 	and.w	r4, r4, #134219776	; 0x8000800
   16746:	430c      	orrs	r4, r1
   16748:	51ac      	str	r4, [r5, r6]
                                  (CTIMER_CTRL0_TMRA0CLR_Msk |
                                   CTIMER_CTRL0_TMRB0CLR_Msk));
    AM_CRITICAL_END
   1674a:	9801      	ldr	r0, [sp, #4]
   1674c:	f7fd fff8 	bl	14740 <am_hal_interrupt_master_set>

} // ctimer_clr()
   16750:	b002      	add	sp, #8
   16752:	bd70      	pop	{r4, r5, r6, pc}
   16754:	4000800c 	.word	0x4000800c

00016758 <am_hal_ctimer_config_single>:
//*****************************************************************************
void
am_hal_ctimer_config_single(uint32_t ui32TimerNumber,
                            uint32_t ui32TimerSegment,
                            uint32_t ui32ConfigVal)
{
   16758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1675c:	b082      	sub	sp, #8
   1675e:	4606      	mov	r6, r0
   16760:	460c      	mov	r4, r1
   16762:	4615      	mov	r5, r2

    //
    // Make sure the timer is completely initialized on configuration by
    // setting the CLR bit.
    //
    ctimer_clr(ui32TimerNumber, ui32TimerSegment);
   16764:	f7ff ffe4 	bl	16730 <ctimer_clr>

    //
    // Find the correct register to write based on the timer number.
    //
    pui32ConfigReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
   16768:	ea4f 1846 	mov.w	r8, r6, lsl #5
   1676c:	4f18      	ldr	r7, [pc, #96]	; (167d0 <am_hal_ctimer_config_single+0x78>)

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN
   1676e:	f7fd ffe3 	bl	14738 <am_hal_interrupt_master_disable>
   16772:	9001      	str	r0, [sp, #4]
    uint32_t ui32WriteVal;

    //
    // Save the value that's already in the register.
    //
    ui32WriteVal = AM_REGVAL(pui32ConfigReg);
   16774:	f858 3007 	ldr.w	r3, [r8, r7]

    //
    // If we're working with TIMERB, we need to shift our configuration value
    // up by 16 bits.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
   16778:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
   1677c:	d017      	beq.n	167ae <am_hal_ctimer_config_single+0x56>

    //
    // Replace part of the saved register value with the configuration value
    // from the caller.
    //
    ui32WriteVal = (ui32WriteVal & ~(ui32TimerSegment)) | ui32ConfigVal;
   1677e:	ea23 0304 	bic.w	r3, r3, r4
   16782:	432b      	orrs	r3, r5

    //
    // If we're configuring both timers, we need to set the "link" bit.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_BOTH )
   16784:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
   16788:	d013      	beq.n	167b2 <am_hal_ctimer_config_single+0x5a>
    }

    //
    // Write our completed configuration value.
    //
    AM_REGVAL(pui32ConfigReg) = ui32WriteVal;
   1678a:	f848 3007 	str.w	r3, [r8, r7]

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   1678e:	9801      	ldr	r0, [sp, #4]
   16790:	f7fd ffd6 	bl	14740 <am_hal_interrupt_master_set>

    //
    // Save the clock source for this timer.
    //
    switch ( ui32TimerSegment )
   16794:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
   16798:	d010      	beq.n	167bc <am_hal_ctimer_config_single+0x64>
   1679a:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
   1679e:	d015      	beq.n	167cc <am_hal_ctimer_config_single+0x74>
   167a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
   167a4:	429c      	cmp	r4, r3
   167a6:	d007      	beq.n	167b8 <am_hal_ctimer_config_single+0x60>
    //
    // Save the clock source for this timer/segment.
    //
    g_ui8ClkSrc[ui32TimerNumber][ui32Seg] = (uint8_t)ui32ClkSrc;

} // am_hal_ctimer_config_single()
   167a8:	b002      	add	sp, #8
   167aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        ui32ConfigVal = ((ui32ConfigVal & 0xFFFF) << 16);
   167ae:	042d      	lsls	r5, r5, #16
   167b0:	e7e5      	b.n	1677e <am_hal_ctimer_config_single+0x26>
        ui32WriteVal |= AM_HAL_CTIMER_LINK;
   167b2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   167b6:	e7e8      	b.n	1678a <am_hal_ctimer_config_single+0x32>
    switch ( ui32TimerSegment )
   167b8:	2300      	movs	r3, #0
   167ba:	e000      	b.n	167be <am_hal_ctimer_config_single+0x66>
            ui32Seg = 1;
   167bc:	2301      	movs	r3, #1
    g_ui8ClkSrc[ui32TimerNumber][ui32Seg] = (uint8_t)ui32ClkSrc;
   167be:	f3c5 0544 	ubfx	r5, r5, #1, #5
   167c2:	4804      	ldr	r0, [pc, #16]	; (167d4 <am_hal_ctimer_config_single+0x7c>)
   167c4:	eb00 0646 	add.w	r6, r0, r6, lsl #1
   167c8:	54f5      	strb	r5, [r6, r3]
   167ca:	e7ed      	b.n	167a8 <am_hal_ctimer_config_single+0x50>
    switch ( ui32TimerSegment )
   167cc:	2300      	movs	r3, #0
   167ce:	e7f6      	b.n	167be <am_hal_ctimer_config_single+0x66>
   167d0:	4000800c 	.word	0x4000800c
   167d4:	10000134 	.word	0x10000134

000167d8 <am_hal_ctimer_start>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_start(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
   167d8:	b5f0      	push	{r4, r5, r6, r7, lr}
   167da:	b083      	sub	sp, #12
   167dc:	4605      	mov	r5, r0
   167de:	460c      	mov	r4, r1
    volatile uint32_t *pui32ConfigReg;

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
   167e0:	0147      	lsls	r7, r0, #5
   167e2:	4e10      	ldr	r6, [pc, #64]	; (16824 <am_hal_ctimer_start+0x4c>)

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN
   167e4:	f7fd ffa8 	bl	14738 <am_hal_interrupt_master_disable>
   167e8:	9001      	str	r0, [sp, #4]

    //
    // Read the current value.
    //
    uint32_t ui32ConfigVal = *pui32ConfigReg;
   167ea:	59bb      	ldr	r3, [r7, r6]

    //
    // Clear out the "clear" bit.
    //
    ui32ConfigVal &= ~(ui32TimerSegment & (CTIMER_CTRL0_TMRA0CLR_Msk |
   167ec:	f004 2208 	and.w	r2, r4, #134219776	; 0x8000800
   167f0:	ea23 0202 	bic.w	r2, r3, r2
                                           CTIMER_CTRL0_TMRB0CLR_Msk));

    //
    // Set the "enable bit"
    //
    ui32ConfigVal |= (ui32TimerSegment & (CTIMER_CTRL0_TMRA0EN_Msk |
   167f4:	f004 1301 	and.w	r3, r4, #65537	; 0x10001
   167f8:	4313      	orrs	r3, r2
                                          CTIMER_CTRL0_TMRB0EN_Msk));

    //
    // While we already have the CTRL reg, get and save the CLKSRC.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
   167fa:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
   167fe:	d00c      	beq.n	1681a <am_hal_ctimer_start+0x42>
        ui32ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRB0CLK, ui32ConfigVal);
    }
    else
    {
        ui32Seg = 0;
        ui32ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRA0CLK, ui32ConfigVal);
   16800:	f3c3 0144 	ubfx	r1, r3, #1, #5
        ui32Seg = 0;
   16804:	2200      	movs	r2, #0
    }

    //
    // Save the clock source for this timer/segment.
    //
    g_ui8ClkSrc[ui32TimerNumber][ui32Seg] = ui32ClkSrc;
   16806:	4808      	ldr	r0, [pc, #32]	; (16828 <am_hal_ctimer_start+0x50>)
   16808:	eb00 0545 	add.w	r5, r0, r5, lsl #1
   1680c:	54a9      	strb	r1, [r5, r2]

    //
    // Write the configuration to start the timer.
    //
    AM_REGVAL(pui32ConfigReg) = ui32ConfigVal;
   1680e:	51bb      	str	r3, [r7, r6]

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   16810:	9801      	ldr	r0, [sp, #4]
   16812:	f7fd ff95 	bl	14740 <am_hal_interrupt_master_set>

} // am_hal_ctimer_start()
   16816:	b003      	add	sp, #12
   16818:	bdf0      	pop	{r4, r5, r6, r7, pc}
        ui32ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRB0CLK, ui32ConfigVal);
   1681a:	f3c3 4144 	ubfx	r1, r3, #17, #5
        ui32Seg = 1;
   1681e:	2201      	movs	r2, #1
   16820:	e7f1      	b.n	16806 <am_hal_ctimer_start+0x2e>
   16822:	bf00      	nop
   16824:	4000800c 	.word	0x4000800c
   16828:	10000134 	.word	0x10000134

0001682c <am_hal_ctimer_stop>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_stop(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
   1682c:	b570      	push	{r4, r5, r6, lr}
   1682e:	b082      	sub	sp, #8
   16830:	460c      	mov	r4, r1
    volatile uint32_t *pui32ConfigReg;

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
   16832:	0145      	lsls	r5, r0, #5
   16834:	4e07      	ldr	r6, [pc, #28]	; (16854 <am_hal_ctimer_stop+0x28>)

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   16836:	f7fd ff7f 	bl	14738 <am_hal_interrupt_master_disable>
   1683a:	9001      	str	r0, [sp, #4]

    //
    // Clear the "enable" bit
    //
    AM_REGVAL(pui32ConfigReg) &= ~(ui32TimerSegment &
   1683c:	59a9      	ldr	r1, [r5, r6]
   1683e:	f004 1401 	and.w	r4, r4, #65537	; 0x10001
   16842:	ea21 0404 	bic.w	r4, r1, r4
   16846:	51ac      	str	r4, [r5, r6]
                                    CTIMER_CTRL0_TMRB0EN_Msk));

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   16848:	9801      	ldr	r0, [sp, #4]
   1684a:	f7fd ff79 	bl	14740 <am_hal_interrupt_master_set>

} // am_hal_ctimer_stop()
   1684e:	b002      	add	sp, #8
   16850:	bd70      	pop	{r4, r5, r6, pc}
   16852:	bf00      	nop
   16854:	4000800c 	.word	0x4000800c

00016858 <am_hal_ctimer_clear>:
//!
//
//*****************************************************************************
void
am_hal_ctimer_clear(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
   16858:	b570      	push	{r4, r5, r6, lr}
   1685a:	b082      	sub	sp, #8
   1685c:	460c      	mov	r4, r1
    volatile uint32_t *pui32ConfigReg;

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
   1685e:	0145      	lsls	r5, r0, #5
   16860:	4e06      	ldr	r6, [pc, #24]	; (1687c <am_hal_ctimer_clear+0x24>)

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   16862:	f7fd ff69 	bl	14738 <am_hal_interrupt_master_disable>
   16866:	9001      	str	r0, [sp, #4]

    //
    // Set the "clear" bit
    //
    AM_REGVAL(pui32ConfigReg) |= (ui32TimerSegment &
   16868:	59a9      	ldr	r1, [r5, r6]
   1686a:	f004 2408 	and.w	r4, r4, #134219776	; 0x8000800
   1686e:	430c      	orrs	r4, r1
   16870:	51ac      	str	r4, [r5, r6]
                                   CTIMER_CTRL0_TMRB0CLR_Msk));

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   16872:	9801      	ldr	r0, [sp, #4]
   16874:	f7fd ff64 	bl	14740 <am_hal_interrupt_master_set>

} // am_hal_ctimer_clear()
   16878:	b002      	add	sp, #8
   1687a:	bd70      	pop	{r4, r5, r6, pc}
   1687c:	4000800c 	.word	0x4000800c

00016880 <am_hal_ctimer_read>:
//! @return Current timer value.
//
//*****************************************************************************
uint32_t
am_hal_ctimer_read(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
   16880:	b530      	push	{r4, r5, lr}
   16882:	b085      	sub	sp, #20
   16884:	4602      	mov	r2, r0
   16886:	460c      	mov	r4, r1
    uint32_t ui32Values[3];

    //
    // Determine the timer segment.
    //
    ui32Seg = ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB ) ? 1 : 0;
   16888:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
   1688c:	bf14      	ite	ne
   1688e:	2100      	movne	r1, #0
   16890:	2101      	moveq	r1, #1

    //
    // Get the address of the register for this timer.
    //
    ui32TmrAddr = g_ui32TMRAddrTbl[ui32TimerNumber];
   16892:	4b1c      	ldr	r3, [pc, #112]	; (16904 <am_hal_ctimer_read+0x84>)
   16894:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

    //
    // Get the clock source for this timer.
    //
    ui8ClkSrc = g_ui8ClkSrc[ui32TimerNumber][ui32Seg];
   16898:	4b1b      	ldr	r3, [pc, #108]	; (16908 <am_hal_ctimer_read+0x88>)
   1689a:	eb03 0342 	add.w	r3, r3, r2, lsl #1
   1689e:	5c5b      	ldrb	r3, [r3, r1]

    if ( ui8ClkSrc == 0xFF )
   168a0:	2bff      	cmp	r3, #255	; 0xff
   168a2:	d018      	beq.n	168d6 <am_hal_ctimer_read+0x56>
    }

    //
    // Based on the source clock, mask off bits not needed for the comparison.
    //
    ui32ClkMsk = g_ui8TmrClkSrcMask[ui8ClkSrc & _FLD2VAL(CTIMER_CTRL0_TMRA0CLK, 0xFFFFFFFF)];
   168a4:	f003 031f 	and.w	r3, r3, #31
   168a8:	4a18      	ldr	r2, [pc, #96]	; (1690c <am_hal_ctimer_read+0x8c>)
   168aa:	5cd3      	ldrb	r3, [r2, r3]

    if ( ui32ClkMsk != 0 )
   168ac:	b30b      	cbz	r3, 168f2 <am_hal_ctimer_read+0x72>
    {
        if ( am_hal_burst_mode_status() == AM_HAL_BURST_MODE )
   168ae:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
   168b2:	6b52      	ldr	r2, [r2, #52]	; 0x34
   168b4:	f012 0f04 	tst.w	r2, #4
   168b8:	d002      	beq.n	168c0 <am_hal_ctimer_read+0x40>
        {
            //
            // In burst mode, extend the mask by 1 bit.
            //
            ui32ClkMsk <<= 1;
   168ba:	005b      	lsls	r3, r3, #1
            ui32ClkMsk |= 0x1;
   168bc:	f043 0301 	orr.w	r3, r3, #1
        }

        //
        // Invert the mask so that the unneeded bits can be masked off.
        //
        ui32ClkMsk = ~ui32ClkMsk;
   168c0:	43dd      	mvns	r5, r3

        //
        // Read the register into ui32Values[].
        //
        am_hal_triple_read(ui32TmrAddr, ui32Values);
   168c2:	a901      	add	r1, sp, #4
   168c4:	f000 f916 	bl	16af4 <am_hal_triple_read>
        //
        // Now determine which of the three values is the correct value.
        // If the first 2 match, then the values are both correct and we're done.
        // Otherwise, the third value is taken to be the correct value.
        //
        if ( (ui32Values[0] & ui32ClkMsk)  == (ui32Values[1] & ui32ClkMsk) )
   168c8:	9802      	ldr	r0, [sp, #8]
   168ca:	9b01      	ldr	r3, [sp, #4]
   168cc:	4043      	eors	r3, r0
   168ce:	422b      	tst	r3, r5
   168d0:	d010      	beq.n	168f4 <am_hal_ctimer_read+0x74>
            //
            ui32RetVal = ui32Values[1];
        }
        else
        {
            ui32RetVal = ui32Values[2];
   168d2:	9803      	ldr	r0, [sp, #12]
   168d4:	e00e      	b.n	168f4 <am_hal_ctimer_read+0x74>
        ui32Ctrl = AM_REGVAL(ui32TmrAddr + 0xC);
   168d6:	68c3      	ldr	r3, [r0, #12]
        if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
   168d8:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
   168dc:	d006      	beq.n	168ec <am_hal_ctimer_read+0x6c>
            ui8ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRA0CLK, ui32Ctrl);
   168de:	f3c3 0344 	ubfx	r3, r3, #1, #5
        g_ui8ClkSrc[ui32TimerNumber][ui32Seg] = ui8ClkSrc;
   168e2:	4d09      	ldr	r5, [pc, #36]	; (16908 <am_hal_ctimer_read+0x88>)
   168e4:	eb05 0242 	add.w	r2, r5, r2, lsl #1
   168e8:	5453      	strb	r3, [r2, r1]
   168ea:	e7db      	b.n	168a4 <am_hal_ctimer_read+0x24>
            ui8ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRB0CLK, ui32Ctrl);
   168ec:	f3c3 4344 	ubfx	r3, r3, #17, #5
   168f0:	e7f7      	b.n	168e2 <am_hal_ctimer_read+0x62>
    else
    {
        //
        // No need for the workaround.  Just read and return the register.
        //
        ui32RetVal = AM_REGVAL(ui32TmrAddr);
   168f2:	6800      	ldr	r0, [r0, #0]
    }

    //
    // Get the correct return value
    //
    ui32RetVal &= ui32TimerSegment;
   168f4:	4020      	ands	r0, r4

    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
   168f6:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
   168fa:	d001      	beq.n	16900 <am_hal_ctimer_read+0x80>
        ui32RetVal >>= 16;
    }

    return ui32RetVal;

} // am_hal_ctimer_read()
   168fc:	b005      	add	sp, #20
   168fe:	bd30      	pop	{r4, r5, pc}
        ui32RetVal >>= 16;
   16900:	0c00      	lsrs	r0, r0, #16
    return ui32RetVal;
   16902:	e7fb      	b.n	168fc <am_hal_ctimer_read+0x7c>
   16904:	00017290 	.word	0x00017290
   16908:	10000134 	.word	0x10000134
   1690c:	000172b0 	.word	0x000172b0

00016910 <am_hal_ctimer_period_set>:
//
//*****************************************************************************
void
am_hal_ctimer_period_set(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment,
                         uint32_t ui32Period, uint32_t ui32OnTime)
{
   16910:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   16914:	b083      	sub	sp, #12
   16916:	460d      	mov	r5, r1
   16918:	4614      	mov	r4, r2
   1691a:	461f      	mov	r7, r3

    //
    // Find the correct control register to pull the function select field
    // from.
    //
    pui32ControlReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
   1691c:	0146      	lsls	r6, r0, #5

    //
    // Find the correct compare registers to write.
    //
    pui32CompareRegA = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CMPRA0);
   1691e:	f8df 807c 	ldr.w	r8, [pc, #124]	; 1699c <am_hal_ctimer_period_set+0x8c>

    pui32CompareRegB = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CMPRB0);
   16922:	f8df 907c 	ldr.w	r9, [pc, #124]	; 169a0 <am_hal_ctimer_period_set+0x90>

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   16926:	f7fd ff07 	bl	14738 <am_hal_interrupt_master_disable>
   1692a:	9001      	str	r0, [sp, #4]

    //
    // Extract the timer mode from the register based on the ui32TimerSegment
    // selected by the user.
    //
    ui32Mode = *pui32ControlReg;
   1692c:	4b1a      	ldr	r3, [pc, #104]	; (16998 <am_hal_ctimer_period_set+0x88>)
   1692e:	58f2      	ldr	r2, [r6, r3]
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
   16930:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
   16934:	d007      	beq.n	16946 <am_hal_ctimer_period_set+0x36>
    }

    //
    // Mask to get to the bits we're interested in.
    //
    ui32Mode = ui32Mode & CTIMER_CTRL0_TMRA0FN_Msk;
   16936:	f402 72e0 	and.w	r2, r2, #448	; 0x1c0

    //
    // If the mode is a PWM mode, we'll need to calculate the correct CMPR0 and
    // CMPR1 values here.
    //
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
   1693a:	2a80      	cmp	r2, #128	; 0x80
   1693c:	d005      	beq.n	1694a <am_hal_ctimer_period_set+0x3a>
   1693e:	2ac0      	cmp	r2, #192	; 0xc0
   16940:	d003      	beq.n	1694a <am_hal_ctimer_period_set+0x3a>
        ui32Comp1 = ui32Period;
    }
    else
    {
        ui32Comp0 = ui32Period;
        ui32Comp1 = 0;
   16942:	2300      	movs	r3, #0
   16944:	e003      	b.n	1694e <am_hal_ctimer_period_set+0x3e>
        ui32Mode = ui32Mode >> 16;
   16946:	0c12      	lsrs	r2, r2, #16
   16948:	e7f5      	b.n	16936 <am_hal_ctimer_period_set+0x26>
        ui32Comp1 = ui32Period;
   1694a:	4623      	mov	r3, r4
        ui32Comp0 = ui32Period - ui32OnTime;
   1694c:	1be4      	subs	r4, r4, r7

    //
    // Based on the timer segment argument, write the calculated Compare 0 and
    // Compare 1 values to the correct halves of the correct registers.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
   1694e:	f64f 72ff 	movw	r2, #65535	; 0xffff
   16952:	4295      	cmp	r5, r2
   16954:	d013      	beq.n	1697e <am_hal_ctimer_period_set+0x6e>
        // For timer A, write the values to the TIMERA compare register.
        //
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
                             _VAL2FLD(CTIMER_CMPRA0_CMPR1A0, ui32Comp1));
    }
    else if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
   16956:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
   1695a:	d016      	beq.n	1698a <am_hal_ctimer_period_set+0x7a>
        //
        // For the linked case, write the lower halves of the values to the
        // TIMERA compare register, and the upper halves to the TIMERB compare
        // register.
        //
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
   1695c:	b2a2      	uxth	r2, r4
   1695e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
   16962:	f846 2008 	str.w	r2, [r6, r8]
                             _VAL2FLD(CTIMER_CMPRA0_CMPR1A0, ui32Comp1));

        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0 >> 16) |
                             _VAL2FLD(CTIMER_CMPRA0_CMPR1A0, ui32Comp1 >> 16));
   16966:	0c1b      	lsrs	r3, r3, #16
   16968:	041b      	lsls	r3, r3, #16
        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0 >> 16) |
   1696a:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
   1696e:	f846 3009 	str.w	r3, [r6, r9]
    }

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   16972:	9801      	ldr	r0, [sp, #4]
   16974:	f7fd fee4 	bl	14740 <am_hal_interrupt_master_set>

} // am_hal_ctimer_period_set()
   16978:	b003      	add	sp, #12
   1697a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
   1697e:	b2a4      	uxth	r4, r4
   16980:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
   16984:	f846 3008 	str.w	r3, [r6, r8]
   16988:	e7f3      	b.n	16972 <am_hal_ctimer_period_set+0x62>
        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
   1698a:	b2a4      	uxth	r4, r4
   1698c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
   16990:	f846 3009 	str.w	r3, [r6, r9]
   16994:	e7ed      	b.n	16972 <am_hal_ctimer_period_set+0x62>
   16996:	bf00      	nop
   16998:	4000800c 	.word	0x4000800c
   1699c:	40008004 	.word	0x40008004
   169a0:	40008008 	.word	0x40008008

000169a4 <am_hal_ctimer_int_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_enable(uint32_t ui32Interrupt)
{
   169a4:	b510      	push	{r4, lr}
   169a6:	b082      	sub	sp, #8
   169a8:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   169aa:	f7fd fec5 	bl	14738 <am_hal_interrupt_master_disable>
   169ae:	9001      	str	r0, [sp, #4]

    //
    // Enable the interrupt at the module level.
    //
    CTIMERn(0)->INTEN |= ui32Interrupt;
   169b0:	4a05      	ldr	r2, [pc, #20]	; (169c8 <am_hal_ctimer_int_enable+0x24>)
   169b2:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
   169b6:	4323      	orrs	r3, r4
   169b8:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   169bc:	9801      	ldr	r0, [sp, #4]
   169be:	f7fd febf 	bl	14740 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_enable()
   169c2:	b002      	add	sp, #8
   169c4:	bd10      	pop	{r4, pc}
   169c6:	bf00      	nop
   169c8:	40008000 	.word	0x40008000

000169cc <am_hal_ctimer_int_disable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_disable(uint32_t ui32Interrupt)
{
   169cc:	b510      	push	{r4, lr}
   169ce:	b082      	sub	sp, #8
   169d0:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   169d2:	f7fd feb1 	bl	14738 <am_hal_interrupt_master_disable>
   169d6:	9001      	str	r0, [sp, #4]

    //
    // Disable the interrupt at the module level.
    //
    CTIMERn(0)->INTEN &= ~ui32Interrupt;
   169d8:	4a05      	ldr	r2, [pc, #20]	; (169f0 <am_hal_ctimer_int_disable+0x24>)
   169da:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
   169de:	ea23 0304 	bic.w	r3, r3, r4
   169e2:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   169e6:	9801      	ldr	r0, [sp, #4]
   169e8:	f7fd feaa 	bl	14740 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_disable()
   169ec:	b002      	add	sp, #8
   169ee:	bd10      	pop	{r4, pc}
   169f0:	40008000 	.word	0x40008000

000169f4 <am_hal_ctimer_int_clear>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_clear(uint32_t ui32Interrupt)
{
   169f4:	b510      	push	{r4, lr}
   169f6:	b082      	sub	sp, #8
   169f8:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   169fa:	f7fd fe9d 	bl	14738 <am_hal_interrupt_master_disable>
   169fe:	9001      	str	r0, [sp, #4]

    //
    // Disable the interrupt at the module level.
    //
    CTIMERn(0)->INTCLR = ui32Interrupt;
   16a00:	4b03      	ldr	r3, [pc, #12]	; (16a10 <am_hal_ctimer_int_clear+0x1c>)
   16a02:	f8c3 4208 	str.w	r4, [r3, #520]	; 0x208

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   16a06:	9801      	ldr	r0, [sp, #4]
   16a08:	f7fd fe9a 	bl	14740 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_clear()
   16a0c:	b002      	add	sp, #8
   16a0e:	bd10      	pop	{r4, pc}
   16a10:	40008000 	.word	0x40008000

00016a14 <am_hal_ctimer_int_set>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_set(uint32_t ui32Interrupt)
{
   16a14:	b510      	push	{r4, lr}
   16a16:	b082      	sub	sp, #8
   16a18:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   16a1a:	f7fd fe8d 	bl	14738 <am_hal_interrupt_master_disable>
   16a1e:	9001      	str	r0, [sp, #4]

    //
    // Set the interrupts.
    //
    CTIMERn(0)->INTSET = ui32Interrupt;
   16a20:	4b03      	ldr	r3, [pc, #12]	; (16a30 <am_hal_ctimer_int_set+0x1c>)
   16a22:	f8c3 420c 	str.w	r4, [r3, #524]	; 0x20c

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   16a26:	9801      	ldr	r0, [sp, #4]
   16a28:	f7fd fe8a 	bl	14740 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_set()
   16a2c:	b002      	add	sp, #8
   16a2e:	bd10      	pop	{r4, pc}
   16a30:	40008000 	.word	0x40008000

00016a34 <am_hal_ctimer_int_status_get>:
//! @return ui32RetVal either the timer interrupt status, or interrupt enabled.
//
//*****************************************************************************
uint32_t
am_hal_ctimer_int_status_get(bool bEnabledOnly)
{
   16a34:	b510      	push	{r4, lr}
   16a36:	b082      	sub	sp, #8
   16a38:	4604      	mov	r4, r0
    uint32_t ui32RetVal = 0;

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   16a3a:	f7fd fe7d 	bl	14738 <am_hal_interrupt_master_disable>
   16a3e:	9001      	str	r0, [sp, #4]

    //
    // Return the desired status.
    //

    if ( bEnabledOnly )
   16a40:	b15c      	cbz	r4, 16a5a <am_hal_ctimer_int_status_get+0x26>
    {
        ui32RetVal  = CTIMERn(0)->INTSTAT;
   16a42:	4b08      	ldr	r3, [pc, #32]	; (16a64 <am_hal_ctimer_int_status_get+0x30>)
   16a44:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
        ui32RetVal &= CTIMERn(0)->INTEN;
   16a48:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
   16a4c:	401c      	ands	r4, r3
    }

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   16a4e:	9801      	ldr	r0, [sp, #4]
   16a50:	f7fd fe76 	bl	14740 <am_hal_interrupt_master_set>

    return ui32RetVal;

} // am_hal_ctimer_int_status_get()
   16a54:	4620      	mov	r0, r4
   16a56:	b002      	add	sp, #8
   16a58:	bd10      	pop	{r4, pc}
        ui32RetVal = CTIMERn(0)->INTSTAT;
   16a5a:	4b02      	ldr	r3, [pc, #8]	; (16a64 <am_hal_ctimer_int_status_get+0x30>)
   16a5c:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
   16a60:	e7f5      	b.n	16a4e <am_hal_ctimer_int_status_get+0x1a>
   16a62:	bf00      	nop
   16a64:	40008000 	.word	0x40008000

00016a68 <am_hal_flash_page_erase>:
//
//*****************************************************************************
int
am_hal_flash_page_erase(uint32_t ui32ProgramKey, uint32_t ui32FlashInst,
                        uint32_t ui32PageNum)
{
   16a68:	b508      	push	{r3, lr}
    return g_am_hal_flash.flash_page_erase(ui32ProgramKey,
   16a6a:	4b01      	ldr	r3, [pc, #4]	; (16a70 <am_hal_flash_page_erase+0x8>)
   16a6c:	4798      	blx	r3
                                           ui32FlashInst,
                                           ui32PageNum);
} // am_hal_flash_page_erase()
   16a6e:	bd08      	pop	{r3, pc}
   16a70:	08000051 	.word	0x08000051

00016a74 <am_hal_flash_program_main>:
//
//*****************************************************************************
int
am_hal_flash_program_main(uint32_t ui32ProgramKey, uint32_t *pui32Src,
                          uint32_t *pui32Dst, uint32_t ui32NumWords)
{
   16a74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   16a78:	b082      	sub	sp, #8
   16a7a:	4605      	mov	r5, r0
   16a7c:	4616      	mov	r6, r2
   16a7e:	461c      	mov	r4, r3
    uint32_t ui32MaxSrcAddr = (uint32_t)pui32Src + (ui32NumWords << 2);
   16a80:	eb01 0783 	add.w	r7, r1, r3, lsl #2

    //
    // Workaround, the last word of SRAM cannot be the source
    // of programming by BootRom, check to see if it is the last
    //
    if ( ui32MaxSrcAddr == ui32SramMaxAddr )
   16a84:	4b0f      	ldr	r3, [pc, #60]	; (16ac4 <am_hal_flash_program_main+0x50>)
   16a86:	429f      	cmp	r7, r3
   16a88:	d005      	beq.n	16a96 <am_hal_flash_program_main+0x22>
                        &ui32Temp,
                        pui32Dst + ui32NumWords - 1,
                        1);
    }

    return g_am_hal_flash.flash_program_main(ui32ProgramKey, pui32Src,
   16a8a:	4623      	mov	r3, r4
   16a8c:	4c0e      	ldr	r4, [pc, #56]	; (16ac8 <am_hal_flash_program_main+0x54>)
   16a8e:	47a0      	blx	r4
                                             pui32Dst, ui32NumWords);
} // am_hal_flash_program_main()
   16a90:	b002      	add	sp, #8
   16a92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ( ui32NumWords > 1 )
   16a96:	2c01      	cmp	r4, #1
   16a98:	d905      	bls.n	16aa6 <am_hal_flash_program_main+0x32>
            iRetVal = g_am_hal_flash.flash_program_main(
   16a9a:	1e63      	subs	r3, r4, #1
   16a9c:	f8df 8028 	ldr.w	r8, [pc, #40]	; 16ac8 <am_hal_flash_program_main+0x54>
   16aa0:	47c0      	blx	r8
            if ( iRetVal != 0 )
   16aa2:	2800      	cmp	r0, #0
   16aa4:	d1f4      	bne.n	16a90 <am_hal_flash_program_main+0x1c>
        ui32Temp = *(uint32_t *)(ui32MaxSrcAddr - 4);
   16aa6:	f857 3c04 	ldr.w	r3, [r7, #-4]
   16aaa:	9301      	str	r3, [sp, #4]
                        pui32Dst + ui32NumWords - 1,
   16aac:	f104 4280 	add.w	r2, r4, #1073741824	; 0x40000000
   16ab0:	3a01      	subs	r2, #1
        return g_am_hal_flash.flash_program_main(
   16ab2:	2301      	movs	r3, #1
   16ab4:	eb06 0282 	add.w	r2, r6, r2, lsl #2
   16ab8:	a901      	add	r1, sp, #4
   16aba:	4628      	mov	r0, r5
   16abc:	4c02      	ldr	r4, [pc, #8]	; (16ac8 <am_hal_flash_program_main+0x54>)
   16abe:	47a0      	blx	r4
   16ac0:	e7e6      	b.n	16a90 <am_hal_flash_program_main+0x1c>
   16ac2:	bf00      	nop
   16ac4:	10060000 	.word	0x10060000
   16ac8:	08000055 	.word	0x08000055

00016acc <am_hal_flash_delay>:
//! @return None.
//
//*****************************************************************************
void
am_hal_flash_delay(uint32_t ui32Iterations)
{
   16acc:	b508      	push	{r3, lr}
    // as computing the cycle count adjustment itself.
    // Let's account for these delays as much as possible.
    //
    register uint32_t ui32CycleCntAdj;

    if ( am_hal_burst_mode_status() == AM_HAL_BURST_MODE )
   16ace:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   16ad2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   16ad4:	f013 0f04 	tst.w	r3, #4
   16ad8:	d007      	beq.n	16aea <am_hal_flash_delay+0x1e>
    {
        ui32Iterations <<= 1;
   16ada:	0040      	lsls	r0, r0, #1

        //
        // There's an additional shift to account for.
        //
        ui32CycleCntAdj = ((13 * 2) + 16) / 3;
   16adc:	230e      	movs	r3, #14

    //
    // Allow for the overhead of the burst-mode check and these comparisons
    // by eliminating an appropriate number of iterations.
    //
    if ( ui32Iterations > ui32CycleCntAdj )
   16ade:	4298      	cmp	r0, r3
   16ae0:	d902      	bls.n	16ae8 <am_hal_flash_delay+0x1c>
    {
        ui32Iterations -= ui32CycleCntAdj;

        g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
   16ae2:	1ac0      	subs	r0, r0, r3
   16ae4:	4b02      	ldr	r3, [pc, #8]	; (16af0 <am_hal_flash_delay+0x24>)
   16ae6:	4798      	blx	r3
    }

} // am_hal_flash_delay()
   16ae8:	bd08      	pop	{r3, pc}
        ui32CycleCntAdj = ((13 * 1) + 20) / 3;
   16aea:	230b      	movs	r3, #11
   16aec:	e7f7      	b.n	16ade <am_hal_flash_delay+0x12>
   16aee:	bf00      	nop
   16af0:	0800009d 	.word	0x0800009d

00016af4 <am_hal_triple_read>:
#elif defined(__GNUC_STDC_INLINE__)
__attribute__((naked))
void
am_hal_triple_read(uint32_t ui32TimerAddr, uint32_t ui32Data[])
{
    __asm
   16af4:	b412      	push	{r1, r4}
   16af6:	f3ef 8410 	mrs	r4, PRIMASK
   16afa:	b672      	cpsid	i
   16afc:	6801      	ldr	r1, [r0, #0]
   16afe:	6802      	ldr	r2, [r0, #0]
   16b00:	6803      	ldr	r3, [r0, #0]
   16b02:	f384 8810 	msr	PRIMASK, r4
   16b06:	bc11      	pop	{r0, r4}
   16b08:	6001      	str	r1, [r0, #0]
   16b0a:	6042      	str	r2, [r0, #4]
   16b0c:	6083      	str	r3, [r0, #8]
   16b0e:	4770      	bx	lr

00016b10 <pwrctrl_periph_disable_msk_check>:
// ****************************************************************************
static uint32_t
pwrctrl_periph_disable_msk_check(am_hal_pwrctrl_periph_e ePeripheral)
{
    uint32_t retVal = AM_HAL_STATUS_FAIL;
    uint32_t HCPxMask = PWRCTRL->DEVPWREN;
   16b10:	4b1c      	ldr	r3, [pc, #112]	; (16b84 <pwrctrl_periph_disable_msk_check+0x74>)
   16b12:	689b      	ldr	r3, [r3, #8]

    switch (am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus)
   16b14:	eb00 0140 	add.w	r1, r0, r0, lsl #1
   16b18:	4a1b      	ldr	r2, [pc, #108]	; (16b88 <pwrctrl_periph_disable_msk_check+0x78>)
   16b1a:	eb02 0281 	add.w	r2, r2, r1, lsl #2
   16b1e:	6852      	ldr	r2, [r2, #4]
   16b20:	2a08      	cmp	r2, #8
   16b22:	d010      	beq.n	16b46 <pwrctrl_periph_disable_msk_check+0x36>
   16b24:	2a10      	cmp	r2, #16
   16b26:	d01a      	beq.n	16b5e <pwrctrl_periph_disable_msk_check+0x4e>
   16b28:	2a04      	cmp	r2, #4
   16b2a:	d001      	beq.n	16b30 <pwrctrl_periph_disable_msk_check+0x20>
   16b2c:	2001      	movs	r0, #1
   16b2e:	4770      	bx	lr
    {
        case (PWRCTRL_DEVPWRSTATUS_HCPA_Msk):
            if (((HCPxMask & HCPA_MASK) > 0) && ((HCPxMask & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable) == 0))
   16b30:	f240 5281 	movw	r2, #1409	; 0x581
   16b34:	4213      	tst	r3, r2
   16b36:	d01e      	beq.n	16b76 <pwrctrl_periph_disable_msk_check+0x66>
   16b38:	4a13      	ldr	r2, [pc, #76]	; (16b88 <pwrctrl_periph_disable_msk_check+0x78>)
   16b3a:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
   16b3e:	4018      	ands	r0, r3
   16b40:	d01e      	beq.n	16b80 <pwrctrl_periph_disable_msk_check+0x70>
    uint32_t retVal = AM_HAL_STATUS_FAIL;
   16b42:	2001      	movs	r0, #1
   16b44:	4770      	bx	lr
                retVal = AM_HAL_STATUS_SUCCESS;
            }
            break;

        case (PWRCTRL_DEVPWRSTATUS_HCPB_Msk):
            if (((HCPxMask & HCPB_MASK) > 0) && ((HCPxMask & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable) == 0))
   16b46:	f013 0f0e 	tst.w	r3, #14
   16b4a:	d016      	beq.n	16b7a <pwrctrl_periph_disable_msk_check+0x6a>
   16b4c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   16b50:	4a0d      	ldr	r2, [pc, #52]	; (16b88 <pwrctrl_periph_disable_msk_check+0x78>)
   16b52:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
   16b56:	4018      	ands	r0, r3
   16b58:	d012      	beq.n	16b80 <pwrctrl_periph_disable_msk_check+0x70>
    uint32_t retVal = AM_HAL_STATUS_FAIL;
   16b5a:	2001      	movs	r0, #1
   16b5c:	4770      	bx	lr
                retVal = AM_HAL_STATUS_SUCCESS;
            }
            break;

        case (PWRCTRL_DEVPWRSTATUS_HCPC_Msk):
            if (((HCPxMask & HCPC_MASK) > 0) && ((HCPxMask & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable) == 0))
   16b5e:	f013 0f70 	tst.w	r3, #112	; 0x70
   16b62:	d00c      	beq.n	16b7e <pwrctrl_periph_disable_msk_check+0x6e>
   16b64:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   16b68:	4a07      	ldr	r2, [pc, #28]	; (16b88 <pwrctrl_periph_disable_msk_check+0x78>)
   16b6a:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
   16b6e:	4018      	ands	r0, r3
   16b70:	d006      	beq.n	16b80 <pwrctrl_periph_disable_msk_check+0x70>
    uint32_t retVal = AM_HAL_STATUS_FAIL;
   16b72:	2001      	movs	r0, #1
   16b74:	4770      	bx	lr
   16b76:	2001      	movs	r0, #1
   16b78:	4770      	bx	lr
   16b7a:	2001      	movs	r0, #1
   16b7c:	4770      	bx	lr
   16b7e:	2001      	movs	r0, #1
        default:
            break;
    }

    return retVal;
}
   16b80:	4770      	bx	lr
   16b82:	bf00      	nop
   16b84:	40021000 	.word	0x40021000
   16b88:	000172d0 	.word	0x000172d0

00016b8c <am_hal_pwrctrl_periph_disable>:
//  Disable power for a peripheral.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_periph_disable(am_hal_pwrctrl_periph_e ePeripheral)
{
   16b8c:	b570      	push	{r4, r5, r6, lr}
   16b8e:	b082      	sub	sp, #8
   16b90:	4604      	mov	r4, r0
    //
    // Disable power domain for the given device.
    //
    AM_CRITICAL_BEGIN
   16b92:	f7fd fdd1 	bl	14738 <am_hal_interrupt_master_disable>
   16b96:	9001      	str	r0, [sp, #4]
    PWRCTRL->DEVPWREN &= ~am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
   16b98:	4a17      	ldr	r2, [pc, #92]	; (16bf8 <am_hal_pwrctrl_periph_disable+0x6c>)
   16b9a:	6893      	ldr	r3, [r2, #8]
   16b9c:	4626      	mov	r6, r4
   16b9e:	eb04 0044 	add.w	r0, r4, r4, lsl #1
   16ba2:	4916      	ldr	r1, [pc, #88]	; (16bfc <am_hal_pwrctrl_periph_disable+0x70>)
   16ba4:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
   16ba8:	ea23 0301 	bic.w	r3, r3, r1
   16bac:	6093      	str	r3, [r2, #8]
    AM_CRITICAL_END
   16bae:	9801      	ldr	r0, [sp, #4]
   16bb0:	f7fd fdc6 	bl	14740 <am_hal_interrupt_master_set>

    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WAIT; wait_usecs += 10)
   16bb4:	2500      	movs	r5, #0
   16bb6:	2d13      	cmp	r5, #19
   16bb8:	d80e      	bhi.n	16bd8 <am_hal_pwrctrl_periph_disable+0x4c>
    {
        am_hal_flash_delay(FLASH_CYCLES_US(10));
   16bba:	20a0      	movs	r0, #160	; 0xa0
   16bbc:	f7ff ff86 	bl	16acc <am_hal_flash_delay>

        if ((PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0)
   16bc0:	4b0d      	ldr	r3, [pc, #52]	; (16bf8 <am_hal_pwrctrl_periph_disable+0x6c>)
   16bc2:	6999      	ldr	r1, [r3, #24]
   16bc4:	eb06 0346 	add.w	r3, r6, r6, lsl #1
   16bc8:	4a0c      	ldr	r2, [pc, #48]	; (16bfc <am_hal_pwrctrl_periph_disable+0x70>)
   16bca:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   16bce:	685b      	ldr	r3, [r3, #4]
   16bd0:	4219      	tst	r1, r3
   16bd2:	d001      	beq.n	16bd8 <am_hal_pwrctrl_periph_disable+0x4c>
    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WAIT; wait_usecs += 10)
   16bd4:	350a      	adds	r5, #10
   16bd6:	e7ee      	b.n	16bb6 <am_hal_pwrctrl_periph_disable+0x2a>
    }

    //
    // Check the device status.
    //
    if ((PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0)
   16bd8:	4b07      	ldr	r3, [pc, #28]	; (16bf8 <am_hal_pwrctrl_periph_disable+0x6c>)
   16bda:	6998      	ldr	r0, [r3, #24]
   16bdc:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   16be0:	4a06      	ldr	r2, [pc, #24]	; (16bfc <am_hal_pwrctrl_periph_disable+0x70>)
   16be2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   16be6:	685b      	ldr	r3, [r3, #4]
   16be8:	4018      	ands	r0, r3
   16bea:	d101      	bne.n	16bf0 <am_hal_pwrctrl_periph_disable+0x64>
    else
    {
        return pwrctrl_periph_disable_msk_check(ePeripheral);
    }

} // am_hal_pwrctrl_periph_disable()
   16bec:	b002      	add	sp, #8
   16bee:	bd70      	pop	{r4, r5, r6, pc}
        return pwrctrl_periph_disable_msk_check(ePeripheral);
   16bf0:	4620      	mov	r0, r4
   16bf2:	f7ff ff8d 	bl	16b10 <pwrctrl_periph_disable_msk_check>
   16bf6:	e7f9      	b.n	16bec <am_hal_pwrctrl_periph_disable+0x60>
   16bf8:	40021000 	.word	0x40021000
   16bfc:	000172d0 	.word	0x000172d0

00016c00 <am_hal_stimer_config>:
//! @return The 32-bit current config of the STimer Config register
//
//*****************************************************************************
uint32_t
am_hal_stimer_config(uint32_t ui32STimerConfig)
{
   16c00:	4603      	mov	r3, r0
    uint32_t ui32CurrVal;

    //
    // Read the current config
    //
    ui32CurrVal = CTIMER->STCFG;
   16c02:	4a03      	ldr	r2, [pc, #12]	; (16c10 <am_hal_stimer_config+0x10>)
   16c04:	f8d2 0140 	ldr.w	r0, [r2, #320]	; 0x140

    //
    // Write our configuration value.
    //
    CTIMER->STCFG = ui32STimerConfig;
   16c08:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
        PWRCTRL->MISC_b.FORCEMEMVRLPTIMERS = 1;
    }
#endif

    return ui32CurrVal;
}
   16c0c:	4770      	bx	lr
   16c0e:	bf00      	nop
   16c10:	40008000 	.word	0x40008000

00016c14 <am_hal_stimer_counter_get>:
//! @return The 32-bit value from the STimer counter register.
//
//*****************************************************************************
uint32_t
am_hal_stimer_counter_get(void)
{
   16c14:	b500      	push	{lr}
   16c16:	b085      	sub	sp, #20
    uint32_t ui32RetVal;

    //
    // Read the register into ui32Values[].
    //
    am_hal_triple_read(ui32TmrAddr, ui32Values);
   16c18:	a901      	add	r1, sp, #4
   16c1a:	4805      	ldr	r0, [pc, #20]	; (16c30 <am_hal_stimer_counter_get+0x1c>)
   16c1c:	f7ff ff6a 	bl	16af4 <am_hal_triple_read>
    //
    // Now determine which of the three values is the correct value.
    // If the first 2 match, then the values are both correct and we're done.
    // Otherwise, the third value is taken to be the correct value.
    //
    if ( ui32Values[0] == ui32Values[1] )
   16c20:	9802      	ldr	r0, [sp, #8]
   16c22:	9b01      	ldr	r3, [sp, #4]
   16c24:	4283      	cmp	r3, r0
   16c26:	d000      	beq.n	16c2a <am_hal_stimer_counter_get+0x16>
        //
        ui32RetVal = ui32Values[1];
    }
    else
    {
        ui32RetVal = ui32Values[2];
   16c28:	9803      	ldr	r0, [sp, #12]
    }
    return ui32RetVal;
}
   16c2a:	b005      	add	sp, #20
   16c2c:	f85d fb04 	ldr.w	pc, [sp], #4
   16c30:	40008144 	.word	0x40008144

00016c34 <am_hal_stimer_counter_clear>:
am_hal_stimer_counter_clear(void)
{
    //
    // Set the clear bit
    //
    CTIMER->STCFG |= CTIMER_STCFG_CLEAR_Msk;
   16c34:	4b06      	ldr	r3, [pc, #24]	; (16c50 <am_hal_stimer_counter_clear+0x1c>)
   16c36:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
   16c3a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
   16c3e:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140

    //
    // Reset the clear bit
    //
    CTIMER->STCFG &= ~CTIMER_STCFG_CLEAR_Msk;
   16c42:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
   16c46:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
   16c4a:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
}
   16c4e:	4770      	bx	lr
   16c50:	40008000 	.word	0x40008000

00016c54 <am_hal_stimer_compare_delta_set>:
am_hal_stimer_compare_delta_set(uint32_t ui32CmprInstance, uint32_t ui32Delta)
{
    uint32_t cfgVal;
    uint32_t numTries = 0;

    if ( ui32CmprInstance > 7 )
   16c54:	2807      	cmp	r0, #7
   16c56:	d900      	bls.n	16c5a <am_hal_stimer_compare_delta_set+0x6>
   16c58:	4770      	bx	lr
{
   16c5a:	b5f0      	push	{r4, r5, r6, r7, lr}
   16c5c:	b083      	sub	sp, #12
   16c5e:	4605      	mov	r5, r0
   16c60:	460c      	mov	r4, r1
    // that delta value is at least > 1

    //
    // Start a critical section.
    //
    AM_CRITICAL_BEGIN
   16c62:	f7fd fd69 	bl	14738 <am_hal_interrupt_master_disable>
   16c66:	9001      	str	r0, [sp, #4]

    //
    // Get current CFG value
    //
    cfgVal = CTIMER->STCFG;
   16c68:	4b16      	ldr	r3, [pc, #88]	; (16cc4 <am_hal_stimer_compare_delta_set+0x70>)
   16c6a:	f8d3 6140 	ldr.w	r6, [r3, #320]	; 0x140

    //
    // Disable the compare if already enabled, when setting the new value
    //
    CTIMER->STCFG &= ~((AM_HAL_STIMER_CFG_COMPARE_A_ENABLE << ui32CmprInstance));
   16c6e:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
   16c72:	f44f 7080 	mov.w	r0, #256	; 0x100
   16c76:	40a8      	lsls	r0, r5
   16c78:	ea22 0200 	bic.w	r2, r2, r0
   16c7c:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
    uint32_t numTries = 0;
   16c80:	2100      	movs	r1, #0

    // In rare case the delta might not be effective
    // We retry if that is the case.
    // Allow for some variability in the value owing to execution latency
    while (numTries++ < 4)
   16c82:	2903      	cmp	r1, #3
   16c84:	f101 0101 	add.w	r1, r1, #1
   16c88:	d810      	bhi.n	16cac <am_hal_stimer_compare_delta_set+0x58>
        uint32_t expVal;
        uint32_t expMax;
        uint32_t cmpVal;

        // Expected value
        expVal = CTIMER->STTMR + ui32Delta;
   16c8a:	4b0e      	ldr	r3, [pc, #56]	; (16cc4 <am_hal_stimer_compare_delta_set+0x70>)
   16c8c:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
   16c90:	4423      	add	r3, r4

        // Max allowed - taking care of latency
        expMax = expVal + 10;
   16c92:	f103 070a 	add.w	r7, r3, #10

        //
        // Set the delta
        //
        AM_REGVAL(AM_REG_STIMER_COMPARE(0, ui32CmprInstance)) = ui32Delta;
   16c96:	4a0c      	ldr	r2, [pc, #48]	; (16cc8 <am_hal_stimer_compare_delta_set+0x74>)
   16c98:	442a      	add	r2, r5
   16c9a:	0092      	lsls	r2, r2, #2
   16c9c:	6014      	str	r4, [r2, #0]

        // Read back the compare value
        cmpVal = AM_REGVAL(AM_REG_STIMER_COMPARE(0, ui32CmprInstance));
   16c9e:	6812      	ldr	r2, [r2, #0]

        // Make sure the value is in expected range
        if (!AM_HAL_U32_SMALLER(cmpVal, expVal) && !AM_HAL_U32_GREATER(cmpVal, expMax))
   16ca0:	1ad3      	subs	r3, r2, r3
   16ca2:	2b00      	cmp	r3, #0
   16ca4:	dbed      	blt.n	16c82 <am_hal_stimer_compare_delta_set+0x2e>
   16ca6:	1bd2      	subs	r2, r2, r7
   16ca8:	2a00      	cmp	r2, #0
   16caa:	dcea      	bgt.n	16c82 <am_hal_stimer_compare_delta_set+0x2e>


    //
    // Restore Compare Enable bit
    //
    CTIMER->STCFG |= cfgVal & (AM_HAL_STIMER_CFG_COMPARE_A_ENABLE << ui32CmprInstance);
   16cac:	4a05      	ldr	r2, [pc, #20]	; (16cc4 <am_hal_stimer_compare_delta_set+0x70>)
   16cae:	f8d2 3140 	ldr.w	r3, [r2, #320]	; 0x140
   16cb2:	4030      	ands	r0, r6
   16cb4:	4318      	orrs	r0, r3
   16cb6:	f8c2 0140 	str.w	r0, [r2, #320]	; 0x140

    //
    // End the critical section.
    //
    AM_CRITICAL_END
   16cba:	9801      	ldr	r0, [sp, #4]
   16cbc:	f7fd fd40 	bl	14740 <am_hal_interrupt_master_set>
}
   16cc0:	b003      	add	sp, #12
   16cc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16cc4:	40008000 	.word	0x40008000
   16cc8:	10002054 	.word	0x10002054

00016ccc <am_hal_stimer_int_enable>:
am_hal_stimer_int_enable(uint32_t ui32Interrupt)
{
    //
    // Enable the interrupt at the module level.
    //
    CTIMERn(0)->STMINTEN |= ui32Interrupt;
   16ccc:	4a03      	ldr	r2, [pc, #12]	; (16cdc <am_hal_stimer_int_enable+0x10>)
   16cce:	f8d2 3300 	ldr.w	r3, [r2, #768]	; 0x300
   16cd2:	4303      	orrs	r3, r0
   16cd4:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
}
   16cd8:	4770      	bx	lr
   16cda:	bf00      	nop
   16cdc:	40008000 	.word	0x40008000

00016ce0 <am_hal_stimer_int_clear>:
am_hal_stimer_int_clear(uint32_t ui32Interrupt)
{
    //
    // Disable the interrupt at the module level.
    //
    CTIMERn(0)->STMINTCLR = ui32Interrupt;
   16ce0:	4b01      	ldr	r3, [pc, #4]	; (16ce8 <am_hal_stimer_int_clear+0x8>)
   16ce2:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
}
   16ce6:	4770      	bx	lr
   16ce8:	40008000 	.word	0x40008000

00016cec <config_baudrate>:
    uint32_t ui32UartClkFreq;

    //
    // Check that the baudrate is in range.
    //
    if (APOLLO3_A1)
   16cec:	4b23      	ldr	r3, [pc, #140]	; (16d7c <config_baudrate+0x90>)
   16cee:	68db      	ldr	r3, [r3, #12]
   16cf0:	b2db      	uxtb	r3, r3
   16cf2:	2b12      	cmp	r3, #18
   16cf4:	d016      	beq.n	16d24 <config_baudrate+0x38>
      if (ui32DesiredBaudrate > AM_HAL_UART_MAXIMUM_BAUDRATE_A1)
      {
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
      }
    }
    if (APOLLO3_GE_B0)
   16cf6:	4b21      	ldr	r3, [pc, #132]	; (16d7c <config_baudrate+0x90>)
   16cf8:	68db      	ldr	r3, [r3, #12]
   16cfa:	b2db      	uxtb	r3, r3
   16cfc:	2b20      	cmp	r3, #32
   16cfe:	d902      	bls.n	16d06 <config_baudrate+0x1a>
    {
      if (ui32DesiredBaudrate > AM_HAL_UART_MAXIMUM_BAUDRATE_B0)
   16d00:	4b1f      	ldr	r3, [pc, #124]	; (16d80 <config_baudrate+0x94>)
   16d02:	4299      	cmp	r1, r3
   16d04:	d838      	bhi.n	16d78 <config_baudrate+0x8c>
{
   16d06:	b430      	push	{r4, r5}
      {
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
      }
    }

    switch ( UARTn(ui32Module)->CR_b.CLKSEL )
   16d08:	f500 2080 	add.w	r0, r0, #262144	; 0x40000
   16d0c:	301c      	adds	r0, #28
   16d0e:	0300      	lsls	r0, r0, #12
   16d10:	6b03      	ldr	r3, [r0, #48]	; 0x30
   16d12:	f3c3 1302 	ubfx	r3, r3, #4, #3
   16d16:	3b01      	subs	r3, #1
   16d18:	2b03      	cmp	r3, #3
   16d1a:	d80c      	bhi.n	16d36 <config_baudrate+0x4a>
   16d1c:	e8df f003 	tbb	[pc, r3]
   16d20:	0907260f 	.word	0x0907260f
      if (ui32DesiredBaudrate > AM_HAL_UART_MAXIMUM_BAUDRATE_A1)
   16d24:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
   16d28:	d9e5      	bls.n	16cf6 <config_baudrate+0xa>
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
   16d2a:	4816      	ldr	r0, [pc, #88]	; (16d84 <config_baudrate+0x98>)
   16d2c:	4770      	bx	lr
        case UART0_CR_CLKSEL_12MHZ:
            ui32UartClkFreq = 12000000;
            break;

        case UART0_CR_CLKSEL_6MHZ:
            ui32UartClkFreq = 6000000;
   16d2e:	4c16      	ldr	r4, [pc, #88]	; (16d88 <config_baudrate+0x9c>)
            break;
   16d30:	e006      	b.n	16d40 <config_baudrate+0x54>

        case UART0_CR_CLKSEL_3MHZ:
            ui32UartClkFreq = 3000000;
   16d32:	4c16      	ldr	r4, [pc, #88]	; (16d8c <config_baudrate+0xa0>)
            break;
   16d34:	e004      	b.n	16d40 <config_baudrate+0x54>

        default:
            *pui32ActualBaud = 0;
   16d36:	2300      	movs	r3, #0
   16d38:	6013      	str	r3, [r2, #0]
            return AM_HAL_UART_STATUS_CLOCK_NOT_CONFIGURED;
   16d3a:	4815      	ldr	r0, [pc, #84]	; (16d90 <config_baudrate+0xa4>)
   16d3c:	e014      	b.n	16d68 <config_baudrate+0x7c>
    switch ( UARTn(ui32Module)->CR_b.CLKSEL )
   16d3e:	4c15      	ldr	r4, [pc, #84]	; (16d94 <config_baudrate+0xa8>)
    }

    //
    // Calculate register values.
    //
    ui32BaudClk = BAUDCLK * ui32DesiredBaudrate;
   16d40:	0109      	lsls	r1, r1, #4
    ui32IntegerDivisor = (uint32_t)(ui32UartClkFreq / ui32BaudClk);
   16d42:	fbb4 f5f1 	udiv	r5, r4, r1
    ui64IntermediateLong = (ui32UartClkFreq * 64) / ui32BaudClk;
   16d46:	01a3      	lsls	r3, r4, #6
   16d48:	fbb3 f3f1 	udiv	r3, r3, r1
    ui64FractionDivisorLong = ui64IntermediateLong - (ui32IntegerDivisor * 64);
    ui32FractionDivisor = (uint32_t)ui64FractionDivisorLong;
   16d4c:	eba3 1385 	sub.w	r3, r3, r5, lsl #6

    //
    // Check the result.
    //
    if (ui32IntegerDivisor == 0)
   16d50:	428c      	cmp	r4, r1
   16d52:	d30d      	bcc.n	16d70 <config_baudrate+0x84>
    }

    //
    // Write the UART regs.
    //
    UARTn(ui32Module)->IBRD = ui32IntegerDivisor;
   16d54:	6245      	str	r5, [r0, #36]	; 0x24
    UARTn(ui32Module)->IBRD = ui32IntegerDivisor;
   16d56:	6245      	str	r5, [r0, #36]	; 0x24
    UARTn(ui32Module)->FBRD = ui32FractionDivisor;
   16d58:	6283      	str	r3, [r0, #40]	; 0x28

    //
    // Return the actual baud rate.
    //
    *pui32ActualBaud = (ui32UartClkFreq / ((BAUDCLK * ui32IntegerDivisor) + ui32FractionDivisor / 4));
   16d5a:	089b      	lsrs	r3, r3, #2
   16d5c:	eb03 1305 	add.w	r3, r3, r5, lsl #4
   16d60:	fbb4 f3f3 	udiv	r3, r4, r3
   16d64:	6013      	str	r3, [r2, #0]
    return AM_HAL_STATUS_SUCCESS;
   16d66:	2000      	movs	r0, #0
} // config_baudrate()
   16d68:	bc30      	pop	{r4, r5}
   16d6a:	4770      	bx	lr
            ui32UartClkFreq = 12000000;
   16d6c:	4c0a      	ldr	r4, [pc, #40]	; (16d98 <config_baudrate+0xac>)
   16d6e:	e7e7      	b.n	16d40 <config_baudrate+0x54>
        *pui32ActualBaud = 0;
   16d70:	2300      	movs	r3, #0
   16d72:	6013      	str	r3, [r2, #0]
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
   16d74:	4803      	ldr	r0, [pc, #12]	; (16d84 <config_baudrate+0x98>)
   16d76:	e7f7      	b.n	16d68 <config_baudrate+0x7c>
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
   16d78:	4802      	ldr	r0, [pc, #8]	; (16d84 <config_baudrate+0x98>)
} // config_baudrate()
   16d7a:	4770      	bx	lr
   16d7c:	40020000 	.word	0x40020000
   16d80:	0016e360 	.word	0x0016e360
   16d84:	08000003 	.word	0x08000003
   16d88:	005b8d80 	.word	0x005b8d80
   16d8c:	002dc6c0 	.word	0x002dc6c0
   16d90:	08000002 	.word	0x08000002
   16d94:	016e3600 	.word	0x016e3600
   16d98:	00b71b00 	.word	0x00b71b00

00016d9c <am_hal_uart_initialize>:
    if (ui32Module >= AM_REG_UART_NUM_MODULES )
   16d9c:	2801      	cmp	r0, #1
   16d9e:	d81e      	bhi.n	16dde <am_hal_uart_initialize+0x42>
    if (!ppHandle)
   16da0:	b1f9      	cbz	r1, 16de2 <am_hal_uart_initialize+0x46>
    if (g_am_hal_uart_states[ui32Module].prefix.s.bInit)
   16da2:	4a12      	ldr	r2, [pc, #72]	; (16dec <am_hal_uart_initialize+0x50>)
   16da4:	2368      	movs	r3, #104	; 0x68
   16da6:	fb03 2300 	mla	r3, r3, r0, r2
   16daa:	78db      	ldrb	r3, [r3, #3]
   16dac:	f013 0f01 	tst.w	r3, #1
   16db0:	d119      	bne.n	16de6 <am_hal_uart_initialize+0x4a>
{
   16db2:	b470      	push	{r4, r5, r6}
    g_am_hal_uart_states[ui32Module].prefix.s.bInit = true;
   16db4:	4614      	mov	r4, r2
   16db6:	2268      	movs	r2, #104	; 0x68
   16db8:	fb02 f200 	mul.w	r2, r2, r0
   16dbc:	18a3      	adds	r3, r4, r2
   16dbe:	78dd      	ldrb	r5, [r3, #3]
   16dc0:	f045 0501 	orr.w	r5, r5, #1
   16dc4:	70dd      	strb	r5, [r3, #3]
    g_am_hal_uart_states[ui32Module].prefix.s.magic = AM_HAL_MAGIC_UART;
   16dc6:	58a5      	ldr	r5, [r4, r2]
   16dc8:	4e09      	ldr	r6, [pc, #36]	; (16df0 <am_hal_uart_initialize+0x54>)
   16dca:	f366 0517 	bfi	r5, r6, #0, #24
   16dce:	50a5      	str	r5, [r4, r2]
    g_am_hal_uart_states[ui32Module].ui32Module = ui32Module;
   16dd0:	6258      	str	r0, [r3, #36]	; 0x24
    g_am_hal_uart_states[ui32Module].sRegState.bValid = false;
   16dd2:	2000      	movs	r0, #0
   16dd4:	7118      	strb	r0, [r3, #4]
    g_am_hal_uart_states[ui32Module].ui32BaudRate = 0;
   16dd6:	6618      	str	r0, [r3, #96]	; 0x60
    *ppHandle = (void *)&g_am_hal_uart_states[ui32Module];
   16dd8:	600b      	str	r3, [r1, #0]
} // am_hal_uart_initialize()
   16dda:	bc70      	pop	{r4, r5, r6}
   16ddc:	4770      	bx	lr
        return AM_HAL_STATUS_OUT_OF_RANGE;
   16dde:	2005      	movs	r0, #5
   16de0:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
   16de2:	2006      	movs	r0, #6
   16de4:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_OPERATION;
   16de6:	2007      	movs	r0, #7
} // am_hal_uart_initialize()
   16de8:	4770      	bx	lr
   16dea:	bf00      	nop
   16dec:	100021e8 	.word	0x100021e8
   16df0:	00ea9e06 	.word	0x00ea9e06

00016df4 <am_hal_uart_interrupt_enable>:
//*****************************************************************************
uint32_t
am_hal_uart_interrupt_enable(void *pHandle, uint32_t ui32IntMask)
{
    am_hal_uart_state_t *pState = (am_hal_uart_state_t *) pHandle;
    uint32_t ui32Module = pState->ui32Module;
   16df4:	6a43      	ldr	r3, [r0, #36]	; 0x24

    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   16df6:	b170      	cbz	r0, 16e16 <am_hal_uart_interrupt_enable+0x22>
   16df8:	6802      	ldr	r2, [r0, #0]
   16dfa:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
   16dfe:	4808      	ldr	r0, [pc, #32]	; (16e20 <am_hal_uart_interrupt_enable+0x2c>)
   16e00:	4282      	cmp	r2, r0
   16e02:	d10a      	bne.n	16e1a <am_hal_uart_interrupt_enable+0x26>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

    UARTn(ui32Module)->IER |= ui32IntMask;
   16e04:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   16e08:	331c      	adds	r3, #28
   16e0a:	031b      	lsls	r3, r3, #12
   16e0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   16e0e:	4311      	orrs	r1, r2
   16e10:	6399      	str	r1, [r3, #56]	; 0x38

    return AM_HAL_STATUS_SUCCESS;
   16e12:	2000      	movs	r0, #0
   16e14:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   16e16:	2002      	movs	r0, #2
   16e18:	4770      	bx	lr
   16e1a:	2002      	movs	r0, #2
} // am_hal_uart_interrupt_enable()
   16e1c:	4770      	bx	lr
   16e1e:	bf00      	nop
   16e20:	01ea9e06 	.word	0x01ea9e06

00016e24 <am_hal_uart_interrupt_disable>:
//*****************************************************************************
uint32_t
am_hal_uart_interrupt_disable(void *pHandle, uint32_t ui32IntMask)
{
    am_hal_uart_state_t *pState = (am_hal_uart_state_t *) pHandle;
    uint32_t ui32Module = pState->ui32Module;
   16e24:	6a43      	ldr	r3, [r0, #36]	; 0x24

    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   16e26:	b178      	cbz	r0, 16e48 <am_hal_uart_interrupt_disable+0x24>
   16e28:	6802      	ldr	r2, [r0, #0]
   16e2a:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
   16e2e:	4808      	ldr	r0, [pc, #32]	; (16e50 <am_hal_uart_interrupt_disable+0x2c>)
   16e30:	4282      	cmp	r2, r0
   16e32:	d10b      	bne.n	16e4c <am_hal_uart_interrupt_disable+0x28>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

    UARTn(ui32Module)->IER &= ~ui32IntMask;
   16e34:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   16e38:	331c      	adds	r3, #28
   16e3a:	031b      	lsls	r3, r3, #12
   16e3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   16e3e:	ea22 0101 	bic.w	r1, r2, r1
   16e42:	6399      	str	r1, [r3, #56]	; 0x38

    return AM_HAL_STATUS_SUCCESS;
   16e44:	2000      	movs	r0, #0
   16e46:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   16e48:	2002      	movs	r0, #2
   16e4a:	4770      	bx	lr
   16e4c:	2002      	movs	r0, #2
} // am_hal_uart_interrupt_disable()
   16e4e:	4770      	bx	lr
   16e50:	01ea9e06 	.word	0x01ea9e06

00016e54 <buffer_configure>:
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   16e54:	b3d0      	cbz	r0, 16ecc <buffer_configure+0x78>
{
   16e56:	b538      	push	{r3, r4, r5, lr}
   16e58:	461d      	mov	r5, r3
   16e5a:	4604      	mov	r4, r0
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   16e5c:	6800      	ldr	r0, [r0, #0]
   16e5e:	f020 407e 	bic.w	r0, r0, #4261412864	; 0xfe000000
   16e62:	4b1c      	ldr	r3, [pc, #112]	; (16ed4 <buffer_configure+0x80>)
   16e64:	4298      	cmp	r0, r3
   16e66:	d133      	bne.n	16ed0 <buffer_configure+0x7c>
    if (pui8TxBuffer && ui32TxBufferSize)
   16e68:	b101      	cbz	r1, 16e6c <buffer_configure+0x18>
   16e6a:	b992      	cbnz	r2, 16e92 <buffer_configure+0x3e>
        pState->bEnableTxQueue = false;
   16e6c:	2300      	movs	r3, #0
   16e6e:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
        ui32ErrorStatus = am_hal_uart_interrupt_disable(pHandle, AM_HAL_UART_INT_TX);
   16e72:	2120      	movs	r1, #32
   16e74:	4620      	mov	r0, r4
   16e76:	f7ff ffd5 	bl	16e24 <am_hal_uart_interrupt_disable>
        RETURN_ON_ERROR(ui32ErrorStatus);
   16e7a:	bb50      	cbnz	r0, 16ed2 <buffer_configure+0x7e>
    if (pui8RxBuffer && ui32RxBufferSize)
   16e7c:	b10d      	cbz	r5, 16e82 <buffer_configure+0x2e>
   16e7e:	9b04      	ldr	r3, [sp, #16]
   16e80:	b9bb      	cbnz	r3, 16eb2 <buffer_configure+0x5e>
        pState->bEnableRxQueue = false;
   16e82:	2300      	movs	r3, #0
   16e84:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
        ui32ErrorStatus = am_hal_uart_interrupt_disable(pHandle, (AM_HAL_UART_INT_RX |
   16e88:	2150      	movs	r1, #80	; 0x50
   16e8a:	4620      	mov	r0, r4
   16e8c:	f7ff ffca 	bl	16e24 <am_hal_uart_interrupt_disable>
        RETURN_ON_ERROR(ui32ErrorStatus);
   16e90:	e01f      	b.n	16ed2 <buffer_configure+0x7e>
        pState->bEnableTxQueue = true;
   16e92:	2001      	movs	r0, #1
   16e94:	f884 0028 	strb.w	r0, [r4, #40]	; 0x28
        am_hal_queue_init(&pState->sTxQueue, pui8TxBuffer, 1, ui32TxBufferSize);
   16e98:	4613      	mov	r3, r2
   16e9a:	4602      	mov	r2, r0
   16e9c:	f104 002c 	add.w	r0, r4, #44	; 0x2c
   16ea0:	f000 f8a0 	bl	16fe4 <am_hal_queue_init>
        ui32ErrorStatus = am_hal_uart_interrupt_enable(pHandle, AM_HAL_UART_INT_TX);
   16ea4:	2120      	movs	r1, #32
   16ea6:	4620      	mov	r0, r4
   16ea8:	f7ff ffa4 	bl	16df4 <am_hal_uart_interrupt_enable>
        RETURN_ON_ERROR(ui32ErrorStatus);
   16eac:	2800      	cmp	r0, #0
   16eae:	d0e5      	beq.n	16e7c <buffer_configure+0x28>
   16eb0:	e00f      	b.n	16ed2 <buffer_configure+0x7e>
        pState->bEnableRxQueue = true;
   16eb2:	2201      	movs	r2, #1
   16eb4:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
        am_hal_queue_init(&pState->sRxQueue, pui8RxBuffer, 1, ui32RxBufferSize);
   16eb8:	4629      	mov	r1, r5
   16eba:	f104 0048 	add.w	r0, r4, #72	; 0x48
   16ebe:	f000 f891 	bl	16fe4 <am_hal_queue_init>
        ui32ErrorStatus = am_hal_uart_interrupt_enable(pHandle, (AM_HAL_UART_INT_RX |
   16ec2:	2150      	movs	r1, #80	; 0x50
   16ec4:	4620      	mov	r0, r4
   16ec6:	f7ff ff95 	bl	16df4 <am_hal_uart_interrupt_enable>
        RETURN_ON_ERROR(ui32ErrorStatus);
   16eca:	e002      	b.n	16ed2 <buffer_configure+0x7e>
        return AM_HAL_STATUS_INVALID_HANDLE;
   16ecc:	2002      	movs	r0, #2
} // buffer_configure()
   16ece:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   16ed0:	2002      	movs	r0, #2
} // buffer_configure()
   16ed2:	bd38      	pop	{r3, r4, r5, pc}
   16ed4:	01ea9e06 	.word	0x01ea9e06

00016ed8 <am_hal_uart_configure>:
{
   16ed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   16edc:	b086      	sub	sp, #24
    uint32_t ui32Module = pState->ui32Module;
   16ede:	6a47      	ldr	r7, [r0, #36]	; 0x24
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   16ee0:	2800      	cmp	r0, #0
   16ee2:	d073      	beq.n	16fcc <am_hal_uart_configure+0xf4>
   16ee4:	4605      	mov	r5, r0
   16ee6:	460e      	mov	r6, r1
   16ee8:	6803      	ldr	r3, [r0, #0]
   16eea:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   16eee:	4a3c      	ldr	r2, [pc, #240]	; (16fe0 <am_hal_uart_configure+0x108>)
   16ef0:	4293      	cmp	r3, r2
   16ef2:	d16d      	bne.n	16fd0 <am_hal_uart_configure+0xf8>
    UARTn(ui32Module)->CR = 0;
   16ef4:	f507 2480 	add.w	r4, r7, #262144	; 0x40000
   16ef8:	341c      	adds	r4, #28
   16efa:	0324      	lsls	r4, r4, #12
   16efc:	2300      	movs	r3, #0
   16efe:	6323      	str	r3, [r4, #48]	; 0x30
    am_hal_uart_clock_speed_e eUartClkSpeed = pState->eUartClockSpeed ;
   16f00:	f890 3064 	ldrb.w	r3, [r0, #100]	; 0x64
    if ( eUartClkSpeed >= eUART_CLK_SPEED_INVALID )
   16f04:	2b05      	cmp	r3, #5
   16f06:	d868      	bhi.n	16fda <am_hal_uart_configure+0x102>
                                   UART0_CR_CLKSEL_24MHZ :
   16f08:	2b00      	cmp	r3, #0
   16f0a:	d05c      	beq.n	16fc6 <am_hal_uart_configure+0xee>
   16f0c:	3b01      	subs	r3, #1
   16f0e:	fa5f f883 	uxtb.w	r8, r3
    AM_CRITICAL_BEGIN
   16f12:	f7fd fc11 	bl	14738 <am_hal_interrupt_master_disable>
   16f16:	9003      	str	r0, [sp, #12]
    UARTn(ui32Module)->CR_b.CLKEN = 1;
   16f18:	6b23      	ldr	r3, [r4, #48]	; 0x30
   16f1a:	f043 0308 	orr.w	r3, r3, #8
   16f1e:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.CLKSEL = eClkSel;
   16f20:	6b23      	ldr	r3, [r4, #48]	; 0x30
   16f22:	f368 1306 	bfi	r3, r8, #4, #3
   16f26:	6323      	str	r3, [r4, #48]	; 0x30
    AM_CRITICAL_END
   16f28:	9803      	ldr	r0, [sp, #12]
   16f2a:	f7fd fc09 	bl	14740 <am_hal_interrupt_master_set>
    AM_CRITICAL_BEGIN
   16f2e:	f7fd fc03 	bl	14738 <am_hal_interrupt_master_disable>
   16f32:	9004      	str	r0, [sp, #16]
    UARTn(ui32Module)->CR_b.UARTEN = 0;
   16f34:	6b23      	ldr	r3, [r4, #48]	; 0x30
   16f36:	f36f 0300 	bfc	r3, #0, #1
   16f3a:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.RXE = 0;
   16f3c:	6b23      	ldr	r3, [r4, #48]	; 0x30
   16f3e:	f36f 2349 	bfc	r3, #9, #1
   16f42:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.TXE = 0;
   16f44:	6b23      	ldr	r3, [r4, #48]	; 0x30
   16f46:	f36f 2308 	bfc	r3, #8, #1
   16f4a:	6323      	str	r3, [r4, #48]	; 0x30
    AM_CRITICAL_END
   16f4c:	9804      	ldr	r0, [sp, #16]
   16f4e:	f7fd fbf7 	bl	14740 <am_hal_interrupt_master_set>
    ui32ErrorStatus = config_baudrate(ui32Module, psConfig->ui32BaudRate,
   16f52:	f105 0260 	add.w	r2, r5, #96	; 0x60
   16f56:	6831      	ldr	r1, [r6, #0]
   16f58:	4638      	mov	r0, r7
   16f5a:	f7ff fec7 	bl	16cec <config_baudrate>
    RETURN_ON_ERROR(ui32ErrorStatus);
   16f5e:	4607      	mov	r7, r0
   16f60:	2800      	cmp	r0, #0
   16f62:	d136      	bne.n	16fd2 <am_hal_uart_configure+0xfa>
    UARTn(ui32Module)->CR_b.RTSEN = 0;
   16f64:	6b23      	ldr	r3, [r4, #48]	; 0x30
   16f66:	f36f 338e 	bfc	r3, #14, #1
   16f6a:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.CTSEN = 0;
   16f6c:	6b23      	ldr	r3, [r4, #48]	; 0x30
   16f6e:	f36f 33cf 	bfc	r3, #15, #1
   16f72:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR |= psConfig->ui32FlowControl;
   16f74:	6b23      	ldr	r3, [r4, #48]	; 0x30
   16f76:	6932      	ldr	r2, [r6, #16]
   16f78:	4313      	orrs	r3, r2
   16f7a:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->IFLS = psConfig->ui32FifoLevels;
   16f7c:	6973      	ldr	r3, [r6, #20]
   16f7e:	6363      	str	r3, [r4, #52]	; 0x34
    UARTn(ui32Module)->LCRH = (psConfig->ui32DataBits   |
   16f80:	6873      	ldr	r3, [r6, #4]
                               psConfig->ui32Parity     |
   16f82:	68b2      	ldr	r2, [r6, #8]
    UARTn(ui32Module)->LCRH = (psConfig->ui32DataBits   |
   16f84:	4313      	orrs	r3, r2
                               psConfig->ui32StopBits   |
   16f86:	68f2      	ldr	r2, [r6, #12]
                               psConfig->ui32Parity     |
   16f88:	4313      	orrs	r3, r2
                               psConfig->ui32StopBits   |
   16f8a:	f043 0310 	orr.w	r3, r3, #16
    UARTn(ui32Module)->LCRH = (psConfig->ui32DataBits   |
   16f8e:	62e3      	str	r3, [r4, #44]	; 0x2c
    AM_CRITICAL_BEGIN
   16f90:	f7fd fbd2 	bl	14738 <am_hal_interrupt_master_disable>
   16f94:	9005      	str	r0, [sp, #20]
    UARTn(ui32Module)->CR_b.UARTEN = 1;
   16f96:	6b23      	ldr	r3, [r4, #48]	; 0x30
   16f98:	f043 0301 	orr.w	r3, r3, #1
   16f9c:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.RXE = 1;
   16f9e:	6b23      	ldr	r3, [r4, #48]	; 0x30
   16fa0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
   16fa4:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.TXE = 1;
   16fa6:	6b23      	ldr	r3, [r4, #48]	; 0x30
   16fa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   16fac:	6323      	str	r3, [r4, #48]	; 0x30
    AM_CRITICAL_END
   16fae:	9805      	ldr	r0, [sp, #20]
   16fb0:	f7fd fbc6 	bl	14740 <am_hal_interrupt_master_set>
    buffer_configure(pHandle,
   16fb4:	6a73      	ldr	r3, [r6, #36]	; 0x24
   16fb6:	9300      	str	r3, [sp, #0]
   16fb8:	6a33      	ldr	r3, [r6, #32]
   16fba:	69f2      	ldr	r2, [r6, #28]
   16fbc:	69b1      	ldr	r1, [r6, #24]
   16fbe:	4628      	mov	r0, r5
   16fc0:	f7ff ff48 	bl	16e54 <buffer_configure>
    return AM_HAL_STATUS_SUCCESS;
   16fc4:	e005      	b.n	16fd2 <am_hal_uart_configure+0xfa>
                                   UART0_CR_CLKSEL_24MHZ :
   16fc6:	f04f 0801 	mov.w	r8, #1
   16fca:	e7a2      	b.n	16f12 <am_hal_uart_configure+0x3a>
        return AM_HAL_STATUS_INVALID_HANDLE;
   16fcc:	2702      	movs	r7, #2
   16fce:	e000      	b.n	16fd2 <am_hal_uart_configure+0xfa>
   16fd0:	2702      	movs	r7, #2
} // am_hal_uart_configure()
   16fd2:	4638      	mov	r0, r7
   16fd4:	b006      	add	sp, #24
   16fd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return AM_HAL_STATUS_INVALID_ARG ;
   16fda:	2706      	movs	r7, #6
   16fdc:	e7f9      	b.n	16fd2 <am_hal_uart_configure+0xfa>
   16fde:	bf00      	nop
   16fe0:	01ea9e06 	.word	0x01ea9e06

00016fe4 <am_hal_queue_init>:
//
//*****************************************************************************
void
am_hal_queue_init(am_hal_queue_t *psQueue, void *pvData, uint32_t ui32ItemSize,
                  uint32_t ui32ArraySize)
{
   16fe4:	b410      	push	{r4}
    psQueue->ui32WriteIndex = 0;
   16fe6:	2400      	movs	r4, #0
   16fe8:	6004      	str	r4, [r0, #0]
    psQueue->ui32ReadIndex = 0;
   16fea:	6044      	str	r4, [r0, #4]
    psQueue->ui32Length = 0;
   16fec:	6084      	str	r4, [r0, #8]
    psQueue->ui32Capacity = ui32ArraySize;
   16fee:	60c3      	str	r3, [r0, #12]
    psQueue->ui32ItemSize = ui32ItemSize;
   16ff0:	6102      	str	r2, [r0, #16]
    psQueue->pui8Data = (uint8_t *) pvData;
   16ff2:	6141      	str	r1, [r0, #20]
}
   16ff4:	bc10      	pop	{r4}
   16ff6:	4770      	bx	lr

00016ff8 <os_cputime_init>:
struct os_cputime_data g_os_cputime;
#endif

int
os_cputime_init(uint32_t clock_freq)
{
   16ff8:	b508      	push	{r3, lr}
   16ffa:	4601      	mov	r1, r0

    /* Set the ticks per microsecond. */
#if defined(OS_CPUTIME_FREQ_HIGH)
    g_os_cputime.ticks_per_usec = clock_freq / 1000000U;
#endif
    rc = hal_timer_config(MYNEWT_VAL(OS_CPUTIME_TIMER_NUM), clock_freq);
   16ffc:	2000      	movs	r0, #0
   16ffe:	f7ff f84b 	bl	16098 <hal_timer_config>
    return rc;
}
   17002:	bd08      	pop	{r3, pc}

00017004 <g_AM_HAL_GPIO_DISABLE>:
   17004:	0003 0000                                   ....

00017008 <g_AM_HAL_GPIO_OUTPUT>:
   17008:	0403 0000                                   ....

0001700c <g_ui8Bit76Capabilities>:
   1700c:	0101 0280 0180 8001 0101 8080 8080 8080     ................
   1701c:	8080 8080 8008 8080 0180 0180 8080 8080     ................
   1702c:	8080 8080 0402 0180 0401 0101 8080 8080     ................
   1703c:	0101 0000                                   ....

00017040 <g_ui8Inpen>:
   17040:	2323 6227 03a1 1087 5303 e100 8151 5541     ##'b.....S..Q.AU
   17050:	c405 4080 b101 4140 3114 31a0 f100 1180     ...@..@A.1.1....
   17060:	2191 11c1 11e5 3045 0037 3130 7100 4000     .!....E07.01.q.@
   17070:	3130 0000                                   01..

00017074 <g_ui8NCEtable>:
   17074:	4232 1352 1202 6022 4333 2153 4030 2050     2BR..."`3CS!0@P 
   17084:	4131 1151 ffff ffff ffff ffff 4131 6051     1AQ.........1AQ`
   17094:	4030 0050 4333 2353 4232 6052 1000 3020     0@P.3CS#2BR`.. 0
   170a4:	4030 6150 4131 0151 1202 4222 1303 6023     0@Pa1AQ..."B..#`
   170b4:	1000 5020 1101 4121 1202 3222 1303 6033     .. P..!A.."2..3`
   170c4:	4131 2151 4232 2252 4333 0353 1000 4020     1AQ!2BR"3CS... @
   170d4:	1101 5121 4232 0252 4333 1353 4030 1050     ..!Q2BR.3CS.0@P.
   170e4:	4131 6051 4232 1252 4333 0353 1000 4020     1AQ`2BR.3CS... @
   170f4:	1101 6121 1202 5222 1303 3323 1000 3020     ..!a.."R..#3.. 0
   17104:	4131 6151 4232 0252 1303 5333 ffff ffff     1AQa2BR...3S....
   17114:	ffff ffff 1101 6121 1000 5020 1101 6121     ......!a.. P..!a
   17124:	1202 5222 4333 1353 4030 6150 1101 3121     .."R3CS.0@Pa..!1
   17134:	1202 3222 1303 4323                         .."2..#C

0001713c <g_ui8nCEpins>:
   1713c:	0707 0207 0802 0008 0202 0102 0101 0101     ................
   1714c:	0101 0101 0101 0101 0101 0101 0101 0101     ................
   1715c:	0101 0101 0101 0801 0008 0101 0101 0101     ................
   1716c:	0101 0000 6469 656c 0000 0000 616d 6e69     ....idle....main
   1717c:	0000 0000 736d 7379 315f 0000               ....msys_1..

00017188 <sysflash_map_dflt>:
   17188:	0000 0000 0000 000c 8000 0000 0001 0000     ................
   17198:	4000 0001 8000 0003 0002 0000 c000 0004     .@..............
   171a8:	8000 0003 0003 0000 4000 0008 2000 0000     .........@... ..
   171b8:	0010 0000 6000 0008 4000 0000 0011 0000     .....`...@......
   171c8:	a000 0008 4000 0000 6175 7472 0030 0000     .....@..uart0...

000171d8 <os_bsp_uart0_cfg>:
   171d8:	3130 2629                                   01)&

000171dc <apollo3_flash_dev>:
   171dc:	71f4 0001 0000 0000 0000 0010 0080 0000     .q..............
   171ec:	0001 0000 00ff 0000                         ........

000171f4 <apollo3_flash_funcs>:
   171f4:	5cd9 0001 5c2d 0001 5bc9 0001 5bb5 0001     .\..-\...[...[..
   17204:	0000 0000 5bc3 0001 0000 0000               .....[......

00017210 <apollo3_timer_tbl_hfrc>:
   17210:	2ee0 0000 000a 0000 b798 0000 0008 0000     ................
   17220:	dc6c 0002 0006 0000 c6c0 002d 0004 0000     l.........-.....
   17230:	1b00 00b7 0002 0000 0000 0000 0000 0000     ................

00017240 <apollo3_timer_tbl_lfrc>:
   17240:	0001 0000 0018 0000 0020 0000 0016 0000     ........ .......
   17250:	0200 0000 0014 0000 0400 0000 001a 0000     ................
	...

00017268 <apollo3_timer_tbl_xt>:
   17268:	0100 0000 0012 0000 0800 0000 0010 0000     ................
   17278:	4000 0000 000e 0000 8000 0000 000c 0000     .@..............
	...

00017290 <g_ui32TMRAddrTbl>:
   17290:	8000 4000 8020 4000 8040 4000 8060 4000     ...@ ..@@..@`..@
   172a0:	8080 4000 80a0 4000 80c0 4000 80e0 4000     ...@...@...@...@

000172b0 <g_ui8TmrClkSrcMask>:
   172b0:	0f0f 0103 0101 0000 0000 0000 0000 0000     ................
   172c0:	0000 0000 0f0f 0f0f 0f0f 0f0f 000f 0000     ................

000172d0 <am_hal_pwrctrl_peripheral_control>:
	...
   172dc:	0001 0000 0004 0000 0004 0000 0002 0000     ................
   172ec:	0008 0000 0008 0000 0004 0000 0008 0000     ................
   172fc:	0008 0000 0008 0000 0008 0000 0008 0000     ................
   1730c:	0010 0000 0010 0000 0010 0000 0020 0000     ............ ...
   1731c:	0010 0000 0010 0000 0040 0000 0010 0000     ........@.......
   1732c:	0010 0000 0080 0000 0004 0000 0004 0000     ................
   1733c:	0100 0000 0004 0000 0004 0000 0200 0000     ................
   1734c:	0020 0000 0020 0000 0400 0000 0004 0000      ... ...........
   1735c:	0004 0000 0800 0000 0040 0000 0040 0000     ........@...@...
   1736c:	1000 0000 0080 0000 0080 0000 2000 0000     ............. ..
   1737c:	0100 0000 0100 0000                         ........

/Users/tianzeng/Documents/workspace/playground/bin/targets/my_blinky/app/apps/blinky/blinky.elf:     file format elf32-littlearm

arm-none-eabi-objdump: section '.rodata' mentioned in a -j option, but not found in any input file
   text	   data	    bss	    dec	    hex	filename
  13180	     68	   8848	  22096	   5650	/Users/tianzeng/Documents/workspace/playground/bin/targets/my_blinky/app/apps/blinky/blinky.elf
