// Seed: 418599863
module module_0 #(
    parameter id_9 = 32'd96
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  input wire _id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  assign id_1[(-1'b0)-id_9] = id_7;
  timeunit 1ps;
endmodule
module module_1 #(
    parameter id_12 = 32'd87,
    parameter id_7  = 32'd2
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout supply0 id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire _id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout logic [7:0] id_8;
  inout wire _id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_22;
  ;
  wire id_23 = 1;
  parameter id_24 = 1;
  assign id_12 = id_7;
  assign id_21 = id_8[id_7] - 1'b0;
  wire id_25["" : 1];
  wire [id_12 : ""] id_26;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_26,
      id_9,
      id_23,
      id_19,
      id_1,
      id_1,
      id_12,
      id_24,
      id_26
  );
  wire id_27;
endmodule
