v 20081231 1
C 40000 40000 0 0 0 title-B.sym
C 42500 42700 1 0 0 ATmega88-1.sym
{
T 42600 47500 5 10 0 0 0 0 1
footprint=DIP28N
T 44800 47300 5 10 1 1 0 6 1
refdes=U1
T 42600 48300 5 10 0 0 0 0 1
device=ATmega88
T 42500 42700 5 10 0 1 0 0 1
value=ATMEGA88P
}
C 44700 40300 1 90 0 avr_isp-1.sym
{
T 42900 42100 5 10 0 0 90 0 1
device=CONNECTOR_6
T 42700 40400 5 10 1 1 90 0 1
refdes=CONN2
T 43150 42050 5 10 0 0 90 0 1
footprint=header3x2
T 44700 40300 5 10 0 1 0 0 1
value=10-89-7061
}
C 44600 50000 1 90 0 connector6-2.sym
{
T 41700 50700 5 10 1 1 90 6 1
refdes=CONN1
T 41750 50300 5 10 0 0 90 0 1
device=CONNECTOR_4
T 41550 50300 5 10 0 0 90 0 1
footprint=header3x2
T 44600 50000 5 10 0 1 0 0 1
value=10-89-7061
}
C 44700 41700 1 0 0 gnd-1.sym
C 43100 42000 1 0 0 5V-plus-1.sym
N 44500 42000 44500 42100 4
N 44500 42100 44800 42100 4
N 44800 42100 44800 42000 4
C 45000 44100 1 0 0 5V-plus-1.sym
N 45100 43700 45200 43700 4
N 45200 43700 45200 44100 4
N 45100 44800 45400 44800 4
N 45400 44800 45400 42200 4
N 45400 42200 44200 42200 4
N 44200 42200 44200 42000 4
N 42500 43700 42400 43700 4
N 42400 43700 42400 42600 4
N 42400 42600 43900 42600 4
N 43900 42600 43900 42000 4
N 42500 43300 42300 43300 4
N 42300 43300 42300 42500 4
N 42300 42500 43600 42500 4
N 43600 42500 43600 42000 4
N 42500 43500 42200 43500 4
N 42200 43500 42200 42400 4
N 42200 42400 43000 42400 4
N 43000 42400 43000 42000 4
N 46000 46000 45100 46000 4
N 46100 45800 45100 45800 4
N 46200 45600 45100 45600 4
N 46200 43700 47700 43700 4
N 46100 43600 48100 43600 4
N 46000 43500 48500 43500 4
N 49200 47000 49500 47000 4
N 49500 47000 49500 50500 4
N 47100 50500 49500 50500 4
N 47100 50500 47100 48900 4
N 47100 48900 42200 48900 4
N 42200 48900 42200 46400 4
N 42200 46400 42500 46400 4
C 47700 41200 1 0 0 gnd-1.sym
C 47600 42800 1 0 0 5V-plus-1.sym
C 46700 41700 1 90 0 capacitor-1.sym
{
T 46000 41900 5 10 0 0 90 0 1
device=POLARIZED_CAPACITOR
T 46600 42500 5 10 1 1 270 0 1
refdes=C1
T 45800 41900 5 10 0 0 90 0 1
symversion=0.1
T 46000 41900 5 10 1 1 0 0 1
value=100n
T 46700 41700 5 10 0 1 0 0 1
footprint=c-100mil
}
C 46800 42600 1 270 0 capacitor-2.sym
{
T 47500 42400 5 10 0 0 270 0 1
device=CAPACITOR
T 47300 42400 5 10 1 1 270 0 1
refdes=C2
T 47700 42400 5 10 0 0 270 0 1
symversion=0.1
T 46600 41900 5 10 1 1 0 0 1
value=DNP
T 46800 42600 5 10 0 1 0 0 1
footprint=cpol-2mm
}
C 48200 42600 1 270 0 capacitor-2.sym
{
T 48900 42400 5 10 0 0 270 0 1
device=CAPACITOR
T 48700 42400 5 10 1 1 270 0 1
refdes=C4
T 49100 42400 5 10 0 0 270 0 1
symversion=0.1
T 48000 41900 5 10 1 1 0 0 1
value=DNP
T 48200 42600 5 10 0 1 0 0 1
footprint=cpol-2mm
}
C 48100 41700 1 90 0 capacitor-1.sym
{
T 47400 41900 5 10 0 0 90 0 1
device=POLARIZED_CAPACITOR
T 48000 42500 5 10 1 1 270 0 1
refdes=C3
T 47200 41900 5 10 0 0 90 0 1
symversion=0.1
T 47400 41900 5 10 1 1 0 0 1
value=100n
T 48100 41700 5 10 0 1 0 0 1
footprint=c-100mil
}
N 47800 42800 47800 42700 4
N 46500 42700 46500 42600 4
N 47000 42700 47000 42600 4
N 47900 42700 47900 42600 4
N 48400 42700 48400 42600 4
N 46500 41600 46500 41700 4
N 47000 41700 47000 41600 4
N 47900 41700 47900 41600 4
N 48400 41700 48400 41600 4
N 47800 41500 47800 41600 4
T 46400 41000 9 10 1 0 0 0 1
Place 1 pair near each IC
C 41800 49100 1 0 0 gnd-1.sym
N 41900 49500 41900 49400 4
N 42200 50000 42200 49500 4
C 44200 49700 1 270 0 5V-plus-1.sym
N 43800 50000 43800 48700 4
N 43800 48700 42400 48700 4
N 42400 48700 42400 47000 4
N 42400 47000 42500 47000 4
N 43400 50000 43400 48800 4
N 43400 48800 42300 48800 4
N 42300 48800 42300 46600 4
N 42300 46600 42500 46600 4
C 49000 48900 1 0 0 gnd-1.sym
N 48300 49100 48300 49400 4
N 49100 49400 49100 49200 4
N 47900 49400 49100 49400 4
N 47900 49400 47900 49100 4
N 46500 42700 48400 42700 4
N 46500 41600 48400 41600 4
T 54000 40100 9 10 1 0 0 0 1
Spencer Russell
T 54000 40400 9 10 1 0 0 0 1
02
T 50100 40100 9 10 1 0 0 0 1
1
T 51600 40100 9 10 1 0 0 0 1
2
T 50100 40700 9 10 1 0 0 0 1
ProxLamp Logic Board
C 44200 50100 1 270 0 vcc-1.sym
C 42200 49600 1 90 0 vss-1.sym
C 44200 49300 1 270 0 vdd-1.sym
N 44200 50000 44200 49100 4
C 47000 44900 1 0 0 4512-sfr.sym
{
T 47400 48900 5 10 1 1 0 6 1
refdes=U5
T 49600 45850 5 10 0 0 0 0 1
device=4512
T 49600 46050 5 10 0 0 0 0 1
footprint=DIP16
T 47000 44900 5 10 0 1 0 0 1
value=CD4512BE
}
N 41900 49500 43000 49500 4
N 43000 49500 43000 50000 4
N 42600 49900 42600 50000 4
N 46200 45600 46200 43700 4
N 46100 45800 46100 43600 4
N 46000 46000 46000 43500 4
C 45400 48300 1 0 0 input-2.sym
{
T 45400 48500 5 10 1 0 0 0 1
net=S0_IN:1
T 46000 49000 5 10 0 0 0 0 1
device=none
T 45900 48400 5 10 0 1 0 7 1
value=INPUT
}
C 45400 47900 1 0 0 input-2.sym
{
T 45400 48100 5 10 1 0 0 0 1
net=S1_IN:1
T 46000 48600 5 10 0 0 0 0 1
device=none
T 45900 48000 5 10 0 1 0 7 1
value=INPUT
}
C 45400 47500 1 0 0 input-2.sym
{
T 45400 47700 5 10 1 0 0 0 1
net=S2_IN:1
T 46000 48200 5 10 0 0 0 0 1
device=none
T 45900 47600 5 10 0 1 0 7 1
value=INPUT
}
C 45400 47100 1 0 0 input-2.sym
{
T 45400 47300 5 10 1 0 0 0 1
net=S3_IN:1
T 46000 47800 5 10 0 0 0 0 1
device=none
T 45900 47200 5 10 0 1 0 7 1
value=INPUT
}
C 45400 46700 1 0 0 input-2.sym
{
T 45400 46900 5 10 1 0 0 0 1
net=S4_IN:1
T 46000 47400 5 10 0 0 0 0 1
device=none
T 45900 46800 5 10 0 1 0 7 1
value=INPUT
}
C 45400 46300 1 0 0 input-2.sym
{
T 45400 46500 5 10 1 0 0 0 1
net=S5_IN:1
T 46000 47000 5 10 0 0 0 0 1
device=none
T 45900 46400 5 10 0 1 0 7 1
value=INPUT
}
N 46800 48400 47000 48400 4
N 46800 48000 47000 48000 4
N 46800 47600 47000 47600 4
N 46800 47200 47000 47200 4
N 46800 46800 47000 46800 4
N 46800 46400 47000 46400 4
C 42400 46300 1 180 0 output-2.sym
{
T 41600 46300 5 10 1 0 180 0 1
net=S0_OUT:1
T 42200 45600 5 10 0 0 180 0 1
device=none
T 41500 46200 5 10 0 1 180 1 1
value=OUTPUT
}
C 42400 46000 1 180 0 output-2.sym
{
T 41600 46000 5 10 1 0 180 0 1
net=S1_OUT:1
T 42200 45300 5 10 0 0 180 0 1
device=none
T 41500 45900 5 10 0 1 180 1 1
value=OUTPUT
}
C 42400 45700 1 180 0 output-2.sym
{
T 41600 45700 5 10 1 0 180 0 1
net=S2_OUT:1
T 42200 45000 5 10 0 0 180 0 1
device=none
T 41500 45600 5 10 0 1 180 1 1
value=OUTPUT
}
C 42400 45400 1 180 0 output-2.sym
{
T 41600 45400 5 10 1 0 180 0 1
net=S3_OUT:1
T 42200 44700 5 10 0 0 180 0 1
device=none
T 41500 45300 5 10 0 1 180 1 1
value=OUTPUT
}
N 42400 46200 42500 46200 4
N 42400 45900 42500 45900 4
N 42500 45900 42500 46000 4
N 42400 45600 42400 45800 4
N 42400 45800 42500 45800 4
N 42400 45300 42500 45300 4
N 42500 45300 42500 45600 4
C 53000 48200 1 0 0 connector4-2.sym
{
T 53700 50300 5 10 1 1 0 6 1
refdes=CONN3
T 53300 50250 5 10 0 0 0 0 1
device=CONNECTOR_4
T 53300 50450 5 10 0 0 0 0 1
footprint=header4x1
T 53000 48200 5 10 0 1 0 0 1
value=10-89-7061
}
C 55500 48200 1 0 0 connector4-2.sym
{
T 56200 50300 5 10 1 1 0 6 1
refdes=CONN4
T 55800 50250 5 10 0 0 0 0 1
device=CONNECTOR_4
T 55800 50450 5 10 0 0 0 0 1
footprint=header4x1
}
C 53000 45900 1 0 0 connector4-2.sym
{
T 53700 48000 5 10 1 1 0 6 1
refdes=CONN5
T 53300 47950 5 10 0 0 0 0 1
device=CONNECTOR_4
T 53300 48150 5 10 0 0 0 0 1
footprint=header4x1
}
C 55500 45900 1 0 0 connector4-2.sym
{
T 56200 48000 5 10 1 1 0 6 1
refdes=CONN6
T 55800 47950 5 10 0 0 0 0 1
device=CONNECTOR_4
T 55800 48150 5 10 0 0 0 0 1
footprint=header4x1
}
C 53000 43600 1 0 0 connector4-2.sym
{
T 53700 45700 5 10 1 1 0 6 1
refdes=CONN7
T 53300 45650 5 10 0 0 0 0 1
device=CONNECTOR_4
T 53300 45850 5 10 0 0 0 0 1
footprint=header4x1
}
C 55500 43600 1 0 0 connector4-2.sym
{
T 56200 45700 5 10 1 1 0 6 1
refdes=CONN8
T 55800 45650 5 10 0 0 0 0 1
device=CONNECTOR_4
T 55800 45850 5 10 0 0 0 0 1
footprint=header4x1
}
C 42800 49900 1 180 0 12V-plus-1.sym
C 52900 48800 1 90 0 12V-plus-1.sym
C 52900 46500 1 90 0 12V-plus-1.sym
C 52900 44200 1 90 0 12V-plus-1.sym
C 55400 44200 1 90 0 12V-plus-1.sym
C 55400 46500 1 90 0 12V-plus-1.sym
C 55400 48800 1 90 0 12V-plus-1.sym
C 52600 49900 1 270 0 gnd-1.sym
C 52600 47600 1 270 0 gnd-1.sym
C 52600 45300 1 270 0 gnd-1.sym
C 55100 45300 1 270 0 gnd-1.sym
C 55100 47600 1 270 0 gnd-1.sym
C 55100 49900 1 270 0 gnd-1.sym
C 42400 44500 1 180 0 output-2.sym
{
T 41600 44500 5 10 1 0 180 0 1
net=S4_OUT:1
T 42200 43800 5 10 0 0 180 0 1
device=none
T 41500 44400 5 10 0 1 180 1 1
value=OUTPUT
}
C 42400 44200 1 180 0 output-2.sym
{
T 41600 44200 5 10 1 0 180 0 1
net=S5_OUT:1
T 42200 43500 5 10 0 0 180 0 1
device=none
T 41500 44100 5 10 0 1 180 1 1
value=OUTPUT
}
N 42400 44100 42500 44100 4
N 42500 44300 42400 44300 4
N 42400 44300 42400 44400 4
C 52900 49500 1 180 0 output-2.sym
{
T 52600 49700 5 10 1 0 180 0 1
net=S0_IN:1
T 52700 48800 5 10 0 0 180 0 1
device=none
T 52000 49400 5 10 0 1 180 1 1
value=OUTPUT
}
C 55400 49500 1 180 0 output-2.sym
{
T 55100 49700 5 10 1 0 180 0 1
net=S1_IN:1
T 55200 48800 5 10 0 0 180 0 1
device=none
T 54500 49400 5 10 0 1 180 1 1
value=OUTPUT
}
C 52900 47200 1 180 0 output-2.sym
{
T 52600 47400 5 10 1 0 180 0 1
net=S2_IN:1
T 52700 46500 5 10 0 0 180 0 1
device=none
T 52000 47100 5 10 0 1 180 1 1
value=OUTPUT
}
C 55400 47200 1 180 0 output-2.sym
{
T 55100 47400 5 10 1 0 180 0 1
net=S3_IN:1
T 55200 46500 5 10 0 0 180 0 1
device=none
T 54500 47100 5 10 0 1 180 1 1
value=OUTPUT
}
C 52900 44900 1 180 0 output-2.sym
{
T 52600 45100 5 10 1 0 180 0 1
net=S4_IN:1
T 52700 44200 5 10 0 0 180 0 1
device=none
T 52000 44800 5 10 0 1 180 1 1
value=OUTPUT
}
C 55400 44900 1 180 0 output-2.sym
{
T 55100 45100 5 10 1 0 180 0 1
net=S5_IN:1
T 55200 44200 5 10 0 0 180 0 1
device=none
T 54500 44800 5 10 0 1 180 1 1
value=OUTPUT
}
C 54000 43900 1 0 0 input-2.sym
{
T 54300 43700 5 10 1 0 0 0 1
net=S5_OUT:1
T 54600 44600 5 10 0 0 0 0 1
device=none
T 54500 44000 5 10 0 1 0 7 1
value=INPUT
}
C 51500 43900 1 0 0 input-2.sym
{
T 51800 43700 5 10 1 0 0 0 1
net=S4_OUT:1
T 52100 44600 5 10 0 0 0 0 1
device=none
T 52000 44000 5 10 0 1 0 7 1
value=INPUT
}
C 54000 46200 1 0 0 input-2.sym
{
T 54300 46000 5 10 1 0 0 0 1
net=S3_OUT:1
T 54600 46900 5 10 0 0 0 0 1
device=none
T 54500 46300 5 10 0 1 0 7 1
value=INPUT
}
C 51500 46200 1 0 0 input-2.sym
{
T 51800 46000 5 10 1 0 0 0 1
net=S2_OUT:1
T 52100 46900 5 10 0 0 0 0 1
device=none
T 52000 46300 5 10 0 1 0 7 1
value=INPUT
}
C 54000 48500 1 0 0 input-2.sym
{
T 54300 48300 5 10 1 0 0 0 1
net=S1_OUT:1
T 54600 49200 5 10 0 0 0 0 1
device=none
T 54500 48600 5 10 0 1 0 7 1
value=INPUT
}
C 51500 48500 1 0 0 input-2.sym
{
T 51800 48300 5 10 1 0 0 0 1
net=S0_OUT:1
T 52100 49200 5 10 0 0 0 0 1
device=none
T 52000 48600 5 10 0 1 0 7 1
value=INPUT
}
N 52900 49800 53000 49800 4
N 52900 49400 53000 49400 4
N 52900 49000 53000 49000 4
N 52900 48600 53000 48600 4
N 55400 49800 55500 49800 4
N 55400 49400 55500 49400 4
N 55400 49000 55500 49000 4
N 55400 48600 55500 48600 4
N 55400 47500 55500 47500 4
N 55400 47100 55500 47100 4
N 55400 46700 55500 46700 4
N 55400 46300 55500 46300 4
N 52900 47500 53000 47500 4
N 52900 47100 53000 47100 4
N 52900 46700 53000 46700 4
N 52900 46300 53000 46300 4
N 53000 45200 52900 45200 4
N 52900 44800 53000 44800 4
N 52900 44400 53000 44400 4
N 52900 44000 53000 44000 4
N 55400 45200 55500 45200 4
N 55400 44800 55500 44800 4
N 55400 44400 55500 44400 4
N 55400 44000 55500 44000 4
C 46700 45100 1 0 0 gnd-1.sym
N 47000 46000 46800 46000 4
N 46800 46000 46800 45400 4
N 47000 45600 46800 45600 4
N 48500 44900 48500 43500 4
N 48100 44900 48100 43600 4
N 47700 44900 47700 43700 4
