#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Thu Jan 31 14:08:59 2019
# Process ID: 19605
# Current directory: /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.runs/system_subsamble_0_0_synth_1
# Command line: vivado -log system_subsamble_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_subsamble_0_0.tcl
# Log file: /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.runs/system_subsamble_0_0_synth_1/system_subsamble_0_0.vds
# Journal file: /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.runs/system_subsamble_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source system_subsamble_0_0.tcl -notrace
Command: synth_design -top system_subsamble_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19621 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1359.355 ; gain = 88.859 ; free physical = 5135 ; free virtual = 25568
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_subsamble_0_0' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ip/system_subsamble_0_0/synth/system_subsamble_0_0.vhd:85]
INFO: [Synth 8-3491] module 'subsamble' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:12' bound to instance 'U0' of component 'subsamble' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ip/system_subsamble_0_0/synth/system_subsamble_0_0.vhd:161]
INFO: [Synth 8-638] synthesizing module 'subsamble' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:41]
INFO: [Synth 8-3491] module 'AXIvideo2Mat' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/AXIvideo2Mat.vhd:12' bound to instance 'AXIvideo2Mat_U0' of component 'AXIvideo2Mat' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:427]
INFO: [Synth 8-638] synthesizing module 'AXIvideo2Mat' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/AXIvideo2Mat.vhd:45]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/AXIvideo2Mat.vhd:84]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/AXIvideo2Mat.vhd:87]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/AXIvideo2Mat.vhd:136]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/AXIvideo2Mat.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/AXIvideo2Mat.vhd:144]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/AXIvideo2Mat.vhd:161]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/AXIvideo2Mat.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/AXIvideo2Mat.vhd:183]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/AXIvideo2Mat.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'AXIvideo2Mat' (1#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/AXIvideo2Mat.vhd:45]
INFO: [Synth 8-3491] module 'CvtColor' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor.vhd:12' bound to instance 'CvtColor_U0' of component 'CvtColor' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:458]
INFO: [Synth 8-638] synthesizing module 'CvtColor' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor.vhd:45]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor.vhd:76]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor.vhd:79]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor.vhd:97]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor.vhd:129]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mul_mulbkb' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mul_mulbkb.vhd:32' bound to instance 'subsamble_mul_mulbkb_U11' of component 'subsamble_mul_mulbkb' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor.vhd:203]
INFO: [Synth 8-638] synthesizing module 'subsamble_mul_mulbkb' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mul_mulbkb.vhd:45]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mul_mulbkb_DSP48_0' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mul_mulbkb.vhd:6' bound to instance 'subsamble_mul_mulbkb_DSP48_0_U' of component 'subsamble_mul_mulbkb_DSP48_0' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mul_mulbkb.vhd:56]
INFO: [Synth 8-638] synthesizing module 'subsamble_mul_mulbkb_DSP48_0' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mul_mulbkb.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'subsamble_mul_mulbkb_DSP48_0' (2#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mul_mulbkb.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'subsamble_mul_mulbkb' (3#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mul_mulbkb.vhd:45]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 23 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mac_mulcud' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mac_mulcud.vhd:42' bound to instance 'subsamble_mac_mulcud_U12' of component 'subsamble_mac_mulcud' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor.vhd:215]
INFO: [Synth 8-638] synthesizing module 'subsamble_mac_mulcud' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mac_mulcud.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 23 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mac_mulcud_DSP48_1' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mac_mulcud.vhd:12' bound to instance 'subsamble_mac_mulcud_DSP48_1_U' of component 'subsamble_mac_mulcud_DSP48_1' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mac_mulcud.vhd:69]
INFO: [Synth 8-638] synthesizing module 'subsamble_mac_mulcud_DSP48_1' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mac_mulcud.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'subsamble_mac_mulcud_DSP48_1' (4#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mac_mulcud.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'subsamble_mac_mulcud' (5#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mac_mulcud.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mac_muldEe' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mac_muldEe.vhd:42' bound to instance 'subsamble_mac_muldEe_U13' of component 'subsamble_mac_muldEe' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor.vhd:229]
INFO: [Synth 8-638] synthesizing module 'subsamble_mac_muldEe' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mac_muldEe.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mac_muldEe_DSP48_2' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mac_muldEe.vhd:12' bound to instance 'subsamble_mac_muldEe_DSP48_2_U' of component 'subsamble_mac_muldEe_DSP48_2' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mac_muldEe.vhd:69]
INFO: [Synth 8-638] synthesizing module 'subsamble_mac_muldEe_DSP48_2' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mac_muldEe.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'subsamble_mac_muldEe_DSP48_2' (6#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mac_muldEe.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'subsamble_mac_muldEe' (7#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mac_muldEe.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'CvtColor' (8#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor.vhd:45]
INFO: [Synth 8-3491] module 'Sobel' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Sobel.vhd:12' bound to instance 'Sobel_U0' of component 'Sobel' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:489]
INFO: [Synth 8-638] synthesizing module 'Sobel' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Sobel.vhd:45]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Sobel.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Sobel.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Sobel.vhd:78]
INFO: [Synth 8-3491] module 'Filter2D' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:12' bound to instance 'grp_Filter2D_fu_26' of component 'Filter2D' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Sobel.vhd:114]
INFO: [Synth 8-638] synthesizing module 'Filter2D' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:88]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:109]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:135]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:264]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1680 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_k_buf_0_eOg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D_k_buf_0_eOg.vhd:87' bound to instance 'k_buf_0_val_3_U' of component 'Filter2D_k_buf_0_eOg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:527]
INFO: [Synth 8-638] synthesizing module 'Filter2D_k_buf_0_eOg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D_k_buf_0_eOg.vhd:104]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1680 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_k_buf_0_eOg_ram' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D_k_buf_0_eOg.vhd:13' bound to instance 'Filter2D_k_buf_0_eOg_ram_U' of component 'Filter2D_k_buf_0_eOg_ram' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D_k_buf_0_eOg.vhd:120]
INFO: [Synth 8-638] synthesizing module 'Filter2D_k_buf_0_eOg_ram' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D_k_buf_0_eOg.vhd:33]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1680 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Filter2D_k_buf_0_eOg_ram' (9#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D_k_buf_0_eOg.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Filter2D_k_buf_0_eOg' (10#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D_k_buf_0_eOg.vhd:104]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1680 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_k_buf_0_eOg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D_k_buf_0_eOg.vhd:87' bound to instance 'k_buf_0_val_4_U' of component 'Filter2D_k_buf_0_eOg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:543]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1680 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_k_buf_0_eOg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D_k_buf_0_eOg.vhd:87' bound to instance 'k_buf_0_val_5_U' of component 'Filter2D_k_buf_0_eOg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:559]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1680 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_k_buf_0_eOg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D_k_buf_0_eOg.vhd:87' bound to instance 'k_buf_1_val_3_U' of component 'Filter2D_k_buf_0_eOg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:575]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1680 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_k_buf_0_eOg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D_k_buf_0_eOg.vhd:87' bound to instance 'k_buf_1_val_4_U' of component 'Filter2D_k_buf_0_eOg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:591]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1680 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_k_buf_0_eOg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D_k_buf_0_eOg.vhd:87' bound to instance 'k_buf_1_val_5_U' of component 'Filter2D_k_buf_0_eOg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:607]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1680 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_k_buf_0_eOg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D_k_buf_0_eOg.vhd:87' bound to instance 'k_buf_2_val_3_U' of component 'Filter2D_k_buf_0_eOg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:623]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1680 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_k_buf_0_eOg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D_k_buf_0_eOg.vhd:87' bound to instance 'k_buf_2_val_4_U' of component 'Filter2D_k_buf_0_eOg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:639]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1680 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_k_buf_0_eOg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D_k_buf_0_eOg.vhd:87' bound to instance 'k_buf_2_val_5_U' of component 'Filter2D_k_buf_0_eOg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:655]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mux_32_ncg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mux_32_ncg.vhd:13' bound to instance 'subsamble_mux_32_ncg_U23' of component 'subsamble_mux_32_ncg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:671]
INFO: [Synth 8-638] synthesizing module 'subsamble_mux_32_ncg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mux_32_ncg.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'subsamble_mux_32_ncg' (11#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mux_32_ncg.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mux_32_ncg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mux_32_ncg.vhd:13' bound to instance 'subsamble_mux_32_ncg_U24' of component 'subsamble_mux_32_ncg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:687]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mux_32_ncg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mux_32_ncg.vhd:13' bound to instance 'subsamble_mux_32_ncg_U25' of component 'subsamble_mux_32_ncg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:703]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mux_32_ncg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mux_32_ncg.vhd:13' bound to instance 'subsamble_mux_32_ncg_U26' of component 'subsamble_mux_32_ncg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:719]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mux_32_ncg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mux_32_ncg.vhd:13' bound to instance 'subsamble_mux_32_ncg_U27' of component 'subsamble_mux_32_ncg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:735]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mux_32_ncg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mux_32_ncg.vhd:13' bound to instance 'subsamble_mux_32_ncg_U28' of component 'subsamble_mux_32_ncg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:751]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mux_32_ncg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mux_32_ncg.vhd:13' bound to instance 'subsamble_mux_32_ncg_U29' of component 'subsamble_mux_32_ncg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:767]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mux_32_ncg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mux_32_ncg.vhd:13' bound to instance 'subsamble_mux_32_ncg_U30' of component 'subsamble_mux_32_ncg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:783]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mux_32_ncg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mux_32_ncg.vhd:13' bound to instance 'subsamble_mux_32_ncg_U31' of component 'subsamble_mux_32_ncg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:799]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mux_32_ncg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mux_32_ncg.vhd:13' bound to instance 'subsamble_mux_32_ncg_U32' of component 'subsamble_mux_32_ncg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:815]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mux_32_ncg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mux_32_ncg.vhd:13' bound to instance 'subsamble_mux_32_ncg_U33' of component 'subsamble_mux_32_ncg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:831]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mux_32_ncg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mux_32_ncg.vhd:13' bound to instance 'subsamble_mux_32_ncg_U34' of component 'subsamble_mux_32_ncg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:847]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mux_32_ncg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mux_32_ncg.vhd:13' bound to instance 'subsamble_mux_32_ncg_U35' of component 'subsamble_mux_32_ncg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:863]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mux_32_ncg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mux_32_ncg.vhd:13' bound to instance 'subsamble_mux_32_ncg_U36' of component 'subsamble_mux_32_ncg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:879]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mux_32_ncg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mux_32_ncg.vhd:13' bound to instance 'subsamble_mux_32_ncg_U37' of component 'subsamble_mux_32_ncg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:895]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mux_32_ncg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mux_32_ncg.vhd:13' bound to instance 'subsamble_mux_32_ncg_U38' of component 'subsamble_mux_32_ncg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:911]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mux_32_ncg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mux_32_ncg.vhd:13' bound to instance 'subsamble_mux_32_ncg_U39' of component 'subsamble_mux_32_ncg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:927]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'subsamble_mux_32_ncg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mux_32_ncg.vhd:13' bound to instance 'subsamble_mux_32_ncg_U40' of component 'subsamble_mux_32_ncg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:943]
INFO: [Synth 8-256] done synthesizing module 'Filter2D' (12#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Sobel' (13#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Sobel.vhd:45]
INFO: [Synth 8-3491] module 'CvtColor_1' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor_1.vhd:12' bound to instance 'CvtColor_1_U0' of component 'CvtColor_1' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:520]
INFO: [Synth 8-638] synthesizing module 'CvtColor_1' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor_1.vhd:45]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor_1.vhd:68]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor_1.vhd:71]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor_1.vhd:75]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor_1.vhd:87]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor_1.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'CvtColor_1' (14#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor_1.vhd:45]
INFO: [Synth 8-3491] module 'Mat2AXIvideo' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Mat2AXIvideo.vhd:12' bound to instance 'Mat2AXIvideo_U0' of component 'Mat2AXIvideo' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:551]
INFO: [Synth 8-638] synthesizing module 'Mat2AXIvideo' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Mat2AXIvideo.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Mat2AXIvideo.vhd:70]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Mat2AXIvideo.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Mat2AXIvideo.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Mat2AXIvideo.vhd:162]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Mat2AXIvideo.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Mat2AXIvideo.vhd:249]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Mat2AXIvideo.vhd:283]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Mat2AXIvideo.vhd:317]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Mat2AXIvideo.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'Mat2AXIvideo' (15#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Mat2AXIvideo.vhd:42]
INFO: [Synth 8-3491] module 'fifo_w8_d1_A' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/fifo_w8_d1_A.vhd:50' bound to instance 'img0_data_stream_0_s_U' of component 'fifo_w8_d1_A' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:579]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/fifo_w8_d1_A.vhd:69]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w8_d1_A_shiftReg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/fifo_w8_d1_A.vhd:13' bound to instance 'U_fifo_w8_d1_A_shiftReg' of component 'fifo_w8_d1_A_shiftReg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/fifo_w8_d1_A.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A_shiftReg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/fifo_w8_d1_A.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A_shiftReg' (16#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/fifo_w8_d1_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A' (17#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/fifo_w8_d1_A.vhd:69]
INFO: [Synth 8-3491] module 'fifo_w8_d1_A' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/fifo_w8_d1_A.vhd:50' bound to instance 'img0_data_stream_1_s_U' of component 'fifo_w8_d1_A' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:592]
INFO: [Synth 8-3491] module 'fifo_w8_d1_A' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/fifo_w8_d1_A.vhd:50' bound to instance 'img0_data_stream_2_s_U' of component 'fifo_w8_d1_A' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:605]
INFO: [Synth 8-3491] module 'fifo_w8_d1_A' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/fifo_w8_d1_A.vhd:50' bound to instance 'img1_data_stream_0_s_U' of component 'fifo_w8_d1_A' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:618]
INFO: [Synth 8-3491] module 'fifo_w8_d1_A' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/fifo_w8_d1_A.vhd:50' bound to instance 'img1_data_stream_1_s_U' of component 'fifo_w8_d1_A' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:631]
INFO: [Synth 8-3491] module 'fifo_w8_d1_A' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/fifo_w8_d1_A.vhd:50' bound to instance 'img1_data_stream_2_s_U' of component 'fifo_w8_d1_A' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:644]
INFO: [Synth 8-3491] module 'fifo_w8_d1_A' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/fifo_w8_d1_A.vhd:50' bound to instance 'img2_data_stream_0_s_U' of component 'fifo_w8_d1_A' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:657]
INFO: [Synth 8-3491] module 'fifo_w8_d1_A' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/fifo_w8_d1_A.vhd:50' bound to instance 'img2_data_stream_1_s_U' of component 'fifo_w8_d1_A' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:670]
INFO: [Synth 8-3491] module 'fifo_w8_d1_A' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/fifo_w8_d1_A.vhd:50' bound to instance 'img2_data_stream_2_s_U' of component 'fifo_w8_d1_A' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:683]
INFO: [Synth 8-3491] module 'fifo_w8_d1_A' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/fifo_w8_d1_A.vhd:50' bound to instance 'img3_data_stream_0_s_U' of component 'fifo_w8_d1_A' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:696]
INFO: [Synth 8-3491] module 'fifo_w8_d1_A' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/fifo_w8_d1_A.vhd:50' bound to instance 'img3_data_stream_1_s_U' of component 'fifo_w8_d1_A' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:709]
INFO: [Synth 8-3491] module 'fifo_w8_d1_A' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/fifo_w8_d1_A.vhd:50' bound to instance 'img3_data_stream_2_s_U' of component 'fifo_w8_d1_A' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:722]
INFO: [Synth 8-3491] module 'start_for_CvtColoocq' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_CvtColoocq.vhd:50' bound to instance 'start_for_CvtColoocq_U' of component 'start_for_CvtColoocq' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:735]
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColoocq' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_CvtColoocq.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_CvtColoocq_shiftReg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_CvtColoocq.vhd:13' bound to instance 'U_start_for_CvtColoocq_shiftReg' of component 'start_for_CvtColoocq_shiftReg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_CvtColoocq.vhd:127]
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColoocq_shiftReg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_CvtColoocq.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColoocq_shiftReg' (18#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_CvtColoocq.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColoocq' (19#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_CvtColoocq.vhd:69]
INFO: [Synth 8-3491] module 'start_for_Sobel_U0' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_Sobel_U0.vhd:50' bound to instance 'start_for_Sobel_U0_U' of component 'start_for_Sobel_U0' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:748]
INFO: [Synth 8-638] synthesizing module 'start_for_Sobel_U0' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_Sobel_U0.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_Sobel_U0_shiftReg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_Sobel_U0.vhd:13' bound to instance 'U_start_for_Sobel_U0_shiftReg' of component 'start_for_Sobel_U0_shiftReg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_Sobel_U0.vhd:127]
INFO: [Synth 8-638] synthesizing module 'start_for_Sobel_U0_shiftReg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_Sobel_U0.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Sobel_U0_shiftReg' (20#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_Sobel_U0.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_Sobel_U0' (21#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_Sobel_U0.vhd:69]
INFO: [Synth 8-3491] module 'start_for_CvtColopcA' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_CvtColopcA.vhd:50' bound to instance 'start_for_CvtColopcA_U' of component 'start_for_CvtColopcA' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:761]
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColopcA' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_CvtColopcA.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_CvtColopcA_shiftReg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_CvtColopcA.vhd:13' bound to instance 'U_start_for_CvtColopcA_shiftReg' of component 'start_for_CvtColopcA_shiftReg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_CvtColopcA.vhd:127]
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColopcA_shiftReg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_CvtColopcA.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColopcA_shiftReg' (22#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_CvtColopcA.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColopcA' (23#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_CvtColopcA.vhd:69]
INFO: [Synth 8-3491] module 'start_for_Mat2AXIqcK' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_Mat2AXIqcK.vhd:50' bound to instance 'start_for_Mat2AXIqcK_U' of component 'start_for_Mat2AXIqcK' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:774]
INFO: [Synth 8-638] synthesizing module 'start_for_Mat2AXIqcK' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_Mat2AXIqcK.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_Mat2AXIqcK_shiftReg' declared at '/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_Mat2AXIqcK.vhd:13' bound to instance 'U_start_for_Mat2AXIqcK_shiftReg' of component 'start_for_Mat2AXIqcK_shiftReg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_Mat2AXIqcK.vhd:127]
INFO: [Synth 8-638] synthesizing module 'start_for_Mat2AXIqcK_shiftReg' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_Mat2AXIqcK.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Mat2AXIqcK_shiftReg' (24#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_Mat2AXIqcK.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_Mat2AXIqcK' (25#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/start_for_Mat2AXIqcK.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'subsamble' (26#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'system_subsamble_0_0' (27#1) [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ip/system_subsamble_0_0/synth/system_subsamble_0_0.vhd:85]
WARNING: [Synth 8-3331] design fifo_w8_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[7]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[6]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[5]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[4]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[3]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[2]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[1]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[0]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[7]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[6]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[5]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[4]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[3]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[2]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[1]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[0]
WARNING: [Synth 8-3331] design Filter2D_k_buf_0_eOg has unconnected port reset
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TKEEP[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TKEEP[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TSTRB[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TSTRB[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1415.980 ; gain = 145.484 ; free physical = 5133 ; free virtual = 25567
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1415.980 ; gain = 145.484 ; free physical = 5137 ; free virtual = 25570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1415.980 ; gain = 145.484 ; free physical = 5137 ; free virtual = 25570
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ip/system_subsamble_0_0/constraints/subsamble_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ip/system_subsamble_0_0/constraints/subsamble_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.runs/system_subsamble_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.runs/system_subsamble_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1748.793 ; gain = 0.000 ; free physical = 4877 ; free virtual = 25310
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1748.793 ; gain = 478.297 ; free physical = 4962 ; free virtual = 25396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1748.793 ; gain = 478.297 ; free physical = 4962 ; free virtual = 25396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.runs/system_subsamble_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1748.793 ; gain = 478.297 ; free physical = 4964 ; free virtual = 25397
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond5_fu_286_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_298_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_data_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_last_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_user_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_2589_reg[10:0]' into 'k_buf_0_val_3_addr_reg_2583_reg[10:0]' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:554]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_2595_reg[10:0]' into 'k_buf_0_val_3_addr_reg_2583_reg[10:0]' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:570]
INFO: [Synth 8-4471] merging register 'k_buf_1_val_3_addr_reg_2601_reg[10:0]' into 'k_buf_0_val_3_addr_reg_2583_reg[10:0]' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:586]
INFO: [Synth 8-4471] merging register 'k_buf_1_val_4_addr_reg_2607_reg[10:0]' into 'k_buf_0_val_3_addr_reg_2583_reg[10:0]' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:602]
INFO: [Synth 8-4471] merging register 'k_buf_1_val_5_addr_reg_2613_reg[10:0]' into 'k_buf_0_val_3_addr_reg_2583_reg[10:0]' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:618]
INFO: [Synth 8-4471] merging register 'k_buf_2_val_3_addr_reg_2619_reg[10:0]' into 'k_buf_0_val_3_addr_reg_2583_reg[10:0]' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:634]
INFO: [Synth 8-4471] merging register 'k_buf_2_val_4_addr_reg_2625_reg[10:0]' into 'k_buf_0_val_3_addr_reg_2583_reg[10:0]' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:650]
INFO: [Synth 8-4471] merging register 'k_buf_2_val_5_addr_reg_2631_reg[10:0]' into 'k_buf_0_val_3_addr_reg_2583_reg[10:0]' [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:666]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_4_addr_reg_2589_reg was removed.  [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:554]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_5_addr_reg_2595_reg was removed.  [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:570]
WARNING: [Synth 8-6014] Unused sequential element k_buf_1_val_3_addr_reg_2601_reg was removed.  [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:586]
WARNING: [Synth 8-6014] Unused sequential element k_buf_1_val_4_addr_reg_2607_reg was removed.  [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:602]
WARNING: [Synth 8-6014] Unused sequential element k_buf_1_val_5_addr_reg_2613_reg was removed.  [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:618]
WARNING: [Synth 8-6014] Unused sequential element k_buf_2_val_3_addr_reg_2619_reg was removed.  [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:634]
WARNING: [Synth 8-6014] Unused sequential element k_buf_2_val_4_addr_reg_2625_reg was removed.  [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:650]
WARNING: [Synth 8-6014] Unused sequential element k_buf_2_val_5_addr_reg_2631_reg was removed.  [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:666]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_555_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_7_fu_545_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_873_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_895_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_589_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_117_0_1_fu_601_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond4_fu_164_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_176_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_data_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_last_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_user_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_last_V_fu_188_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1748.793 ; gain = 478.297 ; free physical = 4955 ; free virtual = 25389
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 10    
	   4 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   6 Input      8 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 24    
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               24 Bit    Registers := 8     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 16    
	                8 Bit    Registers := 76    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 35    
	                1 Bit    Registers := 131   
+---RAMs : 
	              13K Bit         RAMs := 9     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 14    
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 65    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 22    
	   4 Input      2 Bit        Muxes := 11    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 129   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 6     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 31    
Module CvtColor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Filter2D_k_buf_0_eOg_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              13K Bit         RAMs := 1     
Module subsamble_mux_32_ncg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Filter2D 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 3     
	   6 Input      8 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 48    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 27    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 10    
Module Sobel 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module CvtColor_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 20    
Module fifo_w8_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module fifo_w8_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_CvtColoocq_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_CvtColoocq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_Sobel_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Sobel_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_CvtColopcA_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_CvtColopcA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_Mat2AXIqcK_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Mat2AXIqcK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "exitcond_fu_298_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_286_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element r_V_i_reg_304_reg was removed.  [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor.vhd:240]
WARNING: [Synth 8-6014] Unused sequential element tmp_102_reg_294_reg was removed.  [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor.vhd:428]
WARNING: [Synth 8-6014] Unused sequential element tmp_102_reg_294_pp0_iter2_reg_reg was removed.  [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor.vhd:437]
WARNING: [Synth 8-6014] Unused sequential element tmp_103_reg_299_reg was removed.  [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor.vhd:429]
WARNING: [Synth 8-6014] Unused sequential element tmp_103_reg_299_pp0_iter2_reg_reg was removed.  [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor.vhd:438]
WARNING: [Synth 8-6014] Unused sequential element tmp_101_reg_289_reg was removed.  [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/CvtColor.vhd:427]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mac_muldEe.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mac_muldEe.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mac_mulcud.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/subsamble_mac_mulcud.vhd:32]
DSP Report: Generating DSP r_V_i_reg_304_reg, operation Mode is: ((A:0x1322d0)*B2)'.
DSP Report: register tmp_101_reg_289_reg is absorbed into DSP r_V_i_reg_304_reg.
DSP Report: register r_V_i_reg_304_reg is absorbed into DSP r_V_i_reg_304_reg.
DSP Report: operator subsamble_mul_mulbkb_U11/subsamble_mul_mulbkb_DSP48_0_U/p_cvt is absorbed into DSP r_V_i_reg_304_reg.
DSP Report: Generating DSP subsamble_mac_muldEe_U13/subsamble_mac_muldEe_DSP48_2_U/p, operation Mode is: PCIN+(A:0x74bc6)*B''.
DSP Report: register B is absorbed into DSP subsamble_mac_muldEe_U13/subsamble_mac_muldEe_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP subsamble_mac_muldEe_U13/subsamble_mac_muldEe_DSP48_2_U/p.
DSP Report: operator subsamble_mac_muldEe_U13/subsamble_mac_muldEe_DSP48_2_U/p is absorbed into DSP subsamble_mac_muldEe_U13/subsamble_mac_muldEe_DSP48_2_U/p.
DSP Report: operator subsamble_mac_muldEe_U13/subsamble_mac_muldEe_DSP48_2_U/m is absorbed into DSP subsamble_mac_muldEe_U13/subsamble_mac_muldEe_DSP48_2_U/p.
DSP Report: Generating DSP subsamble_mac_mulcud_U12/subsamble_mac_mulcud_DSP48_1_U/p, operation Mode is: C+(A:0x259168)*B''.
DSP Report: register B is absorbed into DSP subsamble_mac_mulcud_U12/subsamble_mac_mulcud_DSP48_1_U/p.
DSP Report: register B is absorbed into DSP subsamble_mac_mulcud_U12/subsamble_mac_mulcud_DSP48_1_U/p.
DSP Report: operator subsamble_mac_mulcud_U12/subsamble_mac_mulcud_DSP48_1_U/p is absorbed into DSP subsamble_mac_mulcud_U12/subsamble_mac_mulcud_DSP48_1_U/p.
DSP Report: operator subsamble_mac_mulcud_U12/subsamble_mac_mulcud_DSP48_1_U/m is absorbed into DSP subsamble_mac_mulcud_U12/subsamble_mac_mulcud_DSP48_1_U/p.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_26/x_reg_2556_reg' and it is trimmed from '14' to '11' bits. [/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ipshared/ac4b/hdl/vhdl/Filter2D.vhd:1093]
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_26/exitcond1_fu_555_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_26/exitcond_fu_873_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_26/icmp_fu_589_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_26/icmp1_fu_895_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_26/tmp_2_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_26/tmp_117_0_1_fu_601_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_176_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_164_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_last_V_fu_188_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[7]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[6]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[5]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[4]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[3]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[2]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[1]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[0]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[7]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[6]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[5]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[4]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[3]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[2]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[1]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TKEEP[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TKEEP[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TSTRB[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TSTRB[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TDEST[0]
INFO: [Synth 8-3886] merging instance 'U0/Sobel_U0/grp_Filter2D_fu_26/x_reg_2556_reg[0]' (FDE) to 'U0/Sobel_U0/grp_Filter2D_fu_26/tmp_49_reg_2561_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/Sobel_U0/grp_Filter2D_fu_26/x_reg_2556_reg[1]' (FDE) to 'U0/Sobel_U0/grp_Filter2D_fu_26/tmp_49_reg_2561_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/Sobel_U0/grp_Filter2D_fu_26/tmp_33_reg_2518_reg[0]' (FDE) to 'U0/Sobel_U0/grp_Filter2D_fu_26/row_assign_9_0_2_t_reg_2530_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Sobel_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\AXIvideo2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\CvtColor_1_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\CvtColor_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Mat2AXIvideo_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/ap_done_reg_reg) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/ap_done_reg_reg) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[28]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[27]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[26]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[25]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[24]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[23]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[22]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[21]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[20]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[19]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[18]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[17]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[16]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[15]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[14]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[13]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[12]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[11]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[10]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[9]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[8]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[7]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[6]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[5]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[4]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[3]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[2]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[1]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_309_reg[0]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/row_assign_9_1_0_t_reg_2537_reg[1]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/row_assign_9_1_0_t_reg_2537_reg[0]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_2_fu_284_reg[7]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_2_fu_284_reg[6]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_2_fu_284_reg[5]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_2_fu_284_reg[4]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_2_fu_284_reg[3]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_2_fu_284_reg[2]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_2_fu_284_reg[1]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_2_fu_284_reg[0]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_3_fu_288_reg[7]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_3_fu_288_reg[6]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_3_fu_288_reg[5]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_3_fu_288_reg[4]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_3_fu_288_reg[3]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_3_fu_288_reg[2]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_3_fu_288_reg[1]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_3_fu_288_reg[0]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_s_fu_272_reg[7]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_s_fu_272_reg[6]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_s_fu_272_reg[5]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_s_fu_272_reg[4]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_s_fu_272_reg[3]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_s_fu_272_reg[2]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_s_fu_272_reg[1]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_s_fu_272_reg[0]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_1_fu_276_reg[7]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_1_fu_276_reg[6]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_1_fu_276_reg[5]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_1_fu_276_reg[4]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_1_fu_276_reg[3]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_1_fu_276_reg[2]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_1_fu_276_reg[1]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_1_fu_276_reg[0]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_4_fu_296_reg[7]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_4_fu_296_reg[6]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_4_fu_296_reg[5]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_4_fu_296_reg[4]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_4_fu_296_reg[3]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_4_fu_296_reg[2]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_4_fu_296_reg[1]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_4_fu_296_reg[0]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_5_fu_300_reg[7]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_5_fu_300_reg[6]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_5_fu_300_reg[5]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_5_fu_300_reg[4]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_5_fu_300_reg[3]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_5_fu_300_reg[2]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_5_fu_300_reg[1]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/right_border_buf_1_5_fu_300_reg[0]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/src_kernel_win_1_va_6_reg_2657_reg[7]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/src_kernel_win_1_va_6_reg_2657_reg[6]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/src_kernel_win_1_va_6_reg_2657_reg[5]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/src_kernel_win_1_va_6_reg_2657_reg[4]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/src_kernel_win_1_va_6_reg_2657_reg[3]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/src_kernel_win_1_va_6_reg_2657_reg[2]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/src_kernel_win_1_va_6_reg_2657_reg[1]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/src_kernel_win_1_va_6_reg_2657_reg[0]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/src_kernel_win_1_va_fu_188_reg[7]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/src_kernel_win_1_va_fu_188_reg[6]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/src_kernel_win_1_va_fu_188_reg[5]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/src_kernel_win_1_va_fu_188_reg[4]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/src_kernel_win_1_va_fu_188_reg[3]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/src_kernel_win_1_va_fu_188_reg[2]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/src_kernel_win_1_va_fu_188_reg[1]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/src_kernel_win_1_va_fu_188_reg[0]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/src_kernel_win_1_va_1_fu_192_reg[7]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/src_kernel_win_1_va_1_fu_192_reg[6]) is unused and will be removed from module subsamble.
WARNING: [Synth 8-3332] Sequential element (Sobel_U0/grp_Filter2D_fu_26/src_kernel_win_1_va_1_fu_192_reg[5]) is unused and will be removed from module subsamble.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/img3_data_stream_1_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'U0/img3_data_stream_2_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'U0/img3_data_stream_1_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'U0/img3_data_stream_2_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'U0/img3_data_stream_1_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'U0/img3_data_stream_2_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'U0/img3_data_stream_1_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'U0/img3_data_stream_2_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'U0/img3_data_stream_1_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'U0/img3_data_stream_2_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'U0/img3_data_stream_1_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][5]' (FDE) to 'U0/img3_data_stream_2_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'U0/img3_data_stream_1_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][6]' (FDE) to 'U0/img3_data_stream_2_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'U0/img3_data_stream_1_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][7]' (FDE) to 'U0/img3_data_stream_2_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[8]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[8]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[9]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[9]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[10]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[10]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[11]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[11]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[12]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[12]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[13]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[13]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[14]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[14]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[15]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[15]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[23]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1748.793 ; gain = 478.297 ; free physical = 4929 ; free virtual = 25367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Filter2D_k_buf_0_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CvtColor    | ((A:0x1322d0)*B2)'   | 21     | 8      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|CvtColor    | PCIN+(A:0x74bc6)*B'' | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|CvtColor    | C+(A:0x259168)*B''   | 23     | 9      | 30     | -      | 30     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/i_2_55/Sobel_U0/grp_Filter2D_fu_26/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_2_56/Sobel_U0/grp_Filter2D_fu_26/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_2_57/Sobel_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1762.793 ; gain = 492.297 ; free physical = 4764 ; free virtual = 25202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1765.793 ; gain = 495.297 ; free physical = 4761 ; free virtual = 25199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Filter2D_k_buf_0_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_eOg_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/img3_data_stream_0_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'U0/img3_data_stream_2_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'U0/img3_data_stream_0_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'U0/img3_data_stream_2_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'U0/img3_data_stream_0_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'U0/img3_data_stream_2_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'U0/img3_data_stream_0_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'U0/img3_data_stream_2_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'U0/img3_data_stream_0_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'U0/img3_data_stream_2_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'U0/img3_data_stream_0_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][5]' (FDE) to 'U0/img3_data_stream_2_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'U0/img3_data_stream_0_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][6]' (FDE) to 'U0/img3_data_stream_2_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'U0/img3_data_stream_0_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][7]' (FDE) to 'U0/img3_data_stream_2_s_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[0]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[0]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[1]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[1]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[2]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[2]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[3]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[3]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[4]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[4]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[5]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[5]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[6]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[6]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[7]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[7]' (FDE) to 'U0/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[23]'
INFO: [Synth 8-4480] The timing for the instance U0/Sobel_U0/grp_Filter2D_fu_26/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/Sobel_U0/grp_Filter2D_fu_26/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/Sobel_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1792.824 ; gain = 522.328 ; free physical = 4756 ; free virtual = 25193
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 1792.824 ; gain = 522.328 ; free physical = 4755 ; free virtual = 25192
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 1792.824 ; gain = 522.328 ; free physical = 4755 ; free virtual = 25192
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1792.824 ; gain = 522.328 ; free physical = 4755 ; free virtual = 25192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1792.824 ; gain = 522.328 ; free physical = 4755 ; free virtual = 25192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1792.824 ; gain = 522.328 ; free physical = 4755 ; free virtual = 25192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1792.824 ; gain = 522.328 ; free physical = 4755 ; free virtual = 25192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    19|
|2     |DSP48E1_1 |     1|
|3     |DSP48E1_2 |     1|
|4     |DSP48E1_3 |     1|
|5     |LUT1      |    26|
|6     |LUT2      |    70|
|7     |LUT3      |   170|
|8     |LUT4      |   115|
|9     |LUT5      |   190|
|10    |LUT6      |   242|
|11    |RAMB18E1  |     3|
|12    |FDRE      |   690|
|13    |FDSE      |    46|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------+-----------------------------+------+
|      |Instance                               |Module                       |Cells |
+------+---------------------------------------+-----------------------------+------+
|1     |top                                    |                             |  1574|
|2     |  U0                                   |subsamble                    |  1574|
|3     |    AXIvideo2Mat_U0                    |AXIvideo2Mat                 |   427|
|4     |    CvtColor_1_U0                      |CvtColor_1                   |    84|
|5     |    CvtColor_U0                        |CvtColor                     |   132|
|6     |      subsamble_mac_mulcud_U12         |subsamble_mac_mulcud         |     5|
|7     |        subsamble_mac_mulcud_DSP48_1_U |subsamble_mac_mulcud_DSP48_1 |     5|
|8     |      subsamble_mac_muldEe_U13         |subsamble_mac_muldEe         |     1|
|9     |        subsamble_mac_muldEe_DSP48_2_U |subsamble_mac_muldEe_DSP48_2 |     1|
|10    |    Mat2AXIvideo_U0                    |Mat2AXIvideo                 |   173|
|11    |    Sobel_U0                           |Sobel                        |   566|
|12    |      grp_Filter2D_fu_26               |Filter2D                     |   562|
|13    |        k_buf_0_val_3_U                |Filter2D_k_buf_0_eOg         |    17|
|14    |          Filter2D_k_buf_0_eOg_ram_U   |Filter2D_k_buf_0_eOg_ram_19  |    17|
|15    |        k_buf_0_val_4_U                |Filter2D_k_buf_0_eOg_16      |    19|
|16    |          Filter2D_k_buf_0_eOg_ram_U   |Filter2D_k_buf_0_eOg_ram_18  |    19|
|17    |        k_buf_0_val_5_U                |Filter2D_k_buf_0_eOg_17      |    38|
|18    |          Filter2D_k_buf_0_eOg_ram_U   |Filter2D_k_buf_0_eOg_ram     |    38|
|19    |    img0_data_stream_0_s_U             |fifo_w8_d1_A                 |    16|
|20    |      U_fifo_w8_d1_A_shiftReg          |fifo_w8_d1_A_shiftReg_15     |     8|
|21    |    img0_data_stream_1_s_U             |fifo_w8_d1_A_0               |    16|
|22    |      U_fifo_w8_d1_A_shiftReg          |fifo_w8_d1_A_shiftReg_14     |     8|
|23    |    img0_data_stream_2_s_U             |fifo_w8_d1_A_1               |    16|
|24    |      U_fifo_w8_d1_A_shiftReg          |fifo_w8_d1_A_shiftReg_13     |     8|
|25    |    img1_data_stream_0_s_U             |fifo_w8_d1_A_2               |    16|
|26    |      U_fifo_w8_d1_A_shiftReg          |fifo_w8_d1_A_shiftReg_12     |     8|
|27    |    img1_data_stream_1_s_U             |fifo_w8_d1_A_3               |     8|
|28    |    img1_data_stream_2_s_U             |fifo_w8_d1_A_4               |     8|
|29    |    img2_data_stream_0_s_U             |fifo_w8_d1_A_5               |    17|
|30    |      U_fifo_w8_d1_A_shiftReg          |fifo_w8_d1_A_shiftReg_11     |     8|
|31    |    img2_data_stream_1_s_U             |fifo_w8_d1_A_6               |     8|
|32    |    img2_data_stream_2_s_U             |fifo_w8_d1_A_7               |     8|
|33    |    img3_data_stream_0_s_U             |fifo_w8_d1_A_8               |     8|
|34    |    img3_data_stream_1_s_U             |fifo_w8_d1_A_9               |     8|
|35    |    img3_data_stream_2_s_U             |fifo_w8_d1_A_10              |    16|
|36    |      U_fifo_w8_d1_A_shiftReg          |fifo_w8_d1_A_shiftReg        |     8|
|37    |    start_for_CvtColoocq_U             |start_for_CvtColoocq         |    13|
|38    |    start_for_CvtColopcA_U             |start_for_CvtColopcA         |    12|
|39    |    start_for_Mat2AXIqcK_U             |start_for_Mat2AXIqcK         |    11|
|40    |    start_for_Sobel_U0_U               |start_for_Sobel_U0           |    11|
+------+---------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1792.824 ; gain = 522.328 ; free physical = 4755 ; free virtual = 25192
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 379 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1792.824 ; gain = 189.516 ; free physical = 4823 ; free virtual = 25260
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1792.832 ; gain = 522.328 ; free physical = 4834 ; free virtual = 25272
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
267 Infos, 173 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 1792.832 ; gain = 533.930 ; free physical = 4836 ; free virtual = 25274
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.runs/system_subsamble_0_0_synth_1/system_subsamble_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/ip/system_subsamble_0_0/system_subsamble_0_0.xci
INFO: [Coretcl 2-1174] Renamed 39 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.runs/system_subsamble_0_0_synth_1/system_subsamble_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_subsamble_0_0_utilization_synth.rpt -pb system_subsamble_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1816.836 ; gain = 0.000 ; free physical = 4861 ; free virtual = 25301
INFO: [Common 17-206] Exiting Vivado at Thu Jan 31 14:10:17 2019...
