#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 17:59 2021
#Install: D:\pango\PDS_2020.3-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-CRQ4OKO
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Sun Nov  6 17:07:52 2022
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 2)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 14)] Syntax error near always
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling verification operator library.
Compiling technology operator (valence) library.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 2)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 14)] Syntax error near always
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 2)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 14)] Syntax error near always
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 2)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 14)] Syntax error near always
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 2)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 14)] Syntax error near always
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 2)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 14)] Syntax error near always
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 2)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 14)] Syntax error near always
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 2)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 14)] Syntax error near always
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 2)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 14)] Syntax error near always
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 2)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 14)] Syntax error near always
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 2)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 14)] Syntax error near always
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 2)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 14)] Syntax error near always
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 2)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 14)] Syntax error near always
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 2)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 14)] Syntax error near always
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 2)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 14)] Syntax error near always
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 2)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 14)] Syntax error near always
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 2)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 14)] Syntax error near always
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 2)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 14)] Syntax error near always
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration


Process "Compile" started.
Current time: Sun Nov  6 17:33:05 2022
Compiling architecture definition.
Analyzing project file 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ddr3_ov5640_hdmi.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v successfully.
W: Public-4030: File 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v(line number: 30)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/timescale.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/timescale.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/timescale.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v(line number: 39)] Analyzing module aq_axi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v(line number: 30)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v(line number: 30)] Analyzing module cmos_write_req_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v(line number: 31)] Analyzing module frame_fifo_read (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v(line number: 31)] Analyzing module frame_fifo_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 31)] Analyzing module frame_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v(line number: 30)] Analyzing module lut_ov5640_rgb565_1024_768 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 30)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v successfully.
W: Public-4030: File 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v(line number: 30)] Analyzing module video_timing_data (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 21)] Analyzing module ddr3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v(line number: 13)] Analyzing module rgb_to_ycbcr (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 1)] Analyzing module fenqu (library work)
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 2)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 14)] Syntax error near always
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v successfully.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
Program Error Out.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 2)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 14)] Syntax error near always
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration


Process "Compile" started.
Current time: Sun Nov  6 17:33:44 2022
Compiling architecture definition.
Analyzing project file 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ddr3_ov5640_hdmi.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v successfully.
W: Public-4030: File 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v(line number: 30)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/timescale.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/timescale.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/timescale.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v(line number: 39)] Analyzing module aq_axi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v(line number: 30)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v(line number: 30)] Analyzing module cmos_write_req_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v(line number: 31)] Analyzing module frame_fifo_read (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v(line number: 31)] Analyzing module frame_fifo_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 31)] Analyzing module frame_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v(line number: 30)] Analyzing module lut_ov5640_rgb565_1024_768 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 30)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v successfully.
W: Public-4030: File 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v(line number: 30)] Analyzing module video_timing_data (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 21)] Analyzing module ddr3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v(line number: 13)] Analyzing module rgb_to_ycbcr (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 1)] Analyzing module fenqu (library work)
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 2)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 14)] Syntax error near always
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v successfully.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
Program Error Out.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v". 
Compiling architecture definition.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
E: Verilog-4072: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 32)] detect is referenced to undefined module
Compiling architecture definition.
File "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v" has been added to project successfully. 
File "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v(line number: 1)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v(line number: 1)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
E: Verilog-4119: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 32)] Referenced port name 'clk' was not defined in module 'detect'
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Sun Nov  6 17:35:48 2022
Compiling architecture definition.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Analyzing project file 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ddr3_ov5640_hdmi.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v successfully.
W: Public-4030: File 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v(line number: 30)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/timescale.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/timescale.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/timescale.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v(line number: 39)] Analyzing module aq_axi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v(line number: 30)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v(line number: 30)] Analyzing module cmos_write_req_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v(line number: 31)] Analyzing module frame_fifo_read (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v(line number: 31)] Analyzing module frame_fifo_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 31)] Analyzing module frame_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v(line number: 30)] Analyzing module lut_ov5640_rgb565_1024_768 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 30)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v successfully.
W: Public-4030: File 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v(line number: 30)] Analyzing module video_timing_data (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 21)] Analyzing module ddr3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v(line number: 13)] Analyzing module rgb_to_ycbcr (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 1)] Analyzing module fenqu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v(line number: 2)] Analyzing module pingjun (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v(line number: 1)] Analyzing module detect (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Analyzing module afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 18)] Analyzing module afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_16i_64o_512 (library work)
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_64i_16o_128 (library work)
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v successfully.
 0.127283s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.2%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 30)] Elaborating module top
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 118)] Net clkfb in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 121)] Net pfden in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 122)] Net clkout0_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 123)] Net clkout0_2pad_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 124)] Net clkout1_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 125)] Net clkout2_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 126)] Net clkout3_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 127)] Net clkout4_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout5_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 129)] Net dyn_idiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 130)] Net dyn_odiv0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 131)] Net dyn_odiv1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 132)] Net dyn_odiv2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 133)] Net dyn_odiv3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 134)] Net dyn_odiv4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_fdiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_duty0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_duty1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_duty2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_duty3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_duty4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 149)] Net icp_base in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 150)] Net icp_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 151)] Net lpfres_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 152)] Net cripple_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 153)] Net phase_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 154)] Net phase_dir in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 155)] Net phase_step_n in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 156)] Net load_phase in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 157)] Net dyn_mdiv in module video_pll does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v(line number: 13)] Elaborating module rgb_to_ycbcr
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 260)] Width mismatch between port o_cb_8b and signal bound to it for instantiated module rgb_to_ycbcr
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 260)] Width mismatch between port o_cr_8b and signal bound to it for instantiated module rgb_to_ycbcr
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v(line number: 30)] Elaborating module cmos_write_req_gen
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v(line number: 30)] Elaborating module video_timing_data
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v(line number: 33)] Elaborating module color_bar
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v(line number: 174)] Net active_y in module color_bar does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 31)] Elaborating module frame_read_write
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Elaborating module afifo_16i_64o_512
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v(line number: 25)] Elaborating module ipml_fifo_v1_5_afifo_16i_64o_512
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_afifo_16i_64o_512
W: Verilog-2039: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 483)] Case condition never applies
W: Verilog-2039: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 616)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 676)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 677)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 678)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 679)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 679)] Case condition never applies
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 571)] Net gen_j_wd in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[8] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[9] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[10] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[11] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[12] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[13] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[14] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[15] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[16] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[17] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[26] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[27] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[28] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[29] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[30] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[31] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[32] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[33] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[34] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[35] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[44] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[45] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[46] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[47] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[48] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[49] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[50] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[51] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[52] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[53] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[62] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[63] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[64] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[65] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[66] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[67] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[68] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[69] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[70] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[71] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[8] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[17] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[26] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[35] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[44] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[53] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[62] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[71] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 1084)] Net cs_rd in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 76)] Net syn_wfull in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 78)] Net syn_rempty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 120)] Net wr_byte_en in module afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 128)] Net rd_oce in module afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 86)] Width mismatch between port rd_water_level and signal bound to it for instantiated module afifo_16i_64o_512
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v(line number: 31)] Elaborating module frame_fifo_write
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 18)] Elaborating module afifo_64i_16o_128
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v(line number: 25)] Elaborating module ipml_fifo_v1_5_afifo_64i_16o_128
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_afifo_64i_16o_128
W: Verilog-2039: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2039: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 616)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 676)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 677)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 678)] Case condition never applies
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[8] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[17] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[26] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[35] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[44] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[53] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[62] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[71] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[8] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[9] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[10] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[11] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[12] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[13] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[14] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[15] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[16] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[17] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[26] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[27] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[28] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[29] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[30] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[31] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[32] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[33] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[34] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[35] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[44] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[45] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[46] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[47] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[48] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[49] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[50] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[51] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[52] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[53] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[62] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[63] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[64] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[65] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[66] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[67] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[68] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[69] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[70] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[71] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 1084)] Net cs_rd in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 1098)] Net gen_i_rd in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 1098)] Net gen_j_rd in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 76)] Net syn_wfull in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 78)] Net syn_rempty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 120)] Net wr_byte_en in module afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 128)] Net rd_oce in module afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 136)] Width mismatch between port wr_water_level and signal bound to it for instantiated module afifo_64i_16o_128
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v(line number: 31)] Elaborating module frame_fifo_read
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[9] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[10] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[11] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[12] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[13] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[14] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[15] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[9] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[10] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[11] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[12] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[13] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[14] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[15] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 314)] Width mismatch between port rd_burst_len and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 314)] Width mismatch between port read_addr_0 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 314)] Width mismatch between port read_addr_1 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 314)] Width mismatch between port read_addr_2 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 314)] Width mismatch between port read_addr_3 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 314)] Width mismatch between port wr_burst_len and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 314)] Width mismatch between port write_addr_0 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 314)] Width mismatch between port write_addr_1 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 314)] Width mismatch between port write_addr_2 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 314)] Width mismatch between port write_addr_3 and signal bound to it for instantiated module frame_read_write
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 21)] Elaborating module ddr3
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 21)] Elaborating module pll_50_400_v1_1
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 136)] Net clkfb in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 139)] Net pfden in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 141)] Net clkout0_2pad_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 142)] Net clkout1_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 143)] Net clkout2_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 144)] Net clkout3_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 145)] Net clkout4_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 146)] Net clkout5_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 147)] Net dyn_idiv in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 148)] Net dyn_odiv0 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 149)] Net dyn_odiv1 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 150)] Net dyn_odiv2 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 151)] Net dyn_odiv3 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 152)] Net dyn_odiv4 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 153)] Net dyn_fdiv in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 154)] Net dyn_duty0 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 155)] Net dyn_duty1 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 156)] Net dyn_duty2 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 157)] Net dyn_duty3 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 158)] Net dyn_duty4 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_top_v1_1
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_training_ctrl_v1_1
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_update_ctrl_v1_1
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 68)] Net dqsi_dpi_mon_req in module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 69)] Net dly_loop_mon_req in module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_io_v1_1
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1135)] Elaborating module GTP_DDRPHY
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17168)] Elaborating module GTP_IOCLKBUF
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17196)] Elaborating module GTP_IOCLKDIV
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1737)] Elaborating module GTP_DLL
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 594)] Elaborating module GTP_DDC_E1
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17029)] Elaborating module GTP_INV
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17256)] Elaborating module GTP_IODELAY
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17527)] Elaborating module GTP_ISERDES
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17006)] Elaborating module GTP_INBUFG
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18596)] Elaborating module GTP_OUTBUF
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17037)] Elaborating module GTP_IOBUF
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17094)] Elaborating module GTP_IOBUFCO
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18643)] Elaborating module GTP_OUTBUFTCO
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 319)] Net loop_in_di in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 320)] Net loop_in_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 321)] Net loop_in_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 322)] Net loop_out_di in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 323)] Net loop_out_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 324)] Net loop_out_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 360)] Net loop_in_di_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 361)] Net loop_in_do_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 362)] Net loop_in_to_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 363)] Net loop_out_di_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 364)] Net loop_out_do_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 365)] Net loop_out_to_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 373)] Net resetn_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 374)] Net resetn_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 302)] Give initial value 0 for the no drive pin srb_core_clk in module instance
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 171)] Net update_start in module ipsl_hmic_h_phy_top_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_top_v1_1
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_reset_ctrl_v1_1
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_apb_reset_v1_1
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 689)] Elaborating module GTP_DDRC
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin aclk_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awid_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlen_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awsize_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awburst_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlock_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wdata_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wlast_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin bready_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arid_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin araddr_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlen_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arsize_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arburst_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlock_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin rready_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin aclk_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awid_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlen_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awsize_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awburst_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlock_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wdata_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wlast_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin bready_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arid_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin araddr_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlen_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arsize_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arburst_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlock_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin rready_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin paddr in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin pwdata in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin pwrite in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin penable in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin psel in module instance
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 359)] Width mismatch between port ddrc_rst and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 359)] Width mismatch between port areset_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 359)] Width mismatch between port awid_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 359)] Width mismatch between port awaddr_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 359)] Width mismatch between port bid_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 359)] Width mismatch between port arid_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 359)] Width mismatch between port araddr_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 359)] Width mismatch between port arlock_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 359)] Width mismatch between port rid_1 and signal bound to it for instantiated module ddr3
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v(line number: 39)] Elaborating module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 444)] Width mismatch between port M_AXI_AWID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 444)] Width mismatch between port M_AXI_AWADDR and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 444)] Width mismatch between port M_AXI_BID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 444)] Width mismatch between port M_AXI_ARID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 444)] Width mismatch between port M_AXI_ARADDR and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 444)] Width mismatch between port M_AXI_RID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 444)] Width mismatch between port WR_ADRS and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 444)] Width mismatch between port WR_LEN and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 444)] Width mismatch between port RD_ADRS and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 444)] Width mismatch between port RD_LEN and signal bound to it for instantiated module aq_axi_master
W: Verilog-2036: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 444)] Net s00_axi_buser connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 444)] Net s00_axi_ruser connected to input port of module instance has no driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 79)] Net button_negedge_key3 in module top does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 80)] Net led_eeprom in module top does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 81)] Net read_data_eep in module top does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 106)] Net video_clk5x in module top does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 112)] Net in_hdmi_24bit_wr in module top does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 119)] Net ui_clk_sync_rst in module top does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 120)] Net init_calib_complete in module top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.981502s wall, 0.921875s user + 0.062500s system = 0.984375s CPU (100.3%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.458475s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (95.4%)
Start rtl-infer.
Compiling architecture definition.
I: Removed inst srb_ioclkdiv_rstn that is redundant to srb_dqs_rstn.
I: Removed inst init_ddrc_rst that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset1 that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset2 that is redundant to init_axi_reset0.
Executing : rtl-infer successfully.
 4.068750s wall, 2.828125s user + 1.234375s system = 4.062500s CPU (99.8%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.232896s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (100.6%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 1.403377s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (100.2%)
Start FSM inference.
I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 6
Input nets: N63 N89 wr_burst_finish write_req_d2 
S1(0001)-->S2(0010): xxx0
S2(0010)-->S3(0011): 1xx0
S3(0011)-->S4(0100): xx1x
S0(0000)-->S1(0001): xxx1
S2(0010)-->S1(0001): xxx1
S4(0100)-->S2(0010): x1x0
S4(0100)-->S5(0101): x0x0
S0(0000)-->S1(0001): xxx1
S4(0100)-->S1(0001): xxx1
S5(0101)-->S0(0000): xxxx

I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N62 N73 N100 rd_burst_finish read_req_d2 
S0(0000)-->S1(0001): xxxx1
S1(0001)-->S2(0010): xxxx0
S2(0010)-->S3(0011): 1xxxx
S3(0011)-->S1(0001): xxxx1
S3(0011)-->S4(0100): x1xx0
S4(0100)-->S5(0101): xxx1x
S5(0101)-->S1(0001): xxxx1
S5(0101)-->S3(0011): xx1x0
S5(0101)-->S6(0110): xx0x0
S6(0110)-->S0(0000): xxxxx

I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 11
Input nets: cnt[3:1] cnt[7] dll_lock_d[1] dll_update_ack_rst_ctrl_d[1] dll_update_iorst_req_d[1] pll_lock_d[1] 
S0(0000)-->S1(0001): xxxxxxxx
S1(0001)-->S2(0010): 1xxxxxxx
S2(0010)-->S3(0011): xxxxxxx1
S3(0011)-->S4(0100): xxx11xxx
S4(0100)-->S5(0101): xxxxx1xx
S5(0101)-->S6(0110): xxxxx0xx
S6(0110)-->S7(0111): x1xxxxxx
S7(0111)-->S8(1000): 1xxxxxxx
S8(1000)-->S9(1001): xx1xxxxx
S9(1001)-->S10(1010): x1xxxxxx
S10(1010)-->S7(0111): xxxxxx11
S10(1010)-->S0(0000): xxxxxxx0

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 4
Input nets: cnt dll_update_iorst_ack update_from_training update_req 
S0(00)-->S1(01): xxx1
S1(01)-->S2(10): 1xxx
S2(10)-->S3(11): 11xx
S2(10)-->S3(11): 1x0x
S2(10)-->S3(11): x11x
S3(11)-->S0(00): xxx0

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 2
Input nets: N207 ddr_init_done 
S0(00)-->S1(10): 11
S1(10)-->S0(00): xx
S0(00)-->S0(00): 0x
S1(10)-->S0(00): 0x
S0(00)-->S0(00): x0
S1(10)-->S0(00): x0

W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: FSM wr_state[2:0]_fsm[2:0] inferred.
FSM wr_state[2:0]_fsm[2:0] STG:
Number of reachable states: 7
Input nets: MASTER_RST M_AXI_AWREADY M_AXI_BVALID M_AXI_WLAST N70 N97 WR_START reg_w_last 
S0(000)-->S1(001): 0xxxxx1x
S1(001)-->S2(010): 0xxx1xxx
S2(010)-->S3(011): 0xxxxxxx
S3(011)-->S4(100): 01xxxxxx
S4(100)-->S5(101): 0xx1x1xx
S5(101)-->S1(001): 0x1xxxx0
S5(101)-->S6(110): 0x1xxxx1
S6(110)-->S0(000): xxxxxxxx
S0(000)-->S0(000): 1xxxxxxx
S1(001)-->S0(000): 1xxxxxxx
S2(010)-->S0(000): 1xxxxxxx
S3(011)-->S0(000): 1xxxxxxx
S4(100)-->S0(000): 1xxxxxxx
S5(101)-->S0(000): 1xxxxxxx
S6(110)-->S0(000): 1xxxxxxx

I: FSM rd_state[2:0]_fsm[2:0] inferred.
FSM rd_state[2:0]_fsm[2:0] STG:
Number of reachable states: 6
Input nets: M_AXI_ARREADY M_AXI_RLAST M_AXI_RVALID N221 RD_START reg_r_last 
S0(000)-->S1(001): xxxx1x
S1(001)-->S2(010): xxx1xx
S2(010)-->S3(011): xxxxxx
S3(011)-->S4(100): 1xxxxx
S4(100)-->S1(001): x11xx0
S4(100)-->S5(101): x11xx1
S5(101)-->S0(000): xxxxxx

Executing : FSM inference successfully.
 0.406245s wall, 0.296875s user + 0.109375s system = 0.406250s CPU (100.0%)
Start sdm2adm.
I: Constant propagation done on N26 (bmsWIDEMUX).
I: Constant propagation done on N115_2 (bmsWIDEMUX).
I: Constant propagation done on N158_2 (bmsWIDEMUX).
I: Constant propagation done on N170_2 (bmsWIDEMUX).
I: Constant propagation done on N103_2 (bmsWIDEMUX).
I: Constant propagation done on N362 (bmsWIDEMUX).
I: Constant propagation done on N378 (bmsWIDEMUX).
I: Constant propagation done on N16 (bmsWIDEMUX).
I: Constant propagation done on N375 (bmsWIDEMUX).
I: Constant propagation done on N92 (bmsREDAND).
Executing : sdm2adm successfully.
 1.807556s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (99.4%)
Saving design to DB.
Action compile: Real time elapsed is 17.000 sec
Action compile: CPU time elapsed is 17.094 sec
Current time: Sun Nov  6 17:36:07 2022
Action compile: Peak memory pool usage is 145,104,896 bytes
Process "Compile" done.
Compiling verification operator library.
Compiling technology operator (valence) library.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 278)] Syntax error near ,
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 279)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 280)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 281)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 282)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 283)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 284)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 286)] Syntax error near )
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 279)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 280)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 281)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 282)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 283)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 284)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 286)] Syntax error near )
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 279)] Syntax error near \),
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 279)] Syntax error near \),
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 280)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 281)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 282)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 283)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 284)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 286)] Syntax error near )
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 281)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 282)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 283)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 284)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 286)] Syntax error near )
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 283)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 284)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 286)] Syntax error near )
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 284)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 286)] Syntax error near )
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 284)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 286)] Syntax error near )
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 189)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 286)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 288)] Syntax error near )
E: Verilog-4039: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 189)] Identifier o_data is not declared
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 286)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 288)] Syntax error near )
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 286)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 288)] Syntax error near )
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 286)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 288)] Syntax error near )
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 190)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 287)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 289)] Syntax error near )
E: Parsing ERROR.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 190)] Syntax error near ;
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 287)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 289)] Syntax error near )
E: Verilog-4039: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 190)] Identifier fenqu is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 287)] Syntax error near ,
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 289)] Syntax error near )
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v". 
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration


Process "Compile" started.
Current time: Sun Nov  6 17:40:17 2022
Compiling architecture definition.
Compiling architecture definition.
Analyzing project file 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ddr3_ov5640_hdmi.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v successfully.
W: Public-4030: File 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v(line number: 30)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/timescale.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/timescale.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/timescale.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v(line number: 39)] Analyzing module aq_axi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v(line number: 30)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v(line number: 30)] Analyzing module cmos_write_req_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v(line number: 31)] Analyzing module frame_fifo_read (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v(line number: 31)] Analyzing module frame_fifo_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 31)] Analyzing module frame_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v(line number: 30)] Analyzing module lut_ov5640_rgb565_1024_768 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 30)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v successfully.
W: Public-4030: File 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v(line number: 30)] Analyzing module video_timing_data (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 21)] Analyzing module ddr3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v(line number: 13)] Analyzing module rgb_to_ycbcr (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 1)] Analyzing module fenqu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v(line number: 2)] Analyzing module pingjun (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v(line number: 1)] Analyzing module detect (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Analyzing module afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 18)] Analyzing module afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_16i_64o_512 (library work)
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_64i_16o_128 (library work)
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v successfully.
 0.131756s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (94.9%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 30)] Elaborating module top
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 118)] Net clkfb in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 121)] Net pfden in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 122)] Net clkout0_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 123)] Net clkout0_2pad_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 124)] Net clkout1_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 125)] Net clkout2_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 126)] Net clkout3_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 127)] Net clkout4_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout5_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 129)] Net dyn_idiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 130)] Net dyn_odiv0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 131)] Net dyn_odiv1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 132)] Net dyn_odiv2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 133)] Net dyn_odiv3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 134)] Net dyn_odiv4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_fdiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_duty0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_duty1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_duty2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_duty3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_duty4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 149)] Net icp_base in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 150)] Net icp_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 151)] Net lpfres_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 152)] Net cripple_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 153)] Net phase_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 154)] Net phase_dir in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 155)] Net phase_step_n in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 156)] Net load_phase in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 157)] Net dyn_mdiv in module video_pll does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v(line number: 13)] Elaborating module rgb_to_ycbcr
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 263)] Width mismatch between port o_cb_8b and signal bound to it for instantiated module rgb_to_ycbcr
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 263)] Width mismatch between port o_cr_8b and signal bound to it for instantiated module rgb_to_ycbcr
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 1)] Elaborating module fenqu
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v(line number: 1)] Elaborating module detect
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v(line number: 11)] Net data_valid_pluse in module detect does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v(line number: 13)] Net start_pluse in module detect does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v(line number: 2)] Elaborating module pingjun
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v(line number: 30)] Elaborating module cmos_write_req_gen
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v(line number: 30)] Elaborating module video_timing_data
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v(line number: 33)] Elaborating module color_bar
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v(line number: 174)] Net active_y in module color_bar does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 31)] Elaborating module frame_read_write
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Elaborating module afifo_16i_64o_512
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v(line number: 25)] Elaborating module ipml_fifo_v1_5_afifo_16i_64o_512
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_afifo_16i_64o_512
W: Verilog-2039: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 483)] Case condition never applies
W: Verilog-2039: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 616)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 676)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 677)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 678)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 679)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 679)] Case condition never applies
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 571)] Net gen_j_wd in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[8] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[9] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[10] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[11] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[12] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[13] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[14] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[15] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[16] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[17] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[26] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[27] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[28] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[29] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[30] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[31] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[32] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[33] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[34] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[35] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[44] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[45] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[46] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[47] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[48] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[49] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[50] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[51] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[52] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[53] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[62] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[63] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[64] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[65] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[66] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[67] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[68] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[69] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[70] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[71] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[8] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[17] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[26] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[35] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[44] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[53] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[62] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[71] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 1084)] Net cs_rd in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 76)] Net syn_wfull in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 78)] Net syn_rempty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 120)] Net wr_byte_en in module afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 128)] Net rd_oce in module afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 86)] Width mismatch between port rd_water_level and signal bound to it for instantiated module afifo_16i_64o_512
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v(line number: 31)] Elaborating module frame_fifo_write
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 18)] Elaborating module afifo_64i_16o_128
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v(line number: 25)] Elaborating module ipml_fifo_v1_5_afifo_64i_16o_128
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_afifo_64i_16o_128
W: Verilog-2039: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2039: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 616)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 676)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 677)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 678)] Case condition never applies
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[8] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[17] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[26] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[35] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[44] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[53] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[62] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[71] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[8] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[9] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[10] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[11] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[12] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[13] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[14] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[15] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[16] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[17] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[26] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[27] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[28] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[29] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[30] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[31] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[32] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[33] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[34] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[35] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[44] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[45] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[46] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[47] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[48] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[49] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[50] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[51] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[52] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[53] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[62] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[63] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[64] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[65] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[66] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[67] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[68] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[69] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[70] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[71] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 1084)] Net cs_rd in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 1098)] Net gen_i_rd in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 1098)] Net gen_j_rd in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 76)] Net syn_wfull in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 78)] Net syn_rempty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 120)] Net wr_byte_en in module afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 128)] Net rd_oce in module afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 136)] Width mismatch between port wr_water_level and signal bound to it for instantiated module afifo_64i_16o_128
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v(line number: 31)] Elaborating module frame_fifo_read
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[9] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[10] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[11] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[12] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[13] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[14] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[15] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[9] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[10] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[11] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[12] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[13] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[14] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[15] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 328)] Width mismatch between port rd_burst_len and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 328)] Width mismatch between port read_addr_0 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 328)] Width mismatch between port read_addr_1 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 328)] Width mismatch between port read_addr_2 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 328)] Width mismatch between port read_addr_3 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 328)] Width mismatch between port wr_burst_len and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 328)] Width mismatch between port write_addr_0 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 328)] Width mismatch between port write_addr_1 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 328)] Width mismatch between port write_addr_2 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 328)] Width mismatch between port write_addr_3 and signal bound to it for instantiated module frame_read_write
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 21)] Elaborating module ddr3
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 21)] Elaborating module pll_50_400_v1_1
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 136)] Net clkfb in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 139)] Net pfden in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 141)] Net clkout0_2pad_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 142)] Net clkout1_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 143)] Net clkout2_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 144)] Net clkout3_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 145)] Net clkout4_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 146)] Net clkout5_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 147)] Net dyn_idiv in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 148)] Net dyn_odiv0 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 149)] Net dyn_odiv1 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 150)] Net dyn_odiv2 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 151)] Net dyn_odiv3 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 152)] Net dyn_odiv4 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 153)] Net dyn_fdiv in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 154)] Net dyn_duty0 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 155)] Net dyn_duty1 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 156)] Net dyn_duty2 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 157)] Net dyn_duty3 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 158)] Net dyn_duty4 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_top_v1_1
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_training_ctrl_v1_1
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_update_ctrl_v1_1
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 68)] Net dqsi_dpi_mon_req in module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 69)] Net dly_loop_mon_req in module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_io_v1_1
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1135)] Elaborating module GTP_DDRPHY
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17168)] Elaborating module GTP_IOCLKBUF
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17196)] Elaborating module GTP_IOCLKDIV
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1737)] Elaborating module GTP_DLL
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 594)] Elaborating module GTP_DDC_E1
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17029)] Elaborating module GTP_INV
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17256)] Elaborating module GTP_IODELAY
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17527)] Elaborating module GTP_ISERDES
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17006)] Elaborating module GTP_INBUFG
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18596)] Elaborating module GTP_OUTBUF
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17037)] Elaborating module GTP_IOBUF
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17094)] Elaborating module GTP_IOBUFCO
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18643)] Elaborating module GTP_OUTBUFTCO
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 319)] Net loop_in_di in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 320)] Net loop_in_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 321)] Net loop_in_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 322)] Net loop_out_di in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 323)] Net loop_out_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 324)] Net loop_out_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 360)] Net loop_in_di_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 361)] Net loop_in_do_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 362)] Net loop_in_to_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 363)] Net loop_out_di_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 364)] Net loop_out_do_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 365)] Net loop_out_to_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 373)] Net resetn_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 374)] Net resetn_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 302)] Give initial value 0 for the no drive pin srb_core_clk in module instance
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 171)] Net update_start in module ipsl_hmic_h_phy_top_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_top_v1_1
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_reset_ctrl_v1_1
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_apb_reset_v1_1
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 689)] Elaborating module GTP_DDRC
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin aclk_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awid_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlen_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awsize_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awburst_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlock_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wdata_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wlast_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin bready_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arid_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin araddr_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlen_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arsize_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arburst_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlock_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin rready_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin aclk_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awid_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlen_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awsize_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awburst_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlock_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wdata_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wlast_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin bready_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arid_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin araddr_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlen_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arsize_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arburst_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlock_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin rready_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin paddr in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin pwdata in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin pwrite in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin penable in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin psel in module instance
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 373)] Width mismatch between port ddrc_rst and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 373)] Width mismatch between port areset_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 373)] Width mismatch between port awid_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 373)] Width mismatch between port awaddr_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 373)] Width mismatch between port bid_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 373)] Width mismatch between port arid_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 373)] Width mismatch between port araddr_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 373)] Width mismatch between port arlock_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 373)] Width mismatch between port rid_1 and signal bound to it for instantiated module ddr3
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v(line number: 39)] Elaborating module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Width mismatch between port M_AXI_AWID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Width mismatch between port M_AXI_AWADDR and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Width mismatch between port M_AXI_BID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Width mismatch between port M_AXI_ARID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Width mismatch between port M_AXI_ARADDR and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Width mismatch between port M_AXI_RID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Width mismatch between port WR_ADRS and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Width mismatch between port WR_LEN and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Width mismatch between port RD_ADRS and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Width mismatch between port RD_LEN and signal bound to it for instantiated module aq_axi_master
W: Verilog-2036: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Net s00_axi_buser connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Net s00_axi_ruser connected to input port of module instance has no driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 79)] Net button_negedge_key3 in module top does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 80)] Net led_eeprom in module top does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 81)] Net read_data_eep in module top does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 106)] Net video_clk5x in module top does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 112)] Net in_hdmi_24bit_wr in module top does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 119)] Net ui_clk_sync_rst in module top does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 120)] Net init_calib_complete in module top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.976281s wall, 0.906250s user + 0.062500s system = 0.968750s CPU (99.2%)
Start rtl-prep.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Executing : rtl-prep successfully.
 0.426722s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (102.5%)
Start rtl-infer.
I: Removed inst srb_ioclkdiv_rstn that is redundant to srb_dqs_rstn.
I: Removed inst init_ddrc_rst that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset1 that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset2 that is redundant to init_axi_reset0.
Executing : rtl-infer successfully.
 3.823533s wall, 2.984375s user + 0.828125s system = 3.812500s CPU (99.7%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.254935s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (104.2%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 1.477588s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (99.4%)
Start FSM inference.
I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 6
Input nets: N63 N89 wr_burst_finish write_req_d2 
S1(0001)-->S2(0010): xxx0
S2(0010)-->S3(0011): 1xx0
S3(0011)-->S4(0100): xx1x
S0(0000)-->S1(0001): xxx1
S2(0010)-->S1(0001): xxx1
S4(0100)-->S2(0010): x1x0
S4(0100)-->S5(0101): x0x0
S0(0000)-->S1(0001): xxx1
S4(0100)-->S1(0001): xxx1
S5(0101)-->S0(0000): xxxx

I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N62 N73 N100 rd_burst_finish read_req_d2 
S0(0000)-->S1(0001): xxxx1
S1(0001)-->S2(0010): xxxx0
S2(0010)-->S3(0011): 1xxxx
S3(0011)-->S1(0001): xxxx1
S3(0011)-->S4(0100): x1xx0
S4(0100)-->S5(0101): xxx1x
S5(0101)-->S1(0001): xxxx1
S5(0101)-->S3(0011): xx1x0
S5(0101)-->S6(0110): xx0x0
S6(0110)-->S0(0000): xxxxx

I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 11
Input nets: cnt[3:1] cnt[7] dll_lock_d[1] dll_update_ack_rst_ctrl_d[1] dll_update_iorst_req_d[1] pll_lock_d[1] 
S0(0000)-->S1(0001): xxxxxxxx
S1(0001)-->S2(0010): 1xxxxxxx
S2(0010)-->S3(0011): xxxxxxx1
S3(0011)-->S4(0100): xxx11xxx
S4(0100)-->S5(0101): xxxxx1xx
S5(0101)-->S6(0110): xxxxx0xx
S6(0110)-->S7(0111): x1xxxxxx
S7(0111)-->S8(1000): 1xxxxxxx
S8(1000)-->S9(1001): xx1xxxxx
S9(1001)-->S10(1010): x1xxxxxx
S10(1010)-->S7(0111): xxxxxx11
S10(1010)-->S0(0000): xxxxxxx0

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 4
Input nets: cnt dll_update_iorst_ack update_from_training update_req 
S0(00)-->S1(01): xxx1
S1(01)-->S2(10): 1xxx
S2(10)-->S3(11): 11xx
S2(10)-->S3(11): 1x0x
S2(10)-->S3(11): x11x
S3(11)-->S0(00): xxx0

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 2
Input nets: N207 ddr_init_done 
S0(00)-->S1(10): 11
S1(10)-->S0(00): xx
S0(00)-->S0(00): 0x
S1(10)-->S0(00): 0x
S0(00)-->S0(00): x0
S1(10)-->S0(00): x0

I: FSM wr_state[2:0]_fsm[2:0] inferred.
FSM wr_state[2:0]_fsm[2:0] STG:
Number of reachable states: 7
Input nets: MASTER_RST M_AXI_AWREADY M_AXI_BVALID M_AXI_WLAST N70 N97 WR_START reg_w_last 
S0(000)-->S1(001): 0xxxxx1x
S1(001)-->S2(010): 0xxx1xxx
S2(010)-->S3(011): 0xxxxxxx
S3(011)-->S4(100): 01xxxxxx
S4(100)-->S5(101): 0xx1x1xx
S5(101)-->S1(001): 0x1xxxx0
S5(101)-->S6(110): 0x1xxxx1
S6(110)-->S0(000): xxxxxxxx
S0(000)-->S0(000): 1xxxxxxx
S1(001)-->S0(000): 1xxxxxxx
S2(010)-->S0(000): 1xxxxxxx
S3(011)-->S0(000): 1xxxxxxx
S4(100)-->S0(000): 1xxxxxxx
S5(101)-->S0(000): 1xxxxxxx
S6(110)-->S0(000): 1xxxxxxx

I: FSM rd_state[2:0]_fsm[2:0] inferred.
FSM rd_state[2:0]_fsm[2:0] STG:
Number of reachable states: 6
Input nets: M_AXI_ARREADY M_AXI_RLAST M_AXI_RVALID N221 RD_START reg_r_last 
S0(000)-->S1(001): xxxx1x
S1(001)-->S2(010): xxx1xx
S2(010)-->S3(011): xxxxxx
S3(011)-->S4(100): 1xxxxx
S4(100)-->S1(001): x11xx0
S4(100)-->S5(101): x11xx1
S5(101)-->S0(000): xxxxxx

Executing : FSM inference successfully.
 0.409087s wall, 0.312500s user + 0.093750s system = 0.406250s CPU (99.3%)
Start sdm2adm.
I: Constant propagation done on N26 (bmsWIDEMUX).
I: Constant propagation done on N115_2 (bmsWIDEMUX).
I: Constant propagation done on N158_2 (bmsWIDEMUX).
I: Constant propagation done on N170_2 (bmsWIDEMUX).
I: Constant propagation done on N103_2 (bmsWIDEMUX).
I: Constant propagation done on N362 (bmsWIDEMUX).
I: Constant propagation done on N378 (bmsWIDEMUX).
I: Constant propagation done on N16 (bmsWIDEMUX).
Compiling architecture definition.
I: Constant propagation done on N375 (bmsWIDEMUX).
I: Constant propagation done on N92 (bmsREDAND).
Executing : sdm2adm successfully.
 1.833591s wall, 1.843750s user + 0.000000s system = 1.843750s CPU (100.6%)
Saving design to DB.
Action compile: Real time elapsed is 17.000 sec
Action compile: CPU time elapsed is 17.844 sec
Current time: Sun Nov  6 17:40:36 2022
Action compile: Peak memory pool usage is 145,981,440 bytes
Process "Compile" done.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling verification operator library.
Compiling technology operator (valence) library.
Compiling architecture definition.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
File "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v(line number: 1)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v". 
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v". 
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v". 
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v". 
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v(line number: 4)] Syntax error near )
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v". 
Compiling architecture definition.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v". 
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v(line number: 5)] Syntax error near )
E: Parsing ERROR.
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v". 
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v". 
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v(line number: 6)] Syntax error near )
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v". 
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v(line number: 9)] Syntax error near )
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v(line number: 9)] Syntax error near )
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v(line number: 9)] Syntax error near )
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v(line number: 9)] Syntax error near )
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v(line number: 9)] Syntax error near )
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
Open IP Compiler ...
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v(line number: 9)] Syntax error near )
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v(line number: 9)] Syntax error near )
E: Parsing ERROR.
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration


Process "Compile" started.
Current time: Sun Nov  6 20:42:54 2022
Compiling architecture definition.
Analyzing project file 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ddr3_ov5640_hdmi.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v successfully.
W: Public-4030: File 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v(line number: 30)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/timescale.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/timescale.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/timescale.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v(line number: 39)] Analyzing module aq_axi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v(line number: 30)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v(line number: 30)] Analyzing module cmos_write_req_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v(line number: 31)] Analyzing module frame_fifo_read (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v(line number: 31)] Analyzing module frame_fifo_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 31)] Analyzing module frame_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v(line number: 30)] Analyzing module lut_ov5640_rgb565_1024_768 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 30)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v successfully.
W: Public-4030: File 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v(line number: 30)] Analyzing module video_timing_data (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 21)] Analyzing module ddr3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v(line number: 13)] Analyzing module rgb_to_ycbcr (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 1)] Analyzing module fenqu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v(line number: 2)] Analyzing module pingjun (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v(line number: 1)] Analyzing module detect (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v(line number: 1)] Analyzing module write_spi_buf (library work)
E: Verilog-4005: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v(line number: 9)] Syntax error near )
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v successfully.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
Program Error Out.
I: Flow-6004: Design file modified: "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Sun Nov  6 20:45:03 2022
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fifo_tb.v(line number: 5)] Empty port in module declaration
W: Verilog-2007: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/frame_write_read.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
Analyzing project file 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ddr3_ov5640_hdmi.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_byte_ctrl.v successfully.
W: Public-4030: File 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_defines.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v(line number: 30)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/timescale.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/timescale.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/i2c_master/timescale.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v(line number: 39)] Analyzing module aq_axi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v(line number: 30)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v(line number: 30)] Analyzing module cmos_write_req_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v(line number: 31)] Analyzing module frame_fifo_read (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v(line number: 31)] Analyzing module frame_fifo_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 31)] Analyzing module frame_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v(line number: 30)] Analyzing module lut_ov5640_rgb565_1024_768 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 30)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v successfully.
W: Public-4030: File 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_define.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v(line number: 30)] Analyzing module video_timing_data (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 21)] Analyzing module ddr3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v(line number: 13)] Analyzing module rgb_to_ycbcr (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v(line number: 1)] Analyzing module fenqu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/fenqu.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v(line number: 2)] Analyzing module pingjun (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v(line number: 1)] Analyzing module detect (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v(line number: 1)] Analyzing module fenqu (library work)
W: Overwriting previous defined module fenqu
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Analyzing module afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 18)] Analyzing module afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_16i_64o_512 (library work)
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v
I: Verilog-0002: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_64i_16o_128 (library work)
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi} E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v successfully.
 0.122196s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.3%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 30)] Elaborating module top
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 118)] Net clkfb in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 121)] Net pfden in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 122)] Net clkout0_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 123)] Net clkout0_2pad_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 124)] Net clkout1_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 125)] Net clkout2_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 126)] Net clkout3_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 127)] Net clkout4_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout5_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 129)] Net dyn_idiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 130)] Net dyn_odiv0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 131)] Net dyn_odiv1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 132)] Net dyn_odiv2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 133)] Net dyn_odiv3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 134)] Net dyn_odiv4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_fdiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_duty0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_duty1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_duty2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_duty3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_duty4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_phase0[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_phase1[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase2[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase3[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase4[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 149)] Net icp_base in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 150)] Net icp_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 151)] Net lpfres_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 152)] Net cripple_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 153)] Net phase_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 154)] Net phase_dir in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 155)] Net phase_step_n in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 156)] Net load_phase in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/video_pll/video_pll.v(line number: 157)] Net dyn_mdiv in module video_pll does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rgb_to_ycbcr.v(line number: 13)] Elaborating module rgb_to_ycbcr
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 263)] Width mismatch between port o_cb_8b and signal bound to it for instantiated module rgb_to_ycbcr
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 263)] Width mismatch between port o_cr_8b and signal bound to it for instantiated module rgb_to_ycbcr
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/write_spi_buf.v(line number: 1)] Elaborating module fenqu
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v(line number: 1)] Elaborating module detect
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v(line number: 11)] Net data_valid_pluse in module detect does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/detect.v(line number: 13)] Net start_pluse in module detect does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pingjun.v(line number: 2)] Elaborating module pingjun
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/cmos_write_req_gen.v(line number: 30)] Elaborating module cmos_write_req_gen
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/video_timing_data.v(line number: 30)] Elaborating module video_timing_data
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v(line number: 33)] Elaborating module color_bar
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/color_bar.v(line number: 174)] Net active_y in module color_bar does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 31)] Elaborating module frame_read_write
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Elaborating module afifo_16i_64o_512
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v(line number: 25)] Elaborating module ipml_fifo_v1_5_afifo_16i_64o_512
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_afifo_16i_64o_512
W: Verilog-2039: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 483)] Case condition never applies
W: Verilog-2039: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 616)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 676)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 677)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 678)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 679)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 679)] Case condition never applies
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 571)] Net gen_j_wd in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[8] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[9] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[10] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[11] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[12] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[13] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[14] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[15] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[16] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[17] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[26] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[27] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[28] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[29] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[30] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[31] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[32] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[33] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[34] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[35] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[44] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[45] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[46] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[47] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[48] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[49] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[50] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[51] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[52] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[53] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[62] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[63] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[64] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[65] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[66] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[67] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[68] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[69] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[70] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[71] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[8] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[17] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[26] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[35] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[44] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[53] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[62] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[71] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 1084)] Net cs_rd in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 76)] Net syn_wfull in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 78)] Net syn_rempty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 120)] Net wr_byte_en in module afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 128)] Net rd_oce in module afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 86)] Width mismatch between port rd_water_level and signal bound to it for instantiated module afifo_16i_64o_512
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_write.v(line number: 31)] Elaborating module frame_fifo_write
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 18)] Elaborating module afifo_64i_16o_128
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v(line number: 25)] Elaborating module ipml_fifo_v1_5_afifo_64i_16o_128
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_afifo_64i_16o_128
W: Verilog-2039: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2039: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 616)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 676)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 677)] Case condition never applies
W: Verilog-2038: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 678)] Case condition never applies
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[8] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[17] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[26] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[35] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[44] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[53] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[62] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[71] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[8] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[9] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[10] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[11] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[12] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[13] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[14] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[15] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[16] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[17] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[26] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[27] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[28] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[29] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[30] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[31] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[32] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[33] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[34] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[35] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[44] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[45] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[46] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[47] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[48] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[49] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[50] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[51] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[52] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[53] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[62] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[63] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[64] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[65] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[66] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[67] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[68] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[69] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[70] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[71] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 1084)] Net cs_rd in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 1098)] Net gen_i_rd in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 1098)] Net gen_j_rd in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 76)] Net syn_wfull in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 78)] Net syn_rempty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 120)] Net wr_byte_en in module afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 128)] Net rd_oce in module afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 136)] Width mismatch between port wr_water_level and signal bound to it for instantiated module afifo_64i_16o_128
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_fifo_read.v(line number: 31)] Elaborating module frame_fifo_read
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[9] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[10] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[11] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[12] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[13] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[14] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 81)] Net wrusedw[15] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[9] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[10] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[11] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[12] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[13] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[14] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/frame_read_write.v(line number: 82)] Net rdusedw[15] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 328)] Width mismatch between port rd_burst_len and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 328)] Width mismatch between port read_addr_0 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 328)] Width mismatch between port read_addr_1 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 328)] Width mismatch between port read_addr_2 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 328)] Width mismatch between port read_addr_3 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 328)] Width mismatch between port wr_burst_len and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 328)] Width mismatch between port write_addr_0 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 328)] Width mismatch between port write_addr_1 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 328)] Width mismatch between port write_addr_2 and signal bound to it for instantiated module frame_read_write
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 328)] Width mismatch between port write_addr_3 and signal bound to it for instantiated module frame_read_write
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 21)] Elaborating module ddr3
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 21)] Elaborating module pll_50_400_v1_1
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 136)] Net clkfb in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 139)] Net pfden in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 141)] Net clkout0_2pad_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 142)] Net clkout1_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 143)] Net clkout2_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 144)] Net clkout3_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 145)] Net clkout4_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 146)] Net clkout5_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 147)] Net dyn_idiv in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 148)] Net dyn_odiv0 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 149)] Net dyn_odiv1 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 150)] Net dyn_odiv2 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 151)] Net dyn_odiv3 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 152)] Net dyn_odiv4 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 153)] Net dyn_fdiv in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 154)] Net dyn_duty0 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 155)] Net dyn_duty1 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 156)] Net dyn_duty2 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 157)] Net dyn_duty3 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 158)] Net dyn_duty4 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_top_v1_1
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_training_ctrl_v1_1
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_update_ctrl_v1_1
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 68)] Net dqsi_dpi_mon_req in module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 69)] Net dly_loop_mon_req in module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_io_v1_1
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1135)] Elaborating module GTP_DDRPHY
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17168)] Elaborating module GTP_IOCLKBUF
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17196)] Elaborating module GTP_IOCLKDIV
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1737)] Elaborating module GTP_DLL
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 594)] Elaborating module GTP_DDC_E1
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17029)] Elaborating module GTP_INV
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17256)] Elaborating module GTP_IODELAY
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17527)] Elaborating module GTP_ISERDES
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17006)] Elaborating module GTP_INBUFG
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18596)] Elaborating module GTP_OUTBUF
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17037)] Elaborating module GTP_IOBUF
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17094)] Elaborating module GTP_IOBUFCO
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18643)] Elaborating module GTP_OUTBUFTCO
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 319)] Net loop_in_di in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 320)] Net loop_in_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 321)] Net loop_in_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 322)] Net loop_out_di in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 323)] Net loop_out_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 324)] Net loop_out_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 360)] Net loop_in_di_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 361)] Net loop_in_do_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 362)] Net loop_in_to_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 363)] Net loop_out_di_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 364)] Net loop_out_do_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 365)] Net loop_out_to_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 373)] Net resetn_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 374)] Net resetn_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 302)] Give initial value 0 for the no drive pin srb_core_clk in module instance
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 171)] Net update_start in module ipsl_hmic_h_phy_top_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_top_v1_1
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_reset_ctrl_v1_1
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_apb_reset_v1_1
I: Verilog-0003: [D:/pango/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 689)] Elaborating module GTP_DDRC
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin aclk_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awid_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlen_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awsize_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awburst_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlock_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wdata_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wlast_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin bready_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arid_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin araddr_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlen_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arsize_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arburst_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlock_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin rready_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin aclk_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awid_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlen_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awsize_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awburst_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awlock_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wdata_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wlast_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin bready_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arid_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin araddr_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlen_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arsize_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arburst_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arlock_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin rready_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_0 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_2 in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin paddr in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin pwdata in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin pwrite in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin penable in module instance
W: Verilog-2023: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/ddr3/ddr3.v(line number: 596)] Give initial value 0 for the no drive pin psel in module instance
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 373)] Width mismatch between port ddrc_rst and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 373)] Width mismatch between port areset_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 373)] Width mismatch between port awid_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 373)] Width mismatch between port awaddr_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 373)] Width mismatch between port bid_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 373)] Width mismatch between port arid_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 373)] Width mismatch between port araddr_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 373)] Width mismatch between port arlock_1 and signal bound to it for instantiated module ddr3
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 373)] Width mismatch between port rid_1 and signal bound to it for instantiated module ddr3
I: Verilog-0003: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/aq_axi_master.v(line number: 39)] Elaborating module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Width mismatch between port M_AXI_AWID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Width mismatch between port M_AXI_AWADDR and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Width mismatch between port M_AXI_BID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Width mismatch between port M_AXI_ARID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Width mismatch between port M_AXI_ARADDR and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Width mismatch between port M_AXI_RID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Width mismatch between port WR_ADRS and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Width mismatch between port WR_LEN and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Width mismatch between port RD_ADRS and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Width mismatch between port RD_LEN and signal bound to it for instantiated module aq_axi_master
W: Verilog-2036: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Net s00_axi_buser connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 458)] Net s00_axi_ruser connected to input port of module instance has no driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 79)] Net button_negedge_key3 in module top does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 80)] Net led_eeprom in module top does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 81)] Net read_data_eep in module top does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 106)] Net video_clk5x in module top does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 112)] Net in_hdmi_24bit_wr in module top does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 119)] Net ui_clk_sync_rst in module top does not have a driver, tie it to 0
W: Verilog-2021: [E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/source/sources_1/top.v(line number: 120)] Net init_calib_complete in module top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.878748s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (99.6%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.344990s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (99.6%)
Start rtl-infer.
I: Removed inst srb_ioclkdiv_rstn that is redundant to srb_dqs_rstn.
I: Removed inst init_ddrc_rst that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset1 that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset2 that is redundant to init_axi_reset0.
Executing : rtl-infer successfully.
 2.799724s wall, 2.328125s user + 0.468750s system = 2.796875s CPU (99.9%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.194186s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.6%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 1.381307s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (99.5%)
Start FSM inference.
I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 6
Input nets: N63 N89 wr_burst_finish write_req_d2 
S1(0001)-->S2(0010): xxx0
S2(0010)-->S3(0011): 1xx0
S3(0011)-->S4(0100): xx1x
S0(0000)-->S1(0001): xxx1
S2(0010)-->S1(0001): xxx1
S4(0100)-->S2(0010): x1x0
S4(0100)-->S5(0101): x0x0
S0(0000)-->S1(0001): xxx1
S4(0100)-->S1(0001): xxx1
S5(0101)-->S0(0000): xxxx

I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N62 N73 N100 rd_burst_finish read_req_d2 
S0(0000)-->S1(0001): xxxx1
S1(0001)-->S2(0010): xxxx0
S2(0010)-->S3(0011): 1xxxx
S3(0011)-->S1(0001): xxxx1
S3(0011)-->S4(0100): x1xx0
S4(0100)-->S5(0101): xxx1x
S5(0101)-->S1(0001): xxxx1
S5(0101)-->S3(0011): xx1x0
S5(0101)-->S6(0110): xx0x0
S6(0110)-->S0(0000): xxxxx

I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 11
Input nets: cnt[3:1] cnt[7] dll_lock_d[1] dll_update_ack_rst_ctrl_d[1] dll_update_iorst_req_d[1] pll_lock_d[1] 
S0(0000)-->S1(0001): xxxxxxxx
S1(0001)-->S2(0010): 1xxxxxxx
S2(0010)-->S3(0011): xxxxxxx1
S3(0011)-->S4(0100): xxx11xxx
S4(0100)-->S5(0101): xxxxx1xx
S5(0101)-->S6(0110): xxxxx0xx
S6(0110)-->S7(0111): x1xxxxxx
S7(0111)-->S8(1000): 1xxxxxxx
S8(1000)-->S9(1001): xx1xxxxx
S9(1001)-->S10(1010): x1xxxxxx
S10(1010)-->S7(0111): xxxxxx11
S10(1010)-->S0(0000): xxxxxxx0

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 4
Input nets: cnt dll_update_iorst_ack update_from_training update_req 
S0(00)-->S1(01): xxx1
S1(01)-->S2(10): 1xxx
S2(10)-->S3(11): 11xx
S2(10)-->S3(11): 1x0x
S2(10)-->S3(11): x11x
S3(11)-->S0(00): xxx0

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 2
Input nets: N207 ddr_init_done 
S0(00)-->S1(10): 11
S1(10)-->S0(00): xx
S0(00)-->S0(00): 0x
S1(10)-->S0(00): 0x
S0(00)-->S0(00): x0
S1(10)-->S0(00): x0

I: FSM wr_state[2:0]_fsm[2:0] inferred.
FSM wr_state[2:0]_fsm[2:0] STG:
Number of reachable states: 7
Input nets: MASTER_RST M_AXI_AWREADY M_AXI_BVALID M_AXI_WLAST N70 N97 WR_START reg_w_last 
S0(000)-->S1(001): 0xxxxx1x
S1(001)-->S2(010): 0xxx1xxx
S2(010)-->S3(011): 0xxxxxxx
S3(011)-->S4(100): 01xxxxxx
S4(100)-->S5(101): 0xx1x1xx
S5(101)-->S1(001): 0x1xxxx0
S5(101)-->S6(110): 0x1xxxx1
S6(110)-->S0(000): xxxxxxxx
S0(000)-->S0(000): 1xxxxxxx
S1(001)-->S0(000): 1xxxxxxx
S2(010)-->S0(000): 1xxxxxxx
S3(011)-->S0(000): 1xxxxxxx
S4(100)-->S0(000): 1xxxxxxx
S5(101)-->S0(000): 1xxxxxxx
S6(110)-->S0(000): 1xxxxxxx

I: FSM rd_state[2:0]_fsm[2:0] inferred.
FSM rd_state[2:0]_fsm[2:0] STG:
Number of reachable states: 6
Input nets: M_AXI_ARREADY M_AXI_RLAST M_AXI_RVALID N221 RD_START reg_r_last 
S0(000)-->S1(001): xxxx1x
S1(001)-->S2(010): xxx1xx
S2(010)-->S3(011): xxxxxx
S3(011)-->S4(100): 1xxxxx
S4(100)-->S1(001): x11xx0
S4(100)-->S5(101): x11xx1
S5(101)-->S0(000): xxxxxx

Executing : FSM inference successfully.
 0.392103s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (99.6%)
Start sdm2adm.
I: Constant propagation done on N26 (bmsWIDEMUX).
I: Constant propagation done on N115_2 (bmsWIDEMUX).
I: Constant propagation done on N158_2 (bmsWIDEMUX).
I: Constant propagation done on N170_2 (bmsWIDEMUX).
I: Constant propagation done on N103_2 (bmsWIDEMUX).
I: Constant propagation done on N362 (bmsWIDEMUX).
I: Constant propagation done on N378 (bmsWIDEMUX).
I: Constant propagation done on N16 (bmsWIDEMUX).
I: Constant propagation done on N375 (bmsWIDEMUX).
I: Constant propagation done on N92 (bmsREDAND).
Executing : sdm2adm successfully.
 1.687056s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (100.0%)
Saving design to DB.
Action compile: Real time elapsed is 16.000 sec
Action compile: CPU time elapsed is 16.531 sec
Current time: Sun Nov  6 20:45:20 2022
Action compile: Peak memory pool usage is 146,092,032 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Sun Nov  6 20:45:21 2022
Compiling architecture definition.
Analyzing project file 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ddr3_ov5640_hdmi.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
Executing : define_attribute i:u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1 PAP_LOC PLL_82_71
Executing : define_attribute i:u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1 PAP_LOC PLL_82_71 successfully.
W: ConstraintEditor-4019: Port 'ddr_init_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ddrphy_rst_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'pll_lock' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'in_video_clk' unspecified I/O constraint.
Constraint check end.
Executing : get_ports in_video_clk
Executing : get_ports in_video_clk successfully.
Executing : create_clock -name in_video_clk_Inferred [get_ports in_video_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name in_video_clk_Inferred [get_ports in_video_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:DQS_CLK_REGIONAL[0]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:DQS_CLK_REGIONAL[0]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:DQS_CLK_REGIONAL[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:DQS_CLK_REGIONAL[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:DQS_CLK_REGIONAL[1]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:DQS_CLK_REGIONAL[1]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:DQS_CLK_REGIONAL[1]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:DQS_CLK_REGIONAL[1]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:DQS_CLK_REGIONAL[2]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:DQS_CLK_REGIONAL[2]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:DQS_CLK_REGIONAL[2]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:DQS_CLK_REGIONAL[2]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:DQS_CLK_REGIONAL[3]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:DQS_CLK_REGIONAL[3]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:DQS_CLK_REGIONAL[3]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:DQS_CLK_REGIONAL[3]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT1
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -3.269231 -6.538462} -add
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -3.269231 -6.538462} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT0
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.653846 -17.307692} -add
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.653846 -17.307692} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:DQS_CLK_REGIONAL[4]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:DQS_CLK_REGIONAL[4]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:DQS_CLK_REGIONAL[4]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:DQS_CLK_REGIONAL[4]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[3]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[3]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[3]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[3]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut:DQSI_DELAY
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut:DQSI_DELAY successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut:DQSI_DELAY] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut:DQSI_DELAY] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[4]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[4]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[4]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[4]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[5]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[5]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[5]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[5]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[6]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[6]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[6]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[6]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[7]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[7]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[7]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[7]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[10]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[10]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[10]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[10]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[11]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[11]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[11]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[11]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[12]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[12]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[12]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[12]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[27]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[27]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[27]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[27]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut:DQSI_DELAY
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut:DQSI_DELAY successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut:DQSI_DELAY] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut:DQSI_DELAY] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[28]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[28]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[28]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[28]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[29]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[29]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[29]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[29]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[32]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[32]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[32]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[32]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[33]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[33]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[33]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[33]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[34]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[34]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[34]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[34]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[35]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[35]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[35]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[35]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[36]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[36]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[36]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[36]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut:RCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut:RCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[2]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[2]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[2]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[2]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut:WCLK_DELAY
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut:WCLK_DELAY successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut:WCLK_DELAY] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut:WCLK_DELAY] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[9]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[9]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[9]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[9]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut:WCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut:WCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut:RCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut:RCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[17]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[17]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[17]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[17]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut:WCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut:WCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[18]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[18]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[18]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[18]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[19]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[19]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[19]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[19]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[20]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[20]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[20]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[20]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[21]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[21]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[21]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[21]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[22]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[22]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[22]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[22]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[23]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[23]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[23]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[23]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[24]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[24]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[24]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[24]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[25]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[25]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[25]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[25]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut:RCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut:RCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut:WCLK_DELAY
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut:WCLK_DELAY successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut:WCLK_DELAY] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut:WCLK_DELAY] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[31]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[31]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[31]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[31]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut:WCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut:WCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[37]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[37]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[37]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[37]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut:RCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut:RCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[40]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[40]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[40]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[40]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut:WCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut:WCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[41]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[41]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[41]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[41]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[42]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[42]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[42]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[42]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[43]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[43]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[43]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[43]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[44]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[44]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[44]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[44]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[45]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[45]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[45]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[45]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[46]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[46]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[46]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[46]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[47]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[47]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[47]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[47]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[48]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[48]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[48]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[48]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[49]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[49]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[49]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[49]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[51]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[51]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[51]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[51]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[52]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[52]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[52]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[52]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut:RCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut:RCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[55]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[55]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[55]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[55]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut:WCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut:WCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[56]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[56]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[56]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[56]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[57]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[57]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[57]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[57]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[58]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[58]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[58]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[58]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[59]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[59]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[59]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy:IOL_CLK_SYS[59]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group in_video_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group in_video_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_5 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_5 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_6 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_6 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_7 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_7 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_8 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_8 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_9 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_9 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_10 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_10 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_11 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_11 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_12 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_12 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_13 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_13 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_14 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_14 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_15 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_15 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_16 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_16 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_17 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_17 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_18 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_18 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_19 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_19 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_20 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_20 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_21 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_21 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_22 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_22 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_23 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_23 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_24 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_24 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_25 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_25 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_26 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_26 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_27 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_27 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_28 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_28 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_29 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_29 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_30 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_30 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_31 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_31 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_32 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_32 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_33 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_33 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_34 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_34 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_35 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_35 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_36 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_36 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_37 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_37 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_38 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_38 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_39 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_39 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_40 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_40 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_41 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_41 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_42 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_42 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_43 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_43 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_44 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_44 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_45 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_45 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_46 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_46 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_47 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_47 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_48 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_48 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_49 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_49 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_50 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_50 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_51 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_51 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_52 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_52 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_53 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_53 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_54 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_54 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_55 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_55 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_56 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_56 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_57 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_57 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_58 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_58 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_59 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_59 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_60 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_60 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_61 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_61 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_62 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_62 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_63 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_63 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_64 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_64 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group in_video_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group in_video_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_5 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_5 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_6 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_6 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_7 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_7 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_8 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_8 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_9 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_9 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_10 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_10 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_11 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_11 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_12 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_12 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_13 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_13 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_14 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_14 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_15 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_15 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_16 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_16 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_17 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_17 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_18 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_18 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_19 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_19 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_20 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_20 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_21 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_21 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_22 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_22 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_23 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_23 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_24 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_24 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_25 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_25 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_26 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_26 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_27 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_27 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_28 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_28 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_29 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_29 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_30 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_30 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_31 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_31 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_32 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_32 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_33 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_33 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_34 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_34 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_35 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_35 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_36 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_36 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_37 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_37 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_38 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_38 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_39 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_39 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_40 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_40 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_41 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_41 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_42 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_42 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_43 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_43 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_44 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_44 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_45 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_45 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_46 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_46 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_47 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_47 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_48 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_48 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_49 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_49 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_50 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_50 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_51 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_51 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_52 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_52 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_53 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_53 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_54 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_54 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_55 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_55 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_56 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_56 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_57 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_57 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_58 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_58 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_59 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_59 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_60 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_60 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_61 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_61 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_62 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_62 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_63 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_63 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_64 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_64 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} successfully.
Start pre-mapping.
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  frame_read_write_m0/frame_fifo_read_m0/state[3] frame_read_write_m0/frame_fifo_read_m0/state[2] frame_read_write_m0/frame_fifo_read_m0/state[1] frame_read_write_m0/frame_fifo_read_m0/state[0]
I: to  frame_read_write_m0/frame_fifo_read_m0/state_6 frame_read_write_m0/frame_fifo_read_m0/state_5 frame_read_write_m0/frame_fifo_read_m0/state_4 frame_read_write_m0/frame_fifo_read_m0/state_3 frame_read_write_m0/frame_fifo_read_m0/state_2 frame_read_write_m0/frame_fifo_read_m0/state_1 frame_read_write_m0/frame_fifo_read_m0/state_0
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  frame_read_write_m0/frame_fifo_write_m0/state[3] frame_read_write_m0/frame_fifo_write_m0/state[2] frame_read_write_m0/frame_fifo_write_m0/state[1] frame_read_write_m0/frame_fifo_write_m0/state[0]
I: to  frame_read_write_m0/frame_fifo_write_m0/state_5 frame_read_write_m0/frame_fifo_write_m0/state_4 frame_read_write_m0/frame_fifo_write_m0/state_3 frame_read_write_m0/frame_fifo_write_m0/state_2 frame_read_write_m0/frame_fifo_write_m0/state_1 frame_read_write_m0/frame_fifo_write_m0/state_0
I: 0000 => 000001
I: 0001 => 000010
I: 0010 => 000100
I: 0011 => 001000
I: 0100 => 010000
I: 0101 => 100000
I: Encoding type of FSM 'wr_state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'wr_state[2:0]_fsm[2:0]':
I: from  u_aq_axi_master/wr_state[2] u_aq_axi_master/wr_state[1] u_aq_axi_master/wr_state[0]
I: to  u_aq_axi_master/wr_state_6 u_aq_axi_master/wr_state_5 u_aq_axi_master/wr_state_4 u_aq_axi_master/wr_state_3 u_aq_axi_master/wr_state_2 u_aq_axi_master/wr_state_1 u_aq_axi_master/wr_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'rd_state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'rd_state[2:0]_fsm[2:0]':
I: from  u_aq_axi_master/rd_state[2] u_aq_axi_master/rd_state[1] u_aq_axi_master/rd_state[0]
I: to  u_aq_axi_master/rd_state_5 u_aq_axi_master/rd_state_4 u_aq_axi_master/rd_state_3 u_aq_axi_master/rd_state_2 u_aq_axi_master/rd_state_1 u_aq_axi_master/rd_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[3] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[2] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_10 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_8 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_5 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_4 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_3 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_2 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0
I: 00 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K (GTP_DRM18K).
Executing : pre-mapping successfully.
 2.413278s wall, 2.343750s user + 0.000000s system = 2.343750s CPU (97.1%)
Start mod-gen.
W: Public-4008: Instance 'read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rd_water_level[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wr_water_level[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_detect/start_reg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/active_x[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_b_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_g_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_r_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[0][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[1][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[2][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[3][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[4][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[5][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[6][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[7][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[8][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[9][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[10][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[11][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[12][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[13][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[14][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[15][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[16][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[17][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[18][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[19][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[20][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[21][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[22][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_ave_data[23][11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/area_num[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/i_data_en_reg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/o_data_en' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/row_cnt[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/u_detect/hs_reg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/u_detect/yaddr[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/u_pingjun/cnt[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/u_pingjun/data_all[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_fenqu/u_pingjun/o_data_de' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/add_cb_0_18b[17:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/add_cb_1_18b[17:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/add_cr_0_18b[17:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/add_cr_1_18b[17:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/add_y_0_18b[17:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/add_y_1_18b[17:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/cb_tmp[9:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/cr_tmp[9:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/i_data_en_delay_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/i_data_en_delay_2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/i_data_en_delay_3' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/i_h_sync_delay_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/i_h_sync_delay_2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/i_h_sync_delay_3' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/i_v_sync_delay_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/i_v_sync_delay_2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/i_v_sync_delay_3' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/mult_b_for_cb_18b[17:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/mult_b_for_cr_18b[17:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/mult_b_for_y_18b[17:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/mult_g_for_cb_18b[17:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/mult_g_for_cr_18b[17:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/mult_g_for_y_18b[17:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/mult_r_for_cb_18b[17:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/mult_r_for_cr_18b[17:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/mult_r_for_y_18b[17:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/result_cb_18b[17:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/result_cr_18b[17:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/result_y_18b[17:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ycbcr_ins/y_tmp[9:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N49 (bmsWIDEMUX).
I: Constant propagation done on u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N57 (bmsWIDEMUX).
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/c1_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c0_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c1_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/de_q that is redundant to dvi_encoder_m0/encb/de_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/de_q that is redundant to dvi_encoder_m0/encb/de_q
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0]
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/de_reg that is redundant to dvi_encoder_m0/encb/de_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/de_reg that is redundant to dvi_encoder_m0/encb/de_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/c1_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c0_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c1_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0]
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[1] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[2] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[3] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[4] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[5] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[6] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[8] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[9] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[1] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[2] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[3] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[10] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[12] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[14] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[15] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[19] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[20] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[21] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[22] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[23] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[1] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[2] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[3] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[10] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[12] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[14] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[15] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[19] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[20] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[21] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[22] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[23] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[1] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[2] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[3] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[10] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[12] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[14] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[15] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[19] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[20] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[21] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[22] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[23] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[24] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[1] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[2] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[3] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[4] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[5] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[6] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[8] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[9] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[1] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[2] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[3] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[10] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[12] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[14] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[15] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[19] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[20] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[21] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[22] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[23] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24] is reduced to constant 0.
W: Register dvi_encoder_m0/encg/c0_q is reduced to constant 0.
W: Register dvi_encoder_m0/encg/c0_reg is reduced to constant 0.
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[5] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d0[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[6] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d0[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[7] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d0[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[8] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d0[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[9] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d0[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[11] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d0[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[13] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d0[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[16] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d0[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[17] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d0[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[18] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d0[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[5] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d1[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[6] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d1[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[7] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d1[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[8] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d1[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[9] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d1[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[11] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d1[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[13] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d1[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[16] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d1[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[17] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d1[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[18] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d1[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[18] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[5] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[6] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[7] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[8] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[9] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[11] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[13] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[16] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[17] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[8] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_latch[7]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[9] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_latch[7]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[11] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_latch[7]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[13] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_latch[7]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[16] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_latch[7]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[7] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_latch[5]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_latch[5]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[5] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_latch[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[17] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_latch[4]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[18] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_latch[4]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[4] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[5] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[6] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[7] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[8] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[9] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[4] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[5] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[6] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[7] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[8] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[9] that is redundant to u_aq_axi_master/reg_wr_len[3]
Executing : mod-gen successfully.
 4.481626s wall, 4.484375s user + 0.000000s system = 4.484375s CPU (100.1%)
Start logic-optimization.
Executing : logic-optimization successfully.
 8.768649s wall, 8.546875s user + 0.203125s system = 8.750000s CPU (99.8%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
I: Removed GTP_DFF inst dvi_encoder_m0/encg/n1q_m[0] that is redundant to dvi_encoder_m0/encg/n0q_m[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encb/n1q_m[0] that is redundant to dvi_encoder_m0/encb/n0q_m[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encr/n1q_m[0] that is redundant to dvi_encoder_m0/encr/n0q_m[0]
I: Removed GTP_DFF_CE inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[1] that is redundant to u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[1]
I: Removed GTP_DFF inst dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[4] that is redundant to dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]
I: Removed GTP_DFF inst dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[3] that is redundant to dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[1] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully.
 1.062509s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (100.0%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 10.502549s wall, 10.109375s user + 0.375000s system = 10.484375s CPU (99.8%)
Start tech-optimization.
Executing : tech-optimization successfully.
 2.053679s wall, 2.062500s user + 0.000000s system = 2.062500s CPU (100.4%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000119s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 2.293460s wall, 2.296875s user + 0.000000s system = 2.296875s CPU (100.1%)

Cell Usage:
GTP_CLKBUFG                   4 uses
GTP_DDC_E1                    5 uses
GTP_DDRC                      1 use
GTP_DDRPHY                    1 use
GTP_DFF                     128 uses
GTP_DFF_C                   331 uses
GTP_DFF_CE                  430 uses
GTP_DFF_E                     4 uses
GTP_DFF_P                     7 uses
GTP_DFF_PE                   11 uses
GTP_DFF_R                     3 uses
GTP_DLL                       2 uses
GTP_DRM18K                    8 uses
GTP_GRS                       1 use
GTP_INV                      54 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                     25 uses
GTP_LUT2                    147 uses
GTP_LUT3                    258 uses
GTP_LUT4                    160 uses
GTP_LUT5                    248 uses
GTP_LUT5CARRY               529 uses
GTP_LUT5M                    53 uses
GTP_OSERDES                  54 uses
GTP_PLL_E1                    2 uses
GTP_ROM128X1                 41 uses

I/O ports: 91
GTP_INBUF                  29 uses
GTP_INBUFG                  2 uses
GTP_IOBUF                  16 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                  5 uses
GTP_OUTBUFT                36 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 1584 of 17536 (9.03%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 1584
Total Registers: 914 of 26304 (3.47%)
Total Latches: 0

DRM18K:
Total DRM18K = 8.0 of 48 (16.67%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 94 of 240 (39.17%)


Number of unique control sets : 60
  CLK(video_clk5x_out)                             : 38
  CLK(video_clk_out)                               : 90
  CLK(ui_clk), CE(u_aq_axi_master.N540)            : 1
  CLK(video_clk), CE(nt_rst_n)                     : 3
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn)       : 3
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n)    : 11
  CLK(ui_clk), C(~nt_rst_n)                        : 32
  CLK(video_clk), CP(frame_read_write_m0.read_fifo_aclr)       : 34
      CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr)    : 33
      CLK(video_clk), P(frame_read_write_m0.read_fifo_aclr)    : 1
  CLK(video_clk), C(frame_read_write_m0.write_fifo_aclr)       : 34
  CLK(ui_clk), CP(frame_read_write_m0.write_fifo_aclr)         : 36
      CLK(ui_clk), C(frame_read_write_m0.write_fifo_aclr)      : 35
      CLK(ui_clk), P(frame_read_write_m0.write_fifo_aclr)      : 1
  CLK(ui_clk), C(frame_read_write_m0.read_fifo_aclr)     : 42
  CLK(video_clk_out), C(~nt_rst_n)                 : 45
  CLK(video_clk), C(~nt_rst_n)                     : 50
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n)         : 51
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n)      : 46
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n)      : 5
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)       : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)    : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104)    : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)         : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)      : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N244)      : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N244)   : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N244)   : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N310)      : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N316)      : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N394)           : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N394)  : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N394)  : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)       : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)    : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag)    : 1
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N507)    : 2
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master._N2)     : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl_v1_1.N23)     : 3
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N77)        : 4
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N77)     : 3
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N77)     : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N395[0])   : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N403)      : 4
  CLK(video_clk), C(~nt_rst_n), CE(cmos_write_req_gen_m0.N6)   : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N110)  : 5
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N3)    : 5
  CLK(ui_clk), CP(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N147)         : 6
      CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N147)      : 5
      CLK(ui_clk), P(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N147)      : 1
  CLK(ui_clk), CP(~nt_rst_n), CE(u_aq_axi_master.N512)         : 6
      CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N512)      : 5
      CLK(ui_clk), P(~nt_rst_n), CE(u_aq_axi_master.N512)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.u_ddrc_apb_reset_v1_1.N383)       : 7
  CLK(ui_clk), CP(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N163)          : 7
      CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N163)       : 6
      CLK(ui_clk), P(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N163)       : 1
  CLK(ui_clk), CP(~nt_rst_n), CE(u_aq_axi_master.N460)         : 7
      CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N460)      : 6
      CLK(ui_clk), P(~nt_rst_n), CE(u_aq_axi_master.N460)      : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N236)       : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N358)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N368)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N374)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.dll_update_pos)  : 8
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N500)    : 8
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N536)    : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N226)      : 11
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N226)   : 10
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N226)   : 1
  CLK(ui_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull)       : 11
  CLK(ui_clk), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty)    : 11
  CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty)   : 12
  CLK(video_clk), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull)  : 12
  CLK(video_clk), C(~nt_rst_n), CE(video_timing_data_m0.color_bar_m0.N232)       : 12
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N355)      : 16
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N211)     : 16
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N182)     : 18
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N193)     : 18
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)    : 18
  CLK(ui_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N177)    : 18
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N475)    : 21
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N587)    : 21
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master._N14)    : 29
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master._N23)    : 29
  CLK(ui_clk), C(~nt_rst_n), CE(u_aq_axi_master.N444)    : 32
  CLK(video_clk5x_out), R(dvi_encoder_m0.serdes_4b_10to1_m0.N99[4])  : 3


Number of DFF:CE Signals : 47
  u_aq_axi_master.N540(from GTP_LUT2:Z)            : 1
  u_aq_axi_master.N507(from GTP_LUT2:Z)            : 2
  u_aq_axi_master._N2(from GTP_LUT2:Z)             : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N104(from GTP_LUT5:Z)      : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.ddrc_init_done(from GTP_DFF_C:Q)       : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N244(from GTP_LUT2:Z)     : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N310(from GTP_LUT5:Z)    : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N316(from GTP_LUT5:Z)    : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N394(from GTP_LUT2:Z)    : 2
  ~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.rst_flag(from GTP_INV:Z)       : 2
  nt_rst_n(from GTP_INBUF:O)                       : 3
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl_v1_1.N23(from GTP_LUT5:Z)   : 3
  cmos_write_req_gen_m0.N6(from GTP_LUT2:Z)        : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl_v1_1.N77(from GTP_LUT5:Z)       : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N395[0](from GTP_LUT3:Z)       : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N403(from GTP_LUT3:Z)    : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N110(from GTP_LUT5:Z)      : 5
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.N3(from GTP_LUT4:Z)  : 5
  frame_read_write_m0.frame_fifo_write_m0.N147(from GTP_LUT5:Z)      : 6
  u_aq_axi_master.N512(from GTP_LUT5:Z)            : 6
  frame_read_write_m0.frame_fifo_read_m0.N163(from GTP_LUT4:Z)       : 7
  u_aq_axi_master.N460(from GTP_LUT5:Z)            : 7
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.u_ddrc_apb_reset_v1_1.N383(from GTP_LUT5:Z)  : 7
  u_aq_axi_master.N500(from GTP_LUT3:Z)            : 8
  u_aq_axi_master.N536(from GTP_LUT5:Z)            : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N236(from GTP_LUT5:Z)     : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N358(from GTP_LUT4:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N368(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N374(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.dll_update_pos(from GTP_LUT2:Z)      : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl_v1_1.N226(from GTP_LUT4:Z)     : 11
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)     : 11
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)   : 11
  video_timing_data_m0.color_bar_m0.N232(from GTP_LUT4:Z)      : 12
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)    : 12
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)    : 12
  frame_read_write_m0.frame_fifo_read_m0.N211(from GTP_LUT4:Z)       : 16
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl_v1_1.N355(from GTP_LUT4:Z)    : 16
  frame_read_write_m0.frame_fifo_read_m0.N182(from GTP_LUT4:Z)       : 18
  frame_read_write_m0.frame_fifo_read_m0.N193(from GTP_LUT3:Z)       : 18
  frame_read_write_m0.frame_fifo_write_m0.N166(from GTP_LUT4:Z)      : 18
  frame_read_write_m0.frame_fifo_write_m0.N177(from GTP_LUT3:Z)      : 18
  u_aq_axi_master.N475(from GTP_LUT3:Z)            : 21
  u_aq_axi_master.N587(from GTP_LUT3:Z)            : 21
  u_aq_axi_master._N14(from GTP_LUT5:Z)            : 29
  u_aq_axi_master._N23(from GTP_LUT5:Z)            : 29
  u_aq_axi_master.N444(from GTP_LUT5:Z)            : 32

Number of DFF:CLK Signals : 5
  video_clk5x_out(from GTP_CLKBUFG:CLKOUT)         : 41
  video_clk_out(from GTP_CLKBUFG:CLKOUT)           : 135
  video_clk(from GTP_CLKBUFG:CLKOUT)               : 161
  u_ipsl_hmic_h_top.pll_pclk(from GTP_PLL_E1:CLKOUT1)    : 178
  ui_clk(from GTP_PLL_E1:CLKOUT3)                  : 399

Number of DFF:CP Signals : 5
  ~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl_v1_1.presetn(from GTP_INV:Z)   : 10
  frame_read_write_m0.write_fifo_aclr(from GTP_DFF_C:Q)  : 93
  frame_read_write_m0.read_fifo_aclr(from GTP_DFF_C:Q)   : 99
  ~u_ipsl_hmic_h_top.global_reset_n(from GTP_INV:Z)      : 138
  ~nt_rst_n(from GTP_INV:Z)                        : 439

Number of DFF:RS Signals : 1
  dvi_encoder_m0.serdes_4b_10to1_m0.N99[4](from GTP_DFF_R:Q)   : 3

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddrphy_rst_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pll_lock' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'in_hdmi_b[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_b[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_b[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_b[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_b[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_b[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_b[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_b[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_vs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared                 0           2  {sys_clk}
 in_video_clk_Inferred    1000.000     {0 500}        Declared               168           0  {in_video_clk}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                          13.461       {0 6.73}       Generated (sys_clk)    135           0  {video_pll_m0/u_pll_e1/CLKOUT1}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          2.692        {0 1.346}      Generated (sys_clk)     57           0  {video_pll_m0/u_pll_e1/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (sys_clk)    407           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    180           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           1  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               in_video_clk_Inferred                   
 Inferred_clock_group_0        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_1        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_2        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_3        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_4        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_5        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_6        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_7        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_8        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_9        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_10       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_11       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_12       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_13       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_14       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_15       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_16       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_17       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_18       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_19       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_20       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_21       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_22       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_23       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_24       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_25       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_26       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_27       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_29       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_30       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_31       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_32       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_33       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_34       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_35       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_36       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_37       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_38       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_39       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_40       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_41       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_42       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_43       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_44       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_45       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_46       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_47       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_48       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_49       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_50       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_51       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_52       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_53       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_54       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_55       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_56       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_57       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_58       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_59       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_60       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_61       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_62       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_63       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_64       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 in_video_clk_Inferred        1.000 MHz     261.917 MHz       1000.000          3.818        996.182
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                             74.289 MHz     194.326 MHz         13.461          5.146          8.315
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                            371.471 MHz     495.050 MHz          2.692          2.020          0.672
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     182.349 MHz         10.000          5.484          4.516
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz     156.838 MHz         20.000          6.376         13.624
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz     791.139 MHz          2.500          1.264          1.236
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 in_video_clk_Inferred  in_video_clk_Inferred      996.182       0.000              0            258
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     8.315       0.000              0             96
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.672       0.000              0             60
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.102     -33.060             30             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     4.516       0.000              0            941
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    13.624       0.000              0            352
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.300       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.236       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     5.195       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 in_video_clk_Inferred  in_video_clk_Inferred        0.654       0.000              0            258
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.654       0.000              0             96
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.878       0.000              0             60
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.730       0.000              0             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.617       0.000              0            941
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.654       0.000              0            352
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     3.274       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.045       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                    -1.829     -15.239              9              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.204       0.000              0            100
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    18.084       0.000              0            148
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.556       0.000              0            100
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     1.159       0.000              0            148
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 in_video_clk_Inferred                             499.001       0.000              0            168
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                                                   498.293       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     6.110       0.000              0            135
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.171      -1.368              8             57
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.750       0.000              0            407
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.750       0.000              0            180
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.397       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                                                   498.483       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : video_timing_data_m0/color_bar_m0/h_cnt[7]/CLK (GTP_DFF_C)
Endpoint    : video_timing_data_m0/color_bar_m0/v_active/D (GTP_DFF_C)
Path Group  : in_video_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 in_video_clk                                            0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000       0.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751       3.766         video_clk        
                                                                           r       video_timing_data_m0/color_bar_m0/h_cnt[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       video_timing_data_m0/color_bar_m0/h_cnt[7]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.534       4.625         video_timing_data_m0/color_bar_m0/h_cnt [7]
                                                                                   video_timing_data_m0/color_bar_m0/N232_2/I0 (GTP_LUT5)
                                   td                    0.286       4.911 r       video_timing_data_m0/color_bar_m0/N232_2/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       5.352         video_timing_data_m0/color_bar_m0/_N2612
                                                                                   video_timing_data_m0/color_bar_m0/N232_11/I3 (GTP_LUT4)
                                   td                    0.174       5.526 f       video_timing_data_m0/color_bar_m0/N232_11/Z (GTP_LUT4)
                                   net (fanout=16)       0.653       6.179         video_timing_data_m0/color_bar_m0/N232
                                                                                   video_timing_data_m0/color_bar_m0/N238_10/I4 (GTP_LUT5)
                                   td                    0.174       6.353 f       video_timing_data_m0/color_bar_m0/N238_10/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       6.794         video_timing_data_m0/color_bar_m0/_N2621
                                                                                   video_timing_data_m0/color_bar_m0/N103_2/I2 (GTP_LUT3)
                                   td                    0.174       6.968 f       video_timing_data_m0/color_bar_m0/N103_2/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       7.338         video_timing_data_m0/color_bar_m0/N103
                                                                                   video_timing_data_m0/color_bar_m0/v_active_ce_mux[0]/I3 (GTP_LUT4)
                                   td                    0.164       7.502 r       video_timing_data_m0/color_bar_m0/v_active_ce_mux[0]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       7.502         video_timing_data_m0/color_bar_m0/_N3132
                                                                           r       video_timing_data_m0/color_bar_m0/v_active/D (GTP_DFF_C)

 Data arrival time                                                   7.502         Logic Levels: 5  
                                                                                   Logic: 1.297ns(34.716%), Route: 2.439ns(65.284%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 in_video_clk                                            0.000    1000.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000    1000.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    1002.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751    1003.766         video_clk        
                                                                           r       video_timing_data_m0/color_bar_m0/v_active/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.182                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)
Path Group  : in_video_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 in_video_clk                                            0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000       0.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751       3.766         video_clk        
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.568       4.659         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.278       4.937 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.937         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N886
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.969 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.969         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N887
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.001 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.001         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N888
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.033 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.033         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N889
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.065 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.065         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N890
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.097 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.097         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N891
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.129 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.129         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N892
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.161 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.161         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N893
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.377 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       5.888         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[9]/I2 (GTP_LUT3)
                                   td                    0.174       6.062 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[9]/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       6.432         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [9]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.228       6.660 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.660         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.co [8]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216       6.876 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       7.246         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N162
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N163/I4 (GTP_LUT5)
                                   td                    0.164       7.410 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N163/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.410         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N163
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   7.410         Logic Levels: 13 
                                                                                   Logic: 1.825ns(50.082%), Route: 1.819ns(49.918%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 in_video_clk                                            0.000    1000.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000    1000.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    1002.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751    1003.766         video_clk        
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.274                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/color_bar_m0/v_cnt[1]/CLK (GTP_DFF_CE)
Endpoint    : video_timing_data_m0/color_bar_m0/v_cnt[11]/D (GTP_DFF_CE)
Path Group  : in_video_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 in_video_clk                                            0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000       0.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751       3.766         video_clk        
                                                                           r       video_timing_data_m0/color_bar_m0/v_cnt[1]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       video_timing_data_m0/color_bar_m0/v_cnt[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       4.532         video_timing_data_m0/color_bar_m0/v_cnt [1]
                                                                                   video_timing_data_m0/color_bar_m0/N80_7/I0 (GTP_LUT4)
                                   td                    0.261       4.793 f       video_timing_data_m0/color_bar_m0/N80_7/Z (GTP_LUT4)
                                   net (fanout=3)        0.482       5.275         video_timing_data_m0/color_bar_m0/_N2576
                                                                                   video_timing_data_m0/color_bar_m0/N238_18/I4 (GTP_LUT5)
                                   td                    0.174       5.449 f       video_timing_data_m0/color_bar_m0/N238_18/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       5.819         video_timing_data_m0/color_bar_m0/_N3372
                                                                                   video_timing_data_m0/color_bar_m0/N238_19/I4 (GTP_LUT5)
                                   td                    0.174       5.993 f       video_timing_data_m0/color_bar_m0/N238_19/Z (GTP_LUT5)
                                   net (fanout=13)       0.632       6.625         video_timing_data_m0/color_bar_m0/N238
                                                                                   video_timing_data_m0/color_bar_m0/N42_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228       6.853 f       video_timing_data_m0/color_bar_m0/N42_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.853         video_timing_data_m0/color_bar_m0/_N1172
                                                                                   video_timing_data_m0/color_bar_m0/N42_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.885 r       video_timing_data_m0/color_bar_m0/N42_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.885         video_timing_data_m0/color_bar_m0/_N1173
                                                                                   video_timing_data_m0/color_bar_m0/N42_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.917 r       video_timing_data_m0/color_bar_m0/N42_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.917         video_timing_data_m0/color_bar_m0/_N1174
                                                                                   video_timing_data_m0/color_bar_m0/N42_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.949 r       video_timing_data_m0/color_bar_m0/N42_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.949         video_timing_data_m0/color_bar_m0/_N1175
                                                                                   video_timing_data_m0/color_bar_m0/N42_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.981 r       video_timing_data_m0/color_bar_m0/N42_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.981         video_timing_data_m0/color_bar_m0/_N1176
                                                                                   video_timing_data_m0/color_bar_m0/N42_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.013 r       video_timing_data_m0/color_bar_m0/N42_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.013         video_timing_data_m0/color_bar_m0/_N1177
                                                                                   video_timing_data_m0/color_bar_m0/N42_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.045 r       video_timing_data_m0/color_bar_m0/N42_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.045         video_timing_data_m0/color_bar_m0/_N1178
                                                                                   video_timing_data_m0/color_bar_m0/N42_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.077 r       video_timing_data_m0/color_bar_m0/N42_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.077         video_timing_data_m0/color_bar_m0/_N1179
                                                                                   video_timing_data_m0/color_bar_m0/N42_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.109 r       video_timing_data_m0/color_bar_m0/N42_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.109         video_timing_data_m0/color_bar_m0/_N1180
                                                                                   video_timing_data_m0/color_bar_m0/N42_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.141 r       video_timing_data_m0/color_bar_m0/N42_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.141         video_timing_data_m0/color_bar_m0/_N1181
                                                                                   video_timing_data_m0/color_bar_m0/N42_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.173 r       video_timing_data_m0/color_bar_m0/N42_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.173         video_timing_data_m0/color_bar_m0/_N1182
                                                                                   video_timing_data_m0/color_bar_m0/N42_12/CIN (GTP_LUT5CARRY)
                                   td                    0.216       7.389 f       video_timing_data_m0/color_bar_m0/N42_12/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.389         video_timing_data_m0/color_bar_m0/N43 [11]
                                                                           f       video_timing_data_m0/color_bar_m0/v_cnt[11]/D (GTP_DFF_CE)

 Data arrival time                                                   7.389         Logic Levels: 15 
                                                                                   Logic: 1.698ns(46.867%), Route: 1.925ns(53.133%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 in_video_clk                                            0.000    1000.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000    1000.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804    1002.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751    1003.766         video_clk        
                                                                           r       video_timing_data_m0/color_bar_m0/v_cnt[11]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -7.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.310                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/D (GTP_DFF_C)
Path Group  : in_video_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 in_video_clk                                            0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000       0.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751       3.766         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [3]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 in_video_clk                                            0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000       0.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751       3.766         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/D (GTP_DFF_C)
Path Group  : in_video_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 in_video_clk                                            0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000       0.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751       3.766         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [7]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 in_video_clk                                            0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000       0.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751       3.766         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/D (GTP_DFF_C)
Path Group  : in_video_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 in_video_clk                                            0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000       0.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751       3.766         video_clk        
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [5]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 in_video_clk                                            0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.000       0.000         in_video_clk     
                                                                                   in_video_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_video_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_in_video_clk  
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=168)      1.751       3.766         video_clk        
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/encg/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.207
  Launch Clock Delay      :  5.207
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.456         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.456 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.207         video_clk_out    
                                                                           r       dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.532 r       dvi_encoder_m0/encg/cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=15)       0.646       6.178         dvi_encoder_m0/encg/cnt [4]
                                                                                   dvi_encoder_m0/encg/N172_5/I0 (GTP_LUT5)
                                   td                    0.269       6.447 r       dvi_encoder_m0/encg/N172_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.817         dvi_encoder_m0/encg/N172
                                                                                   dvi_encoder_m0/encg/N237_1/I2 (GTP_LUT3)
                                   td                    0.239       7.056 f       dvi_encoder_m0/encg/N237_1/Z (GTP_LUT3)
                                   net (fanout=20)       0.676       7.732         dvi_encoder_m0/encg/N228
                                                                                   dvi_encoder_m0/encg/N243_7[1]/I3 (GTP_LUT4)
                                   td                    0.174       7.906 f       dvi_encoder_m0/encg/N243_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       8.276         dvi_encoder_m0/encg/nb9 [1]
                                                                                   dvi_encoder_m0/encg/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228       8.504 f       dvi_encoder_m0/encg/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.504         dvi_encoder_m0/encg/_N1230
                                                                                   dvi_encoder_m0/encg/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.720 f       dvi_encoder_m0/encg/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       9.161         dvi_encoder_m0/encg/nb6 [2]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228       9.389 f       dvi_encoder_m0/encg/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.389         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [3]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.421 r       dvi_encoder_m0/encg/N243_5.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.421         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [4]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216       9.637 f       dvi_encoder_m0/encg/N243_5.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      10.007         dvi_encoder_m0/encg/nb5 [4]
                                                                                   dvi_encoder_m0/encg/N243_0[4]/I0 (GTP_LUT3)
                                   td                    0.164      10.171 r       dvi_encoder_m0/encg/N243_0[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      10.171         dvi_encoder_m0/encg/N243 [4]
                                                                           r       dvi_encoder_m0/encg/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                  10.171         Logic Levels: 9  
                                                                                   Logic: 2.091ns(42.123%), Route: 2.873ns(57.877%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 sys_clk                                                 0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.461         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.672 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      15.476         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      15.476 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      15.917         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      16.440 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      16.917         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      16.917 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751      18.668         video_clk_out    
                                                                           r       dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.668                          
 clock uncertainty                                      -0.150      18.518                          

 Setup time                                             -0.032      18.486                          

 Data required time                                                 18.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.486                          
 Data arrival time                                                 -10.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.315                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/encr/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.207
  Launch Clock Delay      :  5.207
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.456         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.456 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.207         video_clk_out    
                                                                           r       dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.532 r       dvi_encoder_m0/encr/cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=15)       0.646       6.178         dvi_encoder_m0/encr/cnt [4]
                                                                                   dvi_encoder_m0/encr/N172_5/I0 (GTP_LUT5)
                                   td                    0.269       6.447 r       dvi_encoder_m0/encr/N172_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.817         dvi_encoder_m0/encr/N172
                                                                                   dvi_encoder_m0/encr/N237_1/I2 (GTP_LUT3)
                                   td                    0.239       7.056 f       dvi_encoder_m0/encr/N237_1/Z (GTP_LUT3)
                                   net (fanout=20)       0.676       7.732         dvi_encoder_m0/encr/N228
                                                                                   dvi_encoder_m0/encr/N243_7[1]/I3 (GTP_LUT4)
                                   td                    0.174       7.906 f       dvi_encoder_m0/encr/N243_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       8.276         dvi_encoder_m0/encr/nb9 [1]
                                                                                   dvi_encoder_m0/encr/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228       8.504 f       dvi_encoder_m0/encr/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.504         dvi_encoder_m0/encr/_N1255
                                                                                   dvi_encoder_m0/encr/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.720 f       dvi_encoder_m0/encr/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       9.161         dvi_encoder_m0/encr/nb6 [2]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228       9.389 f       dvi_encoder_m0/encr/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.389         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [3]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.421 r       dvi_encoder_m0/encr/N243_5.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.421         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [4]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216       9.637 f       dvi_encoder_m0/encr/N243_5.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      10.007         dvi_encoder_m0/encr/nb5 [4]
                                                                                   dvi_encoder_m0/encr/N243_0[4]/I0 (GTP_LUT3)
                                   td                    0.164      10.171 r       dvi_encoder_m0/encr/N243_0[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      10.171         dvi_encoder_m0/encr/N243 [4]
                                                                           r       dvi_encoder_m0/encr/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                  10.171         Logic Levels: 9  
                                                                                   Logic: 2.091ns(42.123%), Route: 2.873ns(57.877%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 sys_clk                                                 0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.461         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.672 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      15.476         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      15.476 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      15.917         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      16.440 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      16.917         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      16.917 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751      18.668         video_clk_out    
                                                                           r       dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.668                          
 clock uncertainty                                      -0.150      18.518                          

 Setup time                                             -0.032      18.486                          

 Data required time                                                 18.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.486                          
 Data arrival time                                                 -10.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.315                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/encg/cnt[3]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.207
  Launch Clock Delay      :  5.207
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.456         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.456 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.207         video_clk_out    
                                                                           r       dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.532 r       dvi_encoder_m0/encg/cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=15)       0.646       6.178         dvi_encoder_m0/encg/cnt [4]
                                                                                   dvi_encoder_m0/encg/N172_5/I0 (GTP_LUT5)
                                   td                    0.269       6.447 r       dvi_encoder_m0/encg/N172_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.817         dvi_encoder_m0/encg/N172
                                                                                   dvi_encoder_m0/encg/N237_1/I2 (GTP_LUT3)
                                   td                    0.239       7.056 f       dvi_encoder_m0/encg/N237_1/Z (GTP_LUT3)
                                   net (fanout=20)       0.676       7.732         dvi_encoder_m0/encg/N228
                                                                                   dvi_encoder_m0/encg/N243_7[1]/I3 (GTP_LUT4)
                                   td                    0.174       7.906 f       dvi_encoder_m0/encg/N243_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       8.276         dvi_encoder_m0/encg/nb9 [1]
                                                                                   dvi_encoder_m0/encg/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228       8.504 f       dvi_encoder_m0/encg/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.504         dvi_encoder_m0/encg/_N1230
                                                                                   dvi_encoder_m0/encg/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.720 f       dvi_encoder_m0/encg/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       9.161         dvi_encoder_m0/encg/nb6 [2]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228       9.389 f       dvi_encoder_m0/encg/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.389         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [3]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216       9.605 f       dvi_encoder_m0/encg/N243_5.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       9.975         dvi_encoder_m0/encg/nb5 [3]
                                                                                   dvi_encoder_m0/encg/N243_0[3]/I0 (GTP_LUT3)
                                   td                    0.164      10.139 r       dvi_encoder_m0/encg/N243_0[3]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      10.139         dvi_encoder_m0/encg/N243 [3]
                                                                           r       dvi_encoder_m0/encg/cnt[3]/D (GTP_DFF_C)

 Data arrival time                                                  10.139         Logic Levels: 8  
                                                                                   Logic: 2.059ns(41.748%), Route: 2.873ns(58.252%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 sys_clk                                                 0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.461         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.672 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      15.476         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      15.476 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      15.917         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      16.440 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      16.917         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      16.917 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751      18.668         video_clk_out    
                                                                           r       dvi_encoder_m0/encg/cnt[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.668                          
 clock uncertainty                                      -0.150      18.518                          

 Setup time                                             -0.032      18.486                          

 Data required time                                                 18.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.486                          
 Data arrival time                                                 -10.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.347                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/c1_q/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/encb/c1_reg/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.207
  Launch Clock Delay      :  5.207
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.456         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.456 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.207         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/c1_q/CLK (GTP_DFF)

                                   tco                   0.317       5.524 f       dvi_encoder_m0/encb/c1_q/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.894         dvi_encoder_m0/encb/c1_q
                                                                           f       dvi_encoder_m0/encb/c1_reg/D (GTP_DFF)

 Data arrival time                                                   5.894         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.456         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.456 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.207         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/c1_reg/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.207                          
 clock uncertainty                                       0.000       5.207                          

 Hold time                                               0.033       5.240                          

 Data required time                                                  5.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.240                          
 Data arrival time                                                  -5.894                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/de_q/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/encb/de_reg/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.207
  Launch Clock Delay      :  5.207
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.456         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.456 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.207         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/de_q/CLK (GTP_DFF)

                                   tco                   0.317       5.524 f       dvi_encoder_m0/encb/de_q/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.894         dvi_encoder_m0/encb/de_q
                                                                           f       dvi_encoder_m0/encb/de_reg/D (GTP_DFF)

 Data arrival time                                                   5.894         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.456         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.456 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.207         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/de_reg/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.207                          
 clock uncertainty                                       0.000       5.207                          

 Hold time                                               0.033       5.240                          

 Data required time                                                  5.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.240                          
 Data arrival time                                                  -5.894                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/c0_q/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/encb/c0_reg/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.207
  Launch Clock Delay      :  5.207
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.456         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.456 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.207         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/c0_q/CLK (GTP_DFF)

                                   tco                   0.317       5.524 f       dvi_encoder_m0/encb/c0_q/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.894         dvi_encoder_m0/encb/c0_q
                                                                           f       dvi_encoder_m0/encb/c0_reg/D (GTP_DFF)

 Data arrival time                                                   5.894         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.456         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.456 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.207         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/c0_reg/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.207                          
 clock uncertainty                                       0.000       5.207                          

 Hold time                                               0.033       5.240                          

 Data required time                                                  5.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.240                          
 Data arrival time                                                  -5.894                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.205
  Launch Clock Delay      :  5.205
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.454         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.454 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.205         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)

                                   tco                   0.325       5.530 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.441       5.971         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N87/I0 (GTP_LUT1)
                                   td                    0.174       6.145 f       dvi_encoder_m0/serdes_4b_10to1_m0/N87/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       7.015         dvi_encoder_m0/serdes_4b_10to1_m0/N87
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[0] (GTP_OSERDES)

 Data arrival time                                                   7.015         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 sys_clk                                                 0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.692         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.903 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.707         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.707 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       5.148         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.669 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.146         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.146 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.897         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       7.897                          
 clock uncertainty                                      -0.150       7.747                          

 Setup time                                             -0.060       7.687                          

 Data required time                                                  7.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.687                          
 Data arrival time                                                  -7.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.672                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.205
  Launch Clock Delay      :  5.205
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.454         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.454 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.205         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/CLK (GTP_DFF)

                                   tco                   0.325       5.530 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.441       5.971         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N68/I0 (GTP_LUT1)
                                   td                    0.174       6.145 f       dvi_encoder_m0/serdes_4b_10to1_m0/N68/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       7.015         dvi_encoder_m0/serdes_4b_10to1_m0/N68
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/DI[1] (GTP_OSERDES)

 Data arrival time                                                   7.015         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 sys_clk                                                 0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.692         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.903 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.707         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.707 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       5.148         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.669 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.146         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.146 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.897         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       7.897                          
 clock uncertainty                                      -0.150       7.747                          

 Setup time                                             -0.060       7.687                          

 Data required time                                                  7.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.687                          
 Data arrival time                                                  -7.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.672                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.205
  Launch Clock Delay      :  5.205
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.454         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.454 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.205         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/CLK (GTP_DFF)

                                   tco                   0.325       5.530 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.441       5.971         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N86/I0 (GTP_LUT1)
                                   td                    0.174       6.145 f       dvi_encoder_m0/serdes_4b_10to1_m0/N86/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       7.015         dvi_encoder_m0/serdes_4b_10to1_m0/N86
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[1] (GTP_OSERDES)

 Data arrival time                                                   7.015         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 sys_clk                                                 0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.692         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.903 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.707         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.707 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       5.148         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.669 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.146         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.146 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.897         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       7.897                          
 clock uncertainty                                      -0.150       7.747                          

 Setup time                                             -0.060       7.687                          

 Data required time                                                  7.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.687                          
 Data arrival time                                                  -7.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.672                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.205
  Launch Clock Delay      :  5.205
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.454         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.454 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.205         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/CLK (GTP_DFF)

                                   tco                   0.317       5.522 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.892         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N99[1]/I0 (GTP_LUT2)
                                   td                    0.214       6.106 r       dvi_encoder_m0/serdes_4b_10to1_m0/N99[1]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       6.106         dvi_encoder_m0/serdes_4b_10to1_m0/N99 [1]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/D (GTP_DFF)

 Data arrival time                                                   6.106         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.454         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.454 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.205         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.205                          
 clock uncertainty                                       0.000       5.205                          

 Hold time                                               0.023       5.228                          

 Data required time                                                  5.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.228                          
 Data arrival time                                                  -6.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.205
  Launch Clock Delay      :  5.205
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.454         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.454 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.205         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/CLK (GTP_DFF)

                                   tco                   0.317       5.522 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.892         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [4]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N99[3]/I0 (GTP_LUT2)
                                   td                    0.214       6.106 r       dvi_encoder_m0/serdes_4b_10to1_m0/N99[3]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       6.106         dvi_encoder_m0/serdes_4b_10to1_m0/N100 [3]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/D (GTP_DFF)

 Data arrival time                                                   6.106         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.454         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.454 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.205         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.205                          
 clock uncertainty                                       0.000       5.205                          

 Hold time                                               0.023       5.228                          

 Data required time                                                  5.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.228                          
 Data arrival time                                                  -6.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.205
  Launch Clock Delay      :  5.205
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.454         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.454 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.205         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/CLK (GTP_DFF)

                                   tco                   0.317       5.522 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.892         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [1]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N99[0]/I0 (GTP_LUT2)
                                   td                    0.214       6.106 r       dvi_encoder_m0/serdes_4b_10to1_m0/N99[0]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       6.106         dvi_encoder_m0/serdes_4b_10to1_m0/N99 [0]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/D (GTP_DFF)

 Data arrival time                                                   6.106         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.454         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.454 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.205         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.205                          
 clock uncertainty                                       0.000       5.205                          

 Hold time                                               0.023       5.228                          

 Data required time                                                  5.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.228                          
 Data arrival time                                                  -6.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.205
  Launch Clock Delay      :  5.207
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 sys_clk                                                 0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.551         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.762 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.566         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.566 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441   36226.007         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523   36226.530 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36227.007         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36227.007 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751   36228.758         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)

                                   tco                   0.325   36229.083 r       dvi_encoder_m0/encb/dout[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   36229.453         dvi_encoder_m0/blue [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/I0 (GTP_LUT3)
                                   td                    0.239   36229.692 f       dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000   36229.692         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [0]
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)

 Data arrival time                                               36229.692         Logic Levels: 1  
                                                                                   Logic: 0.564ns(60.385%), Route: 0.370ns(39.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 sys_clk                                                 0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.552         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.763 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.567         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.567 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441   36226.008         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   36226.529 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36227.006         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36227.006 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751   36228.757         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000   36228.757                          
 clock uncertainty                                      -0.150   36228.607                          

 Setup time                                             -0.017   36228.590                          

 Data required time                                              36228.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.590                          
 Data arrival time                                              -36229.692                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.102                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.205
  Launch Clock Delay      :  5.207
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 sys_clk                                                 0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.551         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.762 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.566         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.566 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441   36226.007         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523   36226.530 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36227.007         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36227.007 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751   36228.758         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)

                                   tco                   0.325   36229.083 r       dvi_encoder_m0/encb/dout[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   36229.453         dvi_encoder_m0/blue [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/I0 (GTP_LUT3)
                                   td                    0.239   36229.692 f       dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000   36229.692         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [1]
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)

 Data arrival time                                               36229.692         Logic Levels: 1  
                                                                                   Logic: 0.564ns(60.385%), Route: 0.370ns(39.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 sys_clk                                                 0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.552         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.763 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.567         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.567 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441   36226.008         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   36226.529 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36227.006         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36227.006 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751   36228.757         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000   36228.757                          
 clock uncertainty                                      -0.150   36228.607                          

 Setup time                                             -0.017   36228.590                          

 Data required time                                              36228.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.590                          
 Data arrival time                                              -36229.692                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.102                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.205
  Launch Clock Delay      :  5.207
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 sys_clk                                                 0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.551         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.762 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.566         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.566 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441   36226.007         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523   36226.530 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36227.007         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36227.007 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751   36228.758         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)

                                   tco                   0.325   36229.083 r       dvi_encoder_m0/encb/dout[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   36229.453         dvi_encoder_m0/blue [4]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/I0 (GTP_LUT3)
                                   td                    0.239   36229.692 f       dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000   36229.692         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [2]
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)

 Data arrival time                                               36229.692         Logic Levels: 1  
                                                                                   Logic: 0.564ns(60.385%), Route: 0.370ns(39.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 sys_clk                                                 0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.552         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.763 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.567         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.567 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441   36226.008         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   36226.529 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36227.006         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36227.006 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751   36228.757         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000   36228.757                          
 clock uncertainty                                      -0.150   36228.607                          

 Setup time                                             -0.017   36228.590                          

 Data required time                                              36228.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.590                          
 Data arrival time                                              -36229.692                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.102                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.205
  Launch Clock Delay      :  5.207
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.456         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.456 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.207         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.524 f       dvi_encoder_m0/encb/dout[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.894         dvi_encoder_m0/blue [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/I0 (GTP_LUT3)
                                   td                    0.214       6.108 r       dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       6.108         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [0]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)

 Data arrival time                                                   6.108         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.454         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.454 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.205         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.205                          
 clock uncertainty                                       0.150       5.355                          

 Hold time                                               0.023       5.378                          

 Data required time                                                  5.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.378                          
 Data arrival time                                                  -6.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.730                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.205
  Launch Clock Delay      :  5.207
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.456         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.456 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.207         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.524 f       dvi_encoder_m0/encb/dout[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.894         dvi_encoder_m0/blue [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/I0 (GTP_LUT3)
                                   td                    0.214       6.108 r       dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       6.108         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [1]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)

 Data arrival time                                                   6.108         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.454         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.454 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.205         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.205                          
 clock uncertainty                                       0.150       5.355                          

 Hold time                                               0.023       5.378                          

 Data required time                                                  5.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.378                          
 Data arrival time                                                  -6.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.730                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.205
  Launch Clock Delay      :  5.207
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.456         video_clk_out_w  
                                                                                   video_clk_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.456 r       video_clk_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=135)      1.751       5.207         video_clk_out    
                                                                           r       dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.524 f       dvi_encoder_m0/encb/dout[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.894         dvi_encoder_m0/blue [4]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/I0 (GTP_LUT3)
                                   td                    0.214       6.108 r       dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       6.108         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [2]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)

 Data arrival time                                                   6.108         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.454         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.454 r       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.205         video_clk5x_out  
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.205                          
 clock uncertainty                                       0.150       5.355                          

 Hold time                                               0.023       5.378                          

 Data required time                                                  5.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.378                          
 Data arrival time                                                  -6.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARVALID_1 (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.234
  Launch Clock Delay      :  5.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.234         ui_clk           
                                                                           r       u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)

                                   tco                   0.325       5.559 r       u_aq_axi_master/reg_arvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       6.000         s00_axi_arvalid  
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARVALID_1 (GTP_DDRC)

 Data arrival time                                                   6.000         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      12.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252      15.234         ui_clk           
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000      15.234                          
 clock uncertainty                                      -0.150      15.084                          

 Setup time                                             -4.568      10.516                          

 Data required time                                                 10.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.516                          
 Data arrival time                                                  -6.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.516                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/AWVALID_1 (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.234
  Launch Clock Delay      :  5.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.234         ui_clk           
                                                                           r       u_aq_axi_master/reg_awvalid/CLK (GTP_DFF_C)

                                   tco                   0.325       5.559 r       u_aq_axi_master/reg_awvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       6.000         s00_axi_awvalid  
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/AWVALID_1 (GTP_DDRC)

 Data arrival time                                                   6.000         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      12.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252      15.234         ui_clk           
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000      15.234                          
 clock uncertainty                                      -0.150      15.084                          

 Setup time                                             -4.557      10.527                          

 Data required time                                                 10.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.527                          
 Data arrival time                                                  -6.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1 (GTP_DDRC)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/D (GTP_DFF_P)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.234
  Launch Clock Delay      :  5.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.234         ui_clk           
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1 (GTP_DDRC)

                                   tco                   0.968       6.202 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/WREADY_1 (GTP_DDRC)
                                   net (fanout=5)        0.534       6.736         s00_axi_wready   
                                                                                   u_aq_axi_master/N5_5/I2 (GTP_LUT3)
                                   td                    0.174       6.910 f       u_aq_axi_master/N5_5/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       7.351         u_aq_axi_master/N5
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       7.537 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.537         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N898
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.569 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.569         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N899
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.601 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.601         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N900
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.633 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.633         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N901
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.665 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.665         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N902
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.697 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.697         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N903
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_7/CIN (GTP_LUT5CARRY)
                                   td                    0.216       7.913 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79_7/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       8.424         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N80[6]/I2 (GTP_LUT3)
                                   td                    0.174       8.598 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N80[6]/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       9.039         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.eq_3/I1 (GTP_LUT5CARRY)
                                   td                    0.329       9.368 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.368         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.co [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.400 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.400         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.co [8]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216       9.616 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.616         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                   9.616         Logic Levels: 12 
                                                                                   Logic: 2.455ns(56.025%), Route: 1.927ns(43.975%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      12.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252      15.234         ui_clk           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      15.234                          
 clock uncertainty                                      -0.150      15.084                          

 Setup time                                             -0.017      15.067                          

 Data required time                                                 15.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.067                          
 Data arrival time                                                  -9.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.451                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARVALID_1 (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.234
  Launch Clock Delay      :  5.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.234         ui_clk           
                                                                           r       u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)

                                   tco                   0.317       5.551 f       u_aq_axi_master/reg_arvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       5.992         s00_axi_arvalid  
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARVALID_1 (GTP_DDRC)

 Data arrival time                                                   5.992         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.234         ui_clk           
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       5.234                          
 clock uncertainty                                       0.000       5.234                          

 Hold time                                               0.141       5.375                          

 Data required time                                                  5.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.375                          
 Data arrival time                                                  -5.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[23]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARADDR_1[23] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.234
  Launch Clock Delay      :  5.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.234         ui_clk           
                                                                           r       u_aq_axi_master/reg_rd_adrs[23]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.551 f       u_aq_axi_master/reg_rd_adrs[23]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       5.992         s00_axi_araddr[23]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARADDR_1[23] (GTP_DDRC)

 Data arrival time                                                   5.992         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.234         ui_clk           
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       5.234                          
 clock uncertainty                                       0.000       5.234                          

 Hold time                                               0.139       5.373                          

 Data required time                                                  5.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.373                          
 Data arrival time                                                  -5.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[10]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARADDR_1[10] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.234
  Launch Clock Delay      :  5.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.234         ui_clk           
                                                                           r       u_aq_axi_master/reg_rd_adrs[10]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.551 f       u_aq_axi_master/reg_rd_adrs[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       5.992         s00_axi_araddr[10]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ARADDR_1[10] (GTP_DDRC)

 Data arrival time                                                   5.992         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.234         ui_clk           
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       5.234                          
 clock uncertainty                                       0.000       5.234                          

 Hold time                                               0.136       5.370                          

 Data required time                                                  5.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.370                          
 Data arrival time                                                  -5.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.622                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/PADDR[7] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.231
  Launch Clock Delay      :  5.231
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.556 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       6.356         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.617 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       7.128         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3356
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       7.302 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       7.855         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_5/I3 (GTP_LUT4)
                                   td                    0.174       8.029 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_5/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.809         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[7]/I1 (GTP_LUT2)
                                   td                    0.174       8.983 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[7]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.424         u_ipsl_hmic_h_top/ddrc_paddr [7]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/PADDR[7] (GTP_DDRC)

 Data arrival time                                                   9.424         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      22.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      25.231                          
 clock uncertainty                                      -0.150      25.081                          

 Setup time                                             -2.033      23.048                          

 Data required time                                                 23.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.048                          
 Data arrival time                                                  -9.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/PADDR[7] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.231
  Launch Clock Delay      :  5.231
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.556 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       6.356         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.617 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       7.128         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3356
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       7.302 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       7.855         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_5/I3 (GTP_LUT4)
                                   td                    0.174       8.029 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_5/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.809         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[7]/I1 (GTP_LUT2)
                                   td                    0.174       8.983 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[7]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.424         u_ipsl_hmic_h_top/ddrc_paddr [7]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/PADDR[7] (GTP_DDRPHY)

 Data arrival time                                                   9.424         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      22.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/PCLK (GTP_DDRPHY)
 clock pessimism                                         0.000      25.231                          
 clock uncertainty                                      -0.150      25.081                          

 Setup time                                             -2.033      23.048                          

 Data required time                                                 23.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.048                          
 Data arrival time                                                  -9.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/PADDR[10] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.231
  Launch Clock Delay      :  5.231
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.556 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       6.356         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.617 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       7.128         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3356
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       7.302 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       7.855         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_5/I3 (GTP_LUT4)
                                   td                    0.174       8.029 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_5/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.809         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[10]/I1 (GTP_LUT2)
                                   td                    0.174       8.983 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[10]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.424         u_ipsl_hmic_h_top/ddrc_paddr [10]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/PADDR[10] (GTP_DDRC)

 Data arrival time                                                   9.424         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      22.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc_v1_1/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      25.231                          
 clock uncertainty                                      -0.150      25.081                          

 Setup time                                             -2.004      23.077                          

 Data required time                                                 23.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.077                          
 Data arrival time                                                  -9.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[5]/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[5]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.231
  Launch Clock Delay      :  5.231
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[5]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.548 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.918         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [5]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[5]/D (GTP_DFF_C)

 Data arrival time                                                   5.918         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.231                          
 clock uncertainty                                       0.000       5.231                          

 Hold time                                               0.033       5.264                          

 Data required time                                                  5.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.264                          
 Data arrival time                                                  -5.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.231
  Launch Clock Delay      :  5.231
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.548 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.918         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.918         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_req_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.231                          
 clock uncertainty                                       0.000       5.231                          

 Hold time                                               0.033       5.264                          

 Data required time                                                  5.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.264                          
 Data arrival time                                                  -5.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.231
  Launch Clock Delay      :  5.231
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.548 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.918         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.918         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_ack_rst_ctrl_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.231                          
 clock uncertainty                                       0.000       5.231                          

 Hold time                                               0.033       5.264                          

 Data required time                                                  5.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.264                          
 Data arrival time                                                  -5.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.231
  Launch Clock Delay      :  6.914
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 sys_clk                                                 0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      17.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      17.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      17.977 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      18.418         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      18.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      19.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      19.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      21.914         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      23.318 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      23.829         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      23.993 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      24.504         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/CE (GTP_DFF_CE)

 Data arrival time                                                  24.504         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      22.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.231                          
 clock uncertainty                                      -0.150      25.081                          

 Setup time                                             -0.277      24.804                          

 Data required time                                                 24.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.804                          
 Data arrival time                                                 -24.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.231
  Launch Clock Delay      :  6.914
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 sys_clk                                                 0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      17.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      17.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      17.977 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      18.418         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      18.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      19.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      19.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      21.914         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      23.318 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      23.829         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      23.993 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      24.504         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/CE (GTP_DFF_CE)

 Data arrival time                                                  24.504         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      22.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.231                          
 clock uncertainty                                      -0.150      25.081                          

 Setup time                                             -0.277      24.804                          

 Data required time                                                 24.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.804                          
 Data arrival time                                                 -24.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/CE (GTP_DFF_PE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.231
  Launch Clock Delay      :  6.914
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 sys_clk                                                 0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      17.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      17.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      17.977 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      18.418         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      18.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      19.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      19.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      21.914         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      23.318 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      23.829         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      23.993 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      24.504         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/CE (GTP_DFF_PE)

 Data arrival time                                                  24.504         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      22.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      25.231                          
 clock uncertainty                                      -0.150      25.081                          

 Setup time                                             -0.277      24.804                          

 Data required time                                                 24.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.804                          
 Data arrival time                                                 -24.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.231
  Launch Clock Delay      :  6.914
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      22.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.977 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.418         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      26.914         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      28.318 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_RST_REQ (GTP_DDRPHY)
                                   net (fanout=1)        0.370      28.688         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/D (GTP_DFF_C)

 Data arrival time                                                  28.688         Logic Levels: 0  
                                                                                   Logic: 1.404ns(79.143%), Route: 0.370ns(20.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      22.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      25.231                          
 clock uncertainty                                       0.150      25.381                          

 Hold time                                               0.033      25.414                          

 Data required time                                                 25.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.414                          
 Data arrival time                                                 -28.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.231
  Launch Clock Delay      :  6.914
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      22.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.977 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.418         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      26.914         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      28.234 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      28.675         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N269/I1 (GTP_LUT2)
                                   td                    0.164      28.839 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N269/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      28.839         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/N269
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/D (GTP_DFF_C)

 Data arrival time                                                  28.839         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      22.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      25.231                          
 clock uncertainty                                       0.150      25.381                          

 Hold time                                               0.023      25.404                          

 Data required time                                                 25.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.404                          
 Data arrival time                                                 -28.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/D (GTP_DFF_P)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.231
  Launch Clock Delay      :  6.914
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      22.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.977 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.418         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      26.914         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      28.234 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      28.675         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0_ce_mux[0]_1/I4 (GTP_LUT5)
                                   td                    0.164      28.839 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0_ce_mux[0]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      28.839         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/_N3110
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/D (GTP_DFF_P)

 Data arrival time                                                  28.839         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      22.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      25.231                          
 clock uncertainty                                       0.150      25.381                          

 Hold time                                               0.023      25.404                          

 Data required time                                                 25.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.404                          
 Data arrival time                                                 -28.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.405
  Launch Clock Delay      :  4.405
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.418         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.869 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.451         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   5.451         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.515         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.515 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       4.956         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.477 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.918         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.224 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.905         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.905                          
 clock uncertainty                                      -0.150       6.755                          

 Setup time                                             -0.068       6.687                          

 Data required time                                                  6.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.687                          
 Data arrival time                                                  -5.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.405
  Launch Clock Delay      :  4.405
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.418         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.869 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.451         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   5.451         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.515         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.515 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       4.956         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.477 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.918         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.224 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.905         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.905                          
 clock uncertainty                                      -0.150       6.755                          

 Setup time                                             -0.068       6.687                          

 Data required time                                                  6.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.687                          
 Data arrival time                                                  -5.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.405
  Launch Clock Delay      :  4.405
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.418         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.869 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.451         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   5.451         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.515         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.515 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       4.956         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.477 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.918         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.224 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.905         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.905                          
 clock uncertainty                                      -0.150       6.755                          

 Setup time                                             -0.068       6.687                          

 Data required time                                                  6.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.687                          
 Data arrival time                                                  -5.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.405
  Launch Clock Delay      :  4.405
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.418         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.869 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.451         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   5.451         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.418         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.405                          
 clock uncertainty                                       0.000       4.405                          

 Hold time                                               0.001       4.406                          

 Data required time                                                  4.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.406                          
 Data arrival time                                                  -5.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.405
  Launch Clock Delay      :  4.405
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.418         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.869 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.451         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   5.451         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.418         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.405                          
 clock uncertainty                                       0.000       4.405                          

 Hold time                                               0.001       4.406                          

 Data required time                                                  4.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.406                          
 Data arrival time                                                  -5.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.405
  Launch Clock Delay      :  4.405
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.418         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.869 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.451         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   5.451         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.418         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.405                          
 clock uncertainty                                       0.000       4.405                          

 Hold time                                               0.001       4.406                          

 Data required time                                                  4.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.406                          
 Data arrival time                                                  -5.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/CLK (GTP_DFF_P)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.914
  Launch Clock Delay      :  5.231
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/CLK (GTP_DFF_P)

                                   tco                   0.325       5.556 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/Q (GTP_DFF_P)
                                   net (fanout=3)        0.482       6.038         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/I1 (GTP_LUT2)
                                   td                    0.192       6.230 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/Z (GTP_LUT2)
                                   net (fanout=1)        0.370       6.600         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)

 Data arrival time                                                   6.600         Logic Levels: 1  
                                                                                   Logic: 0.517ns(37.765%), Route: 0.852ns(62.235%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 sys_clk                                                 0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       7.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       7.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.977 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       8.418         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       8.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       9.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       9.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      11.914         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      11.914                          
 clock uncertainty                                      -0.150      11.764                          

 Setup time                                              0.031      11.795                          

 Data required time                                                 11.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.795                          
 Data arrival time                                                  -6.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.914
  Launch Clock Delay      :  5.231
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.556 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.926         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)

 Data arrival time                                                   5.926         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 sys_clk                                                 0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       7.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       7.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.977 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       8.418         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       8.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       9.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       9.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      11.914         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      11.914                          
 clock uncertainty                                      -0.150      11.764                          

 Setup time                                             -0.568      11.196                          

 Data required time                                                 11.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.196                          
 Data arrival time                                                  -5.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/CLK (GTP_DFF_PE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.914
  Launch Clock Delay      :  5.231
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/CLK (GTP_DFF_PE)

                                   tco                   0.325       5.556 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/Q (GTP_DFF_PE)
                                   net (fanout=1)        0.370       5.926         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)

 Data arrival time                                                   5.926         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 sys_clk                                                 0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       7.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       7.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.977 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       8.418         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       8.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       9.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       9.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      11.914         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      11.914                          
 clock uncertainty                                      -0.150      11.764                          

 Setup time                                             -0.564      11.200                          

 Data required time                                                 11.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.200                          
 Data arrival time                                                  -5.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.914
  Launch Clock Delay      :  5.231
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.548 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.918         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)

 Data arrival time                                                   5.918         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.418         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       6.914         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       6.914                          
 clock uncertainty                                       0.150       7.064                          

 Hold time                                               0.683       7.747                          

 Data required time                                                  7.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.747                          
 Data arrival time                                                  -5.918                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.914
  Launch Clock Delay      :  5.231
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.548 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.918         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)

 Data arrival time                                                   5.918         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.418         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       6.914         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       6.914                          
 clock uncertainty                                       0.150       7.064                          

 Hold time                                               0.681       7.745                          

 Data required time                                                  7.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.745                          
 Data arrival time                                                  -5.918                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.914
  Launch Clock Delay      :  5.231
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.548 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.918         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)

 Data arrival time                                                   5.918         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.977 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.418         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       6.914         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       6.914                          
 clock uncertainty                                       0.150       7.064                          

 Hold time                                               0.674       7.738                          

 Data required time                                                  7.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.738                          
 Data arrival time                                                  -5.918                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.820                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[11]/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.234
  Launch Clock Delay      :  5.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.234         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       5.559 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=106)      1.044       6.603         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[11]/C (GTP_DFF_C)

 Data arrival time                                                   6.603         Logic Levels: 0  
                                                                                   Logic: 0.325ns(23.740%), Route: 1.044ns(76.260%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      12.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252      15.234         ui_clk           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      15.234                          
 clock uncertainty                                      -0.150      15.084                          

 Recovery time                                          -0.277      14.807                          

 Data required time                                                 14.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.807                          
 Data arrival time                                                  -6.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.204                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.234
  Launch Clock Delay      :  5.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.234         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       5.559 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=106)      1.044       6.603         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/C (GTP_DFF_C)

 Data arrival time                                                   6.603         Logic Levels: 0  
                                                                                   Logic: 0.325ns(23.740%), Route: 1.044ns(76.260%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      12.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252      15.234         ui_clk           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      15.234                          
 clock uncertainty                                      -0.150      15.084                          

 Recovery time                                          -0.277      14.807                          

 Data required time                                                 14.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.807                          
 Data arrival time                                                  -6.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.204                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.234
  Launch Clock Delay      :  5.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.234         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       5.559 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=106)      1.044       6.603         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   6.603         Logic Levels: 0  
                                                                                   Logic: 0.325ns(23.740%), Route: 1.044ns(76.260%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      12.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252      15.234         ui_clk           
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      15.234                          
 clock uncertainty                                      -0.150      15.084                          

 Recovery time                                          -0.277      14.807                          

 Data required time                                                 14.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.807                          
 Data arrival time                                                  -6.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.204                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.234
  Launch Clock Delay      :  5.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.234         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       5.551 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=102)      1.028       6.579         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/C (GTP_DFF_C)

 Data arrival time                                                   6.579         Logic Levels: 0  
                                                                                   Logic: 0.317ns(23.569%), Route: 1.028ns(76.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.234         ui_clk           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.234                          
 clock uncertainty                                       0.000       5.234                          

 Removal time                                           -0.211       5.023                          

 Data required time                                                  5.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.023                          
 Data arrival time                                                  -6.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.556                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[11]/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.234
  Launch Clock Delay      :  5.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.234         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       5.551 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=102)      1.028       6.579         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[11]/C (GTP_DFF_C)

 Data arrival time                                                   6.579         Logic Levels: 0  
                                                                                   Logic: 0.317ns(23.569%), Route: 1.028ns(76.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.234         ui_clk           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.234                          
 clock uncertainty                                       0.000       5.234                          

 Removal time                                           -0.211       5.023                          

 Data required time                                                  5.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.023                          
 Data arrival time                                                  -6.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.556                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[8]/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.234
  Launch Clock Delay      :  5.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.234         ui_clk           
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       5.551 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=102)      1.028       6.579         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[8]/C (GTP_DFF_C)

 Data arrival time                                                   6.579         Logic Levels: 0  
                                                                                   Logic: 0.317ns(23.569%), Route: 1.028ns(76.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.982 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=407)      2.252       5.234         ui_clk           
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.234                          
 clock uncertainty                                       0.000       5.234                          

 Removal time                                           -0.211       5.023                          

 Data required time                                                  5.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.023                          
 Data arrival time                                                  -6.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.231
  Launch Clock Delay      :  5.231
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.548 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.548         u_ipsl_hmic_h_top/global_reset_n
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0/I (GTP_INV)
                                   td                    0.000       5.548 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0/Z (GTP_INV)
                                   net (fanout=138)      1.172       6.720         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/C (GTP_DFF_C)

 Data arrival time                                                   6.720         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.289%), Route: 1.172ns(78.711%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      22.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      25.231                          
 clock uncertainty                                      -0.150      25.081                          

 Recovery time                                          -0.277      24.804                          

 Data required time                                                 24.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.804                          
 Data arrival time                                                  -6.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.231
  Launch Clock Delay      :  5.231
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.548 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.548         u_ipsl_hmic_h_top/global_reset_n
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0/I (GTP_INV)
                                   td                    0.000       5.548 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0/Z (GTP_INV)
                                   net (fanout=138)      1.172       6.720         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/C (GTP_DFF_C)

 Data arrival time                                                   6.720         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.289%), Route: 1.172ns(78.711%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      22.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      25.231                          
 clock uncertainty                                      -0.150      25.081                          

 Recovery time                                          -0.277      24.804                          

 Data required time                                                 24.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.804                          
 Data arrival time                                                  -6.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/P (GTP_DFF_P)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.231
  Launch Clock Delay      :  5.231
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.548 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.548         u_ipsl_hmic_h_top/global_reset_n
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0/I (GTP_INV)
                                   td                    0.000       5.548 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0/Z (GTP_INV)
                                   net (fanout=138)      1.172       6.720         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N0
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/P (GTP_DFF_P)

 Data arrival time                                                   6.720         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.289%), Route: 1.172ns(78.711%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441      22.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      25.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      25.231                          
 clock uncertainty                                      -0.150      25.081                          

 Recovery time                                          -0.277      24.804                          

 Data required time                                                 24.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.804                          
 Data arrival time                                                  -6.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/psel/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.231
  Launch Clock Delay      :  5.231
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.556 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       5.556         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0/I (GTP_INV)
                                   td                    0.000       5.556 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0/Z (GTP_INV)
                                   net (fanout=10)       0.623       6.179         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/psel/C (GTP_DFF_C)

 Data arrival time                                                   6.179         Logic Levels: 1  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/psel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.231                          
 clock uncertainty                                       0.000       5.231                          

 Removal time                                           -0.211       5.020                          

 Data required time                                                  5.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.020                          
 Data arrival time                                                  -6.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/ddrc_init_done/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.231
  Launch Clock Delay      :  5.231
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.556 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       5.556         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0/I (GTP_INV)
                                   td                    0.000       5.556 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0/Z (GTP_INV)
                                   net (fanout=10)       0.623       6.179         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/ddrc_init_done/C (GTP_DFF_C)

 Data arrival time                                                   6.179         Logic Levels: 1  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/ddrc_init_done/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.231                          
 clock uncertainty                                       0.000       5.231                          

 Removal time                                           -0.211       5.020                          

 Data required time                                                  5.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.020                          
 Data arrival time                                                  -6.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.231
  Launch Clock Delay      :  5.231
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.556 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       5.556         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0/I (GTP_INV)
                                   td                    0.000       5.556 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0/Z (GTP_INV)
                                   net (fanout=10)       0.623       6.179         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N0
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/C (GTP_DFF_CE)

 Data arrival time                                                   6.179         Logic Levels: 1  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.456         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.979 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       5.231         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       5.231                          
 clock uncertainty                                       0.000       5.231                          

 Removal time                                           -0.211       5.020                          

 Data required time                                                  5.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.020                          
 Data arrival time                                                  -6.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr4/RCLK (GTP_OSERDES)
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.557         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.078 f       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.555         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 f       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.306         video_clk5x_out  
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr4/RCLK (GTP_OSERDES)

                                   tco                   0.682       5.988 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr4/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       6.858         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_n [3]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/I (GTP_OUTBUFT)
                                   td                    2.409       9.267 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.267         tmds_clk_n       
 tmds_clk_n                                                                f       tmds_clk_n (port)

 Data arrival time                                                   9.267         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr1/RCLK (GTP_OSERDES)
Endpoint    : tmds_data_p[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.557         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.078 f       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.555         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 f       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.306         video_clk5x_out  
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr1/RCLK (GTP_OSERDES)

                                   tco                   0.682       5.988 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr1/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       6.858         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_p [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/I (GTP_OUTBUFT)
                                   td                    2.409       9.267 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.267         nt_tmds_data_p[2]
 tmds_data_p[2]                                                            f       tmds_data_p[2] (port)

 Data arrival time                                                   9.267         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr2/RCLK (GTP_OSERDES)
Endpoint    : tmds_data_p[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2)        0.441       2.557         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.078 f       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.555         video_clk5x_out_w
                                                                                   video_clk5x_outbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 f       video_clk5x_outbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.306         video_clk5x_out  
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr2/RCLK (GTP_OSERDES)

                                   tco                   0.682       5.988 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr2/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       6.858         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_p [1]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/I (GTP_OUTBUFT)
                                   td                    2.409       9.267 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.267         nt_tmds_data_p[1]
 tmds_data_p[1]                                                            f       tmds_data_p[1] (port)

 Data arrival time                                                   9.267         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : in_hdmi_g[7] (port)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/DIA[7] (GTP_DRM18K)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 in_hdmi_g[7]                                            0.000       0.000 r       in_hdmi_g[7] (port)
                                   net (fanout=1)        0.000       0.000         in_hdmi_g[7]     
                                                                                   in_hdmi_g_ibuf[7]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_hdmi_g_ibuf[7]/O (GTP_INBUF)
                                   net (fanout=1)        0.780       1.991         write_data[23]   
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/DIA[7] (GTP_DRM18K)

 Data arrival time                                                   1.991         Logic Levels: 1  
                                                                                   Logic: 1.211ns(60.824%), Route: 0.780ns(39.176%)
====================================================================================================

====================================================================================================

Startpoint  : in_hdmi_r[7] (port)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/DIA[7] (GTP_DRM18K)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 in_hdmi_r[7]                                            0.000       0.000 r       in_hdmi_r[7] (port)
                                   net (fanout=1)        0.000       0.000         in_hdmi_r[7]     
                                                                                   in_hdmi_r_ibuf[7]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_hdmi_r_ibuf[7]/O (GTP_INBUF)
                                   net (fanout=1)        0.780       1.991         write_data[31]   
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/DIA[7] (GTP_DRM18K)

 Data arrival time                                                   1.991         Logic Levels: 1  
                                                                                   Logic: 1.211ns(60.824%), Route: 0.780ns(39.176%)
====================================================================================================

====================================================================================================

Startpoint  : in_hdmi_r[6] (port)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/DIA[6] (GTP_DRM18K)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 in_hdmi_r[6]                                            0.000       0.000 r       in_hdmi_r[6] (port)
                                   net (fanout=1)        0.000       0.000         in_hdmi_r[6]     
                                                                                   in_hdmi_r_ibuf[6]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       in_hdmi_r_ibuf[6]/O (GTP_INBUF)
                                   net (fanout=1)        0.780       1.991         write_data[30]   
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/DIA[6] (GTP_DRM18K)

 Data arrival time                                                   1.991         Logic Levels: 1  
                                                                                   Logic: 1.211ns(60.824%), Route: 0.780ns(39.176%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 46.000 sec
Action synthesize: CPU time elapsed is 45.938 sec
Current time: Sun Nov  6 20:46:08 2022
Action synthesize: Peak memory pool usage is 278,556,672 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sun Nov  6 20:46:13 2022
Compiling architecture definition.
Analyzing project file 'E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/ddr3_ov5640_hdmi.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net u_ipsl_hmic_h_top/pll_pclk in design, driver pin CLKOUT1(instance u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1) -> load pin CLK(instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net ui_clk in design, driver pin CLKOUT3(instance u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1) -> load pin CLK(instance frame_read_write_m0/frame_fifo_read_m0/fifo_aclr).
Converting tech operator to gate operator.
Processing gate operator.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_03_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_06_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_07_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_10_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_11_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_27_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_28_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_29_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_32_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_33_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_34_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_35_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_36_dut/opit_1_DELI_O' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[0]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_axi_reset0/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[1]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[2]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[3]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[4]/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/ddrc_init_done/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/penable/opit_0_inv_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/psel/opit_0_inv_L5Q' is overwritten by new value.
Device mapping done.
Total device mapping takes 5.406250 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 914      | 26304         | 4                   
| LUT                   | 1584     | 17536         | 10                  
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 2        | 6             | 34                  
| DQSL                  | 5        | 18            | 28                  
| DRM                   | 7        | 48            | 15                  
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 94       | 240           | 40                  
| IOCKDIV               | 1        | 12            | 9                   
| IOCKGATE              | 2        | 12            | 17                  
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 2        | 6             | 34                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 6        | 20            | 30                  
| HMEMC                 | 1        | 2             | 50                  
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 20.000 sec
Action dev_map: CPU time elapsed is 19.781 sec
Current time: Sun Nov  6 20:46:34 2022
Action dev_map: Peak memory pool usage is 238,555,136 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sun Nov  6 20:46:36 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/device_map/top.pcf
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_casn_ch0 -LOC T1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_casn_ch0 -LOC T1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_cke_ch0 -LOC L4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_cke_ch0 -LOC L4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_csn_ch0 -LOC R1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_csn_ch0 -LOC R1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_ddr_clk_w -LOC U3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_ddr_clk_w -LOC U3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_ddr_clkn_w -LOC V3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_ddr_clkn_w -LOC V3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_loop_out -LOC P8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_loop_out -LOC P8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_loop_out_h -LOC U4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_loop_out_h -LOC U4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_odt_ch0 -LOC V2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_odt_ch0 -LOC V2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_rasn_ch0 -LOC R2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_rasn_ch0 -LOC R2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_rstn_ch0 -LOC M2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_rstn_ch0 -LOC M2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_wen_ch0 -LOC V1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_wen_ch0 -LOC V1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port tmds_clk_n -LOC A16 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port tmds_clk_n -LOC A16 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port tmds_clk_p -LOC B16 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port tmds_clk_p -LOC B16 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_n[0]} -LOC A14 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port {tmds_data_n[0]} -LOC A14 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_n[1]} -LOC A11 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port {tmds_data_n[1]} -LOC A11 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_n[2]} -LOC A10 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port {tmds_data_n[2]} -LOC A10 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_p[0]} -LOC B14 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port {tmds_data_p[0]} -LOC B14 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_p[1]} -LOC B11 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port {tmds_data_p[1]} -LOC B11 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_p[2]} -LOC B10 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port {tmds_data_p[2]} -LOC B10 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {in_hdmi_b[0]} -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_b[0]} -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_b[1]} -LOC R14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_b[1]} -LOC R14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_b[2]} -LOC R15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_b[2]} -LOC R15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_b[3]} -LOC R16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_b[3]} -LOC R16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_b[4]} -LOC T16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_b[4]} -LOC T16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_b[5]} -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_b[5]} -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_b[6]} -LOC U16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_b[6]} -LOC U16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_b[7]} -LOC V18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_b[7]} -LOC V18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port in_hdmi_de -LOC P14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port in_hdmi_de -LOC P14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_g[0]} -LOC T18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_g[0]} -LOC T18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_g[1]} -LOC U18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_g[1]} -LOC U18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_g[2]} -LOC M13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_g[2]} -LOC M13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_g[3]} -LOC M14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_g[3]} -LOC M14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_g[4]} -LOC L14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_g[4]} -LOC L14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_g[5]} -LOC L15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_g[5]} -LOC L15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_g[6]} -LOC N18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_g[6]} -LOC N18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_g[7]} -LOC L18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_g[7]} -LOC L18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_r[0]} -LOC L17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_r[0]} -LOC L17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_r[1]} -LOC N16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_r[1]} -LOC N16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_r[2]} -LOC L13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_r[2]} -LOC L13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_r[3]} -LOC N15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_r[3]} -LOC N15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_r[4]} -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_r[4]} -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_r[5]} -LOC P18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_r[5]} -LOC P18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_r[6]} -LOC N14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_r[6]} -LOC N14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port {in_hdmi_r[7]} -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port {in_hdmi_r[7]} -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port in_hdmi_vs -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port in_hdmi_vs -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port pad_loop_in -LOC P7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON
Executing : def_port pad_loop_in -LOC P7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON successfully.
Executing : def_port pad_loop_in_h -LOC V4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON
Executing : def_port pad_loop_in_h -LOC V4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON successfully.
Executing : def_port rst_n -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port rst_n -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_inst_site u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll PLL_82_71
Executing : def_inst_site u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll PLL_82_71 successfully.
W: ConstraintEditor-4019: Port 'ddr_init_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ddrphy_rst_done' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'pll_lock' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'in_video_clk' unspecified I/O constraint.
Executing : apply_constraint -f E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/device_map/top.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC to HMEMC_16_1.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0 to DQSL_6_96.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0 to DQSL_6_24.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll to DLL_7_59.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0 to DQSL_6_52.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0 to DQSL_6_148.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0 to DQSL_6_176.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv to IOCKDIV_6_64.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate to IOCKGATE_6_56.
Mapping instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf02_dut/gopclkgate to IOCKGATE_6_181.
Mapping instance video_pll_m0/u_pll_e1/goppll to PLL_82_51.
Mapping instance video_clk5x_outbufg/gopclkbufg to USCM_74_107.
Mapping instance video_clk_outbufg/gopclkbufg to USCM_74_108.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_105.
Mapping instance in_video_clk_ibuf/opit_1 to IOL_151_73.
Mapping instance video_clkbufg/gopclkbufg to USCM_74_109.
Mapping instance sys_clkbufg/gopclkbufg to USCM_74_106.
Pre global placement takes 18.17 sec.
Run super clustering :
	Initial slack -1876.
	2 iterations finished.
	Final slack -887.
Super clustering done.
Design Utilization : 10%.
Global placement takes 12.14 sec.
Wirelength after global placement is 29910.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_105.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_104.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL on IOL_151_298.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL on IOL_151_350.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL on IOL_151_338.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL on IOL_151_322.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL on IOL_151_297.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL on IOL_151_349.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL on IOL_151_337.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL on IOL_151_321.
Placed fixed group with base inst in_hdmi_b_ibuf[0]/opit_1 on IOL_151_10.
Placed fixed group with base inst in_hdmi_b_ibuf[1]/opit_1 on IOL_151_18.
Placed fixed group with base inst in_hdmi_b_ibuf[2]/opit_1 on IOL_151_17.
Placed fixed group with base inst in_hdmi_b_ibuf[3]/opit_1 on IOL_151_42.
Placed fixed group with base inst in_hdmi_b_ibuf[4]/opit_1 on IOL_151_41.
Placed fixed group with base inst in_hdmi_b_ibuf[5]/opit_1 on IOL_151_22.
Placed fixed group with base inst in_hdmi_b_ibuf[6]/opit_1 on IOL_151_21.
Placed fixed group with base inst in_hdmi_b_ibuf[7]/opit_1 on IOL_151_82.
Placed fixed group with base inst in_hdmi_de_ibuf/opit_1 on IOL_151_9.
Placed fixed group with base inst in_hdmi_g_ibuf[0]/opit_1 on IOL_151_74.
Placed fixed group with base inst in_hdmi_g_ibuf[1]/opit_1 on IOL_151_78.
Placed fixed group with base inst in_hdmi_g_ibuf[2]/opit_1 on IOL_151_146.
Placed fixed group with base inst in_hdmi_g_ibuf[3]/opit_1 on IOL_151_145.
Placed fixed group with base inst in_hdmi_g_ibuf[4]/opit_1 on IOL_151_129.
Placed fixed group with base inst in_hdmi_g_ibuf[5]/opit_1 on IOL_151_130.
Placed fixed group with base inst in_hdmi_g_ibuf[6]/opit_1 on IOL_151_138.
Placed fixed group with base inst in_hdmi_g_ibuf[7]/opit_1 on IOL_151_166.
Placed fixed group with base inst in_hdmi_r_ibuf[0]/opit_1 on IOL_151_165.
Placed fixed group with base inst in_hdmi_r_ibuf[1]/opit_1 on IOL_151_133.
Placed fixed group with base inst in_hdmi_r_ibuf[2]/opit_1 on IOL_151_162.
Placed fixed group with base inst in_hdmi_r_ibuf[3]/opit_1 on IOL_151_134.
Placed fixed group with base inst in_hdmi_r_ibuf[4]/opit_1 on IOL_151_50.
Placed fixed group with base inst in_hdmi_r_ibuf[5]/opit_1 on IOL_151_45.
Placed fixed group with base inst in_hdmi_r_ibuf[6]/opit_1 on IOL_151_5.
Placed fixed group with base inst in_hdmi_r_ibuf[7]/opit_1 on IOL_151_49.
Placed fixed group with base inst in_hdmi_vs_ibuf/opit_1 on IOL_151_14.
Placed fixed group with base inst in_video_clk_ibuf/opit_1 on IOL_151_73.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed instance sys_clkbufg/gopclkbufg on USCM_74_106.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll on DLL_7_59.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0 on DQSL_6_24.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0 on DQSL_6_52.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0 on DQSL_6_96.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0 on DQSL_6_148.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0 on DQSL_6_176.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O on IOL_7_22.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O on IOL_7_102.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_00_dut/opit_0_iol on IOL_7_5.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_01_dut/opit_1 on IOL_7_6.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL on IOL_7_9.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL on IOL_7_46.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL on IOL_7_49.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL on IOL_7_50.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL on IOL_7_73.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL on IOL_7_74.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL on IOL_7_77.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL on IOL_7_78.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL on IOL_7_81.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL on IOL_7_82.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_38_dut/opit_0_iol on IOL_7_117.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_39_dut/opit_1 on IOL_7_118.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL on IOL_7_129.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL on IOL_7_130.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL on IOL_7_133.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL on IOL_7_134.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL on IOL_7_137.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL on IOL_7_138.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL on IOL_7_141.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL on IOL_7_142.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL on IOL_7_146.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_50_dut/opit_1 on IOL_7_157.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL on IOL_7_158.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL on IOL_7_161.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL on IOL_7_166.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL on IOL_7_169.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL on IOL_7_170.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL on IOL_7_173.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL on IOL_7_174.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate on IOCKGATE_6_56.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf02_dut/gopclkgate on IOCKGATE_6_181.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv on IOCKDIV_6_64.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO on IOL_7_10.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO on IOL_7_13.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO on IOL_7_14.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO on IOL_7_17.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO on IOL_7_18.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO on IOL_7_33.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO on IOL_7_34.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO on IOL_7_37.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO on IOL_7_86.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO on IOL_7_89.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO on IOL_7_90.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO on IOL_7_105.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO on IOL_7_106.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO on IOL_7_109.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO on IOL_7_110.
Placed fixed group with base inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO on IOL_7_113.
Placed fixed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC on HMEMC_16_1.
Placed fixed instance u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll on PLL_82_71.
Placed fixed instance video_clk5x_outbufg/gopclkbufg on USCM_74_107.
Placed fixed instance video_clk_outbufg/gopclkbufg on USCM_74_108.
Placed fixed instance video_clkbufg/gopclkbufg on USCM_74_109.
Placed fixed instance video_pll_m0/u_pll_e1/goppll on PLL_82_51.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_2_20.
Placed fixed instance BKCL_auto_3 on BKCL_154_268.
Placed fixed instance BKCL_auto_4 on BKCL_154_144.
Placed fixed instance BKCL_auto_5 on BKCL_154_20.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0(gopDQS_DDC) on DQSL_6_24.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0(gopDQS_DDC) on DQSL_6_52.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0(gopDQS_DDC) on DQSL_6_96.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0(gopDQS_DDC) on DQSL_6_148.
Placed instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0(gopDQS_DDC) on DQSL_6_176.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
Wirelength after Macro cell placement is 30645.
Macro cell placement takes 0.09 sec.
Run super clustering :
	Initial slack -1876.
	2 iterations finished.
	Final slack -887.
Super clustering done.
Design Utilization : 10%.
Wirelength after post global placement is 30568.
Post global placement takes 14.36 sec.
Wirelength after legalization is 31499.
Legalization takes 1.16 sec.
Worst slack before Replication Place is -1036.
Wirelength after replication placement is 31499.
Legalized cost -1036.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 31602.
Timing-driven detailed placement takes 5.19 sec.
Placement done.
Total placement takes 53.66 sec.
Finished placement. (CPU time elapsed 0h:00m:58s)

Routing started.
Building routing graph takes 5.36 sec.
Worst slack is -1006.
Processing design graph takes 1.25 sec.
Total memory for routing:
	48.312660 M.
Total nets for routing : 3113.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 83 nets, it takes 0.03 sec.
Unrouted nets 181 at the end of iteration 0.
Unrouted nets 110 at the end of iteration 1.
Unrouted nets 58 at the end of iteration 2.
Unrouted nets 25 at the end of iteration 3.
Unrouted nets 12 at the end of iteration 4.
Unrouted nets 7 at the end of iteration 5.
Unrouted nets 5 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 0 at the end of iteration 19.
Global Routing step 2 processed 294 nets, it takes 1.91 sec.
Unrouted nets 29 at the end of iteration 0.
Unrouted nets 18 at the end of iteration 1.
Unrouted nets 8 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 0 at the end of iteration 5.
Global Routing step 3 processed 422 nets, it takes 0.81 sec.
Global routing takes 2.78 sec.
Total 3307 subnets.
    forward max bucket size 524 , backward 220.
        Unrouted nets 1568 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.015625 sec.
    forward max bucket size 592 , backward 214.
        Unrouted nets 1215 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.328125 sec.
    forward max bucket size 635 , backward 238.
        Unrouted nets 944 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.000000 sec.
    forward max bucket size 595 , backward 283.
        Unrouted nets 694 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.750000 sec.
    forward max bucket size 595 , backward 309.
        Unrouted nets 547 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.546875 sec.
    forward max bucket size 354 , backward 148.
        Unrouted nets 387 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.375000 sec.
    forward max bucket size 300 , backward 140.
        Unrouted nets 257 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.250000 sec.
    forward max bucket size 408 , backward 157.
        Unrouted nets 168 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.171875 sec.
    forward max bucket size 524 , backward 187.
        Unrouted nets 105 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.140625 sec.
    forward max bucket size 372 , backward 244.
        Unrouted nets 57 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.125000 sec.
    forward max bucket size 390 , backward 132.
        Unrouted nets 43 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.062500 sec.
    forward max bucket size 415 , backward 86.
        Unrouted nets 20 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.046875 sec.
    forward max bucket size 241 , backward 108.
        Unrouted nets 10 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.031250 sec.
    forward max bucket size 114 , backward 175.
        Unrouted nets 4 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.031250 sec.
    forward max bucket size 119 , backward 169.
        Unrouted nets 4 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.031250 sec.
    forward max bucket size 64 , backward 123.
        Unrouted nets 2 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.031250 sec.
    forward max bucket size 64 , backward 44.
        Unrouted nets 0 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.015625 sec.
Detailed routing takes 7.00 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in RCKB_7_62.
I: Route-6001: Insert route through in RCKB_7_60.
    Annotate routing result again.
Finish routing takes 3.95 sec.
Used srb routing arc is 22468.
Cleanup routing takes 0.20 sec.
Routing done.
Total routing takes 23.11 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 6        | 6             | 100                 
| Use of CLMA              | 455      | 3274          | 14                  
|   FF                     | 702      | 19644         | 4                   
|   LUT                    | 1273     | 13096         | 10                  
|   LUT-FF pairs           | 394      | 13096         | 3                   
| Use of CLMS              | 145      | 1110          | 13                  
|   FF                     | 212      | 6660          | 3                   
|   LUT                    | 353      | 4440          | 8                   
|   LUT-FF pairs           | 116      | 4440          | 3                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 2        | 6             | 33                  
| Use of DQSL              | 5        | 18            | 28                  
| Use of DRM               | 7        | 48            | 15                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 1        | 2             | 50                  
| Use of IO                | 94       | 240           | 39                  
|   IOBD                   | 51       | 120           | 43                  
|   IOBR                   | 0        | 6             | 0                   
|   IOBS                   | 43       | 114           | 38                  
| Use of IOCKDIV           | 1        | 12            | 8                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 2        | 12            | 17                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 94       | 240           | 39                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 2        | 6             | 33                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 2        | 24            | 8                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 6        | 20            | 30                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:01m:21s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 94.000 sec
Action pnr: CPU time elapsed is 94.844 sec
Current time: Sun Nov  6 20:48:11 2022
Action pnr: Peak memory pool usage is 532,619,264 bytes
Finished placement and routing. (CPU time elapsed 0h:01m:22s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sun Nov  6 20:48:17 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddrphy_rst_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pll_lock' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'in_hdmi_b[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_b[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_b[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_b[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_b[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_b[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_b[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_b[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_vs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-Lite <build 71107>)
| Date         : Sun Nov  6 20:48:42 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared                 0           2  {sys_clk}
 in_video_clk_Inferred    1000.000     {0 500}        Declared               144           0  {in_video_clk}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                          13.461       {0 6.73}       Generated (sys_clk)    135           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT1}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          2.692        {0 1.346}      Generated (sys_clk)     49           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (sys_clk)    368           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    160           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           1  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               in_video_clk_Inferred                   
 Inferred_clock_group_0        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_1        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_2        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_3        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_4        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_5        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_6        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_7        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_8        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_9        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_10       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_11       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_12       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_13       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_14       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_15       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_16       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_17       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_18       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_19       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_20       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_21       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_22       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_23       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_24       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_25       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_26       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_27       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_29       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_30       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_31       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_32       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_33       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_34       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_35       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_36       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_37       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_38       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_39       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_40       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_41       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_42       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_43       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_44       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_45       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_46       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_47       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_48       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_49       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_50       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_51       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_52       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_53       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_54       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_55       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_56       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_57       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_58       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_59       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_60       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_61       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_62       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_63       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_64       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 in_video_clk_Inferred        1.000 MHz     169.348 MHz       1000.000          5.905        994.095
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                             74.289 MHz     161.996 MHz         13.461          6.173          7.288
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                            371.471 MHz     543.478 MHz          2.692          1.840          0.852
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     144.363 MHz         10.000          6.927          3.073
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz     122.026 MHz         20.000          8.195         11.805
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz    1360.544 MHz          2.500          0.735          1.765
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 in_video_clk_Inferred  in_video_clk_Inferred      994.095       0.000              0            433
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     7.288       0.000              0            402
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.852       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.410     -37.580             30             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     3.073       0.000              0           1741
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    11.805       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.805       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.765       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.521       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 in_video_clk_Inferred  in_video_clk_Inferred        0.177       0.000              0            433
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.373       0.000              0            402
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.441       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.132      -3.563             29             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.101       0.000              0           1741
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.301       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    -0.380      -1.355              6             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.756       0.000              0              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     7.707       0.000              0             85
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.400       0.000              0            129
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.707       0.000              0             85
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.552       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 in_video_clk_Inferred                             499.011       0.000              0            144
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     6.085       0.000              0            135
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.196      -1.568              8             49
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0            368
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.734       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.392       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 in_video_clk_Inferred  in_video_clk_Inferred      995.144       0.000              0            433
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     8.427       0.000              0            402
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     1.225       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.084     -29.402             30             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.948       0.000              0           1741
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    13.737       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     3.065       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.850       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     2.166       0.000              0              9
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 in_video_clk_Inferred  in_video_clk_Inferred        0.217       0.000              0            433
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.339       0.000              0            402
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.390       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.059      -1.515             27             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.155       0.000              0           1741
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.281       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    -0.079      -0.159              3             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.678       0.000              0              9
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.121       0.000              0             85
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.847       0.000              0            129
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.659       0.000              0             85
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.509       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 in_video_clk_Inferred                             499.403       0.000              0            144
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     6.382       0.000              0            135
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.217      -1.736              8             49
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0            368
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.971       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.386       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.844       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : video_timing_data_m0/color_bar_m0/video_active_d0/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/Cin
Path Group  : in_video_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.330  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.362
  Launch Clock Delay      :  4.004
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    1.100       1.162 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.162         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.067       1.229 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.135         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       2.135 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.869       4.004         video_clk        
 CLMS_86_241/CLK                                                           r       video_timing_data_m0/color_bar_m0/video_active_d0/opit_0_inv_L5Q_perm/CLK

 CLMS_86_241/Q1                    tco                   0.261       4.265 r       video_timing_data_m0/color_bar_m0/video_active_d0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.697       5.962         read_en          
                                                         0.276       6.238 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.238         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N871
 CLMA_66_144/COUT                  td                    0.097       6.335 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.335         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N873
 CLMA_66_148/Y1                    td                    0.381       6.716 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.941       7.657         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [5]
 CLMS_66_149/Y0                    td                    0.282       7.939 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[5]/gateop_perm/Z
                                   net (fanout=1)        0.815       8.754         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [5]
 CLMA_58_157/COUT                  td                    0.429       9.183 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N165.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.183         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N165.co [6]
 CLMA_58_161/CIN                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                   9.183         Logic Levels: 4  
                                                                                   Logic: 1.726ns(33.327%), Route: 3.453ns(66.673%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 T17                                                     0.000    1000.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062    1000.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.935    1000.997 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.997         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.056    1001.053 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.823         _N15             
 USCM_74_109/CLK_USCM              td                    0.000    1001.823 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.539    1003.362         video_clk        
 CLMA_58_161/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.312    1003.674                          
 clock uncertainty                                      -0.050    1003.624                          

 Setup time                                             -0.346    1003.278                          

 Data required time                                               1003.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.278                          
 Data arrival time                                                  -9.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.095                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[3]/opit_0_inv_L5Q_perm/L4
Path Group  : in_video_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.264  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.414
  Launch Clock Delay      :  3.990
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    1.100       1.162 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.162         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.067       1.229 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.135         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       2.135 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.855       3.990         video_clk        
 DRM_62_124/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_124/QB0[3]                 tco                   2.006       5.996 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[3]
                                   net (fanout=1)        2.887       8.883         read_data[11]    
 CLMS_94_261/C4                                                            r       video_timing_data_m0/vout_data_r[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.883         Logic Levels: 0  
                                                                                   Logic: 2.006ns(40.997%), Route: 2.887ns(59.003%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 T17                                                     0.000    1000.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062    1000.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.935    1000.997 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.997         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.056    1001.053 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.823         _N15             
 USCM_74_109/CLK_USCM              td                    0.000    1001.823 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.591    1003.414         video_clk        
 CLMS_94_261/CLK                                                           r       video_timing_data_m0/vout_data_r[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.312    1003.726                          
 clock uncertainty                                      -0.050    1003.676                          

 Setup time                                             -0.133    1003.543                          

 Data required time                                               1003.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.543                          
 Data arrival time                                                  -8.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.660                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[5]/opit_0_inv_L5Q_perm/L4
Path Group  : in_video_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.264  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.414
  Launch Clock Delay      :  3.990
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    1.100       1.162 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.162         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.067       1.229 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.135         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       2.135 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.855       3.990         video_clk        
 DRM_62_124/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_124/QB0[5]                 tco                   2.006       5.996 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[5]
                                   net (fanout=1)        2.806       8.802         read_data[13]    
 CLMS_94_261/B4                                                            r       video_timing_data_m0/vout_data_r[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.802         Logic Levels: 0  
                                                                                   Logic: 2.006ns(41.687%), Route: 2.806ns(58.313%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 T17                                                     0.000    1000.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062    1000.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.935    1000.997 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.997         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.056    1001.053 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.823         _N15             
 USCM_74_109/CLK_USCM              td                    0.000    1001.823 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.591    1003.414         video_clk        
 CLMS_94_261/CLK                                                           r       video_timing_data_m0/vout_data_r[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.312    1003.726                          
 clock uncertainty                                      -0.050    1003.676                          

 Setup time                                             -0.133    1003.543                          

 Data required time                                               1003.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.543                          
 Data arrival time                                                  -8.802                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.741                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/video_hs_d0/opit_0_inv/CLK
Endpoint    : video_timing_data_m0/video_hs_d1/opit_0/D
Path Group  : in_video_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  3.413
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.935       0.997 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.997         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.056       1.053 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.823         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.823 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.590       3.413         video_clk        
 CLMA_94_244/CLK                                                           r       video_timing_data_m0/video_hs_d0/opit_0_inv/CLK

 CLMA_94_244/Q2                    tco                   0.223       3.636 f       video_timing_data_m0/video_hs_d0/opit_0_inv/Q
                                   net (fanout=1)        0.235       3.871         video_timing_data_m0/video_hs_d0
 CLMS_94_249/M0                                                            f       video_timing_data_m0/video_hs_d1/opit_0/D

 Data arrival time                                                   3.871         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.690%), Route: 0.235ns(51.310%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    1.100       1.162 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.162         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.067       1.229 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.135         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       2.135 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.887       4.022         video_clk        
 CLMS_94_249/CLK                                                           r       video_timing_data_m0/video_hs_d1/opit_0/CLK
 clock pessimism                                        -0.312       3.710                          
 clock uncertainty                                       0.000       3.710                          

 Hold time                                              -0.016       3.694                          

 Data required time                                                  3.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.694                          
 Data arrival time                                                  -3.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.177                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/ADA0[11]
Path Group  : in_video_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.945
  Launch Clock Delay      :  3.342
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.935       0.997 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.997         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.056       1.053 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.823         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.823 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.519       3.342         video_clk        
 CLMA_58_69/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_58_69/Q0                     tco                   0.223       3.565 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.259       3.824         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [8]
 DRM_62_64/ADA0[11]                                                        f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/ADA0[11]

 Data arrival time                                                   3.824         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    1.100       1.162 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.162         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.067       1.229 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.135         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       2.135 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.810       3.945         video_clk        
 DRM_62_64/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.407                          
 clock uncertainty                                       0.000       3.407                          

 Hold time                                               0.142       3.549                          

 Data required time                                                  3.549                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.549                          
 Data arrival time                                                  -3.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/ADA0[12]
Path Group  : in_video_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.945
  Launch Clock Delay      :  3.342
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.935       0.997 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.997         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.056       1.053 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.823         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.823 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.519       3.342         video_clk        
 CLMA_58_69/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_58_69/Q1                     tco                   0.223       3.565 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.260       3.825         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [9]
 DRM_62_64/ADA0[12]                                                        f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/ADA0[12]

 Data arrival time                                                   3.825         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.170%), Route: 0.260ns(53.830%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    1.100       1.162 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.162         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.067       1.229 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.135         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       2.135 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.810       3.945         video_clk        
 DRM_62_64/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.407                          
 clock uncertainty                                       0.000       3.407                          

 Hold time                                               0.142       3.549                          

 Data required time                                                  3.549                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.549                          
 Data arrival time                                                  -3.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/de_reg/opit_0/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.112  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.257
  Launch Clock Delay      :  7.437
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       5.570 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.867       7.437         video_clk_out    
 CLMS_94_265/CLK                                                           r       dvi_encoder_m0/encb/de_reg/opit_0/CLK

 CLMS_94_265/Q1                    tco                   0.261       7.698 r       dvi_encoder_m0/encb/de_reg/opit_0/Q
                                   net (fanout=75)       1.483       9.181         dvi_encoder_m0/encb/de_reg
 CLMA_118_292/Y2                   td                    0.384       9.565 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=20)       0.736      10.301         dvi_encoder_m0/encg/N228
 CLMA_114_300/Y1                   td                    0.276      10.577 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.631      11.208         dvi_encoder_m0/encg/nb9 [1]
                                                         0.387      11.595 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000      11.595         dvi_encoder_m0/encg/_N1230
 CLMA_106_313/Y3                   td                    0.380      11.975 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.350      12.325         dvi_encoder_m0/encg/nb6 [3]
 CLMA_114_312/COUT                 td                    0.431      12.756 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.756         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [4]
 CLMA_114_316/Y0                   td                    0.198      12.954 r       dvi_encoder_m0/encg/N243_5.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.261      13.215         dvi_encoder_m0/encg/nb5 [4]
 CLMA_114_316/B4                                                           r       dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.215         Logic Levels: 5  
                                                                                   Logic: 2.317ns(40.100%), Route: 3.461ns(59.900%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      14.489 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.489         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      14.545 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      15.653         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      15.653 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690      17.343         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444      17.787 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      18.192         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000      18.192 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.526      19.718         video_clk_out    
 CLMA_114_316/CLK                                                          r       dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.068      20.786                          
 clock uncertainty                                      -0.150      20.636                          

 Setup time                                             -0.133      20.503                          

 Data required time                                                 20.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.503                          
 Data arrival time                                                 -13.215                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.288                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/de_reg/opit_0/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.252
  Launch Clock Delay      :  7.437
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       5.570 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.867       7.437         video_clk_out    
 CLMS_94_265/CLK                                                           r       dvi_encoder_m0/encb/de_reg/opit_0/CLK

 CLMS_94_265/Q1                    tco                   0.261       7.698 r       dvi_encoder_m0/encb/de_reg/opit_0/Q
                                   net (fanout=75)       1.483       9.181         dvi_encoder_m0/encb/de_reg
 CLMA_118_292/Y2                   td                    0.384       9.565 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=20)       0.736      10.301         dvi_encoder_m0/encg/N228
 CLMA_114_300/Y1                   td                    0.276      10.577 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.631      11.208         dvi_encoder_m0/encg/nb9 [1]
                                                         0.387      11.595 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000      11.595         dvi_encoder_m0/encg/_N1230
 CLMA_106_313/Y2                   td                    0.198      11.793 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y0
                                   net (fanout=2)        0.349      12.142         dvi_encoder_m0/encg/nb6 [2]
 CLMA_114_312/Y3                   td                    0.571      12.713 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.261      12.974         dvi_encoder_m0/encg/nb5 [3]
 CLMS_114_313/D1                                                           r       dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  12.974         Logic Levels: 4  
                                                                                   Logic: 2.077ns(37.511%), Route: 3.460ns(62.489%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      14.489 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.489         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      14.545 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      15.653         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      15.653 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690      17.343         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444      17.787 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      18.192         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000      18.192 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.521      19.713         video_clk_out    
 CLMS_114_313/CLK                                                          r       dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.068      20.781                          
 clock uncertainty                                      -0.150      20.631                          

 Setup time                                             -0.239      20.392                          

 Data required time                                                 20.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.392                          
 Data arrival time                                                 -12.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.418                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/de_reg/opit_0/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[2]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.252
  Launch Clock Delay      :  7.437
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       5.570 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.867       7.437         video_clk_out    
 CLMS_94_265/CLK                                                           r       dvi_encoder_m0/encb/de_reg/opit_0/CLK

 CLMS_94_265/Q1                    tco                   0.261       7.698 r       dvi_encoder_m0/encb/de_reg/opit_0/Q
                                   net (fanout=75)       1.483       9.181         dvi_encoder_m0/encb/de_reg
 CLMA_118_292/Y2                   td                    0.384       9.565 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=20)       0.736      10.301         dvi_encoder_m0/encg/N228
 CLMA_114_300/Y1                   td                    0.276      10.577 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.631      11.208         dvi_encoder_m0/encg/nb9 [1]
                                                         0.387      11.595 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000      11.595         dvi_encoder_m0/encg/_N1230
 CLMA_106_313/Y2                   td                    0.198      11.793 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y0
                                   net (fanout=2)        0.349      12.142         dvi_encoder_m0/encg/nb6 [2]
 CLMA_114_312/Y2                   td                    0.389      12.531 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.260      12.791         dvi_encoder_m0/encg/nb5 [2]
 CLMS_114_313/B1                                                           r       dvi_encoder_m0/encg/cnt[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  12.791         Logic Levels: 4  
                                                                                   Logic: 1.895ns(35.394%), Route: 3.459ns(64.606%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      14.489 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.489         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      14.545 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      15.653         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      15.653 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690      17.343         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444      17.787 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      18.192         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000      18.192 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.521      19.713         video_clk_out    
 CLMS_114_313/CLK                                                          r       dvi_encoder_m0/encg/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.068      20.781                          
 clock uncertainty                                      -0.150      20.631                          

 Setup time                                             -0.240      20.391                          

 Data required time                                                 20.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.391                          
 Data arrival time                                                 -12.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.600                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/c1_q/opit_0/CLK
Endpoint    : dvi_encoder_m0/encb/c1_reg/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.428
  Launch Clock Delay      :  6.311
  Clock Pessimism Removal :  -1.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.731 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.580       6.311         video_clk_out    
 CLMA_94_236/CLK                                                           r       dvi_encoder_m0/encb/c1_q/opit_0/CLK

 CLMA_94_236/Q0                    tco                   0.224       6.535 r       dvi_encoder_m0/encb/c1_q/opit_0/Q
                                   net (fanout=1)        0.137       6.672         dvi_encoder_m0/encb/c1_q
 CLMA_94_236/M2                                                            r       dvi_encoder_m0/encb/c1_reg/opit_0/D

 Data arrival time                                                   6.672         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       5.570 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.858       7.428         video_clk_out    
 CLMA_94_236/CLK                                                           r       dvi_encoder_m0/encb/c1_reg/opit_0/CLK
 clock pessimism                                        -1.117       6.311                          
 clock uncertainty                                       0.000       6.311                          

 Hold time                                              -0.012       6.299                          

 Data required time                                                  6.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.299                          
 Data arrival time                                                  -6.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/de_q/opit_0/CLK
Endpoint    : dvi_encoder_m0/encb/de_reg/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.437
  Launch Clock Delay      :  6.317
  Clock Pessimism Removal :  -1.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.731 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.586       6.317         video_clk_out    
 CLMS_94_265/CLK                                                           r       dvi_encoder_m0/encb/de_q/opit_0/CLK

 CLMS_94_265/Q2                    tco                   0.224       6.541 r       dvi_encoder_m0/encb/de_q/opit_0/Q
                                   net (fanout=1)        0.138       6.679         dvi_encoder_m0/encb/de_q
 CLMS_94_265/M2                                                            r       dvi_encoder_m0/encb/de_reg/opit_0/D

 Data arrival time                                                   6.679         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       5.570 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.867       7.437         video_clk_out    
 CLMS_94_265/CLK                                                           r       dvi_encoder_m0/encb/de_reg/opit_0/CLK
 clock pessimism                                        -1.120       6.317                          
 clock uncertainty                                       0.000       6.317                          

 Hold time                                              -0.012       6.305                          

 Data required time                                                  6.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.305                          
 Data arrival time                                                  -6.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/n1d[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/q_m_reg[8]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.400
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -1.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.731 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.549       6.280         video_clk_out    
 CLMA_126_284/CLK                                                          r       dvi_encoder_m0/encr/n1d[0]/opit_0_L5Q_perm/CLK

 CLMA_126_284/Q1                   tco                   0.223       6.503 f       dvi_encoder_m0/encr/n1d[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.145       6.648         dvi_encoder_m0/encr/n1d [0]
 CLMS_126_285/B4                                                           f       dvi_encoder_m0/encr/q_m_reg[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.648         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.598%), Route: 0.145ns(39.402%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       5.570 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.830       7.400         video_clk_out    
 CLMS_126_285/CLK                                                          r       dvi_encoder_m0/encr/q_m_reg[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.087       6.313                          
 clock uncertainty                                       0.000       6.313                          

 Hold time                                              -0.084       6.229                          

 Data required time                                                  6.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.229                          
 Data arrival time                                                  -6.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.419                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[4]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.284
  Launch Clock Delay      :  7.373
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       5.568 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.805       7.373         video_clk5x_out  
 CLMS_126_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK

 CLMS_126_305/Q1                   tco                   0.261       7.634 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/Q
                                   net (fanout=41)       1.157       8.791         dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4]
 CLMS_102_285/C1                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                   8.791         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.406%), Route: 1.157ns(81.594%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.720 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.720         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.776 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.884         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.884 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       6.574         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       7.016 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       7.421         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       7.421 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.555       8.976         video_clk5x_out  
 CLMS_102_285/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.068      10.044                          
 clock uncertainty                                      -0.150       9.894                          

 Setup time                                             -0.251       9.643                          

 Data required time                                                  9.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.643                          
 Data arrival time                                                  -8.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.852                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.281
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       5.568 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.819       7.387         video_clk5x_out  
 CLMA_138_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/CLK

 CLMA_138_301/Q1                   tco                   0.261       7.648 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.616       8.264         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [0]
 CLMS_142_321/Y0                   td                    0.164       8.428 r       dvi_encoder_m0/serdes_4b_10to1_m0/N87/gateop_perm/Z
                                   net (fanout=1)        0.430       8.858         dvi_encoder_m0/serdes_4b_10to1_m0/N87
 IOL_151_321/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[0]

 Data arrival time                                                   8.858         Logic Levels: 1  
                                                                                   Logic: 0.425ns(28.892%), Route: 1.046ns(71.108%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.720 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.720         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.776 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.884         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.884 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       6.574         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       7.016 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       7.421         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       7.421 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.552       8.973         video_clk5x_out  
 IOL_151_321/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
 clock pessimism                                         1.068      10.041                          
 clock uncertainty                                      -0.150       9.891                          

 Setup time                                             -0.156       9.735                          

 Data required time                                                  9.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.735                          
 Data arrival time                                                  -8.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.877                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.300
  Launch Clock Delay      :  7.393
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       5.568 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.825       7.393         video_clk5x_out  
 CLMS_126_289/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q/CLK

 CLMS_126_289/Q0                   tco                   0.261       7.654 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q/Q
                                   net (fanout=1)        1.124       8.778         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [1]
 CLMS_142_341/A1                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/L1

 Data arrival time                                                   8.778         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.845%), Route: 1.124ns(81.155%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.720 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.720         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.776 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.884         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.884 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       6.574         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       7.016 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       7.421         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       7.421 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.571       8.992         video_clk5x_out  
 CLMS_142_341/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.068      10.060                          
 clock uncertainty                                      -0.150       9.910                          

 Setup time                                             -0.248       9.662                          

 Data required time                                                  9.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.662                          
 Data arrival time                                                  -8.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.884                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.390
  Launch Clock Delay      :  6.268
  Clock Pessimism Removal :  -1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.729 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.539       6.268         video_clk5x_out  
 CLMA_146_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0_L5Q_perm/CLK

 CLMA_146_304/Q1                   tco                   0.223       6.491 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.188       6.679         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [3]
 CLMA_142_300/B4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.679         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.258%), Route: 0.188ns(45.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       5.568 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.822       7.390         video_clk5x_out  
 CLMA_142_300/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.068       6.322                          
 clock uncertainty                                       0.000       6.322                          

 Hold time                                              -0.084       6.238                          

 Data required time                                                  6.238                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.238                          
 Data arrival time                                                  -6.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.441                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.373
  Launch Clock Delay      :  6.253
  Clock Pessimism Removal :  -1.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.729 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.524       6.253         video_clk5x_out  
 CLMS_126_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMS_126_305/Q2                   tco                   0.223       6.476 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.144       6.620         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMS_126_305/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.620         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       5.568 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.805       7.373         video_clk5x_out  
 CLMS_126_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.120       6.253                          
 clock uncertainty                                       0.000       6.253                          

 Hold time                                              -0.081       6.172                          

 Data required time                                                  6.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.172                          
 Data arrival time                                                  -6.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.373
  Launch Clock Delay      :  6.253
  Clock Pessimism Removal :  -1.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.729 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.524       6.253         video_clk5x_out  
 CLMS_126_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMS_126_305/Q2                   tco                   0.223       6.476 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.144       6.620         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMS_126_305/C4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.620         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       5.568 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.805       7.373         video_clk5x_out  
 CLMS_126_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.120       6.253                          
 clock uncertainty                                       0.000       6.253                          

 Hold time                                              -0.082       6.171                          

 Data required time                                                  6.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.171                          
 Data arrival time                                                  -6.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.449                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[8]/opit_0_inv_L5Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.261
  Launch Clock Delay      :  7.383
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   36224.744 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.744         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   36224.811 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   36226.115         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36226.115 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006   36228.121         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523   36228.644 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477   36229.121         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000   36229.121 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.813   36230.934         video_clk_out    
 CLMA_130_301/CLK                                                          r       dvi_encoder_m0/encr/dout[8]/opit_0_inv_L5Q/CLK

 CLMA_130_301/Q3                   tco                   0.261   36231.195 r       dvi_encoder_m0/encr/dout[8]/opit_0_inv_L5Q/Q
                                   net (fanout=1)        0.434   36231.629         dvi_encoder_m0/green [8]
 CLMA_130_300/D4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q/L4

 Data arrival time                                               36231.629         Logic Levels: 0  
                                                                                   Logic: 0.261ns(37.554%), Route: 0.434ns(62.446%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   36224.580 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.580         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   36224.636 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   36225.744         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36225.744 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690   36227.434         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   36227.876 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   36228.281         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000   36228.281 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.532   36229.813         video_clk5x_out  
 CLMA_130_300/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q/CLK
 clock pessimism                                         0.688   36230.501                          
 clock uncertainty                                      -0.150   36230.351                          

 Setup time                                             -0.132   36230.219                          

 Data required time                                              36230.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36230.219                          
 Data arrival time                                              -36231.629                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.410                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.431  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.300
  Launch Clock Delay      :  7.419
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   36224.744 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.744         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   36224.811 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   36226.115         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36226.115 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006   36228.121         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523   36228.644 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477   36229.121         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000   36229.121 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.849   36230.970         video_clk_out    
 CLMA_138_341/CLK                                                          r       dvi_encoder_m0/encg/dout[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_341/Q0                   tco                   0.261   36231.231 r       dvi_encoder_m0/encg/dout[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.420   36231.651         dvi_encoder_m0/red [1]
 CLMS_142_341/A4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/L4

 Data arrival time                                               36231.651         Logic Levels: 0  
                                                                                   Logic: 0.261ns(38.326%), Route: 0.420ns(61.674%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   36224.580 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.580         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   36224.636 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   36225.744         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36225.744 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690   36227.434         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   36227.876 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   36228.281         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000   36228.281 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.571   36229.852         video_clk5x_out  
 CLMS_142_341/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.688   36230.540                          
 clock uncertainty                                      -0.150   36230.390                          

 Setup time                                             -0.130   36230.260                          

 Data required time                                              36230.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36230.260                          
 Data arrival time                                              -36231.651                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.391                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[9]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.437  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.271
  Launch Clock Delay      :  7.396
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   36224.744 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.744         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   36224.811 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   36226.115         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36226.115 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006   36228.121         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523   36228.644 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477   36229.121         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000   36229.121 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.826   36230.947         video_clk_out    
 CLMS_102_325/CLK                                                          r       dvi_encoder_m0/encg/dout[9]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_102_325/Q0                   tco                   0.261   36231.208 r       dvi_encoder_m0/encg/dout[9]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.414   36231.622         dvi_encoder_m0/red [9]
 CLMA_106_325/A4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[4]/opit_0_L5Q_perm/L4

 Data arrival time                                               36231.622         Logic Levels: 0  
                                                                                   Logic: 0.261ns(38.667%), Route: 0.414ns(61.333%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   36224.580 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.580         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   36224.636 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   36225.744         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36225.744 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690   36227.434         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   36227.876 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   36228.281         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000   36228.281 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.542   36229.823         video_clk5x_out  
 CLMA_106_325/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.688   36230.511                          
 clock uncertainty                                      -0.150   36230.361                          

 Setup time                                             -0.130   36230.231                          

 Data required time                                              36230.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36230.231                          
 Data arrival time                                              -36231.622                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.391                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.393
  Launch Clock Delay      :  6.275
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.731 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.544       6.275         video_clk_out    
 CLMA_126_288/CLK                                                          r       dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_288/Q1                   tco                   0.223       6.498 f       dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.144       6.642         dvi_encoder_m0/red [3]
 CLMS_126_289/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q/L4

 Data arrival time                                                   6.642         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       5.568 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.825       7.393         video_clk5x_out  
 CLMS_126_289/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q/CLK
 clock pessimism                                        -0.688       6.705                          
 clock uncertainty                                       0.150       6.855                          

 Hold time                                              -0.081       6.774                          

 Data required time                                                  6.774                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.774                          
 Data arrival time                                                  -6.642                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.132                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.403
  Launch Clock Delay      :  6.285
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.731 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.554       6.285         video_clk_out    
 CLMA_126_280/CLK                                                          r       dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_126_280/Q0                   tco                   0.223       6.508 f       dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.144       6.652         dvi_encoder_m0/blue [2]
 CLMS_126_281/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.652         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       5.568 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       7.403         video_clk5x_out  
 CLMS_126_281/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.688       6.715                          
 clock uncertainty                                       0.150       6.865                          

 Hold time                                              -0.081       6.784                          

 Data required time                                                  6.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.784                          
 Data arrival time                                                  -6.652                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.132                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.396
  Launch Clock Delay      :  6.278
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.731 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.547       6.278         video_clk_out    
 CLMA_106_289/CLK                                                          r       dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_106_289/Q1                   tco                   0.223       6.501 f       dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.144       6.645         dvi_encoder_m0/blue [4]
 CLMA_106_288/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.645         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       5.568 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.828       7.396         video_clk5x_out  
 CLMA_106_288/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.688       6.708                          
 clock uncertainty                                       0.150       6.858                          

 Hold time                                              -0.081       6.777                          

 Data required time                                                  6.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.777                          
 Data arrival time                                                  -6.645                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.281
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.787      10.188         s00_axi_wready   
 CLMA_50_73/Y1                     td                    0.169      10.357 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.694      11.051         u_aq_axi_master/N5
                                                         0.276      11.327 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000      11.327         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N899
 CLMA_66_72/COUT                   td                    0.097      11.424 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.424         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N901
                                                         0.060      11.484 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.484         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N903
 CLMA_66_76/Y3                     td                    0.380      11.864 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.427      12.291         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [7]
 CLMA_66_68/Y0                     td                    0.164      12.455 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N80[7]/gateop_perm/Z
                                   net (fanout=2)        0.669      13.124         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_78_72/COUT                   td                    0.427      13.551 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.551         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.co [6]
 CLMA_78_76/CIN                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  13.551         Logic Levels: 5  
                                                                                   Logic: 2.541ns(41.533%), Route: 3.577ns(58.467%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.547      16.281         ntclkbufg_1      
 CLMA_78_76/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.839      17.120                          
 clock uncertainty                                      -0.150      16.970                          

 Setup time                                             -0.346      16.624                          

 Data required time                                                 16.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.624                          
 Data arrival time                                                 -13.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.073                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.316
  Launch Clock Delay      :  7.403
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.830       7.403         ntclkbufg_1      
 CLMS_78_81/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMS_78_81/Q0                     tco                   0.261       7.664 r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.647       9.311         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   9.311         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.679%), Route: 1.647ns(86.321%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.582      16.316         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.839      17.155                          
 clock uncertainty                                      -0.150      17.005                          

 Setup time                                             -4.557      12.448                          

 Data required time                                                 12.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.448                          
 Data arrival time                                                  -9.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.318  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.276
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.787      10.188         s00_axi_wready   
 CLMA_50_73/Y1                     td                    0.169      10.357 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.694      11.051         u_aq_axi_master/N5
                                                         0.276      11.327 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000      11.327         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N899
 CLMA_66_72/Y3                     td                    0.380      11.707 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.419      12.126         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [3]
 CLMA_70_69/Y1                     td                    0.169      12.295 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N80[3]/gateop_perm/Z
                                   net (fanout=2)        0.642      12.937         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [3]
                                                         0.442      13.379 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N297_7.fsub_4/gateop_A2/Cout
                                                         0.000      13.379         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N297_7.co [5]
 CLMS_78_69/COUT                   td                    0.095      13.474 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N297_7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.474         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N297_7.co [7]
 CLMS_78_73/CIN                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  13.474         Logic Levels: 4  
                                                                                   Logic: 2.499ns(41.367%), Route: 3.542ns(58.633%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.542      16.276         ntclkbufg_1      
 CLMS_78_73/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.839      17.115                          
 clock uncertainty                                      -0.150      16.965                          

 Setup time                                             -0.171      16.794                          

 Data required time                                                 16.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.794                          
 Data arrival time                                                 -13.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_r_len[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARLEN_1[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.305
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.571       6.305         ntclkbufg_1      
 CLMA_30_113/CLK                                                           r       u_aq_axi_master/reg_r_len[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_113/Q2                    tco                   0.223       6.528 f       u_aq_axi_master/reg_r_len[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.301       6.829         s00_axi_arlen[1] 
 HMEMC_16_1/SRB_IOL35_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARLEN_1[1]

 Data arrival time                                                   6.829         Logic Levels: 0  
                                                                                   Logic: 0.223ns(42.557%), Route: 0.301ns(57.443%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.839       6.594                          
 clock uncertainty                                       0.000       6.594                          

 Hold time                                               0.134       6.728                          

 Data required time                                                  6.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.728                          
 Data arrival time                                                  -6.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_r_len[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARLEN_1[3]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.305
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.571       6.305         ntclkbufg_1      
 CLMA_30_113/CLK                                                           r       u_aq_axi_master/reg_r_len[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_113/Q1                    tco                   0.223       6.528 f       u_aq_axi_master/reg_r_len[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.361       6.889         s00_axi_arlen[3] 
 HMEMC_16_1/SRB_IOL35_TS_CTRL[0]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARLEN_1[3]

 Data arrival time                                                   6.889         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.185%), Route: 0.361ns(61.815%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.839       6.594                          
 clock uncertainty                                       0.000       6.594                          

 Hold time                                               0.108       6.702                          

 Data required time                                                  6.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.702                          
 Data arrival time                                                  -6.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.187                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/read_req_d2/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.448
  Launch Clock Delay      :  6.326
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.592       6.326         ntclkbufg_1      
 CLMA_78_132/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d2/opit_0_inv/CLK

 CLMA_78_132/Q0                    tco                   0.223       6.549 f       frame_read_write_m0/frame_fifo_read_m0/read_req_d2/opit_0_inv/Q
                                   net (fanout=30)       0.221       6.770         frame_read_write_m0/frame_fifo_read_m0/read_req_d2
 CLMA_78_116/A4                                                            f       frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.770         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.225%), Route: 0.221ns(49.775%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.875       7.448         ntclkbufg_1      
 CLMA_78_116/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.839       6.609                          
 clock uncertainty                                       0.000       6.609                          

 Hold time                                              -0.081       6.528                          

 Data required time                                                  6.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.528                          
 Data arrival time                                                  -6.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.372
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.802       7.372         ntclkbufg_0      
 CLMA_26_72/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_72/Q3                     tco                   0.261       7.633 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.944       8.577         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_38_72/Y0                     td                    0.282       8.859 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.821       9.680         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3356
 CLMS_26_73/Y3                     td                    0.169       9.849 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.264      10.113         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_73/Y2                     td                    0.284      10.397 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.092      11.489         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566
 CLMA_30_108/Y0                    td                    0.282      11.771 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        1.638      13.409         u_ipsl_hmic_h_top/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  13.409         Logic Levels: 4  
                                                                                   Logic: 1.278ns(21.169%), Route: 4.759ns(78.831%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -2.004      25.214                          

 Data required time                                                 25.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.214                          
 Data arrival time                                                 -13.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[8]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.372
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.802       7.372         ntclkbufg_0      
 CLMA_26_72/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_72/Q3                     tco                   0.261       7.633 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.944       8.577         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_38_72/Y0                     td                    0.282       8.859 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.821       9.680         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3356
 CLMS_26_73/Y3                     td                    0.169       9.849 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.264      10.113         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_73/Y2                     td                    0.284      10.397 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.285      11.682         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566
 CLMA_42_109/Y1                    td                    0.169      11.851 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[8]/gateop_perm/Z
                                   net (fanout=1)        1.591      13.442         u_ipsl_hmic_h_top/ddrc_paddr [8]
 HMEMC_16_1/SRB_IOL4_TX_DATA[0]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[8]

 Data arrival time                                                  13.442         Logic Levels: 4  
                                                                                   Logic: 1.165ns(19.193%), Route: 4.905ns(80.807%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -1.843      25.375                          

 Data required time                                                 25.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.375                          
 Data arrival time                                                 -13.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.933                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[5]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.372
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.802       7.372         ntclkbufg_0      
 CLMA_26_72/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_72/Q3                     tco                   0.261       7.633 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.944       8.577         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_38_72/Y0                     td                    0.282       8.859 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.821       9.680         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3356
 CLMS_26_73/Y3                     td                    0.169       9.849 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.264      10.113         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_73/Y2                     td                    0.284      10.397 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.083      11.480         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566
 CLMA_26_104/Y0                    td                    0.282      11.762 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[5]/gateop_perm/Z
                                   net (fanout=1)        1.587      13.349         u_ipsl_hmic_h_top/ddrc_paddr [5]
 HMEMC_16_1/SRB_IOL4_TX_DATA[2]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[5]

 Data arrival time                                                  13.349         Logic Levels: 4  
                                                                                   Logic: 1.278ns(21.382%), Route: 4.699ns(78.618%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -1.873      25.345                          

 Data required time                                                 25.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.345                          
 Data arrival time                                                 -13.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.996                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.363
  Launch Clock Delay      :  6.246
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.515       6.246         ntclkbufg_0      
 CLMA_38_172/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/CLK

 CLMA_38_172/Q1                    tco                   0.223       6.469 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/Q
                                   net (fanout=1)        0.144       6.613         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [2]
 CLMS_38_173/AD                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/D

 Data arrival time                                                   6.613         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.793       7.363         ntclkbufg_0      
 CLMS_38_173/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/CLK
 clock pessimism                                        -1.084       6.279                          
 clock uncertainty                                       0.000       6.279                          

 Hold time                                               0.033       6.312                          

 Data required time                                                  6.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.312                          
 Data arrival time                                                  -6.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[6]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[6]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.358
  Launch Clock Delay      :  6.241
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.510       6.241         ntclkbufg_0      
 CLMA_38_176/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[6]/opit_0_inv/CLK

 CLMA_38_176/Q1                    tco                   0.224       6.465 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[6]/opit_0_inv/Q
                                   net (fanout=3)        0.140       6.605         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [6]
 CLMS_38_177/M0                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[6]/opit_0_inv/D

 Data arrival time                                                   6.605         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.538%), Route: 0.140ns(38.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.788       7.358         ntclkbufg_0      
 CLMS_38_177/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[6]/opit_0_inv/CLK
 clock pessimism                                        -1.084       6.274                          
 clock uncertainty                                       0.000       6.274                          

 Hold time                                              -0.012       6.262                          

 Data required time                                                  6.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.262                          
 Data arrival time                                                  -6.605                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.393
  Launch Clock Delay      :  6.276
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.545       6.276         ntclkbufg_0      
 CLMA_38_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1[0]/opit_0_inv/CLK

 CLMA_38_96/Q3                     tco                   0.224       6.500 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1[0]/opit_0_inv/Q
                                   net (fanout=3)        0.141       6.641         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1 [0]
 CLMS_38_97/M2                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[0]/opit_0_inv/D

 Data arrival time                                                   6.641         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.823       7.393         ntclkbufg_0      
 CLMS_38_97/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[0]/opit_0_inv/CLK
 clock pessimism                                        -1.084       6.309                          
 clock uncertainty                                       0.000       6.309                          

 Hold time                                              -0.012       6.297                          

 Data required time                                                  6.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.297                          
 Data arrival time                                                  -6.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.272
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.003      23.311         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_54_84/Y2                     td                    0.165      23.476 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.252      23.728         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_54_88/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.728         Logic Levels: 1  
                                                                                   Logic: 1.569ns(55.559%), Route: 1.255ns(44.441%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.541      26.272         ntclkbufg_0      
 CLMA_54_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.960                          
 clock uncertainty                                      -0.150      26.810                          

 Setup time                                             -0.277      26.533                          

 Data required time                                                 26.533                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.533                          
 Data arrival time                                                 -23.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.267
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.003      23.311         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_54_84/Y2                     td                    0.165      23.476 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.218      23.694         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMS_54_85/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.694         Logic Levels: 1  
                                                                                   Logic: 1.569ns(56.237%), Route: 1.221ns(43.763%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.536      26.267         ntclkbufg_0      
 CLMS_54_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.955                          
 clock uncertainty                                      -0.150      26.805                          

 Setup time                                             -0.277      26.528                          

 Data required time                                                 26.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.528                          
 Data arrival time                                                 -23.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.267
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.003      23.311         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_54_84/Y2                     td                    0.165      23.476 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.218      23.694         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMS_54_85/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.694         Logic Levels: 1  
                                                                                   Logic: 1.569ns(56.237%), Route: 1.221ns(43.763%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.536      26.267         ntclkbufg_0      
 CLMS_54_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.955                          
 clock uncertainty                                      -0.150      26.805                          

 Setup time                                             -0.277      26.528                          

 Data required time                                                 26.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.528                          
 Data arrival time                                                 -23.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.392
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.092      26.107 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.351      26.458         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_88/M0                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  26.458         Logic Levels: 0  
                                                                                   Logic: 1.092ns(75.676%), Route: 0.351ns(24.324%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.822      27.392         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.688      26.704                          
 clock uncertainty                                       0.150      26.854                          

 Hold time                                              -0.016      26.838                          

 Data required time                                                 26.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.838                          
 Data arrival time                                                 -26.458                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.392
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.090 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.305      26.395         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/C4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.395         Logic Levels: 0  
                                                                                   Logic: 1.075ns(77.899%), Route: 0.305ns(22.101%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.822      27.392         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.704                          
 clock uncertainty                                       0.150      26.854                          

 Hold time                                              -0.082      26.772                          

 Data required time                                                 26.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.772                          
 Data arrival time                                                 -26.395                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.392
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.045 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.409      26.454         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_89/C4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.454         Logic Levels: 0  
                                                                                   Logic: 1.030ns(71.577%), Route: 0.409ns(28.423%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.822      27.392         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.704                          
 clock uncertainty                                       0.150      26.854                          

 Hold time                                              -0.082      26.772                          

 Data required time                                                 26.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.772                          
 Data arrival time                                                 -26.454                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.663  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.366
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.796       7.366         ntclkbufg_0      
 CLMA_50_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_50_73/Q0                     tco                   0.261       7.627 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.602       8.229         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_38_80/Y0                     td                    0.164       8.393 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.670       9.063         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   9.063         Logic Levels: 1  
                                                                                   Logic: 0.425ns(25.044%), Route: 1.272ns(74.956%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                              0.031      10.584                          

 Data required time                                                 10.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.584                          
 Data arrival time                                                  -9.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.521                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.684  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.817       7.387         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMS_26_85/Q1                     tco                   0.261       7.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.440       8.088         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   8.088         Logic Levels: 0  
                                                                                   Logic: 0.261ns(37.233%), Route: 0.440ns(62.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                             -0.568       9.985                          

 Data required time                                                  9.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.985                          
 Data arrival time                                                  -8.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.897                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.684  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.817       7.387         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_85/Q0                     tco                   0.261       7.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.442       8.090         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   8.090         Logic Levels: 0  
                                                                                   Logic: 0.261ns(37.127%), Route: 0.442ns(62.873%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                             -0.564       9.989                          

 Data required time                                                  9.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.989                          
 Data arrival time                                                  -8.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.899                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.262
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.531       6.262         ntclkbufg_0      
 CLMA_30_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMA_30_80/Q2                     tco                   0.223       6.485 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.288       6.773         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   6.773         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.640%), Route: 0.288ns(56.360%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.651       6.017                          

 Data required time                                                  6.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.017                          
 Data arrival time                                                  -6.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.267
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.536       6.267         ntclkbufg_0      
 CLMA_30_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_84/Q1                     tco                   0.223       6.490 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.364       6.854         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   6.854         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.990%), Route: 0.364ns(62.010%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.683       6.049                          

 Data required time                                                  6.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.049                          
 Data arrival time                                                  -6.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.262
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.531       6.262         ntclkbufg_0      
 CLMA_30_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_80/Q1                     tco                   0.223       6.485 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.372       6.857         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   6.857         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.479%), Route: 0.372ns(62.521%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.674       6.040                          

 Data required time                                                  6.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.040                          
 Data arrival time                                                  -6.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.817                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.081  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.279
  Launch Clock Delay      :  7.425
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.852       7.425         ntclkbufg_1      
 CLMA_82_100/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_100/Q2                    tco                   0.261       7.686 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=49)       1.149       8.835         frame_read_write_m0/write_fifo_aclr
 CLMA_66_52/RSCO                   td                    0.118       8.953 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       8.953         _N44             
 CLMA_66_56/RSCO                   td                    0.089       9.042 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=1)        0.000       9.042         _N43             
 CLMA_66_64/RSCO                   td                    0.089       9.131 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/RSOUT
                                   net (fanout=5)        0.000       9.131         _N42             
 CLMA_66_68/RSCO                   td                    0.089       9.220 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.220         _N41             
 CLMA_66_72/RSCO                   td                    0.089       9.309 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.309         _N40             
 CLMA_66_76/RSCO                   td                    0.089       9.398 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.398         _N39             
 CLMA_66_80/RSCO                   td                    0.089       9.487 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000       9.487         _N38             
 CLMA_66_84/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.487         Logic Levels: 7  
                                                                                   Logic: 0.913ns(44.277%), Route: 1.149ns(55.723%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.545      16.279         ntclkbufg_1      
 CLMA_66_84/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.065      17.344                          
 clock uncertainty                                      -0.150      17.194                          

 Recovery time                                           0.000      17.194                          

 Data required time                                                 17.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.194                          
 Data arrival time                                                  -9.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.707                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.097  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.263
  Launch Clock Delay      :  7.425
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.852       7.425         ntclkbufg_1      
 CLMA_82_100/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_100/Q2                    tco                   0.261       7.686 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=49)       1.345       9.031         frame_read_write_m0/write_fifo_aclr
 CLMA_58_57/RSCO                   td                    0.118       9.149 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.149         _N53             
 CLMA_58_65/RSCO                   td                    0.089       9.238 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.238         _N52             
 CLMA_58_69/RSCO                   td                    0.089       9.327 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.327         _N51             
 CLMA_58_73/RSCO                   td                    0.089       9.416 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.416         _N50             
 CLMA_58_77/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/RS

 Data arrival time                                                   9.416         Logic Levels: 4  
                                                                                   Logic: 0.646ns(32.446%), Route: 1.345ns(67.554%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.529      16.263         ntclkbufg_1      
 CLMA_58_77/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/CLK
 clock pessimism                                         1.065      17.328                          
 clock uncertainty                                      -0.150      17.178                          

 Recovery time                                           0.000      17.178                          

 Data required time                                                 17.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.178                          
 Data arrival time                                                  -9.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.762                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.097  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.263
  Launch Clock Delay      :  7.425
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.852       7.425         ntclkbufg_1      
 CLMA_82_100/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_100/Q2                    tco                   0.261       7.686 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=49)       1.345       9.031         frame_read_write_m0/write_fifo_aclr
 CLMA_58_57/RSCO                   td                    0.118       9.149 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.149         _N53             
 CLMA_58_65/RSCO                   td                    0.089       9.238 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.238         _N52             
 CLMA_58_69/RSCO                   td                    0.089       9.327 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.327         _N51             
 CLMA_58_73/RSCO                   td                    0.089       9.416 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.416         _N50             
 CLMA_58_77/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RS

 Data arrival time                                                   9.416         Logic Levels: 4  
                                                                                   Logic: 0.646ns(32.446%), Route: 1.345ns(67.554%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.529      16.263         ntclkbufg_1      
 CLMA_58_77/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/CLK
 clock pessimism                                         1.065      17.328                          
 clock uncertainty                                      -0.150      17.178                          

 Recovery time                                           0.000      17.178                          

 Data required time                                                 17.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.178                          
 Data arrival time                                                  -9.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.762                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.420
  Launch Clock Delay      :  6.319
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.585       6.319         ntclkbufg_1      
 CLMA_66_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_128/Q0                    tco                   0.223       6.542 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=31)       0.407       6.949         frame_read_write_m0/read_fifo_aclr
 CLMA_58_133/RSCO                  td                    0.113       7.062 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RSOUT
                                   net (fanout=5)        0.000       7.062         _N22             
 CLMA_58_137/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/RS

 Data arrival time                                                   7.062         Logic Levels: 1  
                                                                                   Logic: 0.336ns(45.222%), Route: 0.407ns(54.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.847       7.420         ntclkbufg_1      
 CLMA_58_137/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                        -1.065       6.355                          
 clock uncertainty                                       0.000       6.355                          

 Removal time                                            0.000       6.355                          

 Data required time                                                  6.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.355                          
 Data arrival time                                                  -7.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.707                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.420
  Launch Clock Delay      :  6.319
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.585       6.319         ntclkbufg_1      
 CLMA_66_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_128/Q0                    tco                   0.223       6.542 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=31)       0.407       6.949         frame_read_write_m0/read_fifo_aclr
 CLMA_58_133/RSCO                  td                    0.113       7.062 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RSOUT
                                   net (fanout=5)        0.000       7.062         _N22             
 CLMA_58_137/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/RS

 Data arrival time                                                   7.062         Logic Levels: 1  
                                                                                   Logic: 0.336ns(45.222%), Route: 0.407ns(54.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.847       7.420         ntclkbufg_1      
 CLMA_58_137/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                        -1.065       6.355                          
 clock uncertainty                                       0.000       6.355                          

 Removal time                                            0.000       6.355                          

 Data required time                                                  6.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.355                          
 Data arrival time                                                  -7.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.707                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.420
  Launch Clock Delay      :  6.319
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.585       6.319         ntclkbufg_1      
 CLMA_66_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_128/Q0                    tco                   0.223       6.542 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=31)       0.407       6.949         frame_read_write_m0/read_fifo_aclr
 CLMA_58_133/RSCO                  td                    0.113       7.062 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RSOUT
                                   net (fanout=5)        0.000       7.062         _N22             
 CLMA_58_137/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS

 Data arrival time                                                   7.062         Logic Levels: 1  
                                                                                   Logic: 0.336ns(45.222%), Route: 0.407ns(54.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.847       7.420         ntclkbufg_1      
 CLMA_58_137/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/CLK
 clock pessimism                                        -1.065       6.355                          
 clock uncertainty                                       0.000       6.355                          

 Removal time                                            0.000       6.355                          

 Data required time                                                  6.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.355                          
 Data arrival time                                                  -7.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.707                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[1]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.255
  Launch Clock Delay      :  7.397
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.827       7.397         ntclkbufg_0      
 CLMA_58_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_58_93/Q1                     tco                   0.261       7.658 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       1.609       9.267         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_173/RS                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[1]/opit_0_inv/RS

 Data arrival time                                                   9.267         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.957%), Route: 1.609ns(86.043%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.524      26.255         ntclkbufg_0      
 CLMS_26_173/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.839      27.094                          
 clock uncertainty                                      -0.150      26.944                          

 Recovery time                                          -0.277      26.667                          

 Data required time                                                 26.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.667                          
 Data arrival time                                                  -9.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.400                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.255
  Launch Clock Delay      :  7.397
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.827       7.397         ntclkbufg_0      
 CLMA_58_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_58_93/Q1                     tco                   0.261       7.658 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       1.609       9.267         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_173/RS                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/RS

 Data arrival time                                                   9.267         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.957%), Route: 1.609ns(86.043%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.524      26.255         ntclkbufg_0      
 CLMS_26_173/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/CLK
 clock pessimism                                         0.839      27.094                          
 clock uncertainty                                      -0.150      26.944                          

 Recovery time                                          -0.277      26.667                          

 Data required time                                                 26.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.667                          
 Data arrival time                                                  -9.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.400                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[5]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.255
  Launch Clock Delay      :  7.397
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.827       7.397         ntclkbufg_0      
 CLMA_58_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_58_93/Q1                     tco                   0.261       7.658 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       1.609       9.267         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_173/RS                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[5]/opit_0_inv/RS

 Data arrival time                                                   9.267         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.957%), Route: 1.609ns(86.043%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.524      26.255         ntclkbufg_0      
 CLMS_26_173/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[5]/opit_0_inv/CLK
 clock pessimism                                         0.839      27.094                          
 clock uncertainty                                      -0.150      26.944                          

 Recovery time                                          -0.277      26.667                          

 Data required time                                                 26.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.667                          
 Data arrival time                                                  -9.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.400                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.377
  Launch Clock Delay      :  6.245
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.514       6.245         ntclkbufg_0      
 CLMS_26_65/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_26_65/Q0                     tco                   0.223       6.468 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.273       6.741         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
 CLMA_26_72/RSCO                   td                    0.104       6.845 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.845         _N127            
 CLMA_26_76/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.845         Logic Levels: 1  
                                                                                   Logic: 0.327ns(54.500%), Route: 0.273ns(45.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.807       7.377         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.084       6.293                          
 clock uncertainty                                       0.000       6.293                          

 Removal time                                            0.000       6.293                          

 Data required time                                                  6.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.293                          
 Data arrival time                                                  -6.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.552                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.377
  Launch Clock Delay      :  6.245
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.514       6.245         ntclkbufg_0      
 CLMS_26_65/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_26_65/Q0                     tco                   0.223       6.468 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.273       6.741         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
 CLMA_26_72/RSCO                   td                    0.104       6.845 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.845         _N127            
 CLMA_26_76/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ/RS

 Data arrival time                                                   6.845         Logic Levels: 1  
                                                                                   Logic: 0.327ns(54.500%), Route: 0.273ns(45.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.807       7.377         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ/CLK
 clock pessimism                                        -1.084       6.293                          
 clock uncertainty                                       0.000       6.293                          

 Removal time                                            0.000       6.293                          

 Data required time                                                  6.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.293                          
 Data arrival time                                                  -6.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.552                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.397
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.549       6.280         ntclkbufg_0      
 CLMA_58_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_58_93/Q1                     tco                   0.223       6.503 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       0.161       6.664         u_ipsl_hmic_h_top/global_reset_n
 CLMA_58_92/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.664         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.073%), Route: 0.161ns(41.927%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.827       7.397         ntclkbufg_0      
 CLMA_58_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.084       6.313                          
 clock uncertainty                                       0.000       6.313                          

 Removal time                                           -0.211       6.102                          

 Data required time                                                  6.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.102                          
 Data arrival time                                                  -6.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.562                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.812       7.382         ntclkbufg_0      
 CLMA_26_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_80/Q1                     tco                   0.261       7.643 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=5)        2.590      10.233         nt_ddr_init_done 
 IOL_151_118/DO                    td                    0.128      10.361 r       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.361         ddr_init_done_obuf/ntO
 IOBD_152_118/PAD                  td                    2.141      12.502 r       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.092      12.594         ddr_init_done    
 R10                                                                       r       ddr_init_done (port)

 Data arrival time                                                  12.594         Logic Levels: 2  
                                                                                   Logic: 2.530ns(48.542%), Route: 2.682ns(51.458%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.827       7.397         ntclkbufg_0      
 CLMA_58_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_58_92/Q0                     tco                   0.261       7.658 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.526      10.184         nt_ddrphy_rst_done
 IOL_151_170/DO                    td                    0.128      10.312 r       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.312         ddrphy_rst_done_obuf/ntO
 IOBD_152_170/PAD                  td                    2.141      12.453 r       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.065      12.518         ddrphy_rst_done  
 K18                                                                       r       ddrphy_rst_done (port)

 Data arrival time                                                  12.518         Logic Levels: 2  
                                                                                   Logic: 2.530ns(49.404%), Route: 2.591ns(50.596%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       1.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       1.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310       2.669         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.021       4.690         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.211 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.485       5.696         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       5.696 f       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       7.531         video_clk5x_out  
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.480       8.011 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       8.011         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    2.020      10.031 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096      10.127         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                  10.127         Logic Levels: 1  
                                                                                   Logic: 2.500ns(96.302%), Route: 0.096ns(3.698%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[12]/opit_0_inv_L5Q_perm/L4
Path Group  : in_video_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.811
  Launch Clock Delay      :  3.191
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.898       0.960 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.960         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.047       1.007 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.728         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.728 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.463       3.191         video_clk        
 DRM_62_164/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_164/QB0[4]                 tco                   1.861       5.052 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=1)        2.702       7.754         read_data[20]    
 CLMA_126_276/C4                                                           f       video_timing_data_m0/vout_data_r[12]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.754         Logic Levels: 0  
                                                                                   Logic: 1.861ns(40.785%), Route: 2.702ns(59.215%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 T17                                                     0.000    1000.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062    1000.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.781    1000.843 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.843         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.041    1000.884 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.510         _N15             
 USCM_74_109/CLK_USCM              td                    0.000    1001.510 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.301    1002.811         video_clk        
 CLMA_126_276/CLK                                                          r       video_timing_data_m0/vout_data_r[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.218    1003.029                          
 clock uncertainty                                      -0.050    1002.979                          

 Setup time                                             -0.081    1002.898                          

 Data required time                                               1002.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.898                          
 Data arrival time                                                  -7.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.144                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/color_bar_m0/video_active_d0/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/Cin
Path Group  : in_video_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.247  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.787
  Launch Clock Delay      :  3.252
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.898       0.960 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.960         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.047       1.007 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.728         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.728 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.524       3.252         video_clk        
 CLMS_86_241/CLK                                                           r       video_timing_data_m0/color_bar_m0/video_active_d0/opit_0_inv_L5Q_perm/CLK

 CLMS_86_241/Q1                    tco                   0.206       3.458 f       video_timing_data_m0/color_bar_m0/video_active_d0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.398       4.856         read_en          
                                                         0.221       5.077 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.077         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N871
 CLMA_66_144/COUT                  td                    0.083       5.160 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.160         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N873
 CLMA_66_148/Y1                    td                    0.305       5.465 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.788       6.253         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [5]
 CLMS_66_149/Y0                    td                    0.226       6.479 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[5]/gateop_perm/Z
                                   net (fanout=1)        0.645       7.124         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [5]
 CLMA_58_157/COUT                  td                    0.345       7.469 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N165.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.469         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N165.co [6]
 CLMA_58_161/CIN                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                   7.469         Logic Levels: 4  
                                                                                   Logic: 1.386ns(32.867%), Route: 2.831ns(67.133%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 T17                                                     0.000    1000.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062    1000.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.781    1000.843 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.843         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.041    1000.884 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.510         _N15             
 USCM_74_109/CLK_USCM              td                    0.000    1001.510 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.277    1002.787         video_clk        
 CLMA_58_161/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.218    1003.005                          
 clock uncertainty                                      -0.050    1002.955                          

 Setup time                                             -0.235    1002.720                          

 Data required time                                               1002.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.720                          
 Data arrival time                                                  -7.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.251                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[3]/opit_0_inv_L5Q_perm/L4
Path Group  : in_video_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.844
  Launch Clock Delay      :  3.237
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.898       0.960 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.960         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.047       1.007 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.728         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.728 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.509       3.237         video_clk        
 DRM_62_124/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_124/QB0[3]                 tco                   1.861       5.098 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[3]
                                   net (fanout=1)        2.409       7.507         read_data[11]    
 CLMS_94_261/C4                                                            f       video_timing_data_m0/vout_data_r[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.507         Logic Levels: 0  
                                                                                   Logic: 1.861ns(43.583%), Route: 2.409ns(56.417%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 T17                                                     0.000    1000.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062    1000.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.781    1000.843 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.843         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.041    1000.884 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.510         _N15             
 USCM_74_109/CLK_USCM              td                    0.000    1001.510 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.334    1002.844         video_clk        
 CLMS_94_261/CLK                                                           r       video_timing_data_m0/vout_data_r[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.218    1003.062                          
 clock uncertainty                                      -0.050    1003.012                          

 Setup time                                             -0.081    1002.931                          

 Data required time                                               1002.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.931                          
 Data arrival time                                                  -7.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.424                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/video_hs_d0/opit_0_inv/CLK
Endpoint    : video_timing_data_m0/video_hs_d1/opit_0/D
Path Group  : in_video_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  2.835
  Clock Pessimism Removal :  -0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.781       0.843 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.843         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.041       0.884 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.510         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.510 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.325       2.835         video_clk        
 CLMA_94_244/CLK                                                           r       video_timing_data_m0/video_hs_d0/opit_0_inv/CLK

 CLMA_94_244/Q2                    tco                   0.198       3.033 r       video_timing_data_m0/video_hs_d0/opit_0_inv/Q
                                   net (fanout=1)        0.238       3.271         video_timing_data_m0/video_hs_d0
 CLMS_94_249/M0                                                            r       video_timing_data_m0/video_hs_d1/opit_0/D

 Data arrival time                                                   3.271         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.413%), Route: 0.238ns(54.587%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.898       0.960 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.960         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.047       1.007 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.728         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.728 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.547       3.275         video_clk        
 CLMS_94_249/CLK                                                           r       video_timing_data_m0/video_hs_d1/opit_0/CLK
 clock pessimism                                        -0.218       3.057                          
 clock uncertainty                                       0.000       3.057                          

 Hold time                                              -0.003       3.054                          

 Data required time                                                  3.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.054                          
 Data arrival time                                                  -3.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/video_de_d0/opit_0_inv/CLK
Endpoint    : video_timing_data_m0/vout_data_r[2]/opit_0_inv_L5Q_perm/L0
Path Group  : in_video_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.262
  Launch Clock Delay      :  2.835
  Clock Pessimism Removal :  -0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.781       0.843 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.843         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.041       0.884 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.510         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.510 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.325       2.835         video_clk        
 CLMA_94_244/CLK                                                           r       video_timing_data_m0/video_de_d0/opit_0_inv/CLK

 CLMA_94_244/Q3                    tco                   0.197       3.032 f       video_timing_data_m0/video_de_d0/opit_0_inv/Q
                                   net (fanout=25)       0.213       3.245         video_timing_data_m0/video_de_d0
 CLMS_94_261/D0                                                            f       video_timing_data_m0/vout_data_r[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.245         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.049%), Route: 0.213ns(51.951%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.898       0.960 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.960         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.047       1.007 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.728         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.728 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.534       3.262         video_clk        
 CLMS_94_261/CLK                                                           r       video_timing_data_m0/vout_data_r[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.218       3.044                          
 clock uncertainty                                       0.000       3.044                          

 Hold time                                              -0.081       2.963                          

 Data required time                                                  2.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.963                          
 Data arrival time                                                  -3.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/video_de_d0/opit_0_inv/CLK
Endpoint    : video_timing_data_m0/vout_data_r[3]/opit_0_inv_L5Q_perm/L0
Path Group  : in_video_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.262
  Launch Clock Delay      :  2.835
  Clock Pessimism Removal :  -0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.781       0.843 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.843         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.041       0.884 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.510         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.510 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.325       2.835         video_clk        
 CLMA_94_244/CLK                                                           r       video_timing_data_m0/video_de_d0/opit_0_inv/CLK

 CLMA_94_244/Q3                    tco                   0.197       3.032 f       video_timing_data_m0/video_de_d0/opit_0_inv/Q
                                   net (fanout=25)       0.213       3.245         video_timing_data_m0/video_de_d0
 CLMS_94_261/C0                                                            f       video_timing_data_m0/vout_data_r[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.245         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.049%), Route: 0.213ns(51.951%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.898       0.960 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.960         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.047       1.007 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.728         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.728 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.534       3.262         video_clk        
 CLMS_94_261/CLK                                                           r       video_timing_data_m0/vout_data_r[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.218       3.044                          
 clock uncertainty                                       0.000       3.044                          

 Hold time                                              -0.082       2.962                          

 Data required time                                                  2.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.962                          
 Data arrival time                                                  -3.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.283                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/de_reg/opit_0/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.097  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.163
  Launch Clock Delay      :  6.005
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.476 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.529       6.005         video_clk_out    
 CLMS_94_265/CLK                                                           r       dvi_encoder_m0/encb/de_reg/opit_0/CLK

 CLMS_94_265/Q1                    tco                   0.209       6.214 r       dvi_encoder_m0/encb/de_reg/opit_0/Q
                                   net (fanout=75)       1.232       7.446         dvi_encoder_m0/encb/de_reg
 CLMA_118_292/Y2                   td                    0.308       7.754 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=20)       0.589       8.343         dvi_encoder_m0/encg/N228
 CLMA_114_300/Y1                   td                    0.221       8.564 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.514       9.078         dvi_encoder_m0/encg/nb9 [1]
                                                         0.310       9.388 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000       9.388         dvi_encoder_m0/encg/_N1230
 CLMA_106_313/Y3                   td                    0.305       9.693 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.282       9.975         dvi_encoder_m0/encg/nb6 [3]
 CLMA_114_312/COUT                 td                    0.346      10.321 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.321         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [4]
 CLMA_114_316/Y0                   td                    0.158      10.479 r       dvi_encoder_m0/encg/N243_5.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.240      10.719         dvi_encoder_m0/encg/nb5 [4]
 CLMA_114_316/B4                                                           r       dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.719         Logic Levels: 5  
                                                                                   Logic: 1.857ns(39.393%), Route: 2.857ns(60.607%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      14.335 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.335         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      14.376 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      15.270         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      15.270 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425      16.695         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340      17.035 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      17.354         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000      17.354 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.270      18.624         video_clk_out    
 CLMA_114_316/CLK                                                          r       dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.745      19.369                          
 clock uncertainty                                      -0.150      19.219                          

 Setup time                                             -0.073      19.146                          

 Data required time                                                 19.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.146                          
 Data arrival time                                                 -10.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.427                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/de_reg/opit_0/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.159
  Launch Clock Delay      :  6.005
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.476 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.529       6.005         video_clk_out    
 CLMS_94_265/CLK                                                           r       dvi_encoder_m0/encb/de_reg/opit_0/CLK

 CLMS_94_265/Q1                    tco                   0.209       6.214 r       dvi_encoder_m0/encb/de_reg/opit_0/Q
                                   net (fanout=75)       1.232       7.446         dvi_encoder_m0/encb/de_reg
 CLMA_118_292/Y2                   td                    0.308       7.754 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=20)       0.589       8.343         dvi_encoder_m0/encg/N228
 CLMA_114_300/Y1                   td                    0.221       8.564 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.514       9.078         dvi_encoder_m0/encg/nb9 [1]
                                                         0.310       9.388 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000       9.388         dvi_encoder_m0/encg/_N1230
 CLMA_106_313/Y2                   td                    0.158       9.546 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y0
                                   net (fanout=2)        0.281       9.827         dvi_encoder_m0/encg/nb6 [2]
 CLMA_114_312/Y3                   td                    0.458      10.285 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.240      10.525         dvi_encoder_m0/encg/nb5 [3]
 CLMS_114_313/D1                                                           r       dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  10.525         Logic Levels: 4  
                                                                                   Logic: 1.664ns(36.814%), Route: 2.856ns(63.186%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      14.335 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.335         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      14.376 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      15.270         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      15.270 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425      16.695         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340      17.035 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      17.354         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000      17.354 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.266      18.620         video_clk_out    
 CLMS_114_313/CLK                                                          r       dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.745      19.365                          
 clock uncertainty                                      -0.150      19.215                          

 Setup time                                             -0.143      19.072                          

 Data required time                                                 19.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.072                          
 Data arrival time                                                 -10.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.547                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/de_reg/opit_0/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[2]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.159
  Launch Clock Delay      :  6.005
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.476 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.529       6.005         video_clk_out    
 CLMS_94_265/CLK                                                           r       dvi_encoder_m0/encb/de_reg/opit_0/CLK

 CLMS_94_265/Q1                    tco                   0.209       6.214 r       dvi_encoder_m0/encb/de_reg/opit_0/Q
                                   net (fanout=75)       1.232       7.446         dvi_encoder_m0/encb/de_reg
 CLMA_118_292/Y2                   td                    0.308       7.754 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=20)       0.589       8.343         dvi_encoder_m0/encg/N228
 CLMA_114_300/Y1                   td                    0.221       8.564 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.514       9.078         dvi_encoder_m0/encg/nb9 [1]
                                                         0.310       9.388 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000       9.388         dvi_encoder_m0/encg/_N1230
 CLMA_106_313/Y2                   td                    0.158       9.546 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y0
                                   net (fanout=2)        0.281       9.827         dvi_encoder_m0/encg/nb6 [2]
 CLMA_114_312/Y2                   td                    0.312      10.139 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.239      10.378         dvi_encoder_m0/encg/nb5 [2]
 CLMS_114_313/B1                                                           r       dvi_encoder_m0/encg/cnt[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  10.378         Logic Levels: 4  
                                                                                   Logic: 1.518ns(34.713%), Route: 2.855ns(65.287%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      14.335 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.335         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      14.376 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      15.270         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      15.270 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425      16.695         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340      17.035 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      17.354         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000      17.354 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.266      18.620         video_clk_out    
 CLMS_114_313/CLK                                                          r       dvi_encoder_m0/encg/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.745      19.365                          
 clock uncertainty                                      -0.150      19.215                          

 Setup time                                             -0.144      19.071                          

 Data required time                                                 19.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.071                          
 Data arrival time                                                 -10.378                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.693                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/c1_q/opit_0/CLK
Endpoint    : dvi_encoder_m0/encb/c1_reg/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.989
  Launch Clock Delay      :  5.209
  Clock Pessimism Removal :  -0.779

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       3.893 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.316       5.209         video_clk_out    
 CLMA_94_236/CLK                                                           r       dvi_encoder_m0/encb/c1_q/opit_0/CLK

 CLMA_94_236/Q0                    tco                   0.198       5.407 r       dvi_encoder_m0/encb/c1_q/opit_0/Q
                                   net (fanout=1)        0.139       5.546         dvi_encoder_m0/encb/c1_q
 CLMA_94_236/M2                                                            r       dvi_encoder_m0/encb/c1_reg/opit_0/D

 Data arrival time                                                   5.546         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.476 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.513       5.989         video_clk_out    
 CLMA_94_236/CLK                                                           r       dvi_encoder_m0/encb/c1_reg/opit_0/CLK
 clock pessimism                                        -0.779       5.210                          
 clock uncertainty                                       0.000       5.210                          

 Hold time                                              -0.003       5.207                          

 Data required time                                                  5.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.207                          
 Data arrival time                                                  -5.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.339                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/de_q/opit_0/CLK
Endpoint    : dvi_encoder_m0/encb/de_reg/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.005
  Launch Clock Delay      :  5.222
  Clock Pessimism Removal :  -0.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       3.893 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.329       5.222         video_clk_out    
 CLMS_94_265/CLK                                                           r       dvi_encoder_m0/encb/de_q/opit_0/CLK

 CLMS_94_265/Q2                    tco                   0.198       5.420 r       dvi_encoder_m0/encb/de_q/opit_0/Q
                                   net (fanout=1)        0.140       5.560         dvi_encoder_m0/encb/de_q
 CLMS_94_265/M2                                                            r       dvi_encoder_m0/encb/de_reg/opit_0/D

 Data arrival time                                                   5.560         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.476 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.529       6.005         video_clk_out    
 CLMS_94_265/CLK                                                           r       dvi_encoder_m0/encb/de_reg/opit_0/CLK
 clock pessimism                                        -0.783       5.222                          
 clock uncertainty                                       0.000       5.222                          

 Hold time                                              -0.003       5.219                          

 Data required time                                                  5.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.219                          
 Data arrival time                                                  -5.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/n1d[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/q_m_reg[8]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.968
  Launch Clock Delay      :  5.185
  Clock Pessimism Removal :  -0.756

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       3.893 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.292       5.185         video_clk_out    
 CLMA_126_284/CLK                                                          r       dvi_encoder_m0/encr/n1d[0]/opit_0_L5Q_perm/CLK

 CLMA_126_284/Q1                   tco                   0.197       5.382 f       dvi_encoder_m0/encr/n1d[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.139       5.521         dvi_encoder_m0/encr/n1d [0]
 CLMS_126_285/B4                                                           f       dvi_encoder_m0/encr/q_m_reg[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.521         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.476 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.492       5.968         video_clk_out    
 CLMS_126_285/CLK                                                          r       dvi_encoder_m0/encr/q_m_reg[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.756       5.212                          
 clock uncertainty                                       0.000       5.212                          

 Hold time                                              -0.057       5.155                          

 Data required time                                                  5.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.155                          
 Data arrival time                                                  -5.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.366                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[4]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.191
  Launch Clock Delay      :  5.944
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.475 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.469       5.944         video_clk5x_out  
 CLMS_126_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK

 CLMS_126_305/Q1                   tco                   0.209       6.153 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/Q
                                   net (fanout=41)       0.950       7.103         dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4]
 CLMS_102_285/C1                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.103         Logic Levels: 0  
                                                                                   Logic: 0.209ns(18.033%), Route: 0.950ns(81.967%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.566 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.566         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.607 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.501         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.501 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       5.926         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       6.265 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       6.584         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       6.584 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.299       7.883         video_clk5x_out  
 CLMS_102_285/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.745       8.628                          
 clock uncertainty                                      -0.150       8.478                          

 Setup time                                             -0.150       8.328                          

 Data required time                                                  8.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.328                          
 Data arrival time                                                  -7.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.225                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.191
  Launch Clock Delay      :  5.959
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.475 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.484       5.959         video_clk5x_out  
 CLMA_138_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/CLK

 CLMA_138_301/Q1                   tco                   0.209       6.168 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.502       6.670         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [0]
 CLMS_142_321/Y0                   td                    0.131       6.801 r       dvi_encoder_m0/serdes_4b_10to1_m0/N87/gateop_perm/Z
                                   net (fanout=1)        0.339       7.140         dvi_encoder_m0/serdes_4b_10to1_m0/N87
 IOL_151_321/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[0]

 Data arrival time                                                   7.140         Logic Levels: 1  
                                                                                   Logic: 0.340ns(28.789%), Route: 0.841ns(71.211%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.566 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.566         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.607 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.501         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.501 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       5.926         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       6.265 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       6.584         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       6.584 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.299       7.883         video_clk5x_out  
 IOL_151_321/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
 clock pessimism                                         0.745       8.628                          
 clock uncertainty                                      -0.150       8.478                          

 Setup time                                             -0.082       8.396                          

 Data required time                                                  8.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.396                          
 Data arrival time                                                  -7.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.256                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.176
  Launch Clock Delay      :  5.966
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.475 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.491       5.966         video_clk5x_out  
 CLMA_106_288/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q/CLK

 CLMA_106_288/Q2                   tco                   0.209       6.175 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q/Q
                                   net (fanout=1)        0.847       7.022         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [1]
 CLMA_138_301/A1                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.022         Logic Levels: 0  
                                                                                   Logic: 0.209ns(19.792%), Route: 0.847ns(80.208%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.566 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.566         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.607 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.501         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.501 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       5.926         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       6.265 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       6.584         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       6.584 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.284       7.868         video_clk5x_out  
 CLMA_138_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.745       8.613                          
 clock uncertainty                                      -0.150       8.463                          

 Setup time                                             -0.149       8.314                          

 Data required time                                                  8.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.314                          
 Data arrival time                                                  -7.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.292                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.944
  Launch Clock Delay      :  5.161
  Clock Pessimism Removal :  -0.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       3.892 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.269       5.161         video_clk5x_out  
 CLMS_126_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMS_126_305/Q2                   tco                   0.197       5.358 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.138       5.496         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMS_126_305/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.496         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.475 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.469       5.944         video_clk5x_out  
 CLMS_126_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.783       5.161                          
 clock uncertainty                                       0.000       5.161                          

 Hold time                                              -0.055       5.106                          

 Data required time                                                  5.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.106                          
 Data arrival time                                                  -5.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.963
  Launch Clock Delay      :  5.180
  Clock Pessimism Removal :  -0.756

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       3.892 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.288       5.180         video_clk5x_out  
 CLMA_142_300/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0_L5Q_perm/CLK

 CLMA_142_300/Q1                   tco                   0.197       5.377 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138       5.515         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [2]
 CLMS_142_301/B0                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.515         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.475 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.488       5.963         video_clk5x_out  
 CLMS_142_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.756       5.207                          
 clock uncertainty                                       0.000       5.207                          

 Hold time                                              -0.082       5.125                          

 Data required time                                                  5.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.125                          
 Data arrival time                                                  -5.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.944
  Launch Clock Delay      :  5.161
  Clock Pessimism Removal :  -0.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       3.892 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.269       5.161         video_clk5x_out  
 CLMS_126_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMS_126_305/Q2                   tco                   0.197       5.358 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.138       5.496         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMS_126_305/C4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.496         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.475 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.469       5.944         video_clk5x_out  
 CLMS_126_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.783       5.161                          
 clock uncertainty                                       0.000       5.161                          

 Hold time                                              -0.056       5.105                          

 Data required time                                                  5.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.105                          
 Data arrival time                                                  -5.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[9]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.304  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.178
  Launch Clock Delay      :  5.966
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   36224.542 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.542         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   36224.589 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   36225.618         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36225.618 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651   36227.269         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390   36227.659 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368   36228.027         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000   36228.027 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.490   36229.517         video_clk_out    
 CLMS_102_325/CLK                                                          r       dvi_encoder_m0/encg/dout[9]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_102_325/Q0                   tco                   0.209   36229.726 r       dvi_encoder_m0/encg/dout[9]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.351   36230.077         dvi_encoder_m0/red [9]
 CLMA_106_325/A4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[4]/opit_0_L5Q_perm/L4

 Data arrival time                                               36230.077         Logic Levels: 0  
                                                                                   Logic: 0.209ns(37.321%), Route: 0.351ns(62.679%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   36224.426 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.426         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   36224.467 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   36225.361         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36225.361 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425   36226.786         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   36227.125 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   36227.444         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000   36227.444 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.286   36228.730         video_clk5x_out  
 CLMA_106_325/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.484   36229.214                          
 clock uncertainty                                      -0.150   36229.064                          

 Setup time                                             -0.071   36228.993                          

 Data required time                                              36228.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.993                          
 Data arrival time                                              -36230.077                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.084                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.207
  Launch Clock Delay      :  5.988
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   36224.542 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.542         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   36224.589 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   36225.618         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36225.618 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651   36227.269         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390   36227.659 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368   36228.027         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000   36228.027 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.512   36229.539         video_clk_out    
 CLMA_138_341/CLK                                                          r       dvi_encoder_m0/encg/dout[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_341/Q0                   tco                   0.209   36229.748 r       dvi_encoder_m0/encg/dout[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.355   36230.103         dvi_encoder_m0/red [1]
 CLMS_142_341/A4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/L4

 Data arrival time                                               36230.103         Logic Levels: 0  
                                                                                   Logic: 0.209ns(37.057%), Route: 0.355ns(62.943%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   36224.426 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.426         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   36224.467 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   36225.361         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36225.361 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425   36226.786         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   36227.125 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   36227.444         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000   36227.444 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.315   36228.759         video_clk5x_out  
 CLMS_142_341/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.484   36229.243                          
 clock uncertainty                                      -0.150   36229.093                          

 Setup time                                             -0.071   36229.022                          

 Data required time                                              36229.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36229.022                          
 Data arrival time                                              -36230.103                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.081                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[8]/opit_0_inv_L5Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.169
  Launch Clock Delay      :  5.953
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   36224.542 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.542         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   36224.589 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   36225.618         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36225.618 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651   36227.269         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390   36227.659 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368   36228.027         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000   36228.027 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.477   36229.504         video_clk_out    
 CLMA_130_301/CLK                                                          r       dvi_encoder_m0/encr/dout[8]/opit_0_inv_L5Q/CLK

 CLMA_130_301/Q3                   tco                   0.209   36229.713 r       dvi_encoder_m0/encr/dout[8]/opit_0_inv_L5Q/Q
                                   net (fanout=1)        0.341   36230.054         dvi_encoder_m0/green [8]
 CLMA_130_300/D4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q/L4

 Data arrival time                                               36230.054         Logic Levels: 0  
                                                                                   Logic: 0.209ns(38.000%), Route: 0.341ns(62.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   36224.426 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.426         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   36224.467 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   36225.361         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36225.361 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425   36226.786         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   36227.125 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   36227.444         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000   36227.444 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.277   36228.721         video_clk5x_out  
 CLMA_130_300/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q/CLK
 clock pessimism                                         0.484   36229.205                          
 clock uncertainty                                      -0.150   36229.055                          

 Setup time                                             -0.073   36228.982                          

 Data required time                                              36228.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.982                          
 Data arrival time                                              -36230.054                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.072                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.970
  Launch Clock Delay      :  5.187
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       3.893 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.294       5.187         video_clk_out    
 CLMA_102_288/CLK                                                          r       dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_102_288/Q3                   tco                   0.197       5.384 f       dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.138       5.522         dvi_encoder_m0/blue [7]
 CLMS_102_289/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.522         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.475 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.495       5.970         video_clk5x_out  
 CLMS_102_289/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.486                          
 clock uncertainty                                       0.150       5.636                          

 Hold time                                              -0.055       5.581                          

 Data required time                                                  5.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.581                          
 Data arrival time                                                  -5.522                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.059                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.972
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       3.893 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.297       5.190         video_clk_out    
 CLMA_126_280/CLK                                                          r       dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_126_280/Q0                   tco                   0.197       5.387 f       dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.138       5.525         dvi_encoder_m0/blue [2]
 CLMS_126_281/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.525         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.475 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.497       5.972         video_clk5x_out  
 CLMS_126_281/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.488                          
 clock uncertainty                                       0.150       5.638                          

 Hold time                                              -0.055       5.583                          

 Data required time                                                  5.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.583                          
 Data arrival time                                                  -5.525                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.058                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.966
  Launch Clock Delay      :  5.184
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       3.893 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.291       5.184         video_clk_out    
 CLMA_106_289/CLK                                                          r       dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_106_289/Q1                   tco                   0.197       5.381 f       dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.138       5.519         dvi_encoder_m0/blue [4]
 CLMA_106_288/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.519         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.475 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.491       5.966         video_clk5x_out  
 CLMA_106_288/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.482                          
 clock uncertainty                                       0.150       5.632                          

 Hold time                                              -0.055       5.577                          

 Data required time                                                  5.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.577                          
 Data arrival time                                                  -5.519                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.173  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.212
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.490       5.969         ntclkbufg_1      
 CLMS_78_81/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMS_78_81/Q0                     tco                   0.206       6.175 f       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.389       7.564         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   7.564         Logic Levels: 0  
                                                                                   Logic: 0.206ns(12.915%), Route: 1.389ns(87.085%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.317      15.212         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.584      15.796                          
 clock uncertainty                                      -0.150      15.646                          

 Setup time                                             -5.134      10.512                          

 Data required time                                                 10.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.512                          
 Data arrival time                                                  -7.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.948                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.179  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.212
  Launch Clock Delay      :  5.975
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.496       5.975         ntclkbufg_1      
 CLMA_46_112/CLK                                                           r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_46_112/Q0                    tco                   0.209       6.184 r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.535       6.719         s00_axi_arvalid  
 HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1

 Data arrival time                                                   6.719         Logic Levels: 0  
                                                                                   Logic: 0.209ns(28.091%), Route: 0.535ns(71.909%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.317      15.212         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.584      15.796                          
 clock uncertainty                                      -0.150      15.646                          

 Setup time                                             -5.135      10.511                          

 Data required time                                                 10.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.511                          
 Data arrival time                                                  -6.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.792                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.890       6.883 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.429       8.312         s00_axi_wready   
 CLMA_50_73/Y1                     td                    0.135       8.447 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.534       8.981         u_aq_axi_master/N5
                                                         0.221       9.202 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000       9.202         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N899
 CLMA_66_72/COUT                   td                    0.083       9.285 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.285         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N901
                                                         0.055       9.340 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.340         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N903
 CLMA_66_76/Y3                     td                    0.305       9.645 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.364      10.009         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [7]
 CLMA_66_68/Y0                     td                    0.131      10.140 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N80[7]/gateop_perm/Z
                                   net (fanout=2)        0.510      10.650         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_78_72/COUT                   td                    0.342      10.992 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.992         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.co [6]
 CLMA_78_76/CIN                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  10.992         Logic Levels: 5  
                                                                                   Logic: 2.162ns(43.249%), Route: 2.837ns(56.751%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.289      15.184         ntclkbufg_1      
 CLMA_78_76/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.584      15.768                          
 clock uncertainty                                      -0.150      15.618                          

 Setup time                                             -0.235      15.383                          

 Data required time                                                 15.383                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.383                          
 Data arrival time                                                 -10.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.391                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_r_len[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARLEN_1[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  5.201
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.306       5.201         ntclkbufg_1      
 CLMA_30_113/CLK                                                           r       u_aq_axi_master/reg_r_len[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_113/Q2                    tco                   0.198       5.399 r       u_aq_axi_master/reg_r_len[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.284       5.683         s00_axi_arlen[1] 
 HMEMC_16_1/SRB_IOL35_MIPI_SW_DYN_I
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARLEN_1[1]

 Data arrival time                                                   5.683         Logic Levels: 0  
                                                                                   Logic: 0.198ns(41.079%), Route: 0.284ns(58.921%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.584       5.409                          
 clock uncertainty                                       0.000       5.409                          

 Hold time                                               0.119       5.528                          

 Data required time                                                  5.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.528                          
 Data arrival time                                                  -5.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.155                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_r_len[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARLEN_1[3]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  5.201
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.306       5.201         ntclkbufg_1      
 CLMA_30_113/CLK                                                           r       u_aq_axi_master/reg_r_len[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_113/Q1                    tco                   0.197       5.398 f       u_aq_axi_master/reg_r_len[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.347       5.745         s00_axi_arlen[3] 
 HMEMC_16_1/SRB_IOL35_TS_CTRL[0]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARLEN_1[3]

 Data arrival time                                                   5.745         Logic Levels: 0  
                                                                                   Logic: 0.197ns(36.213%), Route: 0.347ns(63.787%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.584       5.409                          
 clock uncertainty                                       0.000       5.409                          

 Hold time                                               0.102       5.511                          

 Data required time                                                  5.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.511                          
 Data arrival time                                                  -5.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.234                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/read_req_d2/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.010
  Launch Clock Delay      :  5.225
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.330       5.225         ntclkbufg_1      
 CLMA_78_132/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d2/opit_0_inv/CLK

 CLMA_78_132/Q0                    tco                   0.197       5.422 f       frame_read_write_m0/frame_fifo_read_m0/read_req_d2/opit_0_inv/Q
                                   net (fanout=30)       0.211       5.633         frame_read_write_m0/frame_fifo_read_m0/read_req_d2
 CLMA_78_116/A4                                                            f       frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.633         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.284%), Route: 0.211ns(51.716%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.531       6.010         ntclkbufg_1      
 CLMA_78_116/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.584       5.426                          
 clock uncertainty                                       0.000       5.426                          

 Hold time                                              -0.055       5.371                          

 Data required time                                                  5.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.371                          
 Data arrival time                                                  -5.633                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.936
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.460       5.936         ntclkbufg_0      
 CLMA_26_72/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_72/Q3                     tco                   0.209       6.145 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.723       6.868         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_38_72/Y0                     td                    0.226       7.094 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.599       7.693         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3356
 CLMS_26_73/Y3                     td                    0.135       7.828 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.245       8.073         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_73/Y2                     td                    0.227       8.300 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.852       9.152         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566
 CLMA_30_108/Y0                    td                    0.225       9.377 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        1.284      10.661         u_ipsl_hmic_h_top/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  10.661         Logic Levels: 4  
                                                                                   Logic: 1.022ns(21.630%), Route: 3.703ns(78.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -1.394      24.398                          

 Data required time                                                 24.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.398                          
 Data arrival time                                                 -10.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[8]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.936
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.460       5.936         ntclkbufg_0      
 CLMA_26_72/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_72/Q3                     tco                   0.209       6.145 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.723       6.868         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_38_72/Y0                     td                    0.226       7.094 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.599       7.693         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3356
 CLMS_26_73/Y3                     td                    0.135       7.828 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.245       8.073         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_73/Y2                     td                    0.227       8.300 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.994       9.294         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566
 CLMA_42_109/Y1                    td                    0.143       9.437 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[8]/gateop_perm/Z
                                   net (fanout=1)        1.316      10.753         u_ipsl_hmic_h_top/ddrc_paddr [8]
 HMEMC_16_1/SRB_IOL4_TX_DATA[0]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[8]

 Data arrival time                                                  10.753         Logic Levels: 4  
                                                                                   Logic: 0.940ns(19.514%), Route: 3.877ns(80.486%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -1.263      24.529                          

 Data required time                                                 24.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.529                          
 Data arrival time                                                 -10.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.776                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[5]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.936
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.460       5.936         ntclkbufg_0      
 CLMA_26_72/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_72/Q3                     tco                   0.209       6.145 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.723       6.868         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_38_72/Y0                     td                    0.226       7.094 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.599       7.693         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3356
 CLMS_26_73/Y3                     td                    0.135       7.828 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.245       8.073         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_73/Y2                     td                    0.227       8.300 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.846       9.146         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2566
 CLMA_26_104/Y0                    td                    0.225       9.371 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[5]/gateop_perm/Z
                                   net (fanout=1)        1.244      10.615         u_ipsl_hmic_h_top/ddrc_paddr [5]
 HMEMC_16_1/SRB_IOL4_TX_DATA[2]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[5]

 Data arrival time                                                  10.615         Logic Levels: 4  
                                                                                   Logic: 1.022ns(21.842%), Route: 3.657ns(78.158%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -1.245      24.547                          

 Data required time                                                 24.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.547                          
 Data arrival time                                                 -10.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.932                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.926
  Launch Clock Delay      :  5.146
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.253       5.146         ntclkbufg_0      
 CLMA_38_172/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/CLK

 CLMA_38_172/Q1                    tco                   0.197       5.343 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/Q
                                   net (fanout=1)        0.139       5.482         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [2]
 CLMS_38_173/AD                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/D

 Data arrival time                                                   5.482         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.450       5.926         ntclkbufg_0      
 CLMS_38_173/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/CLK
 clock pessimism                                        -0.753       5.173                          
 clock uncertainty                                       0.000       5.173                          

 Hold time                                               0.028       5.201                          

 Data required time                                                  5.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.201                          
 Data arrival time                                                  -5.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[6]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[6]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.921
  Launch Clock Delay      :  5.141
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.248       5.141         ntclkbufg_0      
 CLMA_38_176/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[6]/opit_0_inv/CLK

 CLMA_38_176/Q1                    tco                   0.198       5.339 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[6]/opit_0_inv/Q
                                   net (fanout=3)        0.142       5.481         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [6]
 CLMS_38_177/M0                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[6]/opit_0_inv/D

 Data arrival time                                                   5.481         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.445       5.921         ntclkbufg_0      
 CLMS_38_177/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[6]/opit_0_inv/CLK
 clock pessimism                                        -0.753       5.168                          
 clock uncertainty                                       0.000       5.168                          

 Hold time                                              -0.003       5.165                          

 Data required time                                                  5.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.165                          
 Data arrival time                                                  -5.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[3]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[3]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.933
  Launch Clock Delay      :  5.153
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.260       5.153         ntclkbufg_0      
 CLMA_30_172/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[3]/opit_0_inv/CLK

 CLMA_30_172/Q0                    tco                   0.198       5.351 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[3]/opit_0_inv/Q
                                   net (fanout=3)        0.143       5.494         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [3]
 CLMA_30_173/M1                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[3]/opit_0_inv/D

 Data arrival time                                                   5.494         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.457       5.933         ntclkbufg_0      
 CLMA_30_173/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[3]/opit_0_inv/CLK
 clock pessimism                                        -0.753       5.180                          
 clock uncertainty                                       0.000       5.180                          

 Hold time                                              -0.003       5.177                          

 Data required time                                                  5.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.177                          
 Data arrival time                                                  -5.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.871  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.805      21.880         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_54_84/Y2                     td                    0.141      22.021 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.207      22.228         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_54_88/CE                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.228         Logic Levels: 1  
                                                                                   Logic: 1.432ns(58.592%), Route: 1.012ns(41.408%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.278      25.171         ntclkbufg_0      
 CLMA_54_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.655                          
 clock uncertainty                                      -0.150      25.505                          

 Setup time                                             -0.212      25.293                          

 Data required time                                                 25.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.293                          
 Data arrival time                                                 -22.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.065                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.867  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.167
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.805      21.880         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_54_84/Y2                     td                    0.132      22.012 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.201      22.213         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMS_54_85/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.213         Logic Levels: 1  
                                                                                   Logic: 1.423ns(58.584%), Route: 1.006ns(41.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.274      25.167         ntclkbufg_0      
 CLMS_54_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.651                          
 clock uncertainty                                      -0.150      25.501                          

 Setup time                                             -0.223      25.278                          

 Data required time                                                 25.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.278                          
 Data arrival time                                                 -22.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.065                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.867  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.167
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.805      21.880         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_54_84/Y2                     td                    0.132      22.012 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.201      22.213         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMS_54_85/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.213         Logic Levels: 1  
                                                                                   Logic: 1.423ns(58.584%), Route: 1.006ns(41.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.274      25.167         ntclkbufg_0      
 CLMS_54_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.651                          
 clock uncertainty                                      -0.150      25.501                          

 Setup time                                             -0.223      25.278                          

 Data required time                                                 25.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.278                          
 Data arrival time                                                 -22.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.065                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.954
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      25.191 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.294      25.485         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/C4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.485         Logic Levels: 0  
                                                                                   Logic: 1.030ns(77.795%), Route: 0.294ns(22.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.478      25.954         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.470                          
 clock uncertainty                                       0.150      25.620                          

 Hold time                                              -0.056      25.564                          

 Data required time                                                 25.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.564                          
 Data arrival time                                                 -25.485                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.079                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.954
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.046      25.207 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.346      25.553         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_88/M0                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  25.553         Logic Levels: 0  
                                                                                   Logic: 1.046ns(75.144%), Route: 0.346ns(24.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.478      25.954         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.484      25.470                          
 clock uncertainty                                       0.150      25.620                          

 Hold time                                              -0.010      25.610                          

 Data required time                                                 25.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.610                          
 Data arrival time                                                 -25.553                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.057                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.954
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.148 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.393      25.541         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_89/C4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.541         Logic Levels: 0  
                                                                                   Logic: 0.987ns(71.522%), Route: 0.393ns(28.478%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.478      25.954         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.470                          
 clock uncertainty                                       0.150      25.620                          

 Hold time                                              -0.056      25.564                          

 Data required time                                                 25.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.564                          
 Data arrival time                                                 -25.541                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.284  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.929
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.453       5.929         ntclkbufg_0      
 CLMA_50_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_50_73/Q0                     tco                   0.209       6.138 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.468       6.606         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_38_80/Y0                     td                    0.131       6.737 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.541       7.278         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   7.278         Logic Levels: 1  
                                                                                   Logic: 0.340ns(25.204%), Route: 1.009ns(74.796%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.051       9.444                          

 Data required time                                                  9.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.444                          
 Data arrival time                                                  -7.278                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.166                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.950
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.474       5.950         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMS_26_85/Q1                     tco                   0.209       6.159 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.345       6.504         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.504         Logic Levels: 0  
                                                                                   Logic: 0.209ns(37.726%), Route: 0.345ns(62.274%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.588       8.907                          

 Data required time                                                  8.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.907                          
 Data arrival time                                                  -6.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.403                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.950
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.474       5.950         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_85/Q0                     tco                   0.209       6.159 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.346       6.505         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   6.505         Logic Levels: 0  
                                                                                   Logic: 0.209ns(37.658%), Route: 0.346ns(62.342%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.541       8.954                          

 Data required time                                                  8.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.954                          
 Data arrival time                                                  -6.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.862  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.162
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.269       5.162         ntclkbufg_0      
 CLMA_30_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMA_30_80/Q2                     tco                   0.197       5.359 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.278       5.637         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   5.637         Logic Levels: 0  
                                                                                   Logic: 0.197ns(41.474%), Route: 0.278ns(58.526%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.509       4.959                          

 Data required time                                                  4.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.959                          
 Data arrival time                                                  -5.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.678                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.862  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.162
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.269       5.162         ntclkbufg_0      
 CLMA_30_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_80/Q1                     tco                   0.198       5.360 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.334       5.694         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   5.694         Logic Levels: 0  
                                                                                   Logic: 0.198ns(37.218%), Route: 0.334ns(62.782%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.526       4.976                          

 Data required time                                                  4.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.976                          
 Data arrival time                                                  -5.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.718                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.867  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.167
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.274       5.167         ntclkbufg_0      
 CLMA_30_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMA_30_84/Q0                     tco                   0.198       5.365 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.347       5.712         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   5.712         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.330%), Route: 0.347ns(63.670%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.529       4.979                          

 Data required time                                                  4.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.979                          
 Data arrival time                                                  -5.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.733                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.179
  Launch Clock Delay      :  5.988
  Clock Pessimism Removal :  0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.509       5.988         ntclkbufg_1      
 CLMA_82_100/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_100/Q2                    tco                   0.209       6.197 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=49)       0.891       7.088         frame_read_write_m0/write_fifo_aclr
 CLMA_66_52/RSCO                   td                    0.094       7.182 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.182         _N44             
 CLMA_66_56/RSCO                   td                    0.078       7.260 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.260         _N43             
 CLMA_66_64/RSCO                   td                    0.078       7.338 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/RSOUT
                                   net (fanout=5)        0.000       7.338         _N42             
 CLMA_66_68/RSCO                   td                    0.078       7.416 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.416         _N41             
 CLMA_66_72/RSCO                   td                    0.078       7.494 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.494         _N40             
 CLMA_66_76/RSCO                   td                    0.078       7.572 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.572         _N39             
 CLMA_66_80/RSCO                   td                    0.078       7.650 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000       7.650         _N38             
 CLMA_66_84/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.650         Logic Levels: 7  
                                                                                   Logic: 0.771ns(46.390%), Route: 0.891ns(53.610%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.284      15.179         ntclkbufg_1      
 CLMA_66_84/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.742      15.921                          
 clock uncertainty                                      -0.150      15.771                          

 Recovery time                                           0.000      15.771                          

 Data required time                                                 15.771                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.771                          
 Data arrival time                                                  -7.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.121                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.163
  Launch Clock Delay      :  5.988
  Clock Pessimism Removal :  0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.509       5.988         ntclkbufg_1      
 CLMA_82_100/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_100/Q2                    tco                   0.209       6.197 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=49)       1.100       7.297         frame_read_write_m0/write_fifo_aclr
 CLMA_58_57/RSCO                   td                    0.094       7.391 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.391         _N53             
 CLMA_58_65/RSCO                   td                    0.078       7.469 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.469         _N52             
 CLMA_58_69/RSCO                   td                    0.078       7.547 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       7.547         _N51             
 CLMA_58_73/RSCO                   td                    0.078       7.625 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.625         _N50             
 CLMA_58_77/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/RS

 Data arrival time                                                   7.625         Logic Levels: 4  
                                                                                   Logic: 0.537ns(32.804%), Route: 1.100ns(67.196%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.268      15.163         ntclkbufg_1      
 CLMA_58_77/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.742      15.905                          
 clock uncertainty                                      -0.150      15.755                          

 Recovery time                                           0.000      15.755                          

 Data required time                                                 15.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.755                          
 Data arrival time                                                  -7.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.130                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.163
  Launch Clock Delay      :  5.988
  Clock Pessimism Removal :  0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.509       5.988         ntclkbufg_1      
 CLMA_82_100/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_82_100/Q2                    tco                   0.209       6.197 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=49)       1.100       7.297         frame_read_write_m0/write_fifo_aclr
 CLMA_58_57/RSCO                   td                    0.094       7.391 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.391         _N53             
 CLMA_58_65/RSCO                   td                    0.078       7.469 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.469         _N52             
 CLMA_58_69/RSCO                   td                    0.078       7.547 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       7.547         _N51             
 CLMA_58_73/RSCO                   td                    0.078       7.625 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.625         _N50             
 CLMA_58_77/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RS

 Data arrival time                                                   7.625         Logic Levels: 4  
                                                                                   Logic: 0.537ns(32.804%), Route: 1.100ns(67.196%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.268      15.163         ntclkbufg_1      
 CLMA_58_77/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/CLK
 clock pessimism                                         0.742      15.905                          
 clock uncertainty                                      -0.150      15.755                          

 Recovery time                                           0.000      15.755                          

 Data required time                                                 15.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.755                          
 Data arrival time                                                  -7.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.130                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.980
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.321       5.216         ntclkbufg_1      
 CLMA_66_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_128/Q0                    tco                   0.198       5.414 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=31)       0.391       5.805         frame_read_write_m0/read_fifo_aclr
 CLMA_58_133/RSCO                  td                    0.092       5.897 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RSOUT
                                   net (fanout=5)        0.000       5.897         _N22             
 CLMA_58_137/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS

 Data arrival time                                                   5.897         Logic Levels: 1  
                                                                                   Logic: 0.290ns(42.584%), Route: 0.391ns(57.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.501       5.980         ntclkbufg_1      
 CLMA_58_137/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/CLK
 clock pessimism                                        -0.742       5.238                          
 clock uncertainty                                       0.000       5.238                          

 Removal time                                            0.000       5.238                          

 Data required time                                                  5.238                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.238                          
 Data arrival time                                                  -5.897                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.659                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.980
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.321       5.216         ntclkbufg_1      
 CLMA_66_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_128/Q0                    tco                   0.198       5.414 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=31)       0.391       5.805         frame_read_write_m0/read_fifo_aclr
 CLMA_58_133/RSCO                  td                    0.092       5.897 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RSOUT
                                   net (fanout=5)        0.000       5.897         _N22             
 CLMA_58_137/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/RS

 Data arrival time                                                   5.897         Logic Levels: 1  
                                                                                   Logic: 0.290ns(42.584%), Route: 0.391ns(57.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.501       5.980         ntclkbufg_1      
 CLMA_58_137/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.742       5.238                          
 clock uncertainty                                       0.000       5.238                          

 Removal time                                            0.000       5.238                          

 Data required time                                                  5.238                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.238                          
 Data arrival time                                                  -5.897                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.659                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.980
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.321       5.216         ntclkbufg_1      
 CLMA_66_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_128/Q0                    tco                   0.198       5.414 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=31)       0.391       5.805         frame_read_write_m0/read_fifo_aclr
 CLMA_58_133/RSCO                  td                    0.092       5.897 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RSOUT
                                   net (fanout=5)        0.000       5.897         _N22             
 CLMA_58_137/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/RS

 Data arrival time                                                   5.897         Logic Levels: 1  
                                                                                   Logic: 0.290ns(42.584%), Route: 0.391ns(57.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.501       5.980         ntclkbufg_1      
 CLMA_58_137/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/CLK
 clock pessimism                                        -0.742       5.238                          
 clock uncertainty                                       0.000       5.238                          

 Removal time                                            0.000       5.238                          

 Data required time                                                  5.238                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.238                          
 Data arrival time                                                  -5.897                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.659                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[1]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.220  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.156
  Launch Clock Delay      :  5.959
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.483       5.959         ntclkbufg_0      
 CLMA_58_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_58_93/Q1                     tco                   0.206       6.165 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       1.365       7.530         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_173/RS                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[1]/opit_0_inv/RS

 Data arrival time                                                   7.530         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.113%), Route: 1.365ns(86.887%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.263      25.156         ntclkbufg_0      
 CLMS_26_173/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.583      25.739                          
 clock uncertainty                                      -0.150      25.589                          

 Recovery time                                          -0.212      25.377                          

 Data required time                                                 25.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.377                          
 Data arrival time                                                  -7.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.847                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.220  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.156
  Launch Clock Delay      :  5.959
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.483       5.959         ntclkbufg_0      
 CLMA_58_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_58_93/Q1                     tco                   0.206       6.165 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       1.365       7.530         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_173/RS                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/RS

 Data arrival time                                                   7.530         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.113%), Route: 1.365ns(86.887%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.263      25.156         ntclkbufg_0      
 CLMS_26_173/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/CLK
 clock pessimism                                         0.583      25.739                          
 clock uncertainty                                      -0.150      25.589                          

 Recovery time                                          -0.212      25.377                          

 Data required time                                                 25.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.377                          
 Data arrival time                                                  -7.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.847                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[5]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.220  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.156
  Launch Clock Delay      :  5.959
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.483       5.959         ntclkbufg_0      
 CLMA_58_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_58_93/Q1                     tco                   0.206       6.165 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       1.365       7.530         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_173/RS                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[5]/opit_0_inv/RS

 Data arrival time                                                   7.530         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.113%), Route: 1.365ns(86.887%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.263      25.156         ntclkbufg_0      
 CLMS_26_173/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[5]/opit_0_inv/CLK
 clock pessimism                                         0.583      25.739                          
 clock uncertainty                                      -0.150      25.589                          

 Recovery time                                          -0.212      25.377                          

 Data required time                                                 25.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.377                          
 Data arrival time                                                  -7.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.847                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.941
  Launch Clock Delay      :  5.147
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.254       5.147         ntclkbufg_0      
 CLMS_26_65/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_26_65/Q0                     tco                   0.197       5.344 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.261       5.605         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
 CLMA_26_72/RSCO                   td                    0.092       5.697 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.697         _N127            
 CLMA_26_76/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.697         Logic Levels: 1  
                                                                                   Logic: 0.289ns(52.545%), Route: 0.261ns(47.455%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.465       5.941         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.753       5.188                          
 clock uncertainty                                       0.000       5.188                          

 Removal time                                            0.000       5.188                          

 Data required time                                                  5.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.188                          
 Data arrival time                                                  -5.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.941
  Launch Clock Delay      :  5.147
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.254       5.147         ntclkbufg_0      
 CLMS_26_65/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_26_65/Q0                     tco                   0.197       5.344 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.261       5.605         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
 CLMA_26_72/RSCO                   td                    0.092       5.697 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.697         _N127            
 CLMA_26_76/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ/RS

 Data arrival time                                                   5.697         Logic Levels: 1  
                                                                                   Logic: 0.289ns(52.545%), Route: 0.261ns(47.455%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.465       5.941         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ/CLK
 clock pessimism                                        -0.753       5.188                          
 clock uncertainty                                       0.000       5.188                          

 Removal time                                            0.000       5.188                          

 Data required time                                                  5.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.188                          
 Data arrival time                                                  -5.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/ddrphy_rst/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.959
  Launch Clock Delay      :  5.179
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.286       5.179         ntclkbufg_0      
 CLMA_58_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_58_93/Q1                     tco                   0.197       5.376 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       0.156       5.532         u_ipsl_hmic_h_top/global_reset_n
 CLMA_58_92/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/ddrphy_rst/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.532         Logic Levels: 0  
                                                                                   Logic: 0.197ns(55.807%), Route: 0.156ns(44.193%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.483       5.959         ntclkbufg_0      
 CLMA_58_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/ddrphy_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.753       5.206                          
 clock uncertainty                                       0.000       5.206                          

 Removal time                                           -0.186       5.020                          

 Data required time                                                  5.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.020                          
 Data arrival time                                                  -5.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.512                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.483       5.959         ntclkbufg_0      
 CLMA_58_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_58_92/Q0                     tco                   0.206       6.165 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.176       8.341         nt_ddrphy_rst_done
 IOL_151_170/DO                    td                    0.081       8.422 f       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.422         ddrphy_rst_done_obuf/ntO
 IOBD_152_170/PAD                  td                    1.972      10.394 f       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.065      10.459         ddrphy_rst_done  
 K18                                                                       f       ddrphy_rst_done (port)

 Data arrival time                                                  10.459         Logic Levels: 2  
                                                                                   Logic: 2.259ns(50.200%), Route: 2.241ns(49.800%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.469       5.945         ntclkbufg_0      
 CLMA_26_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_80/Q1                     tco                   0.206       6.151 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=5)        2.126       8.277         nt_ddr_init_done 
 IOL_151_118/DO                    td                    0.081       8.358 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.358         ddr_init_done_obuf/ntO
 IOBD_152_118/PAD                  td                    1.972      10.330 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.092      10.422         ddr_init_done    
 R10                                                                       f       ddr_init_done (port)

 Data arrival time                                                  10.422         Logic Levels: 2  
                                                                                   Logic: 2.259ns(50.458%), Route: 2.218ns(49.542%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.959       1.052 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.052         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.099 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.023       2.122         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.122 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.653       3.775         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.164 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.532         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.532 f       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.485       6.017         video_clk5x_out  
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.336       6.353 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.353         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    1.876       8.229 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096       8.325         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   8.325         Logic Levels: 1  
                                                                                   Logic: 2.212ns(95.841%), Route: 0.096ns(4.159%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 24.000 sec
Action report_timing: CPU time elapsed is 24.813 sec
Current time: Sun Nov  6 20:48:43 2022
Action report_timing: Peak memory pool usage is 384,868,352 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sun Nov  6 20:48:49 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 3.906250 sec.
Generating architecture configuration.
The bitstream file is "E:/Arm/purple_light/ddr3_hdmi_v3/ddr3_hdmi/generate_bitstream/top.sbit"
Generate programming file takes 81.203125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 93.000 sec
Action gen_bit_stream: CPU time elapsed is 92.672 sec
Current time: Sun Nov  6 20:50:23 2022
Action gen_bit_stream: Peak memory pool usage is 373,555,200 bytes
Process "Generate Bitstream" done.


Process "Report Power" started.
Current time: Sun Nov  6 20:53:44 2022
Compiling architecture definition.
Executing command action 'cmd_report_power'
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
E: Flow-0127: Process exits abnormally.


Process "Generate Netlist" started.
Current time: Sun Nov  6 20:53:56 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generate Netlist.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Generate Netlist is finished successfully.
Action gen_netlist: Real time elapsed is 33.000 sec
Action gen_netlist: CPU time elapsed is 32.625 sec
Current time: Sun Nov  6 20:54:30 2022
Action gen_netlist: Peak memory pool usage is 427,556,864 bytes
Process "Generate Netlist" done.
Compiling verification operator library.
Compiling technology operator (valence) library.
Process exit normally.
