0.6
2017.4
Jan 30 2018
15:48:17
C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/alu_8/alu_8.sim/tests/impl/timing/xsim/adder_8_test_time_impl.v,1518596264,verilog,,,,adder_8;glbl,,,,,,,,
C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/alu_8/alu_8.srcs/tests/new/adder_8_test.vhd,1518518855,vhdl,,,,adder_8_test,,,,,,,,
