###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Mon Dec 20 12:52:26 2021
#  Design:            Subsystem
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix Subsystem_postCTS -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin Product8_out1_2_reg[7]/C 
Endpoint:   Product8_out1_2_reg[7]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.195
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.181
  Arrival Time                  5.355
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.174 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.174 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.495 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.495 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.089 | 
     | g2619/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.013 |   5.276 |    5.102 | 
     | g2619/Q                  |   v   | n_173          | NO2I1HDX1 | 0.079 |   5.355 |    5.181 | 
     | Product8_out1_2_reg[7]/D |   v   | n_173          | DFRQHDX1  | 0.000 |   5.355 |    5.181 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.174 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.002 |   0.002 |    0.176 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.032 |   0.035 |    0.208 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.004 |   0.038 |    0.212 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.039 |   0.077 |    0.251 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.002 |   0.079 |    0.253 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.050 |   0.129 |    0.303 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.001 |   0.130 |    0.304 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.061 |   0.191 |    0.365 | 
     | Product8_out1_2_reg[7]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.004 |   0.195 |    0.369 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Product8_out1_2_reg[6]/C 
Endpoint:   Product8_out1_2_reg[6]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.195
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.181
  Arrival Time                  5.357
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.175 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.175 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.494 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.494 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.088 | 
     | g2649/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.017 |   5.280 |    5.104 | 
     | g2649/Q                  |   v   | n_143          | NO2I1HDX1 | 0.077 |   5.357 |    5.181 | 
     | Product8_out1_2_reg[6]/D |   v   | n_143          | DFRQHDX1  | 0.000 |   5.357 |    5.181 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.175 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.002 |   0.002 |    0.177 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.032 |   0.035 |    0.210 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.004 |   0.038 |    0.213 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.039 |   0.077 |    0.253 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.002 |   0.079 |    0.254 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.050 |   0.129 |    0.304 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.001 |   0.130 |    0.305 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.061 |   0.191 |    0.366 | 
     | Product8_out1_2_reg[6]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.004 |   0.195 |    0.371 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin Product8_out1_2_reg[3]/C 
Endpoint:   Product8_out1_2_reg[3]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.195
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.181
  Arrival Time                  5.359
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.178 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.178 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.491 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.491 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.085 | 
     | g2617/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.020 |   5.283 |    5.105 | 
     | g2617/Q                  |   v   | n_175          | NO2I1HDX1 | 0.076 |   5.359 |    5.181 | 
     | Product8_out1_2_reg[3]/D |   v   | n_175          | DFRQHDX1  | 0.000 |   5.359 |    5.181 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.178 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.002 |   0.002 |    0.180 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.032 |   0.035 |    0.213 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.004 |   0.038 |    0.217 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.039 |   0.077 |    0.256 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.002 |   0.079 |    0.257 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.050 |   0.129 |    0.307 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.001 |   0.130 |    0.308 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.061 |   0.191 |    0.369 | 
     | Product8_out1_2_reg[3]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.004 |   0.195 |    0.373 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin Product8_out1_2_reg[2]/C 
Endpoint:   Product8_out1_2_reg[2]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.195
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.181
  Arrival Time                  5.363
  Slack Time                    0.182
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.182 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.182 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.487 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.487 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.081 | 
     | g2616/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.022 |   5.285 |    5.103 | 
     | g2616/Q                  |   v   | n_176          | NO2I1HDX1 | 0.078 |   5.363 |    5.181 | 
     | Product8_out1_2_reg[2]/D |   v   | n_176          | DFRQHDX1  | 0.000 |   5.363 |    5.181 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.182 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.002 |   0.002 |    0.184 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.032 |   0.035 |    0.217 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.004 |   0.038 |    0.220 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.039 |   0.077 |    0.260 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.002 |   0.079 |    0.261 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.050 |   0.129 |    0.311 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.001 |   0.130 |    0.312 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.061 |   0.191 |    0.373 | 
     | Product8_out1_2_reg[2]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.004 |   0.195 |    0.377 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin Product8_out1_2_reg[4]/C 
Endpoint:   Product8_out1_2_reg[4]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.195
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.181
  Arrival Time                  5.365
  Slack Time                    0.184
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.184 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.184 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.485 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.485 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.079 | 
     | g2466/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.020 |   5.283 |    5.098 | 
     | g2466/Q                  |   v   | n_326          | NO2I1HDX1 | 0.082 |   5.365 |    5.181 | 
     | Product8_out1_2_reg[4]/D |   v   | n_326          | DFRQHDX1  | 0.000 |   5.365 |    5.181 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.184 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.002 |   0.002 |    0.186 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.032 |   0.035 |    0.219 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.004 |   0.038 |    0.223 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.039 |   0.077 |    0.262 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.002 |   0.079 |    0.263 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.050 |   0.129 |    0.313 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.001 |   0.130 |    0.314 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.061 |   0.191 |    0.375 | 
     | Product8_out1_2_reg[4]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.004 |   0.195 |    0.379 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin Product8_out1_2_reg[5]/C 
Endpoint:   Product8_out1_2_reg[5]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.195
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.181
  Arrival Time                  5.367
  Slack Time                    0.186
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.186 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.186 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.483 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.483 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.077 | 
     | g2618/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.019 |   5.282 |    5.096 | 
     | g2618/Q                  |   v   | n_174          | NO2I1HDX1 | 0.085 |   5.367 |    5.181 | 
     | Product8_out1_2_reg[5]/D |   v   | n_174          | DFRQHDX1  | 0.000 |   5.367 |    5.181 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.186 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.002 |   0.002 |    0.188 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.032 |   0.034 |    0.221 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.004 |   0.038 |    0.225 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.039 |   0.077 |    0.264 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.002 |   0.079 |    0.265 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.050 |   0.129 |    0.315 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.001 |   0.130 |    0.316 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.061 |   0.191 |    0.377 | 
     | Product8_out1_2_reg[5]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.004 |   0.195 |    0.381 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin In11_reg[7]/C 
Endpoint:   In11_reg[7]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.180
  Arrival Time                  5.371
  Slack Time                    0.191
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.191 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.191 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.478 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.478 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.072 | 
     | g2662/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.032 |   5.295 |    5.104 | 
     | g2662/Q          |   v   | n_130          | NO2I1HDX1 | 0.076 |   5.371 |    5.180 | 
     | In11_reg[7]/D    |   v   | n_130          | DFRQHDX1  | 0.000 |   5.371 |    5.180 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.191 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.194 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.226 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.230 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.269 | 
     | clk__L3_I3/A  |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.270 | 
     | clk__L3_I3/Q  |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.320 | 
     | clk__L4_I9/A  |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.324 | 
     | clk__L4_I9/Q  |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.382 | 
     | In11_reg[7]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.003 |   0.194 |    0.385 | 
     +----------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Product1_out1_1_reg[21]/C 
Endpoint:   Product1_out1_1_reg[21]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.193
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.178
  Arrival Time                  5.370
  Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.192 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.192 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.477 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.477 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.071 | 
     | g2773/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.032 |   5.295 |    5.103 | 
     | g2773/Q                   |   v   | n_19           | NO2I1HDX1 | 0.075 |   5.370 |    5.178 | 
     | Product1_out1_1_reg[21]/D |   v   | n_19           | DFRQHDX1  | 0.000 |   5.370 |    5.178 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.192 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.194 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.226 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.230 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.269 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.271 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.321 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.325 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.382 | 
     | Product1_out1_1_reg[21]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.002 |   0.193 |    0.385 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Product1_out1_1_reg[22]/C 
Endpoint:   Product1_out1_1_reg[22]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.180
  Arrival Time                  5.372
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.193 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.193 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.477 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.477 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.070 | 
     | g2774/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.032 |   5.295 |    5.103 | 
     | g2774/Q                   |   v   | n_18           | NO2I1HDX1 | 0.077 |   5.372 |    5.180 | 
     | Product1_out1_1_reg[22]/D |   v   | n_18           | DFRQHDX1  | 0.000 |   5.372 |    5.180 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.193 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.195 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.227 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.231 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.270 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.272 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.321 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.326 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.383 | 
     | Product1_out1_1_reg[22]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.004 |   0.194 |    0.387 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin In11_reg[6]/C 
Endpoint:   In11_reg[6]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.193
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.179
  Arrival Time                  5.372
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.193 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.193 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.476 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.476 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.070 | 
     | g2498/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.033 |   5.296 |    5.103 | 
     | g2498/Q          |   v   | n_294          | NO2I1HDX1 | 0.076 |   5.372 |    5.179 | 
     | In11_reg[6]/D    |   v   | n_294          | DFRQHDX1  | 0.000 |   5.372 |    5.179 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.193 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.195 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.228 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.231 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.270 | 
     | clk__L3_I3/A  |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.272 | 
     | clk__L3_I3/Q  |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.322 | 
     | clk__L4_I9/A  |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.326 | 
     | clk__L4_I9/Q  |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.383 | 
     | In11_reg[6]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.003 |   0.193 |    0.386 | 
     +----------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin In11_reg[5]/C 
Endpoint:   In11_reg[5]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.179
  Arrival Time                  5.372
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.193 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.193 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.476 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.476 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.070 | 
     | g2661/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.033 |   5.296 |    5.103 | 
     | g2661/Q          |   v   | n_131          | NO2I1HDX1 | 0.076 |   5.372 |    5.179 | 
     | In11_reg[5]/D    |   v   | n_131          | DFRQHDX2  | 0.000 |   5.372 |    5.179 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.193 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.195 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.228 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.232 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.271 | 
     | clk__L3_I3/A  |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.272 | 
     | clk__L3_I3/Q  |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.322 | 
     | clk__L4_I9/A  |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.326 | 
     | clk__L4_I9/Q  |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.384 | 
     | In11_reg[5]/C |   ^   | clk__L4_N9 | DFRQHDX2 | 0.003 |   0.194 |    0.387 | 
     +----------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin In11_reg[4]/C 
Endpoint:   In11_reg[4]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.180
  Arrival Time                  5.374
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.194 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.194 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.475 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.475 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.069 | 
     | g2670/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.033 |   5.296 |    5.103 | 
     | g2670/Q          |   v   | n_122          | NO2I1HDX1 | 0.077 |   5.374 |    5.180 | 
     | In11_reg[4]/D    |   v   | n_122          | DFRQHDX1  | 0.000 |   5.374 |    5.180 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.194 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.196 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.228 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.232 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.271 | 
     | clk__L3_I3/A  |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.273 | 
     | clk__L3_I3/Q  |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.323 | 
     | clk__L4_I9/A  |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.327 | 
     | clk__L4_I9/Q  |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.384 | 
     | In11_reg[4]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.003 |   0.194 |    0.388 | 
     +----------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin In11_reg[10]/C 
Endpoint:   In11_reg[10]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.195
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.181
  Arrival Time                  5.376
  Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.195 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.195 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.474 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.474 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.068 | 
     | g2651/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.035 |   5.298 |    5.103 | 
     | g2651/Q          |   v   | n_141          | NO2I1HDX1 | 0.077 |   5.376 |    5.181 | 
     | In11_reg[10]/D   |   v   | n_141          | DFRQHDX1  | 0.000 |   5.376 |    5.181 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                |       |            |          |       |  Time   |   Time   | 
     |----------------+-------+------------+----------+-------+---------+----------| 
     | clk            |   ^   | clk        |          |       |   0.000 |    0.195 | 
     | clk__L1_I0/A   |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.197 | 
     | clk__L1_I0/Q   |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.229 | 
     | clk__L2_I1/A   |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.233 | 
     | clk__L2_I1/Q   |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.272 | 
     | clk__L3_I3/A   |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.274 | 
     | clk__L3_I3/Q   |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.324 | 
     | clk__L4_I9/A   |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.328 | 
     | clk__L4_I9/Q   |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.385 | 
     | In11_reg[10]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.004 |   0.195 |    0.389 | 
     +-----------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin Product8_out1_2_reg[1]/C 
Endpoint:   Product8_out1_2_reg[1]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.195
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.181
  Arrival Time                  5.376
  Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.195 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.195 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.474 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.474 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.068 | 
     | g2614/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.024 |   5.287 |    5.091 | 
     | g2614/Q                  |   v   | n_178          | NO2I1HDX1 | 0.089 |   5.376 |    5.181 | 
     | Product8_out1_2_reg[1]/D |   v   | n_178          | DFRQHDX1  | 0.000 |   5.376 |    5.181 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.195 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.002 |   0.002 |    0.198 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.032 |   0.035 |    0.230 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.004 |   0.038 |    0.234 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.039 |   0.077 |    0.273 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.002 |   0.079 |    0.274 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.050 |   0.129 |    0.324 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.001 |   0.130 |    0.326 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.061 |   0.191 |    0.387 | 
     | Product8_out1_2_reg[1]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.004 |   0.195 |    0.391 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin Product2_out1_2_reg[9]/C 
Endpoint:   Product2_out1_2_reg[9]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.193
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.179
  Arrival Time                  5.374
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.196 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.196 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.474 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.474 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.067 | 
     | g1968/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.033 |   5.296 |    5.100 | 
     | g1968/Q                  |   v   | n_506          | NO2I1HDX1 | 0.078 |   5.374 |    5.179 | 
     | Product2_out1_2_reg[9]/D |   v   | n_506          | DFRQHDX1  | 0.000 |   5.374 |    5.179 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |            |          |       |  Time   |   Time   | 
     |--------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk        |          |       |   0.000 |    0.196 | 
     | clk__L1_I0/A             |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.198 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.034 |    0.230 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.234 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.273 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.275 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.324 | 
     | clk__L4_I9/A             |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.329 | 
     | clk__L4_I9/Q             |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.386 | 
     | Product2_out1_2_reg[9]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.003 |   0.193 |    0.389 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin Product2_out1_2_reg[8]/C 
Endpoint:   Product2_out1_2_reg[8]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.193
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.178
  Arrival Time                  5.375
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.196 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.196 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.473 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.473 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.067 | 
     | g1983/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.033 |   5.296 |    5.100 | 
     | g1983/Q                  |   v   | n_491          | NO2I1HDX1 | 0.079 |   5.375 |    5.178 | 
     | Product2_out1_2_reg[8]/D |   v   | n_491          | DFRQHDX1  | 0.000 |   5.375 |    5.178 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |            |          |       |  Time   |   Time   | 
     |--------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk        |          |       |   0.000 |    0.196 | 
     | clk__L1_I0/A             |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.198 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.231 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.235 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.274 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.275 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.325 | 
     | clk__L4_I9/A             |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.329 | 
     | clk__L4_I9/Q             |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.387 | 
     | Product2_out1_2_reg[8]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.002 |   0.193 |    0.389 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin Product1_out1_1_reg[23]/C 
Endpoint:   Product1_out1_1_reg[23]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.179
  Arrival Time                  5.377
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.198 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.198 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.472 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.472 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.065 | 
     | g2775/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.033 |   5.296 |    5.098 | 
     | g2775/Q                   |   v   | n_17           | NO2I1HDX1 | 0.081 |   5.377 |    5.179 | 
     | Product1_out1_1_reg[23]/D |   v   | n_17           | DFRQHDX1  | 0.000 |   5.377 |    5.179 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.198 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.200 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.232 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.236 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.275 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.277 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.326 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.331 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.388 | 
     | Product1_out1_1_reg[23]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.004 |   0.194 |    0.392 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin In11_reg[8]/C 
Endpoint:   In11_reg[8]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.180
  Arrival Time                  5.378
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.198 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.198 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.471 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.471 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.065 | 
     | g2628/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.034 |   5.297 |    5.099 | 
     | g2628/Q          |   v   | n_164          | NO2I1HDX1 | 0.081 |   5.378 |    5.180 | 
     | In11_reg[8]/D    |   v   | n_164          | DFRQHDX2  | 0.000 |   5.378 |    5.180 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.198 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.200 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.034 |    0.232 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.236 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.275 | 
     | clk__L3_I3/A  |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.277 | 
     | clk__L3_I3/Q  |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.327 | 
     | clk__L4_I9/A  |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.331 | 
     | clk__L4_I9/Q  |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.388 | 
     | In11_reg[8]/C |   ^   | clk__L4_N9 | DFRQHDX2 | 0.004 |   0.194 |    0.392 | 
     +----------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin In11_reg[12]/C 
Endpoint:   In11_reg[12]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.190
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.176
  Arrival Time                  5.374
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.198 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.198 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.471 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.471 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.065 | 
     | g2647/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.037 |   5.300 |    5.102 | 
     | g2647/Q          |   v   | n_145          | NO2I1HDX1 | 0.074 |   5.374 |    5.176 | 
     | In11_reg[12]/D   |   v   | n_145          | DFRQHDX1  | 0.000 |   5.374 |    5.176 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                |       |            |          |       |  Time   |   Time   | 
     |----------------+-------+------------+----------+-------+---------+----------| 
     | clk            |   ^   | clk        |          |       |   0.000 |    0.198 | 
     | clk__L1_I0/A   |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.200 | 
     | clk__L1_I0/Q   |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.233 | 
     | clk__L2_I0/A   |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.235 | 
     | clk__L2_I0/Q   |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.273 | 
     | clk__L3_I1/A   |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.077 |    0.275 | 
     | clk__L3_I1/Q   |   v   | clk__L3_N1 | INHDX12  | 0.049 |   0.125 |    0.323 | 
     | clk__L4_I3/A   |   v   | clk__L3_N1 | INHDX12  | 0.005 |   0.130 |    0.328 | 
     | clk__L4_I3/Q   |   ^   | clk__L4_N3 | INHDX12  | 0.058 |   0.188 |    0.386 | 
     | In11_reg[12]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.002 |   0.190 |    0.388 | 
     +-----------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin In11_reg[11]/C 
Endpoint:   In11_reg[11]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.195
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.180
  Arrival Time                  5.379
  Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.199 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.199 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.470 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.470 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.064 | 
     | g2643/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.036 |   5.299 |    5.100 | 
     | g2643/Q          |   v   | n_149          | NO2I1HDX1 | 0.080 |   5.379 |    5.180 | 
     | In11_reg[11]/D   |   v   | n_149          | DFRQHDX2  | 0.000 |   5.379 |    5.180 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                |       |            |          |       |  Time   |   Time   | 
     |----------------+-------+------------+----------+-------+---------+----------| 
     | clk            |   ^   | clk        |          |       |   0.000 |    0.199 | 
     | clk__L1_I0/A   |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.201 | 
     | clk__L1_I0/Q   |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.233 | 
     | clk__L2_I1/A   |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.237 | 
     | clk__L2_I1/Q   |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.276 | 
     | clk__L3_I3/A   |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.278 | 
     | clk__L3_I3/Q   |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.328 | 
     | clk__L4_I9/A   |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.332 | 
     | clk__L4_I9/Q   |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.389 | 
     | In11_reg[11]/C |   ^   | clk__L4_N9 | DFRQHDX2 | 0.004 |   0.195 |    0.394 | 
     +-----------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin Product8_out1_2_reg[0]/C 
Endpoint:   Product8_out1_2_reg[0]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.195
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.180
  Arrival Time                  5.380
  Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.199 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.199 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.470 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.470 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.064 | 
     | g2607/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.024 |   5.287 |    5.087 | 
     | g2607/Q                  |   v   | n_185          | NO2I1HDX1 | 0.093 |   5.380 |    5.180 | 
     | Product8_out1_2_reg[0]/D |   v   | n_185          | DFRQHDX1  | 0.000 |   5.380 |    5.180 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.199 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.002 |   0.002 |    0.202 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.032 |   0.035 |    0.234 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.004 |   0.038 |    0.238 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.039 |   0.077 |    0.277 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.002 |   0.079 |    0.278 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.050 |   0.129 |    0.328 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.001 |   0.130 |    0.330 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.061 |   0.191 |    0.391 | 
     | Product8_out1_2_reg[0]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.004 |   0.195 |    0.395 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin In11_reg[14]/C 
Endpoint:   In11_reg[14]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.190
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.176
  Arrival Time                  5.376
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.201 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.201 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.469 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.469 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.062 | 
     | g2470/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.039 |   5.302 |    5.101 | 
     | g2470/Q          |   v   | n_322          | NO2I1HDX1 | 0.075 |   5.376 |    5.176 | 
     | In11_reg[14]/D   |   v   | n_322          | DFRQHDX1  | 0.000 |   5.376 |    5.176 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                |       |            |          |       |  Time   |   Time   | 
     |----------------+-------+------------+----------+-------+---------+----------| 
     | clk            |   ^   | clk        |          |       |   0.000 |    0.201 | 
     | clk__L1_I0/A   |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.203 | 
     | clk__L1_I0/Q   |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.235 | 
     | clk__L2_I0/A   |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.238 | 
     | clk__L2_I0/Q   |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.276 | 
     | clk__L3_I1/A   |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.077 |    0.277 | 
     | clk__L3_I1/Q   |   v   | clk__L3_N1 | INHDX12  | 0.049 |   0.125 |    0.326 | 
     | clk__L4_I3/A   |   v   | clk__L3_N1 | INHDX12  | 0.005 |   0.130 |    0.331 | 
     | clk__L4_I3/Q   |   ^   | clk__L4_N3 | INHDX12  | 0.058 |   0.188 |    0.389 | 
     | In11_reg[14]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.002 |   0.190 |    0.390 | 
     +-----------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin In11_reg[13]/C 
Endpoint:   In11_reg[13]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.190
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.176
  Arrival Time                  5.377
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.201 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.201 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.468 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.468 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.062 | 
     | g2652/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.039 |   5.302 |    5.101 | 
     | g2652/Q          |   v   | n_140          | NO2I1HDX1 | 0.075 |   5.377 |    5.176 | 
     | In11_reg[13]/D   |   v   | n_140          | DFRQHDX1  | 0.000 |   5.377 |    5.176 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                |       |            |          |       |  Time   |   Time   | 
     |----------------+-------+------------+----------+-------+---------+----------| 
     | clk            |   ^   | clk        |          |       |   0.000 |    0.201 | 
     | clk__L1_I0/A   |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.203 | 
     | clk__L1_I0/Q   |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.235 | 
     | clk__L2_I0/A   |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.238 | 
     | clk__L2_I0/Q   |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.276 | 
     | clk__L3_I1/A   |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.077 |    0.278 | 
     | clk__L3_I1/Q   |   v   | clk__L3_N1 | INHDX12  | 0.049 |   0.125 |    0.326 | 
     | clk__L4_I3/A   |   v   | clk__L3_N1 | INHDX12  | 0.005 |   0.130 |    0.331 | 
     | clk__L4_I3/Q   |   ^   | clk__L4_N3 | INHDX12  | 0.058 |   0.188 |    0.389 | 
     | In11_reg[13]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.002 |   0.190 |    0.391 | 
     +-----------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin In11_reg[15]/C 
Endpoint:   In11_reg[15]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.190
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.176
  Arrival Time                  5.379
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.203 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.203 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.466 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.466 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.060 | 
     | g2653/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.039 |   5.302 |    5.099 | 
     | g2653/Q          |   v   | n_139          | NO2I1HDX1 | 0.077 |   5.379 |    5.176 | 
     | In11_reg[15]/D   |   v   | n_139          | DFRQHDX1  | 0.000 |   5.379 |    5.176 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                |       |            |          |       |  Time   |   Time   | 
     |----------------+-------+------------+----------+-------+---------+----------| 
     | clk            |   ^   | clk        |          |       |   0.000 |    0.203 | 
     | clk__L1_I0/A   |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.205 | 
     | clk__L1_I0/Q   |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.237 | 
     | clk__L2_I0/A   |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.240 | 
     | clk__L2_I0/Q   |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.278 | 
     | clk__L3_I1/A   |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.077 |    0.279 | 
     | clk__L3_I1/Q   |   v   | clk__L3_N1 | INHDX12  | 0.049 |   0.125 |    0.328 | 
     | clk__L4_I3/A   |   v   | clk__L3_N1 | INHDX12  | 0.005 |   0.130 |    0.333 | 
     | clk__L4_I3/Q   |   ^   | clk__L4_N3 | INHDX12  | 0.058 |   0.188 |    0.391 | 
     | In11_reg[15]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.002 |   0.190 |    0.393 | 
     +-----------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin In11_reg[3]/C 
Endpoint:   In11_reg[3]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.180
  Arrival Time                  5.383
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.203 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.203 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.466 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.466 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.060 | 
     | g2658/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.034 |   5.297 |    5.094 | 
     | g2658/Q          |   v   | n_134          | NO2I1HDX1 | 0.086 |   5.383 |    5.180 | 
     | In11_reg[3]/D    |   v   | n_134          | DFRQHDX1  | 0.000 |   5.383 |    5.180 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.203 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.205 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.237 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.241 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.280 | 
     | clk__L3_I3/A  |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.282 | 
     | clk__L3_I3/Q  |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.332 | 
     | clk__L4_I9/A  |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.336 | 
     | clk__L4_I9/Q  |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.393 | 
     | In11_reg[3]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.004 |   0.194 |    0.397 | 
     +----------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin Product2_out1_2_reg[10]/C 
Endpoint:   Product2_out1_2_reg[10]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.179
  Arrival Time                  5.382
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.203 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.203 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.466 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.466 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.060 | 
     | g1953/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.033 |   5.296 |    5.093 | 
     | g1953/Q                   |   v   | n_521          | NO2I1HDX1 | 0.086 |   5.382 |    5.179 | 
     | Product2_out1_2_reg[10]/D |   v   | n_521          | DFRQHDX1  | 0.000 |   5.382 |    5.179 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.203 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.205 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.034 |    0.238 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.241 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.280 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.282 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.332 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.336 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.393 | 
     | Product2_out1_2_reg[10]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.003 |   0.194 |    0.397 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin Product3_out1_2_reg[11]/C 
Endpoint:   Product3_out1_2_reg[11]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.189
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.174
  Arrival Time                  5.378
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.203 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.203 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.466 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.466 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.060 | 
     | g2510/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.038 |   5.301 |    5.098 | 
     | g2510/Q                   |   v   | n_282          | NO2I1HDX1 | 0.077 |   5.378 |    5.174 | 
     | Product3_out1_2_reg[11]/D |   v   | n_282          | DFRQHDX1  | 0.000 |   5.378 |    5.174 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.203 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.205 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.238 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.240 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.278 | 
     | clk__L3_I1/A              |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.077 |    0.280 | 
     | clk__L3_I1/Q              |   v   | clk__L3_N1 | INHDX12  | 0.049 |   0.125 |    0.328 | 
     | clk__L4_I3/A              |   v   | clk__L3_N1 | INHDX12  | 0.005 |   0.130 |    0.333 | 
     | clk__L4_I3/Q              |   ^   | clk__L4_N3 | INHDX12  | 0.058 |   0.188 |    0.391 | 
     | Product3_out1_2_reg[11]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.001 |   0.189 |    0.393 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin Product4_out1_2_reg[11]/C 
Endpoint:   Product4_out1_2_reg[11]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.189
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.174
  Arrival Time                  5.380
  Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.205 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.205 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.464 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.464 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.058 | 
     | g2528/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.038 |   5.301 |    5.096 | 
     | g2528/Q                   |   v   | n_264          | NO2I1HDX1 | 0.078 |   5.380 |    5.174 | 
     | Product4_out1_2_reg[11]/D |   v   | n_264          | DFRQHDX1  | 0.000 |   5.380 |    5.174 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.205 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.208 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.240 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.243 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.280 | 
     | clk__L3_I1/A              |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.077 |    0.282 | 
     | clk__L3_I1/Q              |   v   | clk__L3_N1 | INHDX12  | 0.049 |   0.125 |    0.331 | 
     | clk__L4_I3/A              |   v   | clk__L3_N1 | INHDX12  | 0.005 |   0.130 |    0.335 | 
     | clk__L4_I3/Q              |   ^   | clk__L4_N3 | INHDX12  | 0.058 |   0.188 |    0.393 | 
     | Product4_out1_2_reg[11]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.001 |   0.189 |    0.394 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin In11_reg[1]/C 
Endpoint:   In11_reg[1]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.180
  Arrival Time                  5.386
  Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.207 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.207 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.462 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.462 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.056 | 
     | g2656/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.034 |   5.297 |    5.090 | 
     | g2656/Q          |   v   | n_136          | NO2I1HDX1 | 0.090 |   5.386 |    5.180 | 
     | In11_reg[1]/D    |   v   | n_136          | DFRQHDX1  | 0.000 |   5.386 |    5.180 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.207 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.209 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.241 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.245 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.284 | 
     | clk__L3_I3/A  |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.286 | 
     | clk__L3_I3/Q  |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.336 | 
     | clk__L4_I9/A  |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.340 | 
     | clk__L4_I9/Q  |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.397 | 
     | In11_reg[1]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.004 |   0.194 |    0.401 | 
     +----------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin Product3_out1_2_reg[12]/C 
Endpoint:   Product3_out1_2_reg[12]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.189
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.174
  Arrival Time                  5.382
  Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.207 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.207 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.462 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.462 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.056 | 
     | g2512/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.038 |   5.301 |    5.094 | 
     | g2512/Q                   |   v   | n_280          | NO2I1HDX1 | 0.081 |   5.382 |    5.174 | 
     | Product3_out1_2_reg[12]/D |   v   | n_280          | DFRQHDX1  | 0.000 |   5.382 |    5.174 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.207 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.210 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.242 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.245 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.282 | 
     | clk__L3_I1/A              |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.077 |    0.284 | 
     | clk__L3_I1/Q              |   v   | clk__L3_N1 | INHDX12  | 0.049 |   0.125 |    0.332 | 
     | clk__L4_I3/A              |   v   | clk__L3_N1 | INHDX12  | 0.005 |   0.130 |    0.337 | 
     | clk__L4_I3/Q              |   ^   | clk__L4_N3 | INHDX12  | 0.058 |   0.188 |    0.395 | 
     | Product3_out1_2_reg[12]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.001 |   0.189 |    0.397 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin In11_reg[16]/C 
Endpoint:   In11_reg[16]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.190
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.176
  Arrival Time                  5.383
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.208 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.208 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.462 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.462 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.055 | 
     | g2714/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.039 |   5.302 |    5.094 | 
     | g2714/Q          |   v   | n_78           | NO2I1HDX1 | 0.081 |   5.383 |    5.176 | 
     | In11_reg[16]/D   |   v   | n_78           | DFRQHDX1  | 0.000 |   5.383 |    5.176 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                |       |            |          |       |  Time   |   Time   | 
     |----------------+-------+------------+----------+-------+---------+----------| 
     | clk            |   ^   | clk        |          |       |   0.000 |    0.208 | 
     | clk__L1_I0/A   |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.210 | 
     | clk__L1_I0/Q   |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.242 | 
     | clk__L2_I0/A   |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.245 | 
     | clk__L2_I0/Q   |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.282 | 
     | clk__L3_I1/A   |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.077 |    0.284 | 
     | clk__L3_I1/Q   |   v   | clk__L3_N1 | INHDX12  | 0.049 |   0.125 |    0.333 | 
     | clk__L4_I3/A   |   v   | clk__L3_N1 | INHDX12  | 0.005 |   0.130 |    0.338 | 
     | clk__L4_I3/Q   |   ^   | clk__L4_N3 | INHDX12  | 0.058 |   0.188 |    0.395 | 
     | In11_reg[16]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.002 |   0.190 |    0.397 | 
     +-----------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin Product3_out1_2_reg[14]/C 
Endpoint:   Product3_out1_2_reg[14]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.190
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.175
  Arrival Time                  5.384
  Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.209 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.209 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.460 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.460 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.054 | 
     | g2513/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.038 |   5.301 |    5.092 | 
     | g2513/Q                   |   v   | n_279          | NO2I1HDX1 | 0.083 |   5.384 |    5.175 | 
     | Product3_out1_2_reg[14]/D |   v   | n_279          | DFRQHDX1  | 0.000 |   5.384 |    5.175 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.209 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.211 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.243 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.246 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.284 | 
     | clk__L3_I1/A              |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.077 |    0.286 | 
     | clk__L3_I1/Q              |   v   | clk__L3_N1 | INHDX12  | 0.049 |   0.125 |    0.334 | 
     | clk__L4_I3/A              |   v   | clk__L3_N1 | INHDX12  | 0.005 |   0.130 |    0.339 | 
     | clk__L4_I3/Q              |   ^   | clk__L4_N3 | INHDX12  | 0.058 |   0.188 |    0.397 | 
     | Product3_out1_2_reg[14]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.002 |   0.190 |    0.399 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin In11_reg[0]/C 
Endpoint:   In11_reg[0]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.179
  Arrival Time                  5.389
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.210 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.210 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.459 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.459 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.053 | 
     | g2654/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.034 |   5.297 |    5.087 | 
     | g2654/Q          |   v   | n_138          | NO2I1HDX1 | 0.093 |   5.389 |    5.179 | 
     | In11_reg[0]/D    |   v   | n_138          | DFRQHDX1  | 0.000 |   5.389 |    5.179 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.210 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.212 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.244 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.248 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.287 | 
     | clk__L3_I3/A  |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.289 | 
     | clk__L3_I3/Q  |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.339 | 
     | clk__L4_I9/A  |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.343 | 
     | clk__L4_I9/Q  |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.400 | 
     | In11_reg[0]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.004 |   0.194 |    0.404 | 
     +----------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin Product3_out1_2_reg[16]/C 
Endpoint:   Product3_out1_2_reg[16]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.190
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.175
  Arrival Time                  5.385
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.210 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.210 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.459 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.459 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.053 | 
     | g2515/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.038 |   5.301 |    5.091 | 
     | g2515/Q                   |   v   | n_277          | NO2I1HDX1 | 0.083 |   5.385 |    5.175 | 
     | Product3_out1_2_reg[16]/D |   v   | n_277          | DFRQHDX1  | 0.000 |   5.385 |    5.175 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.210 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.212 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.245 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.247 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.285 | 
     | clk__L3_I1/A              |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.077 |    0.287 | 
     | clk__L3_I1/Q              |   v   | clk__L3_N1 | INHDX12  | 0.049 |   0.125 |    0.335 | 
     | clk__L4_I3/A              |   v   | clk__L3_N1 | INHDX12  | 0.005 |   0.130 |    0.340 | 
     | clk__L4_I3/Q              |   ^   | clk__L4_N3 | INHDX12  | 0.058 |   0.188 |    0.398 | 
     | Product3_out1_2_reg[16]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.002 |   0.190 |    0.400 | 
     +----------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin Product3_out1_2_reg[15]/C 
Endpoint:   Product3_out1_2_reg[15]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.189
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.174
  Arrival Time                  5.384
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.210 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.210 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.459 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.459 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.053 | 
     | g2514/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.038 |   5.301 |    5.091 | 
     | g2514/Q                   |   v   | n_278          | NO2I1HDX1 | 0.083 |   5.384 |    5.174 | 
     | Product3_out1_2_reg[15]/D |   v   | n_278          | DFRQHDX1  | 0.000 |   5.384 |    5.174 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.210 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.212 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.245 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.247 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.285 | 
     | clk__L3_I1/A              |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.077 |    0.287 | 
     | clk__L3_I1/Q              |   v   | clk__L3_N1 | INHDX12  | 0.049 |   0.125 |    0.335 | 
     | clk__L4_I3/A              |   v   | clk__L3_N1 | INHDX12  | 0.005 |   0.130 |    0.340 | 
     | clk__L4_I3/Q              |   ^   | clk__L4_N3 | INHDX12  | 0.058 |   0.188 |    0.398 | 
     | Product3_out1_2_reg[15]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.001 |   0.189 |    0.399 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin Product2_out1_2_reg[11]/C 
Endpoint:   Product2_out1_2_reg[11]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.178
  Arrival Time                  5.389
  Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.210 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.210 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.459 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.459 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.053 | 
     | g1935/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.033 |   5.296 |    5.086 | 
     | g1935/Q                   |   v   | n_537          | NO2I1HDX1 | 0.093 |   5.389 |    5.178 | 
     | Product2_out1_2_reg[11]/D |   v   | n_537          | DFRQHDX1  | 0.000 |   5.389 |    5.178 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.210 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.212 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.034 |    0.245 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.249 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.288 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.289 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.339 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.343 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.401 | 
     | Product2_out1_2_reg[11]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.003 |   0.194 |    0.404 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin In11_reg[2]/C 
Endpoint:   In11_reg[2]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.179
  Arrival Time                  5.391
  Slack Time                    0.212
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.212 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.212 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.457 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.457 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.051 | 
     | g2657/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.034 |   5.297 |    5.085 | 
     | g2657/Q          |   v   | n_135          | NO2I1HDX1 | 0.095 |   5.391 |    5.179 | 
     | In11_reg[2]/D    |   v   | n_135          | DFRQHDX1  | 0.000 |   5.391 |    5.179 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.212 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.214 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.246 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.250 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.289 | 
     | clk__L3_I3/A  |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.291 | 
     | clk__L3_I3/Q  |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.341 | 
     | clk__L4_I9/A  |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.345 | 
     | clk__L4_I9/Q  |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.402 | 
     | In11_reg[2]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.004 |   0.194 |    0.406 | 
     +----------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin Product3_out1_2_reg[13]/C 
Endpoint:   Product3_out1_2_reg[13]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.190
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.175
  Arrival Time                  5.388
  Slack Time                    0.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.213 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.213 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.456 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.456 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.050 | 
     | g2511/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.038 |   5.301 |    5.088 | 
     | g2511/Q                   |   v   | n_281          | NO2I1HDX1 | 0.087 |   5.388 |    5.175 | 
     | Product3_out1_2_reg[13]/D |   v   | n_281          | DFRQHDX1  | 0.000 |   5.388 |    5.175 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.213 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.215 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.247 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.250 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.288 | 
     | clk__L3_I1/A              |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.077 |    0.290 | 
     | clk__L3_I1/Q              |   v   | clk__L3_N1 | INHDX12  | 0.049 |   0.125 |    0.338 | 
     | clk__L4_I3/A              |   v   | clk__L3_N1 | INHDX12  | 0.005 |   0.130 |    0.343 | 
     | clk__L4_I3/Q              |   ^   | clk__L4_N3 | INHDX12  | 0.058 |   0.188 |    0.401 | 
     | Product3_out1_2_reg[13]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.002 |   0.190 |    0.403 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin In11_reg[9]/C 
Endpoint:   In11_reg[9]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                         -0.016
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.179
  Arrival Time                  5.396
  Slack Time                    0.217
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.217 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.217 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.452 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.452 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.046 | 
     | g2666/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.034 |   5.297 |    5.080 | 
     | g2666/Q          |   v   | n_126          | NO2I1HDX1 | 0.098 |   5.396 |    5.179 | 
     | In11_reg[9]/D    |   v   | n_126          | DFRQHDX2  | 0.000 |   5.396 |    5.179 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.217 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.219 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.252 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.255 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.295 | 
     | clk__L3_I3/A  |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.296 | 
     | clk__L3_I3/Q  |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.346 | 
     | clk__L4_I9/A  |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.350 | 
     | clk__L4_I9/Q  |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.408 | 
     | In11_reg[9]/C |   ^   | clk__L4_N9 | DFRQHDX2 | 0.004 |   0.194 |    0.412 | 
     +----------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin Product2_out1_2_reg[12]/C 
Endpoint:   Product2_out1_2_reg[12]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                         -0.016
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.178
  Arrival Time                  5.396
  Slack Time                    0.218
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.218 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.218 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.451 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.451 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    5.045 | 
     | g1924/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.033 |   5.296 |    5.078 | 
     | g1924/Q                   |   v   | n_544          | NO2I1HDX1 | 0.100 |   5.396 |    5.178 | 
     | Product2_out1_2_reg[12]/D |   v   | n_544          | DFRQHDX1  | 0.000 |   5.396 |    5.178 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.218 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.220 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.034 |    0.253 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.256 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.296 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.297 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.347 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.351 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.409 | 
     | Product2_out1_2_reg[12]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.003 |   0.194 |    0.412 | 
     +----------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin Sum8_out1_reg[1]/C 
Endpoint:   Sum8_out1_reg[1]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.189
+ Hold                         -0.019
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.170
  Arrival Time                  5.452
  Slack Time                    0.282
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                |           |       |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset              |   ^   | reset          |           |       |   0.000 |   -0.282 | 
     | FE_PHC76_reset/A   |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.282 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.387 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.387 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    4.981 | 
     | g2487/B            |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.020 |   5.283 |    5.001 | 
     | g2487/Q            |   v   | n_305          | NO2I1HDX1 | 0.169 |   5.452 |    5.170 | 
     | Sum8_out1_reg[1]/D |   v   | n_305          | DFRQHDX1  | 0.000 |   5.452 |    5.170 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.282 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.285 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.317 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.321 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.360 | 
     | clk__L3_I2/A       |   ^   | clk__L2_N1 | INHDX12  | 0.001 |   0.078 |    0.361 | 
     | clk__L3_I2/Q       |   v   | clk__L3_N2 | INHDX12  | 0.049 |   0.128 |    0.410 | 
     | clk__L4_I7/A       |   v   | clk__L3_N2 | INHDX12  | 0.000 |   0.128 |    0.410 | 
     | clk__L4_I7/Q       |   ^   | clk__L4_N7 | INHDX12  | 0.057 |   0.185 |    0.467 | 
     | Sum8_out1_reg[1]/C |   ^   | clk__L4_N7 | DFRQHDX1 | 0.004 |   0.189 |    0.472 | 
     +---------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin Sum8_out1_reg[0]/C 
Endpoint:   Sum8_out1_reg[0]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.191
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.164
  Arrival Time                  5.521
  Slack Time                    0.357
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                |           |       |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset              |   ^   | reset          |           |       |   0.000 |   -0.357 | 
     | FE_PHC76_reset/A   |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.357 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    4.312 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    4.312 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    4.906 | 
     | g2682/B            |   ^   | FE_OFN0_reset  | NO2I1HDX0 | 0.020 |   5.283 |    4.926 | 
     | g2682/Q            |   v   | n_110          | NO2I1HDX0 | 0.238 |   5.521 |    5.164 | 
     | Sum8_out1_reg[0]/D |   v   | n_110          | DFRQHDX1  | 0.000 |   5.521 |    5.164 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.357 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.359 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.391 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.395 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.434 | 
     | clk__L3_I2/A       |   ^   | clk__L2_N1 | INHDX12  | 0.001 |   0.078 |    0.435 | 
     | clk__L3_I2/Q       |   v   | clk__L3_N2 | INHDX12  | 0.049 |   0.128 |    0.485 | 
     | clk__L4_I8/A       |   v   | clk__L3_N2 | INHDX12  | 0.001 |   0.129 |    0.486 | 
     | clk__L4_I8/Q       |   ^   | clk__L4_N8 | INHDX12  | 0.058 |   0.187 |    0.543 | 
     | Sum8_out1_reg[0]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.004 |   0.191 |    0.548 | 
     +---------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin Sum10_out3_reg[2]/C 
Endpoint:   Sum10_out3_reg[2]/SE (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.192
+ Hold                         -0.047
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.145
  Arrival Time                  5.904
  Slack Time                    0.759
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                      |       |                |           |       |  Time   |   Time   | 
     |----------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                |   ^   | reset          |           |       |   0.000 |   -0.759 | 
     | FE_PHC76_reset/A     |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.759 | 
     | FE_PHC76_reset/Q     |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    3.910 | 
     | FE_OFC0_reset/A      |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    3.910 | 
     | FE_OFC0_reset/Q      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    4.504 | 
     | FE_OFC2_reset/A      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.006 |   5.269 |    4.510 | 
     | FE_OFC2_reset/Q      |   ^   | FE_OFN2_reset  | BUHDX2    | 0.609 |   5.878 |    5.118 | 
     | Sum10_out3_reg[2]/SE |   ^   | FE_OFN2_reset  | SDFRQHDX1 | 0.027 |   5.904 |    5.145 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.759 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.762 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.035 |    0.794 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.004 |   0.038 |    0.798 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.039 |   0.077 |    0.837 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.078 |    0.838 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.049 |   0.128 |    0.887 | 
     | clk__L4_I6/A        |   v   | clk__L3_N2 | INHDX12   | 0.002 |   0.130 |    0.889 | 
     | clk__L4_I6/Q        |   ^   | clk__L4_N6 | INHDX12   | 0.059 |   0.188 |    0.948 | 
     | Sum10_out3_reg[2]/C |   ^   | clk__L4_N6 | SDFRQHDX1 | 0.004 |   0.192 |    0.952 | 
     +-----------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin Sum10_out3_reg[0]/C 
Endpoint:   Sum10_out3_reg[0]/SE (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.192
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.143
  Arrival Time                  5.903
  Slack Time                    0.760
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                      |       |                |           |       |  Time   |   Time   | 
     |----------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                |   ^   | reset          |           |       |   0.000 |   -0.760 | 
     | FE_PHC76_reset/A     |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.760 | 
     | FE_PHC76_reset/Q     |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    3.910 | 
     | FE_OFC0_reset/A      |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    3.910 | 
     | FE_OFC0_reset/Q      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    4.503 | 
     | FE_OFC2_reset/A      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.006 |   5.269 |    4.510 | 
     | FE_OFC2_reset/Q      |   ^   | FE_OFN2_reset  | BUHDX2    | 0.609 |   5.878 |    5.118 | 
     | Sum10_out3_reg[0]/SE |   ^   | FE_OFN2_reset  | SDFRQHDX2 | 0.025 |   5.903 |    5.143 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.760 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.762 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.035 |    0.794 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.004 |   0.038 |    0.798 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.039 |   0.077 |    0.837 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.078 |    0.838 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.049 |   0.128 |    0.887 | 
     | clk__L4_I6/A        |   v   | clk__L3_N2 | INHDX12   | 0.002 |   0.130 |    0.889 | 
     | clk__L4_I6/Q        |   ^   | clk__L4_N6 | INHDX12   | 0.059 |   0.188 |    0.948 | 
     | Sum10_out3_reg[0]/C |   ^   | clk__L4_N6 | SDFRQHDX2 | 0.004 |   0.192 |    0.952 | 
     +-----------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin Sum10_out3_reg[1]/C 
Endpoint:   Sum10_out3_reg[1]/SE (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.192
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.142
  Arrival Time                  5.903
  Slack Time                    0.761
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                      |       |                |           |       |  Time   |   Time   | 
     |----------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                |   ^   | reset          |           |       |   0.000 |   -0.761 | 
     | FE_PHC76_reset/A     |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.761 | 
     | FE_PHC76_reset/Q     |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    3.909 | 
     | FE_OFC0_reset/A      |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    3.909 | 
     | FE_OFC0_reset/Q      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    4.502 | 
     | FE_OFC2_reset/A      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.006 |   5.269 |    4.509 | 
     | FE_OFC2_reset/Q      |   ^   | FE_OFN2_reset  | BUHDX2    | 0.609 |   5.878 |    5.117 | 
     | Sum10_out3_reg[1]/SE |   ^   | FE_OFN2_reset  | SDFRQHDX4 | 0.025 |   5.903 |    5.142 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.761 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.763 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.035 |    0.795 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.004 |   0.038 |    0.799 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.039 |   0.077 |    0.838 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.078 |    0.839 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.049 |   0.128 |    0.888 | 
     | clk__L4_I6/A        |   v   | clk__L3_N2 | INHDX12   | 0.002 |   0.130 |    0.890 | 
     | clk__L4_I6/Q        |   ^   | clk__L4_N6 | INHDX12   | 0.059 |   0.188 |    0.949 | 
     | Sum10_out3_reg[1]/C |   ^   | clk__L4_N6 | SDFRQHDX4 | 0.004 |   0.192 |    0.953 | 
     +-----------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin Sum10_out3_reg[4]/C 
Endpoint:   Sum10_out3_reg[4]/SE (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.192
+ Hold                         -0.047
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.145
  Arrival Time                  5.906
  Slack Time                    0.761
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                      |       |                |           |       |  Time   |   Time   | 
     |----------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                |   ^   | reset          |           |       |   0.000 |   -0.761 | 
     | FE_PHC76_reset/A     |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.761 | 
     | FE_PHC76_reset/Q     |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    3.908 | 
     | FE_OFC0_reset/A      |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    3.908 | 
     | FE_OFC0_reset/Q      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    4.502 | 
     | FE_OFC2_reset/A      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.006 |   5.269 |    4.508 | 
     | FE_OFC2_reset/Q      |   ^   | FE_OFN2_reset  | BUHDX2    | 0.609 |   5.878 |    5.117 | 
     | Sum10_out3_reg[4]/SE |   ^   | FE_OFN2_reset  | SDFRQHDX1 | 0.028 |   5.906 |    5.145 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.761 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.763 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.035 |    0.795 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.004 |   0.038 |    0.799 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.039 |   0.077 |    0.838 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.078 |    0.839 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.049 |   0.128 |    0.888 | 
     | clk__L4_I6/A        |   v   | clk__L3_N2 | INHDX12   | 0.002 |   0.130 |    0.890 | 
     | clk__L4_I6/Q        |   ^   | clk__L4_N6 | INHDX12   | 0.059 |   0.188 |    0.949 | 
     | Sum10_out3_reg[4]/C |   ^   | clk__L4_N6 | SDFRQHDX1 | 0.004 |   0.192 |    0.953 | 
     +-----------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin Sum10_out3_reg[3]/C 
Endpoint:   Sum10_out3_reg[3]/SE (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.192
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.142
  Arrival Time                  5.906
  Slack Time                    0.763
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                      |       |                |           |       |  Time   |   Time   | 
     |----------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                |   ^   | reset          |           |       |   0.000 |   -0.763 | 
     | FE_PHC76_reset/A     |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.763 | 
     | FE_PHC76_reset/Q     |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    3.906 | 
     | FE_OFC0_reset/A      |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    3.906 | 
     | FE_OFC0_reset/Q      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    4.500 | 
     | FE_OFC2_reset/A      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.006 |   5.269 |    4.506 | 
     | FE_OFC2_reset/Q      |   ^   | FE_OFN2_reset  | BUHDX2    | 0.609 |   5.878 |    5.115 | 
     | Sum10_out3_reg[3]/SE |   ^   | FE_OFN2_reset  | SDFRQHDX4 | 0.028 |   5.906 |    5.142 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.763 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.765 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.035 |    0.798 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.004 |   0.038 |    0.802 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.039 |   0.077 |    0.841 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.078 |    0.842 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.049 |   0.128 |    0.891 | 
     | clk__L4_I6/A        |   v   | clk__L3_N2 | INHDX12   | 0.002 |   0.130 |    0.893 | 
     | clk__L4_I6/Q        |   ^   | clk__L4_N6 | INHDX12   | 0.059 |   0.188 |    0.952 | 
     | Sum10_out3_reg[3]/C |   ^   | clk__L4_N6 | SDFRQHDX4 | 0.004 |   0.192 |    0.956 | 
     +-----------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin Sum10_out3_reg[5]/C 
Endpoint:   Sum10_out3_reg[5]/SE (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.192
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.142
  Arrival Time                  5.910
  Slack Time                    0.767
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                      |       |                |           |       |  Time   |   Time   | 
     |----------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                |   ^   | reset          |           |       |   0.000 |   -0.767 | 
     | FE_PHC76_reset/A     |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.767 | 
     | FE_PHC76_reset/Q     |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    3.902 | 
     | FE_OFC0_reset/A      |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    3.902 | 
     | FE_OFC0_reset/Q      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    4.496 | 
     | FE_OFC2_reset/A      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.006 |   5.269 |    4.502 | 
     | FE_OFC2_reset/Q      |   ^   | FE_OFN2_reset  | BUHDX2    | 0.609 |   5.878 |    5.111 | 
     | Sum10_out3_reg[5]/SE |   ^   | FE_OFN2_reset  | SDFRQHDX4 | 0.032 |   5.910 |    5.142 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.767 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.769 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.035 |    0.802 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.004 |   0.038 |    0.806 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.039 |   0.077 |    0.845 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.078 |    0.846 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.049 |   0.128 |    0.895 | 
     | clk__L4_I7/A        |   v   | clk__L3_N2 | INHDX12   | 0.000 |   0.128 |    0.895 | 
     | clk__L4_I7/Q        |   ^   | clk__L4_N7 | INHDX12   | 0.057 |   0.185 |    0.952 | 
     | Sum10_out3_reg[5]/C |   ^   | clk__L4_N7 | SDFRQHDX4 | 0.007 |   0.192 |    0.959 | 
     +-----------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin Sum10_out3_reg[7]/C 
Endpoint:   Sum10_out3_reg[7]/SE (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.192
+ Hold                         -0.047
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.145
  Arrival Time                  5.913
  Slack Time                    0.767
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                      |       |                |           |       |  Time   |   Time   | 
     |----------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                |   ^   | reset          |           |       |   0.000 |   -0.767 | 
     | FE_PHC76_reset/A     |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.767 | 
     | FE_PHC76_reset/Q     |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    3.902 | 
     | FE_OFC0_reset/A      |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    3.902 | 
     | FE_OFC0_reset/Q      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    4.496 | 
     | FE_OFC2_reset/A      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.006 |   5.269 |    4.502 | 
     | FE_OFC2_reset/Q      |   ^   | FE_OFN2_reset  | BUHDX2    | 0.609 |   5.878 |    5.110 | 
     | Sum10_out3_reg[7]/SE |   ^   | FE_OFN2_reset  | SDFRQHDX1 | 0.035 |   5.913 |    5.145 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.767 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.770 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.035 |    0.802 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.004 |   0.038 |    0.806 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.039 |   0.077 |    0.845 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.078 |    0.846 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.049 |   0.128 |    0.895 | 
     | clk__L4_I7/A        |   v   | clk__L3_N2 | INHDX12   | 0.000 |   0.128 |    0.895 | 
     | clk__L4_I7/Q        |   ^   | clk__L4_N7 | INHDX12   | 0.057 |   0.185 |    0.952 | 
     | Sum10_out3_reg[7]/C |   ^   | clk__L4_N7 | SDFRQHDX1 | 0.007 |   0.192 |    0.960 | 
     +-----------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin Sum10_out3_reg[13]/C 
Endpoint:   Sum10_out3_reg[13]/SE (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                         -0.047
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.147
  Arrival Time                  5.915
  Slack Time                    0.768
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                       |       |                |           |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                 |   ^   | reset          |           |       |   0.000 |   -0.768 | 
     | FE_PHC76_reset/A      |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.768 | 
     | FE_PHC76_reset/Q      |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.669 |   4.669 |    3.901 | 
     | FE_OFC0_reset/A       |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.669 |    3.901 | 
     | FE_OFC0_reset/Q       |   ^   | FE_OFN0_reset  | BUHDX2    | 0.594 |   5.263 |    4.495 | 
     | FE_OFC2_reset/A       |   ^   | FE_OFN0_reset  | BUHDX2    | 0.006 |   5.269 |    4.501 | 
     | FE_OFC2_reset/Q       |   ^   | FE_OFN2_reset  | BUHDX2    | 0.609 |   5.878 |    5.110 | 
     | Sum10_out3_reg[13]/SE |   ^   | FE_OFN2_reset  | SDFRQHDX1 | 0.037 |   5.915 |    5.147 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                      |       |            |           |       |  Time   |   Time   | 
     |----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk        |           |       |   0.000 |    0.768 | 
     | clk__L1_I0/A         |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.770 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.035 |    0.802 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | INHDX12   | 0.003 |   0.037 |    0.805 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | INHDX12   | 0.038 |   0.075 |    0.843 | 
     | clk__L3_I0/A         |   ^   | clk__L2_N0 | INHDX12   | 0.002 |   0.076 |    0.844 | 
     | clk__L3_I0/Q         |   v   | clk__L3_N0 | INHDX12   | 0.050 |   0.127 |    0.894 | 
     | clk__L4_I2/A         |   v   | clk__L3_N0 | INHDX12   | 0.004 |   0.131 |    0.898 | 
     | clk__L4_I2/Q         |   ^   | clk__L4_N2 | INHDX12   | 0.059 |   0.189 |    0.957 | 
     | Sum10_out3_reg[13]/C |   ^   | clk__L4_N2 | SDFRQHDX1 | 0.005 |   0.194 |    0.962 | 
     +------------------------------------------------------------------------------------+ 

