#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 23 11:36:40 2024
# Process ID: 3379357
# Current directory: /home/jara/Desktop/RISC-V/chipyard/fpga/src/main/scala/vcu118
# Command line: vivado
# Log file: /home/jara/Desktop/RISC-V/chipyard/fpga/src/main/scala/vcu118/vivado.log
# Journal file: /home/jara/Desktop/RISC-V/chipyard/fpga/src/main/scala/vcu118/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/jara/Desktop/RISC-V/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config/VCU118FPGATestHarness.xpr
update_compile_order -fileset sources_1
set_property top VCU118FPGATestHarness [get_filesets sim_1]
launch_simulation
synth_design -rtl -name rtl_1
report_methodology -name ultrafast_methodology_1 -checks {XDCH-2 XDCH-1 XDCC-8 XDCC-7 XDCC-6 XDCC-5 XDCC-4 XDCC-3 XDCC-2 XDCC-1 XDCB-5 XDCB-4 XDCB-3 XDCB-2 XDCB-1 CLKC-54 CLKC-53 CLKC-52 CLKC-51 CLKC-48 CLKC-47 CLKC-58 CLKC-44 CLKC-34 CLKC-17 CLKC-13 CLKC-57 CLKC-43 CLKC-33 CLKC-16 CLKC-12 CLKC-56 CLKC-42 CLKC-40 CLKC-32 CLKC-30 CLKC-28 CLKC-26 CLKC-24 CLKC-22 CLKC-15 CLKC-11 CLKC-55 CLKC-41 CLKC-39 CLKC-31 CLKC-29 CLKC-27 CLKC-25 CLKC-23 CLKC-21 CLKC-14 CLKC-10 CLKC-8 CLKC-7 CLKC-6 CLKC-9 CLKC-5 CLKC-38 CLKC-37 CLKC-36 CLKC-35 CLKC-4 CLKC-20 CLKC-63 CLKC-19 CLKC-18 CLKC-3 CLKC-2 CLKC-1 HPDR-1 RRRS-1 RROR-1 ROAS-1 RMOR-1 RMIR-1 RFTL-1 RFRC-1 RFRA-1 RFFI-1 RFFH-1 RFCF-1 RCCL-1 RCBG-1 RAMP-1 RAMF-1 RAMD-1 RAKN-1}
