Starting Vivado...

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source {C:\Users\ryner\onedrivefuck\Documents\myGame\work\project.tcl}
# set projDir "C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado"
# set projName "myGame"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 393.172 ; gain = 67.961
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/ryner/onedrivefuck/Documents/myGame/work/verilog/au_top_0.v" "C:/Users/ryner/onedrivefuck/Documents/myGame/work/verilog/button_conditioner_1.v" "C:/Users/ryner/onedrivefuck/Documents/myGame/work/verilog/edge_detector_2.v" "C:/Users/ryner/onedrivefuck/Documents/myGame/work/verilog/alufsm_3.v" "C:/Users/ryner/onedrivefuck/Documents/myGame/work/verilog/auto_test_4.v" "C:/Users/ryner/onedrivefuck/Documents/myGame/work/verilog/reset_conditioner_5.v" "C:/Users/ryner/onedrivefuck/Documents/myGame/work/verilog/pipeline_6.v" "C:/Users/ryner/onedrivefuck/Documents/myGame/work/verilog/alu_7.v" "C:/Users/ryner/onedrivefuck/Documents/myGame/work/verilog/adder_8.v" "C:/Users/ryner/onedrivefuck/Documents/myGame/work/verilog/boolean_9.v" "C:/Users/ryner/onedrivefuck/Documents/myGame/work/verilog/shifter_10.v" "C:/Users/ryner/onedrivefuck/Documents/myGame/work/verilog/compare_11.v" "C:/Users/ryner/onedrivefuck/Documents/myGame/work/verilog/multiply_12.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/ryner/onedrivefuck/Documents/myGame/work/constraint/custom.xdc" "C:/Users/ryner/onedrivefuck/Documents/myGame/constraint/custom_au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 16
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Mar 15 12:51:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.runs/synth_1/runme.log
# wait_on_run synth_1
[Wed Mar 15 12:51:31 2023] Waiting for synth_1 to finish...


*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 393.711 ; gain = 44.473
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33820
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1202.594 ; gain = 406.516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_1' [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/button_conditioner_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_6' [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/pipeline_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_6' (0#1) [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/pipeline_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_1' (0#1) [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/button_conditioner_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_2' [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_2' (0#1) [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'alufsm_3' [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/alufsm_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_7' [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/alu_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_8' [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/adder_8.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/adder_8.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_8' (0#1) [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/adder_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_9' [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/boolean_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_9' (0#1) [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/boolean_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_10' [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/shifter_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_10' (0#1) [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/shifter_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_11' [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/compare_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_11' (0#1) [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/compare_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiply_12' [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/multiply_12.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/multiply_12.v:19]
INFO: [Synth 8-6155] done synthesizing module 'multiply_12' (0#1) [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/multiply_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_7' (0#1) [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/alu_7.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alufsm_3' (0#1) [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/alufsm_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'auto_test_4' [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/auto_test_4.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/auto_test_4.v:67]
INFO: [Synth 8-6155] done synthesizing module 'auto_test_4' (0#1) [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/auto_test_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_5' [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/reset_conditioner_5.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_5' (0#1) [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/reset_conditioner_5.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/au_top_0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (0#1) [C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[6] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[5] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[4] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[0] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[0] driven by constant 1
WARNING: [Synth 8-7129] Port alufn_signal[5] in module multiply_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module multiply_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module multiply_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module compare_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module compare_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module compare_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module shifter_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module shifter_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module shifter_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module boolean_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module boolean_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module boolean_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module adder_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module adder_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module adder_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[2] in module adder_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[1] in module adder_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[15] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[14] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[13] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[12] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[11] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[10] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[9] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[8] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[7] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[6] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[5] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[4] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[3] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[2] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[15] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[14] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[13] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[12] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[11] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[10] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[3] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[2] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[1] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[0] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port button[3] in module alufsm_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port button[2] in module alufsm_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port button[0] in module alufsm_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[23] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1294.238 ; gain = 498.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1294.238 ; gain = 498.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1294.238 ; gain = 498.160
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1294.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ryner/onedrivefuck/Documents/myGame/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/ryner/onedrivefuck/Documents/myGame/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ryner/onedrivefuck/Documents/myGame/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/ryner/onedrivefuck/Documents/myGame/constraint/custom_au.xdc]
Finished Parsing XDC File [C:/Users/ryner/onedrivefuck/Documents/myGame/constraint/custom_au.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ryner/onedrivefuck/Documents/myGame/constraint/custom_au.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1356.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1356.879 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1356.879 ; gain = 560.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1356.879 ; gain = 560.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1356.879 ; gain = 560.801
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_test_4'
INFO: [Synth 8-802] inferred FSM for state register 'M_tester_q_reg' in module 'au_top_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |               000000000000000001 |                            00000
               ADD_state |               000000000000000010 |                            00001
              ADD2_state |               000000000000000100 |                            00010
              ADD3_state |               000000000000001000 |                            00011
               SUB_state |               000000000000010000 |                            00100
           SUB_NEG_state |               000000000000100000 |                            00101
               AND_state |               000000000001000000 |                            00110
                OR_state |               000000000010000000 |                            00111
               XOR_state |               000000000100000000 |                            01000
                 A_state |               000000001000000000 |                            01001
               SHL_state |               000000010000000000 |                            01010
               SHR_state |               000000100000000000 |                            01011
               SRA_state |               000001000000000000 |                            01100
             CMPEQ_state |               000010000000000000 |                            01101
             CMPLE_state |               000100000000000000 |                            01111
             CMPLT_state |               001000000000000000 |                            01110
              MULT_state |               010000000000000000 |                            10000
               DIV_state |               100000000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'one-hot' in module 'auto_test_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            START_tester |                              001 |                               00
           MANUAL_tester |                              010 |                               01
             AUTO_tester |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_tester_q_reg' using encoding 'one-hot' in module 'au_top_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1356.879 ; gain = 560.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   4 Input   16 Bit        Muxes := 4     
	   3 Input   16 Bit        Muxes := 2     
	  18 Input   16 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	  18 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP alu/multiplyUnit/out0, operation Mode is: A2*B2.
DSP Report: register M_j_result_q_reg is absorbed into DSP alu/multiplyUnit/out0.
DSP Report: register M_i_result_q_reg is absorbed into DSP alu/multiplyUnit/out0.
DSP Report: operator alu/multiplyUnit/out0 is absorbed into DSP alu/multiplyUnit/out0.
DSP Report: Generating DSP alu_unit/multiplyUnit/out0, operation Mode is: A*B.
DSP Report: operator alu_unit/multiplyUnit/out0 is absorbed into DSP alu_unit/multiplyUnit/out0.
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[6] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[5] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[4] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[0] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[0] driven by constant 1
WARNING: [Synth 8-7129] Port a[15] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[14] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[13] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[12] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[11] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[10] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[9] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[8] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[7] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[6] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[5] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[4] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[3] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[2] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[15] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[14] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[13] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[12] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[11] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[10] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[3] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[2] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[1] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[0] in module auto_test_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port button[3] in module alufsm_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port button[2] in module alufsm_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port button[0] in module alufsm_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[23] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1356.879 ; gain = 560.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alufsm_3    | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiply_12 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1356.879 ; gain = 560.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1431.578 ; gain = 635.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 1440.668 ; gain = 644.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 1440.668 ; gain = 644.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 1440.668 ; gain = 644.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1440.668 ; gain = 644.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1440.668 ; gain = 644.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1440.668 ; gain = 644.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1440.668 ; gain = 644.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alufsm_3    | A'*B'       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiply_12 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   188|
|3     |DSP48E1 |     2|
|5     |LUT1    |    57|
|6     |LUT2    |   123|
|7     |LUT3    |   454|
|8     |LUT4    |   116|
|9     |LUT5    |   139|
|10    |LUT6    |   282|
|11    |FDRE    |   154|
|12    |FDSE    |     5|
|13    |IBUF    |    30|
|14    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1440.668 ; gain = 644.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 58 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 1440.668 ; gain = 581.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1440.668 ; gain = 644.590
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1452.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 190 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1456.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 95052961
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 1456.109 ; gain = 1062.398
INFO: [Common 17-1381] The checkpoint 'C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 15 12:52:38 2023...
[Wed Mar 15 12:52:41 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:01:10 . Memory (MB): peak = 418.055 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Mar 15 12:52:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.runs/impl_1/runme.log
# wait_on_run impl_1
[Wed Mar 15 12:52:41 2023] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 393.539 ; gain = 65.555
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 796.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 190 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ryner/onedrivefuck/Documents/myGame/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/ryner/onedrivefuck/Documents/myGame/work/constraint/custom.xdc]
Parsing XDC File [C:/Users/ryner/onedrivefuck/Documents/myGame/constraint/custom_au.xdc]
Finished Parsing XDC File [C:/Users/ryner/onedrivefuck/Documents/myGame/constraint/custom_au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 929.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 929.898 ; gain = 531.504
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 953.895 ; gain = 23.996

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10ef33a47

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1430.723 ; gain = 476.828

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1688d9794

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1771.383 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1688d9794

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1771.383 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18f9739c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 1771.383 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18f9739c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1771.383 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18f9739c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1771.383 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18f9739c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1771.383 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1771.383 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 132bcac28

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1771.383 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 132bcac28

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1771.383 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 132bcac28

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1771.383 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1771.383 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 132bcac28

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1771.383 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1771.383 ; gain = 841.484
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1771.383 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1771.383 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1034f5421

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1771.383 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1771.383 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8489a555

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.319 . Memory (MB): peak = 1771.383 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12fda13dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.647 . Memory (MB): peak = 1771.383 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12fda13dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.651 . Memory (MB): peak = 1771.383 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 12fda13dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.661 . Memory (MB): peak = 1771.383 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 921fbfe3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.775 . Memory (MB): peak = 1771.383 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f4a4d389

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.840 . Memory (MB): peak = 1771.383 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f4a4d389

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.844 . Memory (MB): peak = 1771.383 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 145fa4c9f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.383 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 59 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 26 nets or LUTs. Breaked 0 LUT, combined 26 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1771.383 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             26  |                    26  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             26  |                    26  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1ed030c3d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.383 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 126542504

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.383 ; gain = 0.000
Phase 2 Global Placement | Checksum: 126542504

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.383 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1211d7ed8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.383 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b075fb33

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.383 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d60d0855

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.383 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 27f67a5e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.383 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2122a8af3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1771.383 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e2680431

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1771.383 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 27c0973a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1771.383 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 27c0973a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1771.383 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e58e601a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.447 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 121eefea8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1782.344 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 14ced6b21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1782.344 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e58e601a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.344 ; gain = 10.961

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.447. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 210c0c2a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.344 ; gain = 10.961

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.344 ; gain = 10.961
Phase 4.1 Post Commit Optimization | Checksum: 210c0c2a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.344 ; gain = 10.961

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 210c0c2a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.344 ; gain = 10.961

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 210c0c2a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.344 ; gain = 10.961
Phase 4.3 Placer Reporting | Checksum: 210c0c2a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.344 ; gain = 10.961

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1782.344 ; gain = 0.000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.344 ; gain = 10.961
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b067f252

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.344 ; gain = 10.961
Ending Placer Task | Checksum: 1bd2742c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.344 ; gain = 10.961
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.344 ; gain = 10.961
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1782.406 ; gain = 0.062
INFO: [Common 17-1381] The checkpoint 'C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1782.406 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1782.406 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1782.406 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 1790.457 ; gain = 8.051
INFO: [Common 17-1381] The checkpoint 'C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f30cb979 ConstDB: 0 ShapeSum: ca1a894c RouteDB: 0
Post Restoration Checksum: NetGraph: d0ce9185 NumContArr: 3d42e31f Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 10e1174a4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1873.984 ; gain = 71.414

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 10e1174a4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1880.000 ; gain = 77.430

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10e1174a4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1880.000 ; gain = 77.430
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19c33188c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1885.531 ; gain = 82.961
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.482  | TNS=0.000  | WHS=-0.091 | THS=-1.150 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1440
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1440
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e5570f5b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1892.191 ; gain = 89.621

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1e5570f5b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1892.191 ; gain = 89.621
Phase 3 Initial Routing | Checksum: 1e79a6512

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1892.191 ; gain = 89.621

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.679  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 146c8e8c0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1892.191 ; gain = 89.621
Phase 4 Rip-up And Reroute | Checksum: 146c8e8c0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1892.191 ; gain = 89.621

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 146c8e8c0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1892.191 ; gain = 89.621

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 146c8e8c0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1892.191 ; gain = 89.621
Phase 5 Delay and Skew Optimization | Checksum: 146c8e8c0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1892.191 ; gain = 89.621

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 121b70e85

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1892.191 ; gain = 89.621
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.759  | TNS=0.000  | WHS=0.196  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 121b70e85

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1892.191 ; gain = 89.621
Phase 6 Post Hold Fix | Checksum: 121b70e85

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1892.191 ; gain = 89.621

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.410906 %
  Global Horizontal Routing Utilization  = 0.493493 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12b388d1e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1892.191 ; gain = 89.621

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12b388d1e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1892.879 ; gain = 90.309

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f780143e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1892.879 ; gain = 90.309

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.759  | TNS=0.000  | WHS=0.196  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f780143e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1892.879 ; gain = 90.309
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1892.879 ; gain = 90.309

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1892.879 ; gain = 102.422
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1903.711 ; gain = 10.832
INFO: [Common 17-1381] The checkpoint 'C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/ryner/onedrivefuck/Documents/myGame/work/vivado/myGame/myGame.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP autotest/alu_unit/multiplyUnit/out0 input autotest/alu_unit/multiplyUnit/out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP autotest/alu_unit/multiplyUnit/out0 input autotest/alu_unit/multiplyUnit/out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP alu/alu/multiplyUnit/out0 output alu/alu/multiplyUnit/out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP autotest/alu_unit/multiplyUnit/out0 output autotest/alu_unit/multiplyUnit/out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP alu/alu/multiplyUnit/out0 multiplier stage alu/alu/multiplyUnit/out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP autotest/alu_unit/multiplyUnit/out0 multiplier stage autotest/alu_unit/multiplyUnit/out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13298272 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2368.824 ; gain = 438.996
INFO: [Common 17-206] Exiting Vivado at Wed Mar 15 12:54:20 2023...
[Wed Mar 15 12:54:22 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:01:41 . Memory (MB): peak = 418.055 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 15 12:54:22 2023...
Vivado exited.

Finished building project.
