Info: Generated by version: 18.0 build 219
Info: Starting: Create simulation model
Info: qsys-generate F:\Dropbox\CAAD_Server\MD_RL_Pipeline\Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0\IP_Cores\RAM_DualPort.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=F:\Dropbox\CAAD_Server\MD_RL_Pipeline\Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0\IP_Cores\RAM_DualPort --family="Stratix 10" --part=1SG280LU2F50E2VG
: RAM_DualPort.ram_2port_0: Targeting device family: Stratix 10.
: RAM_DualPort.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: RAM_DualPort.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: RAM_DualPort: "Transforming system: RAM_DualPort"
Info: RAM_DualPort: Running transform generation_view_transform
Info: RAM_DualPort: Running transform generation_view_transform took 0.002s
Info: ram_2port_0: Running transform generation_view_transform
Info: ram_2port_0: Running transform generation_view_transform took 0.000s
Info: RAM_DualPort: Running transform interconnect_transform_chooser
Info: RAM_DualPort: Running transform interconnect_transform_chooser took 0.081s
Info: RAM_DualPort: "Naming system components in system: RAM_DualPort"
Info: RAM_DualPort: "Processing generation queue"
Info: RAM_DualPort: "Generating: RAM_DualPort"
Info: RAM_DualPort: "Generating: RAM_DualPort_ram_2port_180_ytvt3aa"
Info: RAM_DualPort: Done "RAM_DualPort" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in F:/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/IP_Cores/RAM_DualPort/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in F:/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/IP_Cores/RAM_DualPort/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under F:/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/IP_Cores/RAM_DualPort/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=F:\Dropbox\CAAD_Server\MD_RL_Pipeline\Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0\IP_Cores\RAM_DualPort.ip --output-directory=F:/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/IP_Cores/RAM_DualPort/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in F:/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/IP_Cores/RAM_DualPort/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in F:/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/IP_Cores/RAM_DualPort/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under F:/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/IP_Cores/RAM_DualPort/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\Dropbox\CAAD_Server\MD_RL_Pipeline\Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0\IP_Cores\RAM_DualPort.ip --block-symbol-file --output-directory=F:\Dropbox\CAAD_Server\MD_RL_Pipeline\Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0\IP_Cores\RAM_DualPort --family="Stratix 10" --part=1SG280LU2F50E2VG
: RAM_DualPort.ram_2port_0: Targeting device family: Stratix 10.
: RAM_DualPort.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: RAM_DualPort.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\Dropbox\CAAD_Server\MD_RL_Pipeline\Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0\IP_Cores\RAM_DualPort.ip --synthesis=VERILOG --output-directory=F:\Dropbox\CAAD_Server\MD_RL_Pipeline\Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0\IP_Cores\RAM_DualPort --family="Stratix 10" --part=1SG280LU2F50E2VG
: RAM_DualPort.ram_2port_0: Targeting device family: Stratix 10.
: RAM_DualPort.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: RAM_DualPort.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: RAM_DualPort: "Transforming system: RAM_DualPort"
Info: RAM_DualPort: Running transform generation_view_transform
Info: RAM_DualPort: Running transform generation_view_transform took 0.000s
Info: ram_2port_0: Running transform generation_view_transform
Info: ram_2port_0: Running transform generation_view_transform took 0.000s
Info: RAM_DualPort: Running transform interconnect_transform_chooser
Info: RAM_DualPort: Running transform interconnect_transform_chooser took 0.012s
Info: RAM_DualPort: "Naming system components in system: RAM_DualPort"
Info: RAM_DualPort: "Processing generation queue"
Info: RAM_DualPort: "Generating: RAM_DualPort"
Info: RAM_DualPort: "Generating: RAM_DualPort_ram_2port_180_ytvt3aa"
Info: RAM_DualPort: Done "RAM_DualPort" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in RAM_DualPort. No files generated.
Info: Finished: Generate IP Core Documentation
