"C:\My_Designs\Lab4\lab4\synthesis\lab4_top.vhd" VHDL lab4_post_synthesis 1 0 0 -02
. . 0 0 0