{
    "title": "Instruction set for code snippet?",
    "link": "https://reverseengineering.stackexchange.com/questions/18514/instruction-set-for-code-snippet",
    "content": "<html><body><div class=\"s-prose js-post-body\" itemprop=\"text\">\n <p>\n  I'm looking for the CPU/Instruction-Set of a closed embedded system.\n </p>\n <p>\n  Code snippet:\n </p>\n <pre><code>E6 F2 F3 15  E6 F3 0A EF  E6 F8 9B 7F  E6 F9 5B D5  0D 32 49 94 EA 30 60 71\n</code></pre>\n <p>\n  What I know:\n </p>\n <ol>\n  <li>\n   <code>\n    E6 Fx\n   </code>\n   is \"LDR 16-Bit-Word immediate\" or \"XOR 16-Bit-Word immediate\".\n  </li>\n  <li>\n   16-Bit-Word behind\n   <code>\n    E6 Fx\n   </code>\n   is in little endian format.\n  </li>\n </ol>\n <hr/>\n <p>\n  New insights.\nI'll think this is the start of the boot loaader.\nThe data was read with upload command \"Read address=0xC00000 length=256\" from the embedded system; 0xC00000 is the lowest address which is accepted.\n </p>\n <pre><code>FA C0 9E 27 10 C7 01 00 03 00 01 00 80 41 01 00\n27 C6 01 00 02 00 01 00 D8 41 01 00 11 C7 01 00\n01 00 01 00 02 42 07 00 2E 86 02 00 01 00 02 00\n12 42 01 00 31 C6 03 00 03 00 03 00 98 41 01 00\n34 B6 02 00 00 00 00 00 00 00 09 00 36 B6 02 00\n00 00 00 00 00 00 0A 00 37 A6 00 00 00 00 00 00\n00 00 0B 00 3E C7 01 00 01 00 01 00 0A 42 0C 00\n22 97 02 00 00 00 00 00 00 00 0D 00 34 44 C0 00\nE4 44 C0 00 80 37 C0 00 56 41 C0 00 18 34 C0 00\n24 30 C0 00 B2 2B C0 00 40 43 C0 00 E8 1F C0 00\n86 11 C0 00 50 19 C0 00 F0 31 C0 00 BA 44 C0 00\n5C 44 C0 00 86 36 C0 00 EC 21 C0 00 54 44 C0 00\n00 00 00 00 64 10 B7 1D C8 20 6E 3B AC 30 D9 26\n90 41 DC 76 F4 51 6B 6B 58 61 B2 4D 3C 71 05 50\n20 83 B8 ED 44 93 0F F0 E8 A3 D6 D6 8C B3 61 CB\nB0 C2 64 9B D4 D2 D3 86 78 E2 0A A0 1C F2 BD BD\n09 08 01 00 86 2C C0 00 5A 24 C0 00 E4 44 C0 00\n</code></pre>\n</div>\n</body></html>",
    "votes": "3",
    "answers": 1,
    "views": "278",
    "tags": [
        "disassembly",
        "embedded"
    ],
    "user": "Holger",
    "time": "Jun 14, 2018 at 7:33",
    "comments": [
        {
            "user": "julian",
            "text": "<html><body><span class=\"comment-copy\">\n If the instruction set is not known, how can you be sure that the snippet provided is indeed code and not data? If the binary file the above sample originates from cannot be shared, please provide more exemplars.\n</span>\n</body></html>",
            "time": null
        },
        {
            "user": "Igor Skochinsky",
            "text": "<html><body><span class=\"comment-copy\">\n where did you get the info about XOR instruction? What else is known?\n</span>\n</body></html>",
            "time": null
        },
        {
            "user": "w s",
            "text": "<html><body><span class=\"comment-copy\">\n Could it be MIPS 32 Big Endian if by any chance the assumption about xor is incorrect ?\n</span>\n</body></html>",
            "time": null
        },
        {
            "user": "Holger",
            "text": "<html><body><span class=\"comment-copy\">\n This are XOR Masked used in a routine to calculate keys.\n</span>\n</body></html>",
            "time": null
        },
        {
            "user": "0xC0000022L",
            "text": "<html><body><span class=\"comment-copy\">\n Any more information you can provide about the embedded system itself? Also I am unsure about your statement. Do you mean the bytes you show above are obfuscated with simple\n <code>\n  xor\n </code>\n ?\n</span>\n</body></html>",
            "time": null
        }
    ],
    "answers_data": [
        {
            "content": "<html><body><div class=\"s-prose js-post-body\" itemprop=\"text\">\n <p>\n  Check this out:\n  <a href=\"https://en.wikipedia.org/wiki/StrongARM\" rel=\"nofollow noreferrer\">\n   https://en.wikipedia.org/wiki/StrongARM\n  </a>\n  (your chip might be one of those).\n </p>\n <p>\n  The LDR encoding on the SA1110 is quite similar\n  <strong>\n   (E5 9x)\n  </strong>\n  :\n </p>\n <pre><code>     LDR R0,[R1,#0x38] 38 00 91 E5\n     LDR R0,[R5]       00 00 95 E5\n     LDR R2,[R3]       00 20 93 E5\n     LDR R1,[R6]       00 10 96 E5\n</code></pre>\n <p>\n  Definitely an ARM chip.\n </p>\n <p>\n  <a href=\"https://www-s.acm.illinois.edu/sigembedded/old/projects/strongarm/documentation/SA-1110_DevManual.pdf\" rel=\"nofollow noreferrer\">\n   Intel doc\n  </a>\n </p>\n <p>\n  <a href=\"https://antelox.wordpress.com/2010/03/21/arm-opcode/\" rel=\"nofollow noreferrer\">\n   StrongARM SA1110 Opcodes\n  </a>\n </p>\n <p>\n  <a href=\"https://www.hotchips.org/wp-content/uploads/hc_archives/hc10/3_Tue/HC10.S8/HC10.8.3.pdf\" rel=\"nofollow noreferrer\">\n   Hotchips SA1500 presentation\n  </a>\n </p>\n <p>\n  <a href=\"https://www.scss.tcd.ie/~waldroj/3d1/arm_arm.pdf\" rel=\"nofollow noreferrer\">\n   ARM Arch. ref. manual of that era (1995)\n  </a>\n  It contains the instruction encoding which might lead you to something.\n </p>\n <p>\n  I'll dig deeper and edit later on if I find something more conclusive.\n </p>\n</div>\n</body></html>",
            "votes": "1",
            "user": "yaspr",
            "time": "Dec 16, 2018 at 8:37",
            "is_accepted": false,
            "comments": []
        }
    ]
}