INFO: [VRFC 10-163] Analyzing VHDL file "D:/Proggetti Reti Logiche/10619348_RL_proj/10619348_RL_proj.srcs/sim_1/new/auto_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'auto_tb'
