// Seed: 247990841
module module_0 (
    id_1,
    id_2
);
  inout tri id_2;
  input wire id_1;
  if ((1)) wire [1 : -1] id_3;
  else assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd13
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5[-1 : id_5],
    id_6,
    id_7,
    id_8[-1 :-1],
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout reg id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout logic [7:0] id_8;
  inout wire id_7;
  input wire id_6;
  module_0 modCall_1 (
      id_21,
      id_11
  );
  input logic [7:0] _id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_25 :
  assert property (@(posedge 1 or negedge id_11) 1) id_24 <= 1;
  assign id_2 = -1;
  wire id_26;
  logic id_27, id_28;
endmodule
