/*
 * SPDX-FileCopyrightText: Copyright (c) 2022-2024 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
 * SPDX-License-Identifier: LicenseRef-NvidiaProprietary
 *
 * NVIDIA CORPORATION, its affiliates and licensors retain all intellectual
 * property and proprietary rights in and to this material, related
 * documentation and any modifications thereto. Any use, reproduction,
 * disclosure or distribution of this material and related documentation
 * without an express license agreement from NVIDIA CORPORATION or
 * its affiliates is strictly prohibited.
 */

#ifndef BPMP_ABI_MACH_T264_CLOCK_H
#define BPMP_ABI_MACH_T264_CLOCK_H

/**
 * @file
 * @defgroup bpmp_clock_ids Clock identifiers
 * @{
 */

#define TEGRA264_CLK_OSC                        1U
#define TEGRA264_CLK_CLK_S                      2U
#define TEGRA264_CLK_JTAG_REG                   3U
#define TEGRA264_CLK_SPLL                       4U
#define TEGRA264_CLK_SPLL_OUT0                  5U
#define TEGRA264_CLK_SPLL_OUT1                  6U
#define TEGRA264_CLK_SPLL_OUT2                  7U
#define TEGRA264_CLK_SPLL_OUT3                  8U
#define TEGRA264_CLK_SPLL_OUT4                  9U
#define TEGRA264_CLK_SPLL_OUT5                  10U
#define TEGRA264_CLK_SPLL_OUT6                  11U
#define TEGRA264_CLK_SPLL_OUT7                  12U
#define TEGRA264_CLK_AON_I2C                    13U
#define TEGRA264_CLK_HOST1X                     14U
#define TEGRA264_CLK_ISP                        15U
#define TEGRA264_CLK_ISP1                       16U
#define TEGRA264_CLK_ISP_ROOT                   17U
#define TEGRA264_CLK_NAFLL_PVA0_CORE            18U
#define TEGRA264_CLK_NAFLL_PVA0_VPS             19U
#define TEGRA264_CLK_NVCSI                      20U
#define TEGRA264_CLK_NVCSILP                    21U
#define TEGRA264_CLK_PLLP_OUT0                  22U
#define TEGRA264_CLK_PVA0_CPU_AXI               23U
#define TEGRA264_CLK_PVA0_VPS                   24U
#define TEGRA264_CLK_PWM10                      25U
#define TEGRA264_CLK_PWM2                       26U
#define TEGRA264_CLK_PWM3                       27U
#define TEGRA264_CLK_PWM4                       28U
#define TEGRA264_CLK_PWM5                       29U
#define TEGRA264_CLK_PWM9                       30U
#define TEGRA264_CLK_QSPI0                      31U
#define TEGRA264_CLK_QSPI0_2X_PM                32U
#define TEGRA264_CLK_RCE1_CPU                   33U
#define TEGRA264_CLK_RCE1_NIC                   34U
#define TEGRA264_CLK_RCE_CPU                    35U
#define TEGRA264_CLK_RCE_NIC                    36U
#define TEGRA264_CLK_SE                         37U
#define TEGRA264_CLK_SEU1                       38U
#define TEGRA264_CLK_SEU2                       39U
#define TEGRA264_CLK_SEU3                       40U
#define TEGRA264_CLK_SE_ROOT                    41U
#define TEGRA264_CLK_SPI1                       42U
#define TEGRA264_CLK_SPI2                       43U
#define TEGRA264_CLK_SPI3                       44U
#define TEGRA264_CLK_SPI4                       45U
#define TEGRA264_CLK_SPI5                       46U
#define TEGRA264_CLK_TOP_I2C                    47U
#define TEGRA264_CLK_TSEC                       48U
#define TEGRA264_CLK_TSEC_PKA                   49U
#define TEGRA264_CLK_UART0                      50U
#define TEGRA264_CLK_UART10                     51U
#define TEGRA264_CLK_UART11                     52U
#define TEGRA264_CLK_UART4                      53U
#define TEGRA264_CLK_UART5                      54U
#define TEGRA264_CLK_UART8                      55U
#define TEGRA264_CLK_UART9                      56U
#define TEGRA264_CLK_VI                         57U
#define TEGRA264_CLK_VI1                        58U
#define TEGRA264_CLK_VIC                        59U
#define TEGRA264_CLK_VI_ROOT                    60U
#define TEGRA264_CLK_DISPPLL                    61U
#define TEGRA264_CLK_SPPLL0                     62U
#define TEGRA264_CLK_SPPLL0_CLKOUT1A            63U
#define TEGRA264_CLK_SPPLL0_CLKOUT2A            64U
#define TEGRA264_CLK_SPPLL1                     65U
#define TEGRA264_CLK_VPLL0                      66U
#define TEGRA264_CLK_VPLL1                      67U
#define TEGRA264_CLK_VPLL2                      68U
#define TEGRA264_CLK_VPLL3                      69U
#define TEGRA264_CLK_VPLL4                      70U
#define TEGRA264_CLK_VPLL5                      71U
#define TEGRA264_CLK_VPLL6                      72U
#define TEGRA264_CLK_VPLL7                      73U
#define TEGRA264_CLK_RG0_DIV                    74U
#define TEGRA264_CLK_RG1_DIV                    75U
#define TEGRA264_CLK_RG2_DIV                    76U
#define TEGRA264_CLK_RG3_DIV                    77U
#define TEGRA264_CLK_RG4_DIV                    78U
#define TEGRA264_CLK_RG5_DIV                    79U
#define TEGRA264_CLK_RG6_DIV                    80U
#define TEGRA264_CLK_RG7_DIV                    81U
#define TEGRA264_CLK_RG0                        82U
#define TEGRA264_CLK_RG1                        83U
#define TEGRA264_CLK_RG2                        84U
#define TEGRA264_CLK_RG3                        85U
#define TEGRA264_CLK_RG4                        86U
#define TEGRA264_CLK_RG5                        87U
#define TEGRA264_CLK_RG6                        88U
#define TEGRA264_CLK_RG7                        89U
#define TEGRA264_CLK_DISP                       90U
#define TEGRA264_CLK_DSC                        91U
#define TEGRA264_CLK_DSC_ROOT                   92U
#define TEGRA264_CLK_HUB                        93U
#define TEGRA264_CLK_VPLLX_SOR0_MUXED           94U
#define TEGRA264_CLK_VPLLX_SOR1_MUXED           95U
#define TEGRA264_CLK_VPLLX_SOR2_MUXED           96U
#define TEGRA264_CLK_VPLLX_SOR3_MUXED           97U
#define TEGRA264_CLK_LINKA_SYM                  98U
#define TEGRA264_CLK_LINKB_SYM                  99U
#define TEGRA264_CLK_LINKC_SYM                  100U
#define TEGRA264_CLK_LINKD_SYM                  101U
#define TEGRA264_CLK_PRE_SOR0                   102U
#define TEGRA264_CLK_PRE_SOR1                   103U
#define TEGRA264_CLK_PRE_SOR2                   104U
#define TEGRA264_CLK_PRE_SOR3                   105U
#define TEGRA264_CLK_SOR0_PLL_REF               106U
#define TEGRA264_CLK_SOR1_PLL_REF               107U
#define TEGRA264_CLK_SOR2_PLL_REF               108U
#define TEGRA264_CLK_SOR3_PLL_REF               109U
#define TEGRA264_CLK_SOR0_PAD                   110U
#define TEGRA264_CLK_SOR1_PAD                   111U
#define TEGRA264_CLK_SOR2_PAD                   112U
#define TEGRA264_CLK_SOR3_PAD                   113U
#define TEGRA264_CLK_SOR0_REF                   114U
#define TEGRA264_CLK_SOR1_REF                   115U
#define TEGRA264_CLK_SOR2_REF                   116U
#define TEGRA264_CLK_SOR3_REF                   117U
#define TEGRA264_CLK_SOR0_DIV                   118U
#define TEGRA264_CLK_SOR1_DIV                   119U
#define TEGRA264_CLK_SOR2_DIV                   120U
#define TEGRA264_CLK_SOR3_DIV                   121U
#define TEGRA264_CLK_SOR0                       122U
#define TEGRA264_CLK_SOR1                       123U
#define TEGRA264_CLK_SOR2                       124U
#define TEGRA264_CLK_SOR3                       125U
#define TEGRA264_CLK_SF0_SOR                    126U
#define TEGRA264_CLK_SF1_SOR                    127U
#define TEGRA264_CLK_SF2_SOR                    128U
#define TEGRA264_CLK_SF3_SOR                    129U
#define TEGRA264_CLK_SF4_SOR                    130U
#define TEGRA264_CLK_SF5_SOR                    131U
#define TEGRA264_CLK_SF6_SOR                    132U
#define TEGRA264_CLK_SF7_SOR                    133U
#define TEGRA264_CLK_SF0                        134U
#define TEGRA264_CLK_SF1                        135U
#define TEGRA264_CLK_SF2                        136U
#define TEGRA264_CLK_SF3                        137U
#define TEGRA264_CLK_SF4                        138U
#define TEGRA264_CLK_SF5                        139U
#define TEGRA264_CLK_SF6                        140U
#define TEGRA264_CLK_SF7                        141U
#define TEGRA264_CLK_MAUD                       142U
#define TEGRA264_CLK_AZA_2XBIT                  143U
#define TEGRA264_CLK_DCE_CPU                    144U
#define TEGRA264_CLK_DCE_NIC                    145U
#define TEGRA264_CLK_PLLC4                      146U
#define TEGRA264_CLK_PLLC4_OUT0                 147U
#define TEGRA264_CLK_PLLC4_OUT1                 148U
#define TEGRA264_CLK_PLLC4_MUXED                149U
#define TEGRA264_CLK_SDMMC1                     150U
#define TEGRA264_CLK_SDMMC_LEGACY_TM            151U
#define TEGRA264_CLK_PLLC0                      152U
#define TEGRA264_CLK_NAFLL_BPMP                 153U
#define TEGRA264_CLK_PLLP_OUT_PDIV              154U
#define TEGRA264_CLK_DISP_ROOT                  155U
#define TEGRA264_CLK_ADSP                       156U
#define TEGRA264_CLK_PLLA                       157U
#define TEGRA264_CLK_PLLA1                      158U
#define TEGRA264_CLK_PLLA1_OUT1                 159U
#define TEGRA264_CLK_PLLAON                     160U
#define TEGRA264_CLK_PLLAON_APE                 161U
#define TEGRA264_CLK_PLLA_OUT0                  162U
#define TEGRA264_CLK_AHUB                       163U
#define TEGRA264_CLK_APE                        164U
#define TEGRA264_CLK_I2S1_SCLK_IN               165U
#define TEGRA264_CLK_I2S2_SCLK_IN               166U
#define TEGRA264_CLK_I2S3_SCLK_IN               167U
#define TEGRA264_CLK_I2S4_SCLK_IN               168U
#define TEGRA264_CLK_I2S5_SCLK_IN               169U
#define TEGRA264_CLK_I2S6_SCLK_IN               170U
#define TEGRA264_CLK_I2S7_SCLK_IN               171U
#define TEGRA264_CLK_I2S8_SCLK_IN               172U
#define TEGRA264_CLK_I2S9_SCLK_IN               173U
#define TEGRA264_CLK_I2S1_AUDIO_SYNC            174U
#define TEGRA264_CLK_I2S2_AUDIO_SYNC            175U
#define TEGRA264_CLK_I2S3_AUDIO_SYNC            176U
#define TEGRA264_CLK_I2S4_AUDIO_SYNC            177U
#define TEGRA264_CLK_I2S5_AUDIO_SYNC            178U
#define TEGRA264_CLK_I2S6_AUDIO_SYNC            179U
#define TEGRA264_CLK_I2S7_AUDIO_SYNC            180U
#define TEGRA264_CLK_I2S8_AUDIO_SYNC            181U
#define TEGRA264_CLK_DMIC1_AUDIO_SYNC           182U
#define TEGRA264_CLK_DSPK1_AUDIO_SYNC           183U
#define TEGRA264_CLK_I2S1                       184U
#define TEGRA264_CLK_I2S2                       185U
#define TEGRA264_CLK_I2S3                       186U
#define TEGRA264_CLK_I2S4                       187U
#define TEGRA264_CLK_I2S5                       188U
#define TEGRA264_CLK_I2S6                       189U
#define TEGRA264_CLK_I2S7                       190U
#define TEGRA264_CLK_I2S8                       191U
#define TEGRA264_CLK_I2S9                       192U
#define TEGRA264_CLK_DMIC1                      193U
#define TEGRA264_CLK_DMIC5                      194U
#define TEGRA264_CLK_DSPK1                      195U
#define TEGRA264_CLK_AON_CPU                    196U
#define TEGRA264_CLK_AON_NIC                    197U
#define TEGRA264_CLK_BPMP                       198U
#define TEGRA264_CLK_AXI_CBB                    199U
#define TEGRA264_CLK_FUSE                       200U
#define TEGRA264_CLK_TSENSE                     201U
#define TEGRA264_CLK_CSITE                      202U
#define TEGRA264_CLK_HCSITE                     203U
#define TEGRA264_CLK_DBGAPB                     204U
#define TEGRA264_CLK_LA                         205U
#define TEGRA264_CLK_PLLREFGP                   206U
#define TEGRA264_CLK_PLLE0                      207U
#define TEGRA264_CLK_UPHY0_PLL0_XDIG            208U
#define TEGRA264_CLK_EQOS_APP                   209U
#define TEGRA264_CLK_EQOS_MAC                   210U
#define TEGRA264_CLK_EQOS_MACSEC                211U
#define TEGRA264_CLK_EQOS_TX_PCS                212U
#define TEGRA264_CLK_MGBES_PTP_REF              213U
#define TEGRA264_CLK_MGBE0_UPHY1_PLL_XDIG       214U
#define TEGRA264_CLK_MGBE0_TX_PCS               215U
#define TEGRA264_CLK_MGBE0_MAC                  216U
#define TEGRA264_CLK_MGBE0_MACSEC               217U
#define TEGRA264_CLK_MGBE0_APP                  218U
#define TEGRA264_CLK_MGBE1_UPHY1_PLL_XDIG       219U
#define TEGRA264_CLK_MGBE1_TX_PCS               220U
#define TEGRA264_CLK_MGBE1_MAC                  221U
#define TEGRA264_CLK_MGBE1_MACSEC               222U
#define TEGRA264_CLK_MGBE1_APP                  223U
#define TEGRA264_CLK_MGBE2_UPHY1_PLL_XDIG       224U
#define TEGRA264_CLK_MGBE2_TX_PCS               225U
#define TEGRA264_CLK_MGBE2_MAC                  226U
#define TEGRA264_CLK_MGBE2_MACSEC               227U
#define TEGRA264_CLK_MGBE2_APP                  228U
#define TEGRA264_CLK_MGBE3_UPHY1_PLL_XDIG       229U
#define TEGRA264_CLK_MGBE3_TX_PCS               230U
#define TEGRA264_CLK_MGBE3_MAC                  231U
#define TEGRA264_CLK_MGBE3_MACSEC               232U
#define TEGRA264_CLK_MGBE3_APP                  233U
#define TEGRA264_CLK_PLLREFUFS                  234U
#define TEGRA264_CLK_PLLREFUFS_CLKOUT624        235U
#define TEGRA264_CLK_PLLREFUFS_REFCLKOUT        236U
#define TEGRA264_CLK_PLLREFUFS_UFSDEV_REFCLKOUT 237U
#define TEGRA264_CLK_UFSHC_CG_SYS               238U
#define TEGRA264_CLK_MPHY_L0_RX_LS_BIT_DIV      239U
#define TEGRA264_CLK_MPHY_L0_RX_LS_BIT          240U
#define TEGRA264_CLK_MPHY_L0_RX_LS_SYMB_DIV     241U
#define TEGRA264_CLK_MPHY_L0_RX_HS_SYMB_DIV     242U
#define TEGRA264_CLK_MPHY_L0_RX_SYMB            243U
#define TEGRA264_CLK_MPHY_L0_UPHY_TX_FIFO       244U
#define TEGRA264_CLK_MPHY_L0_TX_LS_3XBIT_DIV    245U
#define TEGRA264_CLK_MPHY_L0_TX_LS_SYMB_DIV     246U
#define TEGRA264_CLK_UPHY0_PLL4_XDIG            247U
#define TEGRA264_CLK_MPHY_L0_TX_HS_SYMB_DIV     248U
#define TEGRA264_CLK_MPHY_L0_TX_SYMB            249U
#define TEGRA264_CLK_MPHY_L0_TX_LS_3XBIT        250U
#define TEGRA264_CLK_MPHY_L0_RX_ANA             251U
#define TEGRA264_CLK_MPHY_L1_RX_ANA             252U
#define TEGRA264_CLK_MPHY_TX_1MHZ_REF           253U
#define TEGRA264_CLK_MPHY_CORE_PLL_FIXED        254U
#define TEGRA264_CLK_MPHY_IOBIST                255U
#define TEGRA264_CLK_UFSHC_CG_SYS_DIV           256U
#define TEGRA264_CLK_XUSB1_CORE                 257U
#define TEGRA264_CLK_XUSB1_FALCON               258U
#define TEGRA264_CLK_XUSB1_FS                   259U
#define TEGRA264_CLK_XUSB1_SS                   260U
#define TEGRA264_CLK_UPHY0_USB_P0_RX_CORE       261U
#define TEGRA264_CLK_UPHY0_USB_P1_RX_CORE       262U
#define TEGRA264_CLK_UPHY0_USB_P2_RX_CORE       263U
#define TEGRA264_CLK_UPHY0_USB_P3_RX_CORE       264U
#define TEGRA264_CLK_XUSB1_CLK480M_NVWRAP_CORE  265U
#define TEGRA264_CLK_XUSB1_CORE_HOST            266U
#define TEGRA264_CLK_XUSB1_CORE_DEV             267U
#define TEGRA264_CLK_XUSB1_CORE_SUPERSPEED      268U
#define TEGRA264_CLK_XUSB1_FALCON_HOST          269U
#define TEGRA264_CLK_XUSB1_FALCON_SUPERSPEED    270U
#define TEGRA264_CLK_XUSB1_FS_HOST              271U
#define TEGRA264_CLK_XUSB1_FS_DEV               272U
#define TEGRA264_CLK_XUSB1_HS_HSICP             273U
#define TEGRA264_CLK_XUSB1_SS_DEV               274U
#define TEGRA264_CLK_XUSB1_SS_SUPERSPEED        275U
#define TEGRA264_CLK_AON_TOUCH                  276U
#define TEGRA264_CLK_AUD_MCLK                   277U
#define TEGRA264_CLK_EXTPERIPH1                 278U
#define TEGRA264_CLK_EXTPERIPH2                 279U
#define TEGRA264_CLK_EXTPERIPH3                 280U
#define TEGRA264_CLK_EXTPERIPH4                 281U
#define TEGRA264_CLK_JTAG_REG_UNGATED           282U
#define TEGRA264_CLK_IST_BUS                    283U
#define TEGRA264_CLK_IST_BUS_RIST_MCC           284U
#define TEGRA264_CLK_MATHS_SEC_RIST             285U
#define TEGRA264_CLK_NAFLL_IST                  286U
#define TEGRA264_CLK_RIST_ROOT                  287U
#define TEGRA264_CLK_IST_CONTROLLER_RIST        288U
#define TEGRA264_CLK_MSS_ENCRYPT                289U
#define TEGRA264_CLK_EMC                        290U
#define TEGRA264_CLK_SPPLL0_CLKOUT100           291U
#define TEGRA264_CLK_SPPLL0_CLKOUT270           292U
#define TEGRA264_CLK_SPPLL1_CLKOUT100           293U
#define TEGRA264_CLK_SPPLL1_CLKOUT270           294U
#define TEGRA264_CLK_DP_LINKA_REF               295U
#define TEGRA264_CLK_DP_LINKB_REF               296U
#define TEGRA264_CLK_DP_LINKC_REF               297U
#define TEGRA264_CLK_DP_LINKD_REF               298U
#define TEGRA264_CLK_PLLNVCSI                   299U
#define TEGRA264_CLK_PLLBPMPCAM                 300U
#define TEGRA264_CLK_UTMI_PLL1                  301U
#define TEGRA264_CLK_UTMI_PLL1_CLKOUT48         302U
#define TEGRA264_CLK_UTMI_PLL1_CLKOUT60         303U
#define TEGRA264_CLK_UTMI_PLL1_CLKOUT480        304U
#define TEGRA264_CLK_NAFLL_ISP                  305U
#define TEGRA264_CLK_NAFLL_RCE                  306U
#define TEGRA264_CLK_NAFLL_RCE1                 307U
#define TEGRA264_CLK_NAFLL_SE                   308U
#define TEGRA264_CLK_NAFLL_VI                   309U
#define TEGRA264_CLK_NAFLL_VIC                  310U
#define TEGRA264_CLK_NAFLL_DCE                  311U
#define TEGRA264_CLK_NAFLL_TSEC                 312U
#define TEGRA264_CLK_NAFLL_CPAIR0               313U
#define TEGRA264_CLK_NAFLL_CPAIR1               314U
#define TEGRA264_CLK_NAFLL_CPAIR2               315U
#define TEGRA264_CLK_NAFLL_CPAIR3               316U
#define TEGRA264_CLK_NAFLL_CPAIR4               317U
#define TEGRA264_CLK_NAFLL_CPAIR5               318U
#define TEGRA264_CLK_NAFLL_CPAIR6               319U
#define TEGRA264_CLK_NAFLL_GPU_SYS              320U
#define TEGRA264_CLK_NAFLL_GPU_NVD              321U
#define TEGRA264_CLK_NAFLL_GPU_UPROC            322U
#define TEGRA264_CLK_NAFLL_GPU_GPC0             323U
#define TEGRA264_CLK_NAFLL_GPU_GPC1             324U
#define TEGRA264_CLK_NAFLL_GPU_GPC2             325U
#define TEGRA264_CLK_SOR_LINKA_INPUT		326U
#define TEGRA264_CLK_SOR_LINKB_INPUT		327U
#define TEGRA264_CLK_SOR_LINKC_INPUT		328U
#define TEGRA264_CLK_SOR_LINKD_INPUT		329U
#define TEGRA264_CLK_SOR_LINKA_AFIFO		330U
#define TEGRA264_CLK_SOR_LINKB_AFIFO		331U
#define TEGRA264_CLK_SOR_LINKC_AFIFO		332U
#define TEGRA264_CLK_SOR_LINKD_AFIFO		333U
#define TEGRA264_CLK_I2S1_PAD_M			334U
#define TEGRA264_CLK_I2S2_PAD_M			335U
#define TEGRA264_CLK_I2S3_PAD_M			336U
#define TEGRA264_CLK_I2S4_PAD_M			337U
#define TEGRA264_CLK_I2S5_PAD_M			338U
#define TEGRA264_CLK_I2S6_PAD_M			339U
#define TEGRA264_CLK_I2S7_PAD_M			340U
#define TEGRA264_CLK_I2S8_PAD_M			341U
#define TEGRA264_CLK_I2S9_PAD_M			342U
#define TEGRA264_CLK_BPMP_NIC			343U
#define TEGRA264_CLK_CLK1M			344U
#define TEGRA264_CLK_RDET			345U
#define TEGRA264_CLK_ADC_SOC_REF		346U
#define TEGRA264_CLK_UPHY0_PLL0_TXREF		347U
#define TEGRA264_CLK_EQOS_TX			348U
#define TEGRA264_CLK_EQOS_TX_M			349U
#define TEGRA264_CLK_EQOS_RX_PCS_IN		350U
#define TEGRA264_CLK_EQOS_RX_PCS_M		351U
#define TEGRA264_CLK_EQOS_RX_IN			352U
#define TEGRA264_CLK_EQOS_RX			353U
#define TEGRA264_CLK_EQOS_RX_M			354U
#define TEGRA264_CLK_MGBE0_UPHY1_PLL_TXREF	355U
#define TEGRA264_CLK_MGBE0_TX			356U
#define TEGRA264_CLK_MGBE0_TX_M			357U
#define TEGRA264_CLK_MGBE0_RX_PCS_IN		358U
#define TEGRA264_CLK_MGBE0_RX_PCS_M		359U
#define TEGRA264_CLK_MGBE0_RX_IN		360U
#define TEGRA264_CLK_MGBE0_RX_M			361U
#define TEGRA264_CLK_MGBE1_UPHY1_PLL_TXREF	362U
#define TEGRA264_CLK_MGBE1_TX			363U
#define TEGRA264_CLK_MGBE1_TX_M			364U
#define TEGRA264_CLK_MGBE1_RX_PCS_IN		365U
#define TEGRA264_CLK_MGBE1_RX_PCS_M		366U
#define TEGRA264_CLK_MGBE1_RX_IN		367U
#define TEGRA264_CLK_MGBE1_RX_M			368U
#define TEGRA264_CLK_MGBE2_UPHY1_PLL_TXREF	369U
#define TEGRA264_CLK_MGBE2_TX			370U
#define TEGRA264_CLK_MGBE2_TX_M			371U
#define TEGRA264_CLK_MGBE2_RX_PCS_IN		372U
#define TEGRA264_CLK_MGBE2_RX_PCS_M		373U
#define TEGRA264_CLK_MGBE2_RX_IN		374U
#define TEGRA264_CLK_MGBE2_RX_M			375U
#define TEGRA264_CLK_MGBE3_UPHY1_PLL_TXREF	376U
#define TEGRA264_CLK_MGBE3_TX			377U
#define TEGRA264_CLK_MGBE3_TX_M			378U
#define TEGRA264_CLK_MGBE3_RX_PCS_IN		379U
#define TEGRA264_CLK_MGBE3_RX_PCS_M		380U
#define TEGRA264_CLK_MGBE3_RX_IN		381U
#define TEGRA264_CLK_MGBE3_RX_M			382U
#define TEGRA264_CLK_UPHY0_USB_P0_TX_CORE	383U
#define TEGRA264_CLK_UPHY0_USB_P1_TX_CORE	384U
#define TEGRA264_CLK_UPHY0_USB_P2_TX_CORE	385U
#define TEGRA264_CLK_UPHY0_USB_P3_TX_CORE	386U
#define TEGRA264_CLK_UPHY0_USB_P0_TX		387U
#define TEGRA264_CLK_UPHY0_USB_P1_TX		388U
#define TEGRA264_CLK_UPHY0_USB_P2_TX		389U
#define TEGRA264_CLK_UPHY0_USB_P3_TX		390U
#define TEGRA264_CLK_UPHY0_USB_P0_RX_IN		391U
#define TEGRA264_CLK_UPHY0_USB_P1_RX_IN		392U
#define TEGRA264_CLK_UPHY0_USB_P2_RX_IN		393U
#define TEGRA264_CLK_UPHY0_USB_P3_RX_IN		394U
#define TEGRA264_CLK_UPHY0_USB_P0_RX_M		395U
#define TEGRA264_CLK_UPHY0_USB_P1_RX_M		396U
#define TEGRA264_CLK_UPHY0_USB_P2_RX_M		397U
#define TEGRA264_CLK_UPHY0_USB_P3_RX_M		398U
#define TEGRA264_CLK_UPHY0_LANE0_TX_M		399U
#define TEGRA264_CLK_PCIE_C1_XCLK_NOBG_M	400U
#define TEGRA264_CLK_PCIE_C2_XCLK_NOBG_M	401U
#define TEGRA264_CLK_PCIE_C3_XCLK_NOBG_M	402U
#define TEGRA264_CLK_PCIE_C4_XCLK_NOBG_M	403U
#define TEGRA264_CLK_PCIE_C5_XCLK_NOBG_M	404U
#define TEGRA264_CLK_PCIE_C1_L0_RX_M		405U
#define TEGRA264_CLK_PCIE_C1_L1_RX_M		406U
#define TEGRA264_CLK_PCIE_C1_L2_RX_M		407U
#define TEGRA264_CLK_PCIE_C1_L3_RX_M		408U
#define TEGRA264_CLK_PCIE_C2_L0_RX_M		409U
#define TEGRA264_CLK_PCIE_C2_L1_RX_M		410U
#define TEGRA264_CLK_PCIE_C2_L2_RX_M		411U
#define TEGRA264_CLK_PCIE_C2_L3_RX_M		412U
#define TEGRA264_CLK_PCIE_C3_L0_RX_M		413U
#define TEGRA264_CLK_PCIE_C3_L1_RX_M		414U
#define TEGRA264_CLK_PCIE_C4_L0_RX_M		415U
#define TEGRA264_CLK_PCIE_C4_L1_RX_M		416U
#define TEGRA264_CLK_PCIE_C4_L2_RX_M		417U
#define TEGRA264_CLK_PCIE_C4_L3_RX_M		418U
#define TEGRA264_CLK_PCIE_C4_L4_RX_M		419U
#define TEGRA264_CLK_PCIE_C4_L5_RX_M		420U
#define TEGRA264_CLK_PCIE_C4_L6_RX_M		421U
#define TEGRA264_CLK_PCIE_C4_L7_RX_M		422U
#define TEGRA264_CLK_PCIE_C5_L0_RX_M		423U
#define TEGRA264_CLK_PCIE_C5_L1_RX_M		424U
#define TEGRA264_CLK_PCIE_C5_L2_RX_M		425U
#define TEGRA264_CLK_PCIE_C5_L3_RX_M		426U
#define TEGRA264_CLK_MPHY_L0_RX_PWM_BIT_M	427U
#define TEGRA264_CLK_MPHY_L1_RX_PWM_BIT_M	428U
#define TEGRA264_CLK_DBB_UPHY0			429U
#define TEGRA264_CLK_UPHY0_UXL_CORE		430U
#define TEGRA264_CLK_ISC_CPU_ROOT		431U
#define TEGRA264_CLK_ISC_NIC			432U
#define TEGRA264_CLK_CTC_TXCLK0_M		433U
#define TEGRA264_CLK_CTC_TXCLK1_M		434U
#define TEGRA264_CLK_CTC_RXCLK0_M		435U
#define TEGRA264_CLK_CTC_RXCLK1_M		436U
#define TEGRA264_CLK_PLLREFGP_OUT               437U
#define TEGRA264_CLK_PLLREFGP_OUT1              438U
#define TEGRA264_CLK_GPU_SYS              	439U
#define TEGRA264_CLK_GPU_NVD              	440U
#define TEGRA264_CLK_GPU_UPROC                  441U
#define TEGRA264_CLK_GPU_GPC0             	442U
#define TEGRA264_CLK_GPU_GPC1             	443U
#define TEGRA264_CLK_GPU_GPC2             	444U
#define TEGRA264_CLK_PLLX                       445U
#define TEGRA264_CLK_APE_SOUNDWIRE_MSRC0        446U
#define TEGRA264_CLK_APE_SOUNDWIRE_DATA_EN_SHAPER 447U
#define TEGRA264_CLK_AO_SOUNDWIRE_MSRC0         448U
#define TEGRA264_CLK_AO_SOUNDWIRE_DATA_EN_SHAPER 449U
#define TEGRA264_CLK_MGBE0_TX_SER		459U
#define TEGRA264_CLK_MGBE1_TX_SER		460U
#define TEGRA264_CLK_MGBE2_TX_SER		461U
#define TEGRA264_CLK_MGBE3_TX_SER		462U
#define TEGRA264_CLK_MGBE0_RX_SER		463U
#define TEGRA264_CLK_MGBE1_RX_SER		464U
#define TEGRA264_CLK_MGBE2_RX_SER		465U
#define TEGRA264_CLK_MGBE3_RX_SER		466U
#define TEGRA264_CLK_DPAUX			467U
/** @brief Largest supported public clock identifier for this platform */
#define TEGRA264_MAX_PUBLIC_CLK_ID              500U

/** @} */

#endif
