\hypertarget{structLPC__SYSCTL__T}{}\section{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T Struct Reference}
\label{structLPC__SYSCTL__T}\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}


L\+P\+C17\+X\+X/40\+XX Clock and Power register block structure.  




{\ttfamily \#include $<$sysctl\+\_\+17xx\+\_\+40xx.\+h$>$}



Collaboration diagram for L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T\+:
% FIG 0
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_aa6166dc2b9f99af318dfb44c259cff81}{C\+A\+N\+S\+L\+E\+E\+P\+C\+LR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a4fee9b64e430f37988fe1fb566f6577e}{C\+A\+N\+W\+A\+K\+E\+F\+L\+A\+GS}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a5cebc138aa8f8591199efafea7bc316f}{C\+C\+L\+K\+S\+EL}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_aebd09c67da35ee48eb53ef129aa2b76e}{C\+L\+K\+O\+U\+T\+C\+FG}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a0ddcaa3fe7ae45dfee7e17f6ec93138e}{C\+L\+K\+S\+R\+C\+S\+EL}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a1915d9b403571a380a581c82352b8e4a}{D\+M\+A\+R\+E\+Q\+S\+EL}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_aa7c40eaca1081f3133eda04395be6fa6}{E\+M\+C\+C\+AL}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a23152315a7ac650737bf1b3852bab194}{E\+M\+C\+C\+L\+K\+S\+EL}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a3976afa12c3ebc2e7acfe59aef82acc4}{E\+M\+C\+D\+L\+Y\+C\+TL}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_ac394af46f7dc8a036a574980c62ff769}{E\+X\+T\+I\+NT}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a22607cf2c4669efe70eae5746f74a33c}{E\+X\+T\+M\+O\+DE}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a7d0423c5e3f7482182c229bbc4b2b83b}{E\+X\+T\+P\+O\+L\+AR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a8dcbc2e1c89d7bd42dbd19f66e2ddd8e}{F\+L\+A\+S\+H\+C\+FG}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_aef5d629c590fd35e8da2e061ddcdf17e}{L\+C\+D\+\_\+\+C\+FG}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a5a5d2dc160a256a110878af0c2757a64}{M\+E\+M\+M\+AP}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_acc912b84bbe8dc170fdf50300d341acb}{P\+B\+O\+O\+ST}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a55111e26d098f9e4ee0dbfd5b243a014}{P\+C\+L\+K\+S\+EL}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a92e2ea242fb2d75af44c1979a8cf9ce4}{P\+C\+ON}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a27650e24e19bd3b8db140db39d9ab1c4}{P\+C\+O\+NP}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a7e1241849ab9c934991342896ba7c296}{P\+C\+O\+N\+P1}
\item 
\hyperlink{structSYSCTL__PLL__REGS__T}{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T} \hyperlink{structLPC__SYSCTL__T_aabc2ad04761cf7c1cbfa8a43ddc91c84}{P\+LL} \mbox{[}\hyperlink{group__SYSCTL__17XX__40XX_gga5f5478a201b021ed04a0724bff524c4ba5ee38509163556b883664d7259c43dfd}{S\+Y\+S\+C\+T\+L\+\_\+\+U\+S\+B\+\_\+\+P\+LL}+1\mbox{]}
\item 
uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_aba8b07e1d5fe15516928f19d739f700e}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}15\mbox{]}
\item 
uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a794708954b13d73772d88570372b7e31}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}15\mbox{]}
\item 
uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a98f4753990deb2f55da89740b07b0c71}{R\+E\+S\+E\+R\+V\+E\+D10}
\item 
uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a48f144f097b79ab5a32878b62eb34c1b}{R\+E\+S\+E\+R\+V\+E\+D11} \mbox{[}2\mbox{]}
\item 
uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a2832f1458683513b2c4c017670c2193c}{R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}13\mbox{]}
\item 
uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a5daf9fed4694c5fdd04d46858de11e8e}{R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}10\mbox{]}
\item 
uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a53453664006957e4e8c6d479adcadcef}{R\+E\+S\+E\+R\+V\+E\+D4}
\item 
uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_abca81e13877281a3a264db320587dd01}{R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}12\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a0cd1931e0f0768d7d450f68b734a7b16}{R\+E\+S\+E\+R\+V\+E\+D7}
\item 
uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a12fa7b1279b627ede2d98fc594ef12e8}{R\+E\+S\+E\+R\+V\+E\+D9}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a50cd4f8d03ea4b39516add82ac2dfd1a}{R\+S\+ID}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_ae7fbeba7b7acf3f7759d1de9eaf39ea1}{R\+S\+T\+C\+ON} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a90bf168dbcc04b27d230b74b5e4d17a6}{S\+CS}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a8b3afcd7f261d6efbaa9756a14b2172f}{S\+P\+I\+F\+I\+C\+L\+K\+S\+EL}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a6d004c6e6657a7fe78e75bd3e3ea00c4}{U\+S\+B\+C\+L\+K\+S\+EL}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SYSCTL__T_a0505fe464c77b1421ebbd8f9d1cd9f2a}{U\+S\+B\+Int\+St}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+P\+C17\+X\+X/40\+XX Clock and Power register block structure. 

Definition at line 66 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.



\subsection{Member Data Documentation}
\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!C\+A\+N\+S\+L\+E\+E\+P\+C\+LR@{C\+A\+N\+S\+L\+E\+E\+P\+C\+LR}}
\index{C\+A\+N\+S\+L\+E\+E\+P\+C\+LR@{C\+A\+N\+S\+L\+E\+E\+P\+C\+LR}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+A\+N\+S\+L\+E\+E\+P\+C\+LR}{CANSLEEPCLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+C\+A\+N\+S\+L\+E\+E\+P\+C\+LR}\hypertarget{structLPC__SYSCTL__T_aa6166dc2b9f99af318dfb44c259cff81}{}\label{structLPC__SYSCTL__T_aa6166dc2b9f99af318dfb44c259cff81}
Offset\+: 0x110 (R/W) C\+AN Sleep Clear Register 

Definition at line 87 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!C\+A\+N\+W\+A\+K\+E\+F\+L\+A\+GS@{C\+A\+N\+W\+A\+K\+E\+F\+L\+A\+GS}}
\index{C\+A\+N\+W\+A\+K\+E\+F\+L\+A\+GS@{C\+A\+N\+W\+A\+K\+E\+F\+L\+A\+GS}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+A\+N\+W\+A\+K\+E\+F\+L\+A\+GS}{CANWAKEFLAGS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+C\+A\+N\+W\+A\+K\+E\+F\+L\+A\+GS}\hypertarget{structLPC__SYSCTL__T_a4fee9b64e430f37988fe1fb566f6577e}{}\label{structLPC__SYSCTL__T_a4fee9b64e430f37988fe1fb566f6577e}
Offset\+: 0x114 (R/W) C\+AN Wake-\/up Flags Register 

Definition at line 88 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!C\+C\+L\+K\+S\+EL@{C\+C\+L\+K\+S\+EL}}
\index{C\+C\+L\+K\+S\+EL@{C\+C\+L\+K\+S\+EL}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+C\+L\+K\+S\+EL}{CCLKSEL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+C\+C\+L\+K\+S\+EL}\hypertarget{structLPC__SYSCTL__T_a5cebc138aa8f8591199efafea7bc316f}{}\label{structLPC__SYSCTL__T_a5cebc138aa8f8591199efafea7bc316f}
Offset\+: 0x104 (R/W) C\+PU Clock Selection Register 

Definition at line 84 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!C\+L\+K\+O\+U\+T\+C\+FG@{C\+L\+K\+O\+U\+T\+C\+FG}}
\index{C\+L\+K\+O\+U\+T\+C\+FG@{C\+L\+K\+O\+U\+T\+C\+FG}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+L\+K\+O\+U\+T\+C\+FG}{CLKOUTCFG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+C\+L\+K\+O\+U\+T\+C\+FG}\hypertarget{structLPC__SYSCTL__T_aebd09c67da35ee48eb53ef129aa2b76e}{}\label{structLPC__SYSCTL__T_aebd09c67da35ee48eb53ef129aa2b76e}
Offset\+: 0x1\+C8 (R/W) Clock Output Configuration Register 

Definition at line 118 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!C\+L\+K\+S\+R\+C\+S\+EL@{C\+L\+K\+S\+R\+C\+S\+EL}}
\index{C\+L\+K\+S\+R\+C\+S\+EL@{C\+L\+K\+S\+R\+C\+S\+EL}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+L\+K\+S\+R\+C\+S\+EL}{CLKSRCSEL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+C\+L\+K\+S\+R\+C\+S\+EL}\hypertarget{structLPC__SYSCTL__T_a0ddcaa3fe7ae45dfee7e17f6ec93138e}{}\label{structLPC__SYSCTL__T_a0ddcaa3fe7ae45dfee7e17f6ec93138e}
Offset\+: 0x10C (R/W) Clock Source Select Register 

Definition at line 86 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!D\+M\+A\+R\+E\+Q\+S\+EL@{D\+M\+A\+R\+E\+Q\+S\+EL}}
\index{D\+M\+A\+R\+E\+Q\+S\+EL@{D\+M\+A\+R\+E\+Q\+S\+EL}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+M\+A\+R\+E\+Q\+S\+EL}{DMAREQSEL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+D\+M\+A\+R\+E\+Q\+S\+EL}\hypertarget{structLPC__SYSCTL__T_a1915d9b403571a380a581c82352b8e4a}{}\label{structLPC__SYSCTL__T_a1915d9b403571a380a581c82352b8e4a}
Offset\+: 0x1\+C4 (R/W) D\+MA Request Select Register 

Definition at line 117 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!E\+M\+C\+C\+AL@{E\+M\+C\+C\+AL}}
\index{E\+M\+C\+C\+AL@{E\+M\+C\+C\+AL}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{E\+M\+C\+C\+AL}{EMCCAL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+E\+M\+C\+C\+AL}\hypertarget{structLPC__SYSCTL__T_aa7c40eaca1081f3133eda04395be6fa6}{}\label{structLPC__SYSCTL__T_aa7c40eaca1081f3133eda04395be6fa6}
Offset\+: 0x1\+E0 (R/W) Calibration of programmable delays 

Definition at line 125 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!E\+M\+C\+C\+L\+K\+S\+EL@{E\+M\+C\+C\+L\+K\+S\+EL}}
\index{E\+M\+C\+C\+L\+K\+S\+EL@{E\+M\+C\+C\+L\+K\+S\+EL}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{E\+M\+C\+C\+L\+K\+S\+EL}{EMCCLKSEL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+E\+M\+C\+C\+L\+K\+S\+EL}\hypertarget{structLPC__SYSCTL__T_a23152315a7ac650737bf1b3852bab194}{}\label{structLPC__SYSCTL__T_a23152315a7ac650737bf1b3852bab194}
Offset\+: 0x100 (R/W) External Memory Controller Clock Selection Register 

Definition at line 82 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!E\+M\+C\+D\+L\+Y\+C\+TL@{E\+M\+C\+D\+L\+Y\+C\+TL}}
\index{E\+M\+C\+D\+L\+Y\+C\+TL@{E\+M\+C\+D\+L\+Y\+C\+TL}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{E\+M\+C\+D\+L\+Y\+C\+TL}{EMCDLYCTL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+E\+M\+C\+D\+L\+Y\+C\+TL}\hypertarget{structLPC__SYSCTL__T_a3976afa12c3ebc2e7acfe59aef82acc4}{}\label{structLPC__SYSCTL__T_a3976afa12c3ebc2e7acfe59aef82acc4}
Offset\+: 0x1\+DC (R/W) S\+D\+R\+AM programmable delays 

Definition at line 124 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!E\+X\+T\+I\+NT@{E\+X\+T\+I\+NT}}
\index{E\+X\+T\+I\+NT@{E\+X\+T\+I\+NT}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+NT}{EXTINT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+E\+X\+T\+I\+NT}\hypertarget{structLPC__SYSCTL__T_ac394af46f7dc8a036a574980c62ff769}{}\label{structLPC__SYSCTL__T_ac394af46f7dc8a036a574980c62ff769}
Offset\+: 0x140 (R/W) External Interrupt Flag Register 

Definition at line 90 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!E\+X\+T\+M\+O\+DE@{E\+X\+T\+M\+O\+DE}}
\index{E\+X\+T\+M\+O\+DE@{E\+X\+T\+M\+O\+DE}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{E\+X\+T\+M\+O\+DE}{EXTMODE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+E\+X\+T\+M\+O\+DE}\hypertarget{structLPC__SYSCTL__T_a22607cf2c4669efe70eae5746f74a33c}{}\label{structLPC__SYSCTL__T_a22607cf2c4669efe70eae5746f74a33c}
Offset\+: 0x148 (R/W) External Interrupt Mode Register 

Definition at line 92 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!E\+X\+T\+P\+O\+L\+AR@{E\+X\+T\+P\+O\+L\+AR}}
\index{E\+X\+T\+P\+O\+L\+AR@{E\+X\+T\+P\+O\+L\+AR}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{E\+X\+T\+P\+O\+L\+AR}{EXTPOLAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+E\+X\+T\+P\+O\+L\+AR}\hypertarget{structLPC__SYSCTL__T_a7d0423c5e3f7482182c229bbc4b2b83b}{}\label{structLPC__SYSCTL__T_a7d0423c5e3f7482182c229bbc4b2b83b}
Offset\+: 0x14C (R/W) External Interrupt Polarity Register 

Definition at line 93 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!F\+L\+A\+S\+H\+C\+FG@{F\+L\+A\+S\+H\+C\+FG}}
\index{F\+L\+A\+S\+H\+C\+FG@{F\+L\+A\+S\+H\+C\+FG}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+C\+FG}{FLASHCFG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+F\+L\+A\+S\+H\+C\+FG}\hypertarget{structLPC__SYSCTL__T_a8dcbc2e1c89d7bd42dbd19f66e2ddd8e}{}\label{structLPC__SYSCTL__T_a8dcbc2e1c89d7bd42dbd19f66e2ddd8e}
Offset\+: 0x000 (R/W) Flash Accelerator Configuration Register 

Definition at line 67 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!L\+C\+D\+\_\+\+C\+FG@{L\+C\+D\+\_\+\+C\+FG}}
\index{L\+C\+D\+\_\+\+C\+FG@{L\+C\+D\+\_\+\+C\+FG}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{L\+C\+D\+\_\+\+C\+FG}{LCD_CFG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+L\+C\+D\+\_\+\+C\+FG}\hypertarget{structLPC__SYSCTL__T_aef5d629c590fd35e8da2e061ddcdf17e}{}\label{structLPC__SYSCTL__T_aef5d629c590fd35e8da2e061ddcdf17e}
Offset\+: 0x1\+B8 (R/W) L\+CD Configuration and clocking control Register 

Definition at line 113 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!M\+E\+M\+M\+AP@{M\+E\+M\+M\+AP}}
\index{M\+E\+M\+M\+AP@{M\+E\+M\+M\+AP}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{M\+E\+M\+M\+AP}{MEMMAP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+M\+E\+M\+M\+AP}\hypertarget{structLPC__SYSCTL__T_a5a5d2dc160a256a110878af0c2757a64}{}\label{structLPC__SYSCTL__T_a5a5d2dc160a256a110878af0c2757a64}
Offset\+: 0x000 (R/W) Flash Accelerator Configuration Register 

Definition at line 69 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!P\+B\+O\+O\+ST@{P\+B\+O\+O\+ST}}
\index{P\+B\+O\+O\+ST@{P\+B\+O\+O\+ST}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{P\+B\+O\+O\+ST}{PBOOST}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+P\+B\+O\+O\+ST}\hypertarget{structLPC__SYSCTL__T_acc912b84bbe8dc170fdf50300d341acb}{}\label{structLPC__SYSCTL__T_acc912b84bbe8dc170fdf50300d341acb}
Offset\+: 0x1\+B0 (R/W) Power Boost control register 

Definition at line 111 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!P\+C\+L\+K\+S\+EL@{P\+C\+L\+K\+S\+EL}}
\index{P\+C\+L\+K\+S\+EL@{P\+C\+L\+K\+S\+EL}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{P\+C\+L\+K\+S\+EL}{PCLKSEL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+P\+C\+L\+K\+S\+EL}\hypertarget{structLPC__SYSCTL__T_a55111e26d098f9e4ee0dbfd5b243a014}{}\label{structLPC__SYSCTL__T_a55111e26d098f9e4ee0dbfd5b243a014}
Offset\+: 0x1\+A8 (R/W) Peripheral Clock Selection Register 

Definition at line 109 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!P\+C\+ON@{P\+C\+ON}}
\index{P\+C\+ON@{P\+C\+ON}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{P\+C\+ON}{PCON}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+P\+C\+ON}\hypertarget{structLPC__SYSCTL__T_a92e2ea242fb2d75af44c1979a8cf9ce4}{}\label{structLPC__SYSCTL__T_a92e2ea242fb2d75af44c1979a8cf9ce4}
Offset\+: 0x0\+C0 (R/W) Power Control Register 

Definition at line 72 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!P\+C\+O\+NP@{P\+C\+O\+NP}}
\index{P\+C\+O\+NP@{P\+C\+O\+NP}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{P\+C\+O\+NP}{PCONP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+P\+C\+O\+NP}\hypertarget{structLPC__SYSCTL__T_a27650e24e19bd3b8db140db39d9ab1c4}{}\label{structLPC__SYSCTL__T_a27650e24e19bd3b8db140db39d9ab1c4}
Offset\+: 0x0\+C4 (R/W) Power Control for Peripherals Register 

Definition at line 73 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!P\+C\+O\+N\+P1@{P\+C\+O\+N\+P1}}
\index{P\+C\+O\+N\+P1@{P\+C\+O\+N\+P1}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{P\+C\+O\+N\+P1}{PCONP1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+P\+C\+O\+N\+P1}\hypertarget{structLPC__SYSCTL__T_a7e1241849ab9c934991342896ba7c296}{}\label{structLPC__SYSCTL__T_a7e1241849ab9c934991342896ba7c296}
Offset\+: 0x0\+C8 (R/W) Power Control 1 for Peripherals Register 

Definition at line 80 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!P\+LL@{P\+LL}}
\index{P\+LL@{P\+LL}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{P\+LL}{PLL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T} L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+P\+LL\mbox{[}{\bf S\+Y\+S\+C\+T\+L\+\_\+\+U\+S\+B\+\_\+\+P\+LL}+1\mbox{]}}\hypertarget{structLPC__SYSCTL__T_aabc2ad04761cf7c1cbfa8a43ddc91c84}{}\label{structLPC__SYSCTL__T_aabc2ad04761cf7c1cbfa8a43ddc91c84}
Offset\+: 0x080\+: P\+L\+L0 and P\+L\+L1 

Definition at line 71 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}15\mbox{]}}\hypertarget{structLPC__SYSCTL__T_aba8b07e1d5fe15516928f19d739f700e}{}\label{structLPC__SYSCTL__T_aba8b07e1d5fe15516928f19d739f700e}


Definition at line 68 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}15\mbox{]}}\hypertarget{structLPC__SYSCTL__T_a794708954b13d73772d88570372b7e31}{}\label{structLPC__SYSCTL__T_a794708954b13d73772d88570372b7e31}


Definition at line 70 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D10@{R\+E\+S\+E\+R\+V\+E\+D10}}
\index{R\+E\+S\+E\+R\+V\+E\+D10@{R\+E\+S\+E\+R\+V\+E\+D10}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D10}{RESERVED10}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D10}\hypertarget{structLPC__SYSCTL__T_a98f4753990deb2f55da89740b07b0c71}{}\label{structLPC__SYSCTL__T_a98f4753990deb2f55da89740b07b0c71}


Definition at line 114 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D11@{R\+E\+S\+E\+R\+V\+E\+D11}}
\index{R\+E\+S\+E\+R\+V\+E\+D11@{R\+E\+S\+E\+R\+V\+E\+D11}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D11}{RESERVED11}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D11\mbox{[}2\mbox{]}}\hypertarget{structLPC__SYSCTL__T_a48f144f097b79ab5a32878b62eb34c1b}{}\label{structLPC__SYSCTL__T_a48f144f097b79ab5a32878b62eb34c1b}


Definition at line 123 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D2\mbox{[}13\mbox{]}}\hypertarget{structLPC__SYSCTL__T_a2832f1458683513b2c4c017670c2193c}{}\label{structLPC__SYSCTL__T_a2832f1458683513b2c4c017670c2193c}


Definition at line 81 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D3\mbox{[}10\mbox{]}}\hypertarget{structLPC__SYSCTL__T_a5daf9fed4694c5fdd04d46858de11e8e}{}\label{structLPC__SYSCTL__T_a5daf9fed4694c5fdd04d46858de11e8e}


Definition at line 89 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D4}\hypertarget{structLPC__SYSCTL__T_a53453664006957e4e8c6d479adcadcef}{}\label{structLPC__SYSCTL__T_a53453664006957e4e8c6d479adcadcef}


Definition at line 91 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D5\mbox{[}12\mbox{]}}\hypertarget{structLPC__SYSCTL__T_abca81e13877281a3a264db320587dd01}{}\label{structLPC__SYSCTL__T_abca81e13877281a3a264db320587dd01}


Definition at line 94 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}}
\index{R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D7}{RESERVED7}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D7}\hypertarget{structLPC__SYSCTL__T_a0cd1931e0f0768d7d450f68b734a7b16}{}\label{structLPC__SYSCTL__T_a0cd1931e0f0768d7d450f68b734a7b16}


Definition at line 104 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D9@{R\+E\+S\+E\+R\+V\+E\+D9}}
\index{R\+E\+S\+E\+R\+V\+E\+D9@{R\+E\+S\+E\+R\+V\+E\+D9}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D9}{RESERVED9}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D9}\hypertarget{structLPC__SYSCTL__T_a12fa7b1279b627ede2d98fc594ef12e8}{}\label{structLPC__SYSCTL__T_a12fa7b1279b627ede2d98fc594ef12e8}


Definition at line 110 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!R\+S\+ID@{R\+S\+ID}}
\index{R\+S\+ID@{R\+S\+ID}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+S\+ID}{RSID}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+R\+S\+ID}\hypertarget{structLPC__SYSCTL__T_a50cd4f8d03ea4b39516add82ac2dfd1a}{}\label{structLPC__SYSCTL__T_a50cd4f8d03ea4b39516add82ac2dfd1a}
Offset\+: 0x180 (R/W) Reset Source Identification Register 

Definition at line 95 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!R\+S\+T\+C\+ON@{R\+S\+T\+C\+ON}}
\index{R\+S\+T\+C\+ON@{R\+S\+T\+C\+ON}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+S\+T\+C\+ON}{RSTCON}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+R\+S\+T\+C\+ON\mbox{[}2\mbox{]}}\hypertarget{structLPC__SYSCTL__T_ae7fbeba7b7acf3f7759d1de9eaf39ea1}{}\label{structLPC__SYSCTL__T_ae7fbeba7b7acf3f7759d1de9eaf39ea1}
Offset\+: 0x1\+CC (R/W) R\+E\+S\+ET Control0/1 Registers 

Definition at line 122 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!S\+CS@{S\+CS}}
\index{S\+CS@{S\+CS}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+CS}{SCS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+S\+CS}\hypertarget{structLPC__SYSCTL__T_a90bf168dbcc04b27d230b74b5e4d17a6}{}\label{structLPC__SYSCTL__T_a90bf168dbcc04b27d230b74b5e4d17a6}
Offset\+: 0x1\+A0 (R/W) System Controls and Status Register 

Definition at line 103 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!S\+P\+I\+F\+I\+C\+L\+K\+S\+EL@{S\+P\+I\+F\+I\+C\+L\+K\+S\+EL}}
\index{S\+P\+I\+F\+I\+C\+L\+K\+S\+EL@{S\+P\+I\+F\+I\+C\+L\+K\+S\+EL}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+P\+I\+F\+I\+C\+L\+K\+S\+EL}{SPIFICLKSEL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+S\+P\+I\+F\+I\+C\+L\+K\+S\+EL}\hypertarget{structLPC__SYSCTL__T_a8b3afcd7f261d6efbaa9756a14b2172f}{}\label{structLPC__SYSCTL__T_a8b3afcd7f261d6efbaa9756a14b2172f}


Definition at line 112 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!U\+S\+B\+C\+L\+K\+S\+EL@{U\+S\+B\+C\+L\+K\+S\+EL}}
\index{U\+S\+B\+C\+L\+K\+S\+EL@{U\+S\+B\+C\+L\+K\+S\+EL}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{U\+S\+B\+C\+L\+K\+S\+EL}{USBCLKSEL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+U\+S\+B\+C\+L\+K\+S\+EL}\hypertarget{structLPC__SYSCTL__T_a6d004c6e6657a7fe78e75bd3e3ea00c4}{}\label{structLPC__SYSCTL__T_a6d004c6e6657a7fe78e75bd3e3ea00c4}
Offset\+: 0x108 (R/W) U\+SB Clock Selection Register 

Definition at line 85 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}!U\+S\+B\+Int\+St@{U\+S\+B\+Int\+St}}
\index{U\+S\+B\+Int\+St@{U\+S\+B\+Int\+St}!L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T@{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T}}
\subsubsection[{\texorpdfstring{U\+S\+B\+Int\+St}{USBIntSt}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+T\+::\+U\+S\+B\+Int\+St}\hypertarget{structLPC__SYSCTL__T_a0505fe464c77b1421ebbd8f9d1cd9f2a}{}\label{structLPC__SYSCTL__T_a0505fe464c77b1421ebbd8f9d1cd9f2a}
Offset\+: 0x1\+C0 (R/W) U\+SB Interrupt Status Register 

Definition at line 116 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{sysctl__17xx__40xx_8h}{sysctl\+\_\+17xx\+\_\+40xx.\+h}\end{DoxyCompactItemize}
