
rak_lora.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061a0  08000138  08000138  00001138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000384  080062d8  080062d8  000072d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800665c  0800665c  00008018  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800665c  0800665c  0000765c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006664  08006664  00008018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006664  08006664  00007664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006668  08006668  00007668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  0800666c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000068c  20000018  08006684  00008018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006a4  08006684  000086a4  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00008018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029b83  00000000  00000000  00008042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007455  00000000  00000000  00031bc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000ca82  00000000  00000000  0003901a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001888  00000000  00000000  00045aa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000019b0  00000000  00000000  00047328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020418  00000000  00000000  00048cd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000278d4  00000000  00000000  000690f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b1627  00000000  00000000  000909c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00141feb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003cdc  00000000  00000000  00142030  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000054  00000000  00000000  00145d0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	@ (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	@ (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	20000018 	.word	0x20000018
 8000154:	00000000 	.word	0x00000000
 8000158:	080062c0 	.word	0x080062c0

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	@ (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	@ (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	@ (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	2000001c 	.word	0x2000001c
 8000174:	080062c0 	.word	0x080062c0

08000178 <strlen>:
 8000178:	4603      	mov	r3, r0
 800017a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800017e:	2a00      	cmp	r2, #0
 8000180:	d1fb      	bne.n	800017a <strlen+0x2>
 8000182:	1a18      	subs	r0, r3, r0
 8000184:	3801      	subs	r0, #1
 8000186:	4770      	bx	lr

08000188 <__aeabi_uldivmod>:
 8000188:	b953      	cbnz	r3, 80001a0 <__aeabi_uldivmod+0x18>
 800018a:	b94a      	cbnz	r2, 80001a0 <__aeabi_uldivmod+0x18>
 800018c:	2900      	cmp	r1, #0
 800018e:	bf08      	it	eq
 8000190:	2800      	cmpeq	r0, #0
 8000192:	bf1c      	itt	ne
 8000194:	f04f 31ff 	movne.w	r1, #4294967295
 8000198:	f04f 30ff 	movne.w	r0, #4294967295
 800019c:	f000 b988 	b.w	80004b0 <__aeabi_idiv0>
 80001a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001a8:	f000 f806 	bl	80001b8 <__udivmoddi4>
 80001ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001b4:	b004      	add	sp, #16
 80001b6:	4770      	bx	lr

080001b8 <__udivmoddi4>:
 80001b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001bc:	9d08      	ldr	r5, [sp, #32]
 80001be:	468e      	mov	lr, r1
 80001c0:	4604      	mov	r4, r0
 80001c2:	4688      	mov	r8, r1
 80001c4:	2b00      	cmp	r3, #0
 80001c6:	d14a      	bne.n	800025e <__udivmoddi4+0xa6>
 80001c8:	428a      	cmp	r2, r1
 80001ca:	4617      	mov	r7, r2
 80001cc:	d962      	bls.n	8000294 <__udivmoddi4+0xdc>
 80001ce:	fab2 f682 	clz	r6, r2
 80001d2:	b14e      	cbz	r6, 80001e8 <__udivmoddi4+0x30>
 80001d4:	f1c6 0320 	rsb	r3, r6, #32
 80001d8:	fa01 f806 	lsl.w	r8, r1, r6
 80001dc:	fa20 f303 	lsr.w	r3, r0, r3
 80001e0:	40b7      	lsls	r7, r6
 80001e2:	ea43 0808 	orr.w	r8, r3, r8
 80001e6:	40b4      	lsls	r4, r6
 80001e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001ec:	fa1f fc87 	uxth.w	ip, r7
 80001f0:	fbb8 f1fe 	udiv	r1, r8, lr
 80001f4:	0c23      	lsrs	r3, r4, #16
 80001f6:	fb0e 8811 	mls	r8, lr, r1, r8
 80001fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001fe:	fb01 f20c 	mul.w	r2, r1, ip
 8000202:	429a      	cmp	r2, r3
 8000204:	d909      	bls.n	800021a <__udivmoddi4+0x62>
 8000206:	18fb      	adds	r3, r7, r3
 8000208:	f101 30ff 	add.w	r0, r1, #4294967295
 800020c:	f080 80ea 	bcs.w	80003e4 <__udivmoddi4+0x22c>
 8000210:	429a      	cmp	r2, r3
 8000212:	f240 80e7 	bls.w	80003e4 <__udivmoddi4+0x22c>
 8000216:	3902      	subs	r1, #2
 8000218:	443b      	add	r3, r7
 800021a:	1a9a      	subs	r2, r3, r2
 800021c:	b2a3      	uxth	r3, r4
 800021e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000222:	fb0e 2210 	mls	r2, lr, r0, r2
 8000226:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800022a:	fb00 fc0c 	mul.w	ip, r0, ip
 800022e:	459c      	cmp	ip, r3
 8000230:	d909      	bls.n	8000246 <__udivmoddi4+0x8e>
 8000232:	18fb      	adds	r3, r7, r3
 8000234:	f100 32ff 	add.w	r2, r0, #4294967295
 8000238:	f080 80d6 	bcs.w	80003e8 <__udivmoddi4+0x230>
 800023c:	459c      	cmp	ip, r3
 800023e:	f240 80d3 	bls.w	80003e8 <__udivmoddi4+0x230>
 8000242:	443b      	add	r3, r7
 8000244:	3802      	subs	r0, #2
 8000246:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800024a:	eba3 030c 	sub.w	r3, r3, ip
 800024e:	2100      	movs	r1, #0
 8000250:	b11d      	cbz	r5, 800025a <__udivmoddi4+0xa2>
 8000252:	40f3      	lsrs	r3, r6
 8000254:	2200      	movs	r2, #0
 8000256:	e9c5 3200 	strd	r3, r2, [r5]
 800025a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800025e:	428b      	cmp	r3, r1
 8000260:	d905      	bls.n	800026e <__udivmoddi4+0xb6>
 8000262:	b10d      	cbz	r5, 8000268 <__udivmoddi4+0xb0>
 8000264:	e9c5 0100 	strd	r0, r1, [r5]
 8000268:	2100      	movs	r1, #0
 800026a:	4608      	mov	r0, r1
 800026c:	e7f5      	b.n	800025a <__udivmoddi4+0xa2>
 800026e:	fab3 f183 	clz	r1, r3
 8000272:	2900      	cmp	r1, #0
 8000274:	d146      	bne.n	8000304 <__udivmoddi4+0x14c>
 8000276:	4573      	cmp	r3, lr
 8000278:	d302      	bcc.n	8000280 <__udivmoddi4+0xc8>
 800027a:	4282      	cmp	r2, r0
 800027c:	f200 8105 	bhi.w	800048a <__udivmoddi4+0x2d2>
 8000280:	1a84      	subs	r4, r0, r2
 8000282:	eb6e 0203 	sbc.w	r2, lr, r3
 8000286:	2001      	movs	r0, #1
 8000288:	4690      	mov	r8, r2
 800028a:	2d00      	cmp	r5, #0
 800028c:	d0e5      	beq.n	800025a <__udivmoddi4+0xa2>
 800028e:	e9c5 4800 	strd	r4, r8, [r5]
 8000292:	e7e2      	b.n	800025a <__udivmoddi4+0xa2>
 8000294:	2a00      	cmp	r2, #0
 8000296:	f000 8090 	beq.w	80003ba <__udivmoddi4+0x202>
 800029a:	fab2 f682 	clz	r6, r2
 800029e:	2e00      	cmp	r6, #0
 80002a0:	f040 80a4 	bne.w	80003ec <__udivmoddi4+0x234>
 80002a4:	1a8a      	subs	r2, r1, r2
 80002a6:	0c03      	lsrs	r3, r0, #16
 80002a8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ac:	b280      	uxth	r0, r0
 80002ae:	b2bc      	uxth	r4, r7
 80002b0:	2101      	movs	r1, #1
 80002b2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002b6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002be:	fb04 f20c 	mul.w	r2, r4, ip
 80002c2:	429a      	cmp	r2, r3
 80002c4:	d907      	bls.n	80002d6 <__udivmoddi4+0x11e>
 80002c6:	18fb      	adds	r3, r7, r3
 80002c8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80002cc:	d202      	bcs.n	80002d4 <__udivmoddi4+0x11c>
 80002ce:	429a      	cmp	r2, r3
 80002d0:	f200 80e0 	bhi.w	8000494 <__udivmoddi4+0x2dc>
 80002d4:	46c4      	mov	ip, r8
 80002d6:	1a9b      	subs	r3, r3, r2
 80002d8:	fbb3 f2fe 	udiv	r2, r3, lr
 80002dc:	fb0e 3312 	mls	r3, lr, r2, r3
 80002e0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002e4:	fb02 f404 	mul.w	r4, r2, r4
 80002e8:	429c      	cmp	r4, r3
 80002ea:	d907      	bls.n	80002fc <__udivmoddi4+0x144>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f102 30ff 	add.w	r0, r2, #4294967295
 80002f2:	d202      	bcs.n	80002fa <__udivmoddi4+0x142>
 80002f4:	429c      	cmp	r4, r3
 80002f6:	f200 80ca 	bhi.w	800048e <__udivmoddi4+0x2d6>
 80002fa:	4602      	mov	r2, r0
 80002fc:	1b1b      	subs	r3, r3, r4
 80002fe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000302:	e7a5      	b.n	8000250 <__udivmoddi4+0x98>
 8000304:	f1c1 0620 	rsb	r6, r1, #32
 8000308:	408b      	lsls	r3, r1
 800030a:	fa22 f706 	lsr.w	r7, r2, r6
 800030e:	431f      	orrs	r7, r3
 8000310:	fa0e f401 	lsl.w	r4, lr, r1
 8000314:	fa20 f306 	lsr.w	r3, r0, r6
 8000318:	fa2e fe06 	lsr.w	lr, lr, r6
 800031c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000320:	4323      	orrs	r3, r4
 8000322:	fa00 f801 	lsl.w	r8, r0, r1
 8000326:	fa1f fc87 	uxth.w	ip, r7
 800032a:	fbbe f0f9 	udiv	r0, lr, r9
 800032e:	0c1c      	lsrs	r4, r3, #16
 8000330:	fb09 ee10 	mls	lr, r9, r0, lr
 8000334:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000338:	fb00 fe0c 	mul.w	lr, r0, ip
 800033c:	45a6      	cmp	lr, r4
 800033e:	fa02 f201 	lsl.w	r2, r2, r1
 8000342:	d909      	bls.n	8000358 <__udivmoddi4+0x1a0>
 8000344:	193c      	adds	r4, r7, r4
 8000346:	f100 3aff 	add.w	sl, r0, #4294967295
 800034a:	f080 809c 	bcs.w	8000486 <__udivmoddi4+0x2ce>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f240 8099 	bls.w	8000486 <__udivmoddi4+0x2ce>
 8000354:	3802      	subs	r0, #2
 8000356:	443c      	add	r4, r7
 8000358:	eba4 040e 	sub.w	r4, r4, lr
 800035c:	fa1f fe83 	uxth.w	lr, r3
 8000360:	fbb4 f3f9 	udiv	r3, r4, r9
 8000364:	fb09 4413 	mls	r4, r9, r3, r4
 8000368:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800036c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000370:	45a4      	cmp	ip, r4
 8000372:	d908      	bls.n	8000386 <__udivmoddi4+0x1ce>
 8000374:	193c      	adds	r4, r7, r4
 8000376:	f103 3eff 	add.w	lr, r3, #4294967295
 800037a:	f080 8082 	bcs.w	8000482 <__udivmoddi4+0x2ca>
 800037e:	45a4      	cmp	ip, r4
 8000380:	d97f      	bls.n	8000482 <__udivmoddi4+0x2ca>
 8000382:	3b02      	subs	r3, #2
 8000384:	443c      	add	r4, r7
 8000386:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800038a:	eba4 040c 	sub.w	r4, r4, ip
 800038e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000392:	4564      	cmp	r4, ip
 8000394:	4673      	mov	r3, lr
 8000396:	46e1      	mov	r9, ip
 8000398:	d362      	bcc.n	8000460 <__udivmoddi4+0x2a8>
 800039a:	d05f      	beq.n	800045c <__udivmoddi4+0x2a4>
 800039c:	b15d      	cbz	r5, 80003b6 <__udivmoddi4+0x1fe>
 800039e:	ebb8 0203 	subs.w	r2, r8, r3
 80003a2:	eb64 0409 	sbc.w	r4, r4, r9
 80003a6:	fa04 f606 	lsl.w	r6, r4, r6
 80003aa:	fa22 f301 	lsr.w	r3, r2, r1
 80003ae:	431e      	orrs	r6, r3
 80003b0:	40cc      	lsrs	r4, r1
 80003b2:	e9c5 6400 	strd	r6, r4, [r5]
 80003b6:	2100      	movs	r1, #0
 80003b8:	e74f      	b.n	800025a <__udivmoddi4+0xa2>
 80003ba:	fbb1 fcf2 	udiv	ip, r1, r2
 80003be:	0c01      	lsrs	r1, r0, #16
 80003c0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80003ca:	463b      	mov	r3, r7
 80003cc:	4638      	mov	r0, r7
 80003ce:	463c      	mov	r4, r7
 80003d0:	46b8      	mov	r8, r7
 80003d2:	46be      	mov	lr, r7
 80003d4:	2620      	movs	r6, #32
 80003d6:	fbb1 f1f7 	udiv	r1, r1, r7
 80003da:	eba2 0208 	sub.w	r2, r2, r8
 80003de:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003e2:	e766      	b.n	80002b2 <__udivmoddi4+0xfa>
 80003e4:	4601      	mov	r1, r0
 80003e6:	e718      	b.n	800021a <__udivmoddi4+0x62>
 80003e8:	4610      	mov	r0, r2
 80003ea:	e72c      	b.n	8000246 <__udivmoddi4+0x8e>
 80003ec:	f1c6 0220 	rsb	r2, r6, #32
 80003f0:	fa2e f302 	lsr.w	r3, lr, r2
 80003f4:	40b7      	lsls	r7, r6
 80003f6:	40b1      	lsls	r1, r6
 80003f8:	fa20 f202 	lsr.w	r2, r0, r2
 80003fc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000400:	430a      	orrs	r2, r1
 8000402:	fbb3 f8fe 	udiv	r8, r3, lr
 8000406:	b2bc      	uxth	r4, r7
 8000408:	fb0e 3318 	mls	r3, lr, r8, r3
 800040c:	0c11      	lsrs	r1, r2, #16
 800040e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000412:	fb08 f904 	mul.w	r9, r8, r4
 8000416:	40b0      	lsls	r0, r6
 8000418:	4589      	cmp	r9, r1
 800041a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800041e:	b280      	uxth	r0, r0
 8000420:	d93e      	bls.n	80004a0 <__udivmoddi4+0x2e8>
 8000422:	1879      	adds	r1, r7, r1
 8000424:	f108 3cff 	add.w	ip, r8, #4294967295
 8000428:	d201      	bcs.n	800042e <__udivmoddi4+0x276>
 800042a:	4589      	cmp	r9, r1
 800042c:	d81f      	bhi.n	800046e <__udivmoddi4+0x2b6>
 800042e:	eba1 0109 	sub.w	r1, r1, r9
 8000432:	fbb1 f9fe 	udiv	r9, r1, lr
 8000436:	fb09 f804 	mul.w	r8, r9, r4
 800043a:	fb0e 1119 	mls	r1, lr, r9, r1
 800043e:	b292      	uxth	r2, r2
 8000440:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000444:	4542      	cmp	r2, r8
 8000446:	d229      	bcs.n	800049c <__udivmoddi4+0x2e4>
 8000448:	18ba      	adds	r2, r7, r2
 800044a:	f109 31ff 	add.w	r1, r9, #4294967295
 800044e:	d2c4      	bcs.n	80003da <__udivmoddi4+0x222>
 8000450:	4542      	cmp	r2, r8
 8000452:	d2c2      	bcs.n	80003da <__udivmoddi4+0x222>
 8000454:	f1a9 0102 	sub.w	r1, r9, #2
 8000458:	443a      	add	r2, r7
 800045a:	e7be      	b.n	80003da <__udivmoddi4+0x222>
 800045c:	45f0      	cmp	r8, lr
 800045e:	d29d      	bcs.n	800039c <__udivmoddi4+0x1e4>
 8000460:	ebbe 0302 	subs.w	r3, lr, r2
 8000464:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000468:	3801      	subs	r0, #1
 800046a:	46e1      	mov	r9, ip
 800046c:	e796      	b.n	800039c <__udivmoddi4+0x1e4>
 800046e:	eba7 0909 	sub.w	r9, r7, r9
 8000472:	4449      	add	r1, r9
 8000474:	f1a8 0c02 	sub.w	ip, r8, #2
 8000478:	fbb1 f9fe 	udiv	r9, r1, lr
 800047c:	fb09 f804 	mul.w	r8, r9, r4
 8000480:	e7db      	b.n	800043a <__udivmoddi4+0x282>
 8000482:	4673      	mov	r3, lr
 8000484:	e77f      	b.n	8000386 <__udivmoddi4+0x1ce>
 8000486:	4650      	mov	r0, sl
 8000488:	e766      	b.n	8000358 <__udivmoddi4+0x1a0>
 800048a:	4608      	mov	r0, r1
 800048c:	e6fd      	b.n	800028a <__udivmoddi4+0xd2>
 800048e:	443b      	add	r3, r7
 8000490:	3a02      	subs	r2, #2
 8000492:	e733      	b.n	80002fc <__udivmoddi4+0x144>
 8000494:	f1ac 0c02 	sub.w	ip, ip, #2
 8000498:	443b      	add	r3, r7
 800049a:	e71c      	b.n	80002d6 <__udivmoddi4+0x11e>
 800049c:	4649      	mov	r1, r9
 800049e:	e79c      	b.n	80003da <__udivmoddi4+0x222>
 80004a0:	eba1 0109 	sub.w	r1, r1, r9
 80004a4:	46c4      	mov	ip, r8
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	e7c4      	b.n	800043a <__udivmoddi4+0x282>

080004b0 <__aeabi_idiv0>:
 80004b0:	4770      	bx	lr
 80004b2:	bf00      	nop

080004b4 <MX_DMA_Init>:
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80004b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80004b8:	b507      	push	{r0, r1, r2, lr}
 80004ba:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80004bc:	f042 0204 	orr.w	r2, r2, #4
 80004c0:	649a      	str	r2, [r3, #72]	@ 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80004c2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80004c4:	f002 0204 	and.w	r2, r2, #4
 80004c8:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 80004ca:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80004cc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80004ce:	f042 0201 	orr.w	r2, r2, #1
 80004d2:	649a      	str	r2, [r3, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80004d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
  __HAL_RCC_DMA1_CLK_ENABLE();

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80004d6:	2200      	movs	r2, #0
 80004d8:	f003 0301 	and.w	r3, r3, #1
 80004dc:	9300      	str	r3, [sp, #0]
 80004de:	4611      	mov	r1, r2
 80004e0:	200f      	movs	r0, #15
  (void)tmpreg;
 80004e2:	9b00      	ldr	r3, [sp, #0]
 80004e4:	f000 fd94 	bl	8001010 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80004e8:	200f      	movs	r0, #15

}
 80004ea:	b003      	add	sp, #12
 80004ec:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80004f0:	f000 bdc0 	b.w	8001074 <HAL_NVIC_EnableIRQ>

080004f4 <LL_AHB2_GRP1_EnableClock>:
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80004f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
{
 80004f8:	b082      	sub	sp, #8
  SET_BIT(RCC->AHB2ENR, Periphs);
 80004fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80004fc:	4302      	orrs	r2, r0
 80004fe:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000502:	4003      	ands	r3, r0
 8000504:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000506:	9b01      	ldr	r3, [sp, #4]
}
 8000508:	b002      	add	sp, #8
 800050a:	4770      	bx	lr

0800050c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800050c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800050e:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000510:	2214      	movs	r2, #20
 8000512:	2100      	movs	r1, #0
 8000514:	a801      	add	r0, sp, #4
 8000516:	f005 fea7 	bl	8006268 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800051a:	2001      	movs	r0, #1
 800051c:	f7ff ffea 	bl	80004f4 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PROB1_GPIO_Port, PROB1_Pin, GPIO_PIN_RESET);
 8000520:	4f16      	ldr	r7, [pc, #88]	@ (800057c <MX_GPIO_Init+0x70>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PROB2_GPIO_Port, PROB2_Pin, GPIO_PIN_RESET);
 8000522:	4d17      	ldr	r5, [pc, #92]	@ (8000580 <MX_GPIO_Init+0x74>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000524:	2002      	movs	r0, #2
 8000526:	f7ff ffe5 	bl	80004f4 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800052a:	2004      	movs	r0, #4
 800052c:	f7ff ffe2 	bl	80004f4 <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_WritePin(PROB1_GPIO_Port, PROB1_Pin, GPIO_PIN_RESET);
 8000530:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000534:	4638      	mov	r0, r7
 8000536:	2200      	movs	r2, #0
 8000538:	f001 f87c 	bl	8001634 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROB2_GPIO_Port, PROB2_Pin, GPIO_PIN_RESET);
 800053c:	2200      	movs	r2, #0
 800053e:	4628      	mov	r0, r5
 8000540:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000544:	f001 f876 	bl	8001634 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PROB1_Pin */
  GPIO_InitStruct.Pin = PROB1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000548:	2601      	movs	r6, #1
 800054a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800054e:	e9cd 3601 	strd	r3, r6, [sp, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000552:	2400      	movs	r4, #0
 8000554:	2303      	movs	r3, #3
  HAL_GPIO_Init(PROB1_GPIO_Port, &GPIO_InitStruct);
 8000556:	a901      	add	r1, sp, #4
 8000558:	4638      	mov	r0, r7
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800055a:	e9cd 4303 	strd	r4, r3, [sp, #12]
  HAL_GPIO_Init(PROB1_GPIO_Port, &GPIO_InitStruct);
 800055e:	f000 ff49 	bl	80013f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PROB2_Pin */
  GPIO_InitStruct.Pin = PROB2_Pin;
 8000562:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(PROB2_GPIO_Port, &GPIO_InitStruct);
 8000566:	a901      	add	r1, sp, #4
 8000568:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800056a:	e9cd 3601 	strd	r3, r6, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800056e:	e9cd 4403 	strd	r4, r4, [sp, #12]
  HAL_GPIO_Init(PROB2_GPIO_Port, &GPIO_InitStruct);
 8000572:	f000 ff3f 	bl	80013f4 <HAL_GPIO_Init>

}
 8000576:	b007      	add	sp, #28
 8000578:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800057a:	bf00      	nop
 800057c:	48000400 	.word	0x48000400
 8000580:	48000800 	.word	0x48000800

08000584 <OnTxDone>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void OnTxDone(void) {
  //  HAL_UART_Transmit(&huart2, (uint8_t *)txm, sizeof(txm), HAL_MAX_DELAY);
	txDone=1;
 8000584:	4b03      	ldr	r3, [pc, #12]	@ (8000594 <OnTxDone+0x10>)
	Radio.Send(BufferTx,64);
 8000586:	4804      	ldr	r0, [pc, #16]	@ (8000598 <OnTxDone+0x14>)
	txDone=1;
 8000588:	2201      	movs	r2, #1
 800058a:	701a      	strb	r2, [r3, #0]
	Radio.Send(BufferTx,64);
 800058c:	4b03      	ldr	r3, [pc, #12]	@ (800059c <OnTxDone+0x18>)
 800058e:	2140      	movs	r1, #64	@ 0x40
 8000590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000592:	4718      	bx	r3
 8000594:	20000051 	.word	0x20000051
 8000598:	20000000 	.word	0x20000000
 800059c:	08006510 	.word	0x08006510

080005a0 <OnRxDone>:
void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr) {
//    payload[size] = '\0';  // Null-terminate received data
  //  HAL_UART_Transmit(&huart2, (uint8_t *)rxm, sizeof(rxm), HAL_MAX_DELAY);
   // Radio.Rx(3000);  // Restart listening

    rxDone=1;
 80005a0:	4b01      	ldr	r3, [pc, #4]	@ (80005a8 <OnRxDone+0x8>)
 80005a2:	2201      	movs	r2, #1
 80005a4:	701a      	strb	r2, [r3, #0]
}
 80005a6:	4770      	bx	lr
 80005a8:	20000054 	.word	0x20000054

080005ac <OnTxTimeout>:

void OnTxTimeout(void) {
   // HAL_UART_Transmit(&huart2, (uint8_t *)txtmo, sizeof(txtmo), HAL_MAX_DELAY);
	txTimout=1;
 80005ac:	4b03      	ldr	r3, [pc, #12]	@ (80005bc <OnTxTimeout+0x10>)
	Radio.Send(BufferTx,sizeof(BufferTx));
 80005ae:	4804      	ldr	r0, [pc, #16]	@ (80005c0 <OnTxTimeout+0x14>)
	txTimout=1;
 80005b0:	2201      	movs	r2, #1
 80005b2:	701a      	strb	r2, [r3, #0]
	Radio.Send(BufferTx,sizeof(BufferTx));
 80005b4:	4b03      	ldr	r3, [pc, #12]	@ (80005c4 <OnTxTimeout+0x18>)
 80005b6:	2102      	movs	r1, #2
 80005b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80005ba:	4718      	bx	r3
 80005bc:	20000052 	.word	0x20000052
 80005c0:	20000000 	.word	0x20000000
 80005c4:	08006510 	.word	0x08006510

080005c8 <OnRxTimeout>:
}


void OnRxTimeout(void) {
 80005c8:	b508      	push	{r3, lr}
   // HAL_UART_Transmit(&huart2, (uint8_t *)rxtmo, sizeof(rxtmo), HAL_MAX_DELAY);
//    Radio.Rx(0);  // Restart listening
	Radio.Rx(RX_TIMOUT_VALUE);
 80005ca:	4b04      	ldr	r3, [pc, #16]	@ (80005dc <OnRxTimeout+0x14>)
 80005cc:	f247 5030 	movw	r0, #30000	@ 0x7530
 80005d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005d2:	4798      	blx	r3
	rxTimout=1;
 80005d4:	4b02      	ldr	r3, [pc, #8]	@ (80005e0 <OnRxTimeout+0x18>)
 80005d6:	2201      	movs	r2, #1
 80005d8:	701a      	strb	r2, [r3, #0]
}
 80005da:	bd08      	pop	{r3, pc}
 80005dc:	08006510 	.word	0x08006510
 80005e0:	20000053 	.word	0x20000053

080005e4 <OnRxError>:

void OnRxError(void){
	//HAL_UART_Transmit(&huart2, (uint8_t *)errradio, sizeof(errradio), HAL_MAX_DELAY);
//	Radio.Rx(0);  // Restart listening
	rxerror=1;
 80005e4:	4b01      	ldr	r3, [pc, #4]	@ (80005ec <OnRxError+0x8>)
 80005e6:	2201      	movs	r2, #1
 80005e8:	701a      	strb	r2, [r3, #0]
}
 80005ea:	4770      	bx	lr
 80005ec:	20000050 	.word	0x20000050

080005f0 <RadioInit>:

void RadioInit(void) {
 80005f0:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
    static RadioEvents_t RadioEvents;  // Make sure it's static or global

    // Assign the callback functions
    RadioEvents.TxDone = OnTxDone;
 80005f4:	4820      	ldr	r0, [pc, #128]	@ (8000678 <RadioInit+0x88>)
 80005f6:	4b21      	ldr	r3, [pc, #132]	@ (800067c <RadioInit+0x8c>)
    RadioEvents.TxTimeout = OnTxTimeout;
    RadioEvents.RxTimeout = OnRxTimeout;
    RadioEvents.RxError = OnRxError;

    // Initialize the radio with the events
    Radio.Init(&RadioEvents);
 80005f8:	4e21      	ldr	r6, [pc, #132]	@ (8000680 <RadioInit+0x90>)
void RadioInit(void) {
 80005fa:	b08a      	sub	sp, #40	@ 0x28
    RadioEvents.TxDone = OnTxDone;
 80005fc:	6003      	str	r3, [r0, #0]
    RadioEvents.RxDone = OnRxDone;
 80005fe:	4b21      	ldr	r3, [pc, #132]	@ (8000684 <RadioInit+0x94>)
 8000600:	6083      	str	r3, [r0, #8]
    RadioEvents.TxTimeout = OnTxTimeout;
 8000602:	4b21      	ldr	r3, [pc, #132]	@ (8000688 <RadioInit+0x98>)
 8000604:	6043      	str	r3, [r0, #4]
    RadioEvents.RxTimeout = OnRxTimeout;
 8000606:	4b21      	ldr	r3, [pc, #132]	@ (800068c <RadioInit+0x9c>)
 8000608:	60c3      	str	r3, [r0, #12]
    RadioEvents.RxError = OnRxError;
 800060a:	4b21      	ldr	r3, [pc, #132]	@ (8000690 <RadioInit+0xa0>)
 800060c:	6103      	str	r3, [r0, #16]
    Radio.Init(&RadioEvents);
 800060e:	6833      	ldr	r3, [r6, #0]
 8000610:	4798      	blx	r3

    Radio.SetChannel(RF_FREQUENCY);
 8000612:	68f3      	ldr	r3, [r6, #12]
 8000614:	481f      	ldr	r0, [pc, #124]	@ (8000694 <RadioInit+0xa4>)
 8000616:	4798      	blx	r3

    Radio.SetTxConfig(MODEM_LORA,TX_OUTPUT_POWER,0,LORA_BANDWIDTH,LORA_SPREADING_FACTOR,LORA_CODINGRATE,
 8000618:	2400      	movs	r4, #0
 800061a:	2501      	movs	r5, #1
 800061c:	f04f 0908 	mov.w	r9, #8
 8000620:	270a      	movs	r7, #10
 8000622:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000626:	e9cd 4307 	strd	r4, r3, [sp, #28]
 800062a:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800062e:	e9cd 4503 	strd	r4, r5, [sp, #12]
 8000632:	f8d6 c01c 	ldr.w	ip, [r6, #28]
 8000636:	9700      	str	r7, [sp, #0]
 8000638:	4623      	mov	r3, r4
 800063a:	4622      	mov	r2, r4
 800063c:	4628      	mov	r0, r5
 800063e:	e9cd 5901 	strd	r5, r9, [sp, #4]
 8000642:	2116      	movs	r1, #22
 8000644:	47e0      	blx	ip
    		LORA_PREAMBLE_LENGTH,LORA_FIX_LENGTH_PAYLOAD_ON,true,0,0,LORA_IQ_INVERSION_ON,TX_TIMOUT_VALUE);

    Radio.SetRxConfig(MODEM_LORA,LORA_BANDWIDTH,LORA_SPREADING_FACTOR,LORA_CODINGRATE,0,
 8000646:	2305      	movs	r3, #5
 8000648:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800064c:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8000650:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8000654:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8000658:	9403      	str	r4, [sp, #12]
 800065a:	9400      	str	r4, [sp, #0]
 800065c:	462b      	mov	r3, r5
 800065e:	4621      	mov	r1, r4
 8000660:	4628      	mov	r0, r5
 8000662:	69b4      	ldr	r4, [r6, #24]
 8000664:	463a      	mov	r2, r7
 8000666:	47a0      	blx	r4
    		LORA_PREAMBLE_LENGTH,LORA_SYMBOL_TIMEOUT,LORA_FIX_LENGTH_PAYLOAD_ON,0,true,0,0,LORA_IQ_INVERSION_ON,true);

    Radio.SetMaxPayloadLength(MODEM_LORA,MAX_APP_BUFFEE_SIZE);
 8000668:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800066a:	21ff      	movs	r1, #255	@ 0xff
 800066c:	4628      	mov	r0, r5

}
 800066e:	b00a      	add	sp, #40	@ 0x28
 8000670:	e8bd 42f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, lr}
    Radio.SetMaxPayloadLength(MODEM_LORA,MAX_APP_BUFFEE_SIZE);
 8000674:	4718      	bx	r3
 8000676:	bf00      	nop
 8000678:	20000034 	.word	0x20000034
 800067c:	08000585 	.word	0x08000585
 8000680:	08006510 	.word	0x08006510
 8000684:	080005a1 	.word	0x080005a1
 8000688:	080005ad 	.word	0x080005ad
 800068c:	080005c9 	.word	0x080005c9
 8000690:	080005e5 	.word	0x080005e5
 8000694:	33bca100 	.word	0x33bca100

08000698 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000698:	b500      	push	{lr}
 800069a:	b09b      	sub	sp, #108	@ 0x6c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800069c:	2248      	movs	r2, #72	@ 0x48
 800069e:	2100      	movs	r1, #0
 80006a0:	a808      	add	r0, sp, #32
 80006a2:	f005 fde1 	bl	8006268 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a6:	2218      	movs	r2, #24
 80006a8:	2100      	movs	r1, #0
 80006aa:	a802      	add	r0, sp, #8
 80006ac:	f005 fddc 	bl	8006268 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006b0:	f000 ffc6 	bl	8001640 <HAL_PWR_EnableBkUpAccess>
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80006b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80006b8:	2001      	movs	r0, #1
 80006ba:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80006be:	f023 0318 	bic.w	r3, r3, #24
 80006c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006c6:	f8d2 3400 	ldr.w	r3, [r2, #1024]	@ 0x400
 80006ca:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80006ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80006d2:	f8c2 3400 	str.w	r3, [r2, #1024]	@ 0x400
 80006d6:	f8d2 3400 	ldr.w	r3, [r2, #1024]	@ 0x400
 80006da:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80006de:	9301      	str	r3, [sp, #4]
 80006e0:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80006e2:	2324      	movs	r3, #36	@ 0x24
 80006e4:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80006e6:	2381      	movs	r3, #129	@ 0x81
 80006e8:	930b      	str	r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80006ea:	2300      	movs	r3, #0
 80006ec:	e9cd 0310 	strd	r0, r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 80006f0:	22b0      	movs	r2, #176	@ 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006f2:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006f4:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006f8:	f001 f91a 	bl	8001930 <HAL_RCC_OscConfig>
 80006fc:	b108      	cbz	r0, 8000702 <SystemClock_Config+0x6a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006fe:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000700:	e7fe      	b.n	8000700 <SystemClock_Config+0x68>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8000702:	234f      	movs	r3, #79	@ 0x4f
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000704:	e9cd 3002 	strd	r3, r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000708:	e9cd 0004 	strd	r0, r0, [sp, #16]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 800070c:	e9cd 0006 	strd	r0, r0, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000710:	2102      	movs	r1, #2
 8000712:	a802      	add	r0, sp, #8
 8000714:	f001 fba6 	bl	8001e64 <HAL_RCC_ClockConfig>
 8000718:	b108      	cbz	r0, 800071e <SystemClock_Config+0x86>
 800071a:	b672      	cpsid	i
  while (1)
 800071c:	e7fe      	b.n	800071c <SystemClock_Config+0x84>
}
 800071e:	b01b      	add	sp, #108	@ 0x6c
 8000720:	f85d fb04 	ldr.w	pc, [sp], #4

08000724 <main>:
{
 8000724:	b508      	push	{r3, lr}
  HAL_Init();
 8000726:	f000 fc25 	bl	8000f74 <HAL_Init>
  SystemClock_Config();
 800072a:	f7ff ffb5 	bl	8000698 <SystemClock_Config>
  MX_GPIO_Init();
 800072e:	f7ff feed 	bl	800050c <MX_GPIO_Init>
  MX_DMA_Init();
 8000732:	f7ff febf 	bl	80004b4 <MX_DMA_Init>
  MX_SubGHz_Phy_Init();
 8000736:	f005 f855 	bl	80057e4 <MX_SubGHz_Phy_Init>
  MX_RTC_Init();
 800073a:	f000 f815 	bl	8000768 <MX_RTC_Init>
  RadioInit();
 800073e:	f7ff ff57 	bl	80005f0 <RadioInit>
  HAL_Delay(1000);
 8000742:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000746:	f000 f951 	bl	80009ec <HAL_Delay>
Radio.Send((uint8_t *)BufferTx,sizeof(BufferTx));
 800074a:	4b04      	ldr	r3, [pc, #16]	@ (800075c <main+0x38>)
 800074c:	4804      	ldr	r0, [pc, #16]	@ (8000760 <main+0x3c>)
 800074e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000750:	2102      	movs	r1, #2
 8000752:	4798      	blx	r3
    MX_SubGHz_Phy_Process();
 8000754:	f005 f84d 	bl	80057f2 <MX_SubGHz_Phy_Process>
  while (1)
 8000758:	e7fc      	b.n	8000754 <main+0x30>
 800075a:	bf00      	nop
 800075c:	08006510 	.word	0x08006510
 8000760:	20000000 	.word	0x20000000

08000764 <Error_Handler>:
 8000764:	b672      	cpsid	i
  while (1)
 8000766:	e7fe      	b.n	8000766 <Error_Handler+0x2>

08000768 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000768:	b500      	push	{lr}
 800076a:	b08d      	sub	sp, #52	@ 0x34

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 800076c:	222c      	movs	r2, #44	@ 0x2c
 800076e:	2100      	movs	r1, #0
 8000770:	a801      	add	r0, sp, #4
 8000772:	f005 fd79 	bl	8006268 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000776:	4817      	ldr	r0, [pc, #92]	@ (80007d4 <MX_RTC_Init+0x6c>)
 8000778:	4b17      	ldr	r3, [pc, #92]	@ (80007d8 <MX_RTC_Init+0x70>)
 800077a:	6003      	str	r3, [r0, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 800077c:	231f      	movs	r3, #31
 800077e:	6083      	str	r3, [r0, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000780:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000784:	2300      	movs	r3, #0
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000786:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800078a:	e9c0 2307 	strd	r2, r3, [r0, #28]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800078e:	6183      	str	r3, [r0, #24]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8000790:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000794:	6243      	str	r3, [r0, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000796:	f001 fe0b 	bl	80023b0 <HAL_RTC_Init>
 800079a:	b108      	cbz	r0, 80007a0 <MX_RTC_Init+0x38>
  {
    Error_Handler();
 800079c:	f7ff ffe2 	bl	8000764 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 80007a0:	480c      	ldr	r0, [pc, #48]	@ (80007d4 <MX_RTC_Init+0x6c>)
 80007a2:	f001 ff31 	bl	8002608 <HAL_RTCEx_SetSSRU_IT>
 80007a6:	b108      	cbz	r0, 80007ac <MX_RTC_Init+0x44>
  {
    Error_Handler();
 80007a8:	f7ff ffdc 	bl	8000764 <Error_Handler>
  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
  sAlarm.AlarmTime.SubSeconds = 0x0;
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80007ac:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80007b0:	2200      	movs	r2, #0
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80007b2:	9307      	str	r3, [sp, #28]
  sAlarm.Alarm = RTC_ALARM_A;
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 80007b4:	4807      	ldr	r0, [pc, #28]	@ (80007d4 <MX_RTC_Init+0x6c>)
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80007b6:	9208      	str	r2, [sp, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80007b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 80007bc:	a901      	add	r1, sp, #4
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80007be:	9202      	str	r2, [sp, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80007c0:	9206      	str	r2, [sp, #24]
  sAlarm.Alarm = RTC_ALARM_A;
 80007c2:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 80007c4:	f001 fe54 	bl	8002470 <HAL_RTC_SetAlarm_IT>
 80007c8:	b108      	cbz	r0, 80007ce <MX_RTC_Init+0x66>
  {
    Error_Handler();
 80007ca:	f7ff ffcb 	bl	8000764 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80007ce:	b00d      	add	sp, #52	@ 0x34
 80007d0:	f85d fb04 	ldr.w	pc, [sp], #4
 80007d4:	20000058 	.word	0x20000058
 80007d8:	40002800 	.word	0x40002800

080007dc <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80007dc:	b510      	push	{r4, lr}
 80007de:	4604      	mov	r4, r0
 80007e0:	b090      	sub	sp, #64	@ 0x40

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007e2:	2238      	movs	r2, #56	@ 0x38
 80007e4:	2100      	movs	r1, #0
 80007e6:	a802      	add	r0, sp, #8
 80007e8:	f005 fd3e 	bl	8006268 <memset>
  if(rtcHandle->Instance==RTC)
 80007ec:	6822      	ldr	r2, [r4, #0]
 80007ee:	4b19      	ldr	r3, [pc, #100]	@ (8000854 <HAL_RTC_MspInit+0x78>)
 80007f0:	429a      	cmp	r2, r3
 80007f2:	d12c      	bne.n	800084e <HAL_RTC_MspInit+0x72>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80007f4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007f8:	9302      	str	r3, [sp, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007fa:	a802      	add	r0, sp, #8
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80007fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000800:	930f      	str	r3, [sp, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000802:	f001 fc53 	bl	80020ac <HAL_RCCEx_PeriphCLKConfig>
 8000806:	b108      	cbz	r0, 800080c <HAL_RTC_MspInit+0x30>
    {
      Error_Handler();
 8000808:	f7ff ffac 	bl	8000764 <Error_Handler>
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 800080c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
    __HAL_RCC_RTCAPB_CLK_ENABLE();

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8000810:	2002      	movs	r0, #2
 8000812:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000816:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800081a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800081e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000820:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000824:	659a      	str	r2, [r3, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000826:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000828:	2200      	movs	r2, #0
 800082a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800082e:	4611      	mov	r1, r2
 8000830:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000832:	9b01      	ldr	r3, [sp, #4]
 8000834:	f000 fbec 	bl	8001010 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8000838:	2002      	movs	r0, #2
 800083a:	f000 fc1b 	bl	8001074 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 800083e:	2200      	movs	r2, #0
 8000840:	202a      	movs	r0, #42	@ 0x2a
 8000842:	4611      	mov	r1, r2
 8000844:	f000 fbe4 	bl	8001010 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000848:	202a      	movs	r0, #42	@ 0x2a
 800084a:	f000 fc13 	bl	8001074 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800084e:	b010      	add	sp, #64	@ 0x40
 8000850:	bd10      	pop	{r4, pc}
 8000852:	bf00      	nop
 8000854:	40002800 	.word	0x40002800

08000858 <PWR_EnterOffMode>:
void PWR_EnterOffMode(void)
{
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8000858:	4770      	bx	lr
	...

0800085c <PWR_EnterStopMode>:

  /* USER CODE END ExitOffMode_1 */
}

void PWR_EnterStopMode(void)
{
 800085c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 800085e:	f000 fb9f 	bl	8000fa0 <HAL_SuspendTick>
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8000862:	4b04      	ldr	r3, [pc, #16]	@ (8000874 <PWR_EnterStopMode+0x18>)
 8000864:	2001      	movs	r0, #1
 8000866:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 800086a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 800086e:	f000 bf3f 	b.w	80016f0 <HAL_PWREx_EnterSTOP2Mode>
 8000872:	bf00      	nop
 8000874:	58000400 	.word	0x58000400

08000878 <PWR_ExitSleepMode>:
{
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 8000878:	f000 bb99 	b.w	8000fae <HAL_ResumeTick>

0800087c <PWR_ExitStopMode>:
{
 800087c:	b508      	push	{r3, lr}
  HAL_ResumeTick();
 800087e:	f000 fb96 	bl	8000fae <HAL_ResumeTick>
}
 8000882:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  vcom_Resume();
 8000886:	f000 bb0b 	b.w	8000ea0 <vcom_Resume>

0800088a <PWR_EnterSleepMode>:
{
 800088a:	b508      	push	{r3, lr}
  HAL_SuspendTick();
 800088c:	f000 fb88 	bl	8000fa0 <HAL_SuspendTick>
}
 8000890:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8000894:	2101      	movs	r1, #1
 8000896:	2000      	movs	r0, #0
 8000898:	f000 beda 	b.w	8001650 <HAL_PWR_EnterSLEEPMode>

0800089c <PWR_ExitOffMode>:
void PWR_ExitOffMode(void)
 800089c:	4770      	bx	lr

0800089e <HAL_MspInit>:
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800089e:	4770      	bx	lr

080008a0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008a0:	e7fe      	b.n	80008a0 <NMI_Handler>

080008a2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008a2:	e7fe      	b.n	80008a2 <HardFault_Handler>

080008a4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008a4:	e7fe      	b.n	80008a4 <MemManage_Handler>

080008a6 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008a6:	e7fe      	b.n	80008a6 <BusFault_Handler>

080008a8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008a8:	e7fe      	b.n	80008a8 <UsageFault_Handler>

080008aa <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008aa:	4770      	bx	lr

080008ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 80008ac:	4770      	bx	lr

080008ae <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80008ae:	4770      	bx	lr

080008b0 <SysTick_Handler>:
}

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
 80008b0:	4770      	bx	lr
	...

080008b4 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 80008b4:	4801      	ldr	r0, [pc, #4]	@ (80008bc <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x8>)
 80008b6:	f001 becd 	b.w	8002654 <HAL_RTCEx_SSRUIRQHandler>
 80008ba:	bf00      	nop
 80008bc:	20000058 	.word	0x20000058

080008c0 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80008c0:	4801      	ldr	r0, [pc, #4]	@ (80008c8 <DMA1_Channel5_IRQHandler+0x8>)
 80008c2:	f000 bd41 	b.w	8001348 <HAL_DMA_IRQHandler>
 80008c6:	bf00      	nop
 80008c8:	200000a8 	.word	0x200000a8

080008cc <RTC_Alarm_IRQHandler>:
void RTC_Alarm_IRQHandler(void)
{
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80008cc:	4801      	ldr	r0, [pc, #4]	@ (80008d4 <RTC_Alarm_IRQHandler+0x8>)
 80008ce:	f001 bcf5 	b.w	80022bc <HAL_RTC_AlarmIRQHandler>
 80008d2:	bf00      	nop
 80008d4:	20000058 	.word	0x20000058

080008d8 <SUBGHZ_Radio_IRQHandler>:
void SUBGHZ_Radio_IRQHandler(void)
{
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 80008d8:	4801      	ldr	r0, [pc, #4]	@ (80008e0 <SUBGHZ_Radio_IRQHandler+0x8>)
 80008da:	f002 b8e4 	b.w	8002aa6 <HAL_SUBGHZ_IRQHandler>
 80008de:	bf00      	nop
 80008e0:	20000090 	.word	0x20000090

080008e4 <MX_SUBGHZ_Init>:
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 80008e4:	4805      	ldr	r0, [pc, #20]	@ (80008fc <MX_SUBGHZ_Init+0x18>)
{
 80008e6:	b508      	push	{r3, lr}
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 80008e8:	2308      	movs	r3, #8
 80008ea:	6003      	str	r3, [r0, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 80008ec:	f001 fef8 	bl	80026e0 <HAL_SUBGHZ_Init>
 80008f0:	b118      	cbz	r0, 80008fa <MX_SUBGHZ_Init+0x16>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 80008f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80008f6:	f7ff bf35 	b.w	8000764 <Error_Handler>
}
 80008fa:	bd08      	pop	{r3, pc}
 80008fc:	20000090 	.word	0x20000090

08000900 <HAL_SUBGHZ_MspInit>:
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8000900:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8000904:	b507      	push	{r0, r1, r2, lr}
 8000906:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000908:	f042 0201 	orr.w	r2, r2, #1
 800090c:	665a      	str	r2, [r3, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 800090e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8000910:	2200      	movs	r2, #0
 8000912:	f003 0301 	and.w	r3, r3, #1
 8000916:	9301      	str	r3, [sp, #4]
 8000918:	4611      	mov	r1, r2
 800091a:	2032      	movs	r0, #50	@ 0x32
  (void)tmpreg;
 800091c:	9b01      	ldr	r3, [sp, #4]
 800091e:	f000 fb77 	bl	8001010 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8000922:	2032      	movs	r0, #50	@ 0x32
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8000924:	b003      	add	sp, #12
 8000926:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 800092a:	f000 bba3 	b.w	8001074 <HAL_NVIC_EnableIRQ>
	...

08000930 <tiny_snprintf_like.constprop.0>:
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
 8000930:	b40c      	push	{r2, r3}
 8000932:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8000934:	4a05      	ldr	r2, [pc, #20]	@ (800094c <tiny_snprintf_like.constprop.0+0x1c>)
  va_start(vaArgs, strFormat);
 8000936:	ab05      	add	r3, sp, #20
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8000938:	2110      	movs	r1, #16
  va_start(vaArgs, strFormat);
 800093a:	9301      	str	r3, [sp, #4]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 800093c:	f005 f81c 	bl	8005978 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8000940:	b003      	add	sp, #12
 8000942:	f85d eb04 	ldr.w	lr, [sp], #4
 8000946:	b002      	add	sp, #8
 8000948:	4770      	bx	lr
 800094a:	bf00      	nop
 800094c:	0800630c 	.word	0x0800630c

08000950 <TimestampNow>:
{
 8000950:	b530      	push	{r4, r5, lr}
 8000952:	b085      	sub	sp, #20
 8000954:	4604      	mov	r4, r0
  SysTime_t curtime = SysTimeGet();
 8000956:	a802      	add	r0, sp, #8
{
 8000958:	460d      	mov	r5, r1
  SysTime_t curtime = SysTimeGet();
 800095a:	f004 ffe7 	bl	800592c <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 800095e:	f9bd 300c 	ldrsh.w	r3, [sp, #12]
 8000962:	4a06      	ldr	r2, [pc, #24]	@ (800097c <TimestampNow+0x2c>)
 8000964:	9300      	str	r3, [sp, #0]
 8000966:	2110      	movs	r1, #16
 8000968:	9b02      	ldr	r3, [sp, #8]
 800096a:	4620      	mov	r0, r4
 800096c:	f7ff ffe0 	bl	8000930 <tiny_snprintf_like.constprop.0>
  *size = strlen((char *)buff);
 8000970:	4620      	mov	r0, r4
 8000972:	f7ff fc01 	bl	8000178 <strlen>
 8000976:	8028      	strh	r0, [r5, #0]
}
 8000978:	b005      	add	sp, #20
 800097a:	bd30      	pop	{r4, r5, pc}
 800097c:	0800630c 	.word	0x0800630c

08000980 <SystemApp_Init>:
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000980:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
{
 8000984:	b510      	push	{r4, lr}
 8000986:	6893      	ldr	r3, [r2, #8]
 8000988:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800098c:	6093      	str	r3, [r2, #8]
  UTIL_TIMER_Init();
 800098e:	f005 f9bd 	bl	8005d0c <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 8000992:	4b0a      	ldr	r3, [pc, #40]	@ (80009bc <SystemApp_Init+0x3c>)
 8000994:	2401      	movs	r4, #1
 8000996:	701c      	strb	r4, [r3, #0]
  DBG_Init();
 8000998:	f000 f82e 	bl	80009f8 <DBG_Init>
  UTIL_ADV_TRACE_Init();
 800099c:	f005 fb4a 	bl	8006034 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 80009a0:	4807      	ldr	r0, [pc, #28]	@ (80009c0 <SystemApp_Init+0x40>)
 80009a2:	f005 fb61 	bl	8006068 <UTIL_ADV_TRACE_RegisterTimeStampFunction>
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 80009a6:	2002      	movs	r0, #2
 80009a8:	f005 fb64 	bl	8006074 <UTIL_ADV_TRACE_SetVerboseLevel>
  UTIL_LPM_Init();
 80009ac:	f004 ff56 	bl	800585c <UTIL_LPM_Init>
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 80009b0:	4621      	mov	r1, r4
 80009b2:	4620      	mov	r0, r4
}
 80009b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 80009b8:	f004 bf70 	b.w	800589c <UTIL_LPM_SetOffMode>
 80009bc:	2000009c 	.word	0x2000009c
 80009c0:	08000951 	.word	0x08000951

080009c4 <UTIL_SEQ_Idle>:
  UTIL_LPM_EnterLowPower();
 80009c4:	f004 bf80 	b.w	80058c8 <UTIL_LPM_EnterLowPower>

080009c8 <UTIL_ADV_TRACE_PreSendHook>:
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 80009c8:	2101      	movs	r1, #1
 80009ca:	2002      	movs	r0, #2
 80009cc:	f004 bf50 	b.w	8005870 <UTIL_LPM_SetStopMode>

080009d0 <UTIL_ADV_TRACE_PostSendHook>:
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 80009d0:	2100      	movs	r1, #0
 80009d2:	2002      	movs	r0, #2
 80009d4:	f004 bf4c 	b.w	8005870 <UTIL_LPM_SetStopMode>

080009d8 <HAL_InitTick>:
  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 80009d8:	2000      	movs	r0, #0
 80009da:	4770      	bx	lr

080009dc <HAL_GetTick>:
  uint32_t ret = 0;
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 80009dc:	4b02      	ldr	r3, [pc, #8]	@ (80009e8 <HAL_GetTick+0xc>)
 80009de:	7818      	ldrb	r0, [r3, #0]
 80009e0:	b108      	cbz	r0, 80009e6 <HAL_GetTick+0xa>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 80009e2:	f000 b891 	b.w	8000b08 <TIMER_IF_GetTimerValue>
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
}
 80009e6:	4770      	bx	lr
 80009e8:	2000009c 	.word	0x2000009c

080009ec <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 80009ec:	b082      	sub	sp, #8
 80009ee:	9001      	str	r0, [sp, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 80009f0:	9801      	ldr	r0, [sp, #4]
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 80009f2:	b002      	add	sp, #8
  TIMER_IF_DelayMs(Delay);
 80009f4:	f000 b924 	b.w	8000c40 <TIMER_IF_DelayMs>

080009f8 <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 80009f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
  SET_BIT(EXTI->IMR2, ExtiLine);
 80009fc:	4a23      	ldr	r2, [pc, #140]	@ (8000a8c <DBG_Init+0x94>)
  /* Enable the GPIO Clock */
  PROBE_LINE1_CLK_ENABLE();
  PROBE_LINE2_CLK_ENABLE();

  GPIO_InitStruct.Pin    = PROBE_LINE1_PIN;
  HAL_GPIO_Init(PROBE_LINE1_PORT, &GPIO_InitStruct);
 80009fe:	4f24      	ldr	r7, [pc, #144]	@ (8000a90 <DBG_Init+0x98>)
 8000a00:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
  GPIO_InitStruct.Pin    = PROBE_LINE2_PIN;
  HAL_GPIO_Init(PROBE_LINE2_PORT, &GPIO_InitStruct);
 8000a04:	4d23      	ldr	r5, [pc, #140]	@ (8000a94 <DBG_Init+0x9c>)
 8000a06:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
{
 8000a0a:	b088      	sub	sp, #32
 8000a0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  HAL_DBGMCU_EnableDBGSleepMode();
 8000a10:	f000 fad4 	bl	8000fbc <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8000a14:	f000 fada 	bl	8000fcc <HAL_DBGMCU_EnableDBGStopMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
 8000a18:	f000 fae0 	bl	8000fdc <HAL_DBGMCU_EnableDBGStandbyMode>
  GPIO_InitStruct.Mode   = GPIO_MODE_OUTPUT_PP;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed  = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a20:	2303      	movs	r3, #3
 8000a22:	9306      	str	r3, [sp, #24]
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 8000a24:	2400      	movs	r4, #0
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000a26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000a2a:	9405      	str	r4, [sp, #20]
 8000a2c:	9407      	str	r4, [sp, #28]
 8000a2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000a30:	f042 0202 	orr.w	r2, r2, #2
 8000a34:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000a36:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000a38:	f002 0202 	and.w	r2, r2, #2
 8000a3c:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8000a3e:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000a40:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000a42:	f042 0204 	orr.w	r2, r2, #4
 8000a46:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a4a:	f003 0304 	and.w	r3, r3, #4
 8000a4e:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Pin    = PROBE_LINE1_PIN;
 8000a50:	f44f 5880 	mov.w	r8, #4096	@ 0x1000
  HAL_GPIO_Init(PROBE_LINE1_PORT, &GPIO_InitStruct);
 8000a54:	a903      	add	r1, sp, #12
 8000a56:	4638      	mov	r0, r7
  (void)tmpreg;
 8000a58:	9b01      	ldr	r3, [sp, #4]
  GPIO_InitStruct.Pin    = PROBE_LINE1_PIN;
 8000a5a:	f8cd 800c 	str.w	r8, [sp, #12]
  GPIO_InitStruct.Pin    = PROBE_LINE2_PIN;
 8000a5e:	f44f 5600 	mov.w	r6, #8192	@ 0x2000
  HAL_GPIO_Init(PROBE_LINE1_PORT, &GPIO_InitStruct);
 8000a62:	f000 fcc7 	bl	80013f4 <HAL_GPIO_Init>
  HAL_GPIO_Init(PROBE_LINE2_PORT, &GPIO_InitStruct);
 8000a66:	a903      	add	r1, sp, #12
 8000a68:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin    = PROBE_LINE2_PIN;
 8000a6a:	9603      	str	r6, [sp, #12]
  HAL_GPIO_Init(PROBE_LINE2_PORT, &GPIO_InitStruct);
 8000a6c:	f000 fcc2 	bl	80013f4 <HAL_GPIO_Init>

  /* Reset probe Pins */
  HAL_GPIO_WritePin(PROBE_LINE1_PORT, PROBE_LINE1_PIN, GPIO_PIN_RESET);
 8000a70:	4622      	mov	r2, r4
 8000a72:	4641      	mov	r1, r8
 8000a74:	4638      	mov	r0, r7
 8000a76:	f000 fddd 	bl	8001634 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE2_PORT, PROBE_LINE2_PIN, GPIO_PIN_RESET);
 8000a7a:	4622      	mov	r2, r4
 8000a7c:	4631      	mov	r1, r6
 8000a7e:	4628      	mov	r0, r5
 8000a80:	f000 fdd8 	bl	8001634 <HAL_GPIO_WritePin>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8000a84:	b008      	add	sp, #32
 8000a86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000a8a:	bf00      	nop
 8000a8c:	58000800 	.word	0x58000800
 8000a90:	48000400 	.word	0x48000400
 8000a94:	48000800 	.word	0x48000800

08000a98 <SystemInit>:

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000a98:	4770      	bx	lr
	...

08000a9c <TIMER_IF_GetTimerContext>:
  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
}
 8000a9c:	4b01      	ldr	r3, [pc, #4]	@ (8000aa4 <TIMER_IF_GetTimerContext+0x8>)
 8000a9e:	6818      	ldr	r0, [r3, #0]
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop
 8000aa4:	200000a0 	.word	0x200000a0

08000aa8 <TIMER_IF_GetMinimumTimeout>:
  ret = (MIN_ALARM_DELAY);
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
}
 8000aa8:	2003      	movs	r0, #3
 8000aaa:	4770      	bx	lr

08000aac <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8000aac:	b508      	push	{r3, lr}
 8000aae:	4601      	mov	r1, r0
  uint32_t ret = 0;
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8000ab0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	0280      	lsls	r0, r0, #10
 8000ab8:	0d89      	lsrs	r1, r1, #22
 8000aba:	f7ff fb65 	bl	8000188 <__aeabi_uldivmod>
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
}
 8000abe:	bd08      	pop	{r3, pc}

08000ac0 <TIMER_IF_Convert_Tick2ms>:
{
  uint32_t ret = 0;
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8000ac0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ac4:	fba0 0303 	umull	r0, r3, r0, r3
 8000ac8:	0a80      	lsrs	r0, r0, #10
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
}
 8000aca:	ea40 5083 	orr.w	r0, r0, r3, lsl #22
 8000ace:	4770      	bx	lr

08000ad0 <GetTimerTicks>:
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8000ad0:	4b03      	ldr	r3, [pc, #12]	@ (8000ae0 <GetTimerTicks+0x10>)
 8000ad2:	6898      	ldr	r0, [r3, #8]
 8000ad4:	689a      	ldr	r2, [r3, #8]
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8000ad6:	4290      	cmp	r0, r2
 8000ad8:	d1fb      	bne.n	8000ad2 <GetTimerTicks+0x2>
  }
  return UINT32_MAX - ssr;
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8000ada:	43c0      	mvns	r0, r0
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	40002800 	.word	0x40002800

08000ae4 <TIMER_IF_SetTimerContext>:
{
 8000ae4:	b508      	push	{r3, lr}
  RtcTimerContext = GetTimerTicks();
 8000ae6:	f7ff fff3 	bl	8000ad0 <GetTimerTicks>
 8000aea:	4b01      	ldr	r3, [pc, #4]	@ (8000af0 <TIMER_IF_SetTimerContext+0xc>)
 8000aec:	6018      	str	r0, [r3, #0]
}
 8000aee:	bd08      	pop	{r3, pc}
 8000af0:	200000a0 	.word	0x200000a0

08000af4 <TIMER_IF_GetTimerElapsedTime>:
{
 8000af4:	b508      	push	{r3, lr}
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8000af6:	f7ff ffeb 	bl	8000ad0 <GetTimerTicks>
 8000afa:	4b02      	ldr	r3, [pc, #8]	@ (8000b04 <TIMER_IF_GetTimerElapsedTime+0x10>)
 8000afc:	681b      	ldr	r3, [r3, #0]
}
 8000afe:	1ac0      	subs	r0, r0, r3
 8000b00:	bd08      	pop	{r3, pc}
 8000b02:	bf00      	nop
 8000b04:	200000a0 	.word	0x200000a0

08000b08 <TIMER_IF_GetTimerValue>:
  if (RTC_Initialized == true)
 8000b08:	4b02      	ldr	r3, [pc, #8]	@ (8000b14 <TIMER_IF_GetTimerValue+0xc>)
 8000b0a:	7818      	ldrb	r0, [r3, #0]
 8000b0c:	b108      	cbz	r0, 8000b12 <TIMER_IF_GetTimerValue+0xa>
    ret = GetTimerTicks();
 8000b0e:	f7ff bfdf 	b.w	8000ad0 <GetTimerTicks>
}
 8000b12:	4770      	bx	lr
 8000b14:	200000a4 	.word	0x200000a4

08000b18 <TIMER_IF_StopTimer>:
{
 8000b18:	b510      	push	{r4, lr}
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8000b1a:	4b07      	ldr	r3, [pc, #28]	@ (8000b38 <TIMER_IF_StopTimer+0x20>)
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000b1c:	4c07      	ldr	r4, [pc, #28]	@ (8000b3c <TIMER_IF_StopTimer+0x24>)
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8000b1e:	2201      	movs	r2, #1
 8000b20:	65da      	str	r2, [r3, #92]	@ 0x5c
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000b22:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b26:	4620      	mov	r0, r4
 8000b28:	f001 fb8e 	bl	8002248 <HAL_RTC_DeactivateAlarm>
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8000b30:	6323      	str	r3, [r4, #48]	@ 0x30
}
 8000b32:	2000      	movs	r0, #0
 8000b34:	bd10      	pop	{r4, pc}
 8000b36:	bf00      	nop
 8000b38:	40002800 	.word	0x40002800
 8000b3c:	20000058 	.word	0x20000058

08000b40 <TIMER_IF_BkUp_Write_Seconds>:
{
 8000b40:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8000b42:	2100      	movs	r1, #0
 8000b44:	4801      	ldr	r0, [pc, #4]	@ (8000b4c <TIMER_IF_BkUp_Write_Seconds+0xc>)
 8000b46:	f001 bd96 	b.w	8002676 <HAL_RTCEx_BKUPWrite>
 8000b4a:	bf00      	nop
 8000b4c:	20000058 	.word	0x20000058

08000b50 <TIMER_IF_BkUp_Write_SubSeconds>:
{
 8000b50:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8000b52:	2101      	movs	r1, #1
 8000b54:	4801      	ldr	r0, [pc, #4]	@ (8000b5c <TIMER_IF_BkUp_Write_SubSeconds+0xc>)
 8000b56:	f001 bd8e 	b.w	8002676 <HAL_RTCEx_BKUPWrite>
 8000b5a:	bf00      	nop
 8000b5c:	20000058 	.word	0x20000058

08000b60 <TIMER_IF_StartTimer>:
{
 8000b60:	b510      	push	{r4, lr}
 8000b62:	b08c      	sub	sp, #48	@ 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 8000b64:	222c      	movs	r2, #44	@ 0x2c
 8000b66:	2100      	movs	r1, #0
{
 8000b68:	4604      	mov	r4, r0
  RTC_AlarmTypeDef sAlarm = {0};
 8000b6a:	a801      	add	r0, sp, #4
 8000b6c:	f005 fb7c 	bl	8006268 <memset>
  TIMER_IF_StopTimer();
 8000b70:	f7ff ffd2 	bl	8000b18 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8000b74:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba8 <TIMER_IF_StartTimer+0x48>)
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000b76:	480d      	ldr	r0, [pc, #52]	@ (8000bac <TIMER_IF_StartTimer+0x4c>)
  timeout += RtcTimerContext;
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	441c      	add	r4, r3
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	9308      	str	r3, [sp, #32]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000b80:	9306      	str	r3, [sp, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8000b82:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8000b86:	43e4      	mvns	r4, r4
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8000b88:	9307      	str	r3, [sp, #28]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000b8a:	2201      	movs	r2, #1
  sAlarm.Alarm = RTC_ALARM_A;
 8000b8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000b90:	a901      	add	r1, sp, #4
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8000b92:	9402      	str	r4, [sp, #8]
  sAlarm.Alarm = RTC_ALARM_A;
 8000b94:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000b96:	f001 fc6b 	bl	8002470 <HAL_RTC_SetAlarm_IT>
 8000b9a:	b108      	cbz	r0, 8000ba0 <TIMER_IF_StartTimer+0x40>
    Error_Handler();
 8000b9c:	f7ff fde2 	bl	8000764 <Error_Handler>
}
 8000ba0:	2000      	movs	r0, #0
 8000ba2:	b00c      	add	sp, #48	@ 0x30
 8000ba4:	bd10      	pop	{r4, pc}
 8000ba6:	bf00      	nop
 8000ba8:	200000a0 	.word	0x200000a0
 8000bac:	20000058 	.word	0x20000058

08000bb0 <TIMER_IF_GetTime>:
{
 8000bb0:	b538      	push	{r3, r4, r5, lr}
 8000bb2:	4605      	mov	r5, r0
  uint32_t timerValueLsb = GetTimerTicks();
 8000bb4:	f7ff ff8c 	bl	8000ad0 <GetTimerTicks>
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8000bb8:	2102      	movs	r1, #2
  uint32_t timerValueLsb = GetTimerTicks();
 8000bba:	4604      	mov	r4, r0
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8000bbc:	4807      	ldr	r0, [pc, #28]	@ (8000bdc <TIMER_IF_GetTime+0x2c>)
 8000bbe:	f001 fd61 	bl	8002684 <HAL_RTCEx_BKUPRead>
  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8000bc2:	f3c4 0209 	ubfx	r2, r4, #0, #10
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8000bc6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000bca:	fba2 2101 	umull	r2, r1, r2, r1
 8000bce:	0a92      	lsrs	r2, r2, #10
  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8000bd0:	0aa3      	lsrs	r3, r4, #10
  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8000bd2:	802a      	strh	r2, [r5, #0]
}
 8000bd4:	ea43 5080 	orr.w	r0, r3, r0, lsl #22
 8000bd8:	bd38      	pop	{r3, r4, r5, pc}
 8000bda:	bf00      	nop
 8000bdc:	20000058 	.word	0x20000058

08000be0 <TIMER_IF_BkUp_Read_Seconds>:
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8000be0:	4801      	ldr	r0, [pc, #4]	@ (8000be8 <TIMER_IF_BkUp_Read_Seconds+0x8>)
 8000be2:	2100      	movs	r1, #0
 8000be4:	f001 bd4e 	b.w	8002684 <HAL_RTCEx_BKUPRead>
 8000be8:	20000058 	.word	0x20000058

08000bec <TIMER_IF_BkUp_Read_SubSeconds>:
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8000bec:	4801      	ldr	r0, [pc, #4]	@ (8000bf4 <TIMER_IF_BkUp_Read_SubSeconds+0x8>)
 8000bee:	2101      	movs	r1, #1
 8000bf0:	f001 bd48 	b.w	8002684 <HAL_RTCEx_BKUPRead>
 8000bf4:	20000058 	.word	0x20000058

08000bf8 <TIMER_IF_Init>:
{
 8000bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (RTC_Initialized == false)
 8000bfa:	4d0f      	ldr	r5, [pc, #60]	@ (8000c38 <TIMER_IF_Init+0x40>)
 8000bfc:	782e      	ldrb	r6, [r5, #0]
 8000bfe:	b9ce      	cbnz	r6, 8000c34 <TIMER_IF_Init+0x3c>
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000c00:	4c0e      	ldr	r4, [pc, #56]	@ (8000c3c <TIMER_IF_Init+0x44>)
 8000c02:	f04f 37ff 	mov.w	r7, #4294967295
 8000c06:	6327      	str	r7, [r4, #48]	@ 0x30
    MX_RTC_Init();
 8000c08:	f7ff fdae 	bl	8000768 <MX_RTC_Init>
    TIMER_IF_StopTimer();
 8000c0c:	f7ff ff84 	bl	8000b18 <TIMER_IF_StopTimer>
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000c10:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c14:	4620      	mov	r0, r4
 8000c16:	f001 fb17 	bl	8002248 <HAL_RTC_DeactivateAlarm>
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8000c1a:	4620      	mov	r0, r4
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000c1c:	6327      	str	r7, [r4, #48]	@ 0x30
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8000c1e:	f001 fcd5 	bl	80025cc <HAL_RTCEx_EnableBypassShadow>
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8000c22:	4632      	mov	r2, r6
 8000c24:	4620      	mov	r0, r4
 8000c26:	2102      	movs	r1, #2
 8000c28:	f001 fd25 	bl	8002676 <HAL_RTCEx_BKUPWrite>
    TIMER_IF_SetTimerContext();
 8000c2c:	f7ff ff5a 	bl	8000ae4 <TIMER_IF_SetTimerContext>
    RTC_Initialized = true;
 8000c30:	2301      	movs	r3, #1
 8000c32:	702b      	strb	r3, [r5, #0]
}
 8000c34:	2000      	movs	r0, #0
 8000c36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c38:	200000a4 	.word	0x200000a4
 8000c3c:	20000058 	.word	0x20000058

08000c40 <TIMER_IF_DelayMs>:
{
 8000c40:	4601      	mov	r1, r0
 8000c42:	b510      	push	{r4, lr}
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8000c44:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000c48:	2300      	movs	r3, #0
 8000c4a:	0280      	lsls	r0, r0, #10
 8000c4c:	0d89      	lsrs	r1, r1, #22
 8000c4e:	f7ff fa9b 	bl	8000188 <__aeabi_uldivmod>
 8000c52:	4601      	mov	r1, r0
  uint32_t timeout = GetTimerTicks();
 8000c54:	f7ff ff3c 	bl	8000ad0 <GetTimerTicks>
 8000c58:	4604      	mov	r4, r0
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8000c5a:	f7ff ff39 	bl	8000ad0 <GetTimerTicks>
 8000c5e:	1b03      	subs	r3, r0, r4
 8000c60:	428b      	cmp	r3, r1
 8000c62:	d300      	bcc.n	8000c66 <TIMER_IF_DelayMs+0x26>
}
 8000c64:	bd10      	pop	{r4, pc}
    __NOP();
 8000c66:	bf00      	nop
 8000c68:	e7f7      	b.n	8000c5a <TIMER_IF_DelayMs+0x1a>

08000c6a <HAL_RTC_AlarmAEventCallback>:
  UTIL_TIMER_IRQ_MAP_PROCESS();
 8000c6a:	f005 b957 	b.w	8005f1c <UTIL_TIMER_IRQ_Handler>
	...

08000c70 <HAL_RTCEx_SSRUEventCallback>:
{
 8000c70:	b510      	push	{r4, lr}
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8000c72:	4c06      	ldr	r4, [pc, #24]	@ (8000c8c <HAL_RTCEx_SSRUEventCallback+0x1c>)
 8000c74:	2102      	movs	r1, #2
 8000c76:	4620      	mov	r0, r4
 8000c78:	f001 fd04 	bl	8002684 <HAL_RTCEx_BKUPRead>
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8000c7c:	2102      	movs	r1, #2
 8000c7e:	1c42      	adds	r2, r0, #1
 8000c80:	4620      	mov	r0, r4
}
 8000c82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8000c86:	f001 bcf6 	b.w	8002676 <HAL_RTCEx_BKUPWrite>
 8000c8a:	bf00      	nop
 8000c8c:	20000058 	.word	0x20000058

08000c90 <MX_USART2_UART_Init>:
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c90:	4816      	ldr	r0, [pc, #88]	@ (8000cec <MX_USART2_UART_Init+0x5c>)
  huart2.Init.BaudRate = 115200;
 8000c92:	4a17      	ldr	r2, [pc, #92]	@ (8000cf0 <MX_USART2_UART_Init+0x60>)
{
 8000c94:	b508      	push	{r3, lr}
  huart2.Init.BaudRate = 115200;
 8000c96:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000c9a:	e9c0 2300 	strd	r2, r3, [r0]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c9e:	2300      	movs	r3, #0
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ca0:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ca2:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ca6:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000caa:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cae:	e9c0 3309 	strd	r3, r3, [r0, #36]	@ 0x24
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cb2:	6103      	str	r3, [r0, #16]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000cb4:	f002 fcf1 	bl	800369a <HAL_UART_Init>
 8000cb8:	b108      	cbz	r0, 8000cbe <MX_USART2_UART_Init+0x2e>
  {
    Error_Handler();
 8000cba:	f7ff fd53 	bl	8000764 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cbe:	480b      	ldr	r0, [pc, #44]	@ (8000cec <MX_USART2_UART_Init+0x5c>)
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	f002 fe60 	bl	8003986 <HAL_UARTEx_SetTxFifoThreshold>
 8000cc6:	b108      	cbz	r0, 8000ccc <MX_USART2_UART_Init+0x3c>
  {
    Error_Handler();
 8000cc8:	f7ff fd4c 	bl	8000764 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ccc:	4807      	ldr	r0, [pc, #28]	@ (8000cec <MX_USART2_UART_Init+0x5c>)
 8000cce:	2100      	movs	r1, #0
 8000cd0:	f002 fe79 	bl	80039c6 <HAL_UARTEx_SetRxFifoThreshold>
 8000cd4:	b108      	cbz	r0, 8000cda <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 8000cd6:	f7ff fd45 	bl	8000764 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000cda:	4804      	ldr	r0, [pc, #16]	@ (8000cec <MX_USART2_UART_Init+0x5c>)
 8000cdc:	f002 fe38 	bl	8003950 <HAL_UARTEx_DisableFifoMode>
 8000ce0:	b118      	cbz	r0, 8000cea <MX_USART2_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ce2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8000ce6:	f7ff bd3d 	b.w	8000764 <Error_Handler>
}
 8000cea:	bd08      	pop	{r3, pc}
 8000cec:	20000108 	.word	0x20000108
 8000cf0:	40004400 	.word	0x40004400

08000cf4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000cf4:	b570      	push	{r4, r5, r6, lr}
 8000cf6:	b096      	sub	sp, #88	@ 0x58
 8000cf8:	4606      	mov	r6, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cfa:	2214      	movs	r2, #20
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	a803      	add	r0, sp, #12
 8000d00:	f005 fab2 	bl	8006268 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d04:	2238      	movs	r2, #56	@ 0x38
 8000d06:	2100      	movs	r1, #0
 8000d08:	a808      	add	r0, sp, #32
 8000d0a:	f005 faad 	bl	8006268 <memset>
  if(uartHandle->Instance==USART2)
 8000d0e:	6832      	ldr	r2, [r6, #0]
 8000d10:	4b23      	ldr	r3, [pc, #140]	@ (8000da0 <HAL_UART_MspInit+0xac>)
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d141      	bne.n	8000d9a <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000d16:	2302      	movs	r3, #2
 8000d18:	9308      	str	r3, [sp, #32]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d1a:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8000d1c:	4b21      	ldr	r3, [pc, #132]	@ (8000da4 <HAL_UART_MspInit+0xb0>)
 8000d1e:	930a      	str	r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d20:	f001 f9c4 	bl	80020ac <HAL_RCCEx_PeriphCLKConfig>
 8000d24:	b108      	cbz	r0, 8000d2a <HAL_UART_MspInit+0x36>
    {
      Error_Handler();
 8000d26:	f7ff fd1d 	bl	8000764 <Error_Handler>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000d2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2e:	2500      	movs	r5, #0
 8000d30:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel5;
 8000d32:	4c1d      	ldr	r4, [pc, #116]	@ (8000da8 <HAL_UART_MspInit+0xb4>)
 8000d34:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8000d38:	659a      	str	r2, [r3, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000d3a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000d3c:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8000d40:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8000d42:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000d44:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000d46:	f042 0201 	orr.w	r2, r2, #1
 8000d4a:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000d4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d4e:	f003 0301 	and.w	r3, r3, #1
 8000d52:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000d54:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d56:	220c      	movs	r2, #12
 8000d58:	2302      	movs	r3, #2
 8000d5a:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d5e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d60:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d66:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d68:	e9cd 5505 	strd	r5, r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d6c:	f000 fb42 	bl	80013f4 <HAL_GPIO_Init>
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8000d70:	490e      	ldr	r1, [pc, #56]	@ (8000dac <HAL_UART_MspInit+0xb8>)
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000d72:	6225      	str	r5, [r4, #32]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8000d74:	2314      	movs	r3, #20
 8000d76:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d7a:	2310      	movs	r3, #16
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d7c:	e9c4 3502 	strd	r3, r5, [r4, #8]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000d80:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000d82:	2380      	movs	r3, #128	@ 0x80
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d84:	e9c4 3504 	strd	r3, r5, [r4, #16]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000d88:	e9c4 5506 	strd	r5, r5, [r4, #24]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000d8c:	f000 f9d2 	bl	8001134 <HAL_DMA_Init>
 8000d90:	b108      	cbz	r0, 8000d96 <HAL_UART_MspInit+0xa2>
    {
      Error_Handler();
 8000d92:	f7ff fce7 	bl	8000764 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8000d96:	67f4      	str	r4, [r6, #124]	@ 0x7c
 8000d98:	62a6      	str	r6, [r4, #40]	@ 0x28

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000d9a:	b016      	add	sp, #88	@ 0x58
 8000d9c:	bd70      	pop	{r4, r5, r6, pc}
 8000d9e:	bf00      	nop
 8000da0:	40004400 	.word	0x40004400
 8000da4:	000c0004 	.word	0x000c0004
 8000da8:	200000a8 	.word	0x200000a8
 8000dac:	40020058 	.word	0x40020058

08000db0 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{

  if(uartHandle->Instance==USART2)
 8000db0:	6802      	ldr	r2, [r0, #0]
 8000db2:	4b0b      	ldr	r3, [pc, #44]	@ (8000de0 <HAL_UART_MspDeInit+0x30>)
 8000db4:	429a      	cmp	r2, r3
{
 8000db6:	b510      	push	{r4, lr}
 8000db8:	4604      	mov	r4, r0
  if(uartHandle->Instance==USART2)
 8000dba:	d10f      	bne.n	8000ddc <HAL_UART_MspDeInit+0x2c>
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8000dbc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8000dc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dc4:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8000dc6:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8000dca:	6593      	str	r3, [r2, #88]	@ 0x58
 8000dcc:	210c      	movs	r1, #12
 8000dce:	f000 fbbd 	bl	800154c <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8000dd2:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8000dd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8000dd8:	f000 ba1c 	b.w	8001214 <HAL_DMA_DeInit>
}
 8000ddc:	bd10      	pop	{r4, pc}
 8000dde:	bf00      	nop
 8000de0:	40004400 	.word	0x40004400

08000de4 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8000de4:	b508      	push	{r3, lr}
 8000de6:	460a      	mov	r2, r1
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 8000de8:	4601      	mov	r1, r0
 8000dea:	4802      	ldr	r0, [pc, #8]	@ (8000df4 <vcom_Trace_DMA+0x10>)
 8000dec:	f001 ff5a 	bl	8002ca4 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8000df0:	2000      	movs	r0, #0
 8000df2:	bd08      	pop	{r3, pc}
 8000df4:	20000108 	.word	0x20000108

08000df8 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8000df8:	b513      	push	{r0, r1, r4, lr}

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8000dfa:	4b11      	ldr	r3, [pc, #68]	@ (8000e40 <vcom_ReceiveInit+0x48>)

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8000dfc:	4c11      	ldr	r4, [pc, #68]	@ (8000e44 <vcom_ReceiveInit+0x4c>)
  RxCpltCallback = RxCb;
 8000dfe:	6018      	str	r0, [r3, #0]
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8000e00:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8000e04:	9300      	str	r3, [sp, #0]
  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8000e06:	ab02      	add	r3, sp, #8
 8000e08:	e913 0006 	ldmdb	r3, {r1, r2}
 8000e0c:	4620      	mov	r0, r4
 8000e0e:	f002 fd43 	bl	8003898 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 8000e12:	6823      	ldr	r3, [r4, #0]
 8000e14:	69da      	ldr	r2, [r3, #28]
 8000e16:	03d1      	lsls	r1, r2, #15
 8000e18:	d4fc      	bmi.n	8000e14 <vcom_ReceiveInit+0x1c>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 8000e1a:	69da      	ldr	r2, [r3, #28]
 8000e1c:	0252      	lsls	r2, r2, #9
 8000e1e:	d5fc      	bpl.n	8000e1a <vcom_ReceiveInit+0x22>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 8000e20:	689a      	ldr	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 8000e22:	4808      	ldr	r0, [pc, #32]	@ (8000e44 <vcom_ReceiveInit+0x4c>)
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 8000e24:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8000e28:	609a      	str	r2, [r3, #8]
  HAL_UARTEx_EnableStopMode(&huart2);
 8000e2a:	f002 fd7b 	bl	8003924 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 8000e2e:	4906      	ldr	r1, [pc, #24]	@ (8000e48 <vcom_ReceiveInit+0x50>)
 8000e30:	4804      	ldr	r0, [pc, #16]	@ (8000e44 <vcom_ReceiveInit+0x4c>)
 8000e32:	2201      	movs	r2, #1
 8000e34:	f002 fcec 	bl	8003810 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8000e38:	2000      	movs	r0, #0
 8000e3a:	b002      	add	sp, #8
 8000e3c:	bd10      	pop	{r4, pc}
 8000e3e:	bf00      	nop
 8000e40:	2000019c 	.word	0x2000019c
 8000e44:	20000108 	.word	0x20000108
 8000e48:	200001a4 	.word	0x200001a4

08000e4c <vcom_Init>:
{
 8000e4c:	b508      	push	{r3, lr}
  TxCpltCallback = cb;
 8000e4e:	4b07      	ldr	r3, [pc, #28]	@ (8000e6c <vcom_Init+0x20>)
 8000e50:	6018      	str	r0, [r3, #0]
  MX_DMA_Init();
 8000e52:	f7ff fb2f 	bl	80004b4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000e56:	f7ff ff1b 	bl	8000c90 <MX_USART2_UART_Init>
  SET_BIT(EXTI->IMR1, ExtiLine);
 8000e5a:	4a05      	ldr	r2, [pc, #20]	@ (8000e70 <vcom_Init+0x24>)
 8000e5c:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8000e60:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000e64:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
}
 8000e68:	2000      	movs	r0, #0
 8000e6a:	bd08      	pop	{r3, pc}
 8000e6c:	200001a0 	.word	0x200001a0
 8000e70:	58000800 	.word	0x58000800

08000e74 <vcom_DeInit>:
{
 8000e74:	b508      	push	{r3, lr}
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8000e76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
  HAL_UART_MspDeInit(&huart2);
 8000e7a:	4808      	ldr	r0, [pc, #32]	@ (8000e9c <vcom_DeInit+0x28>)
 8000e7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000e7e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8000e82:	639a      	str	r2, [r3, #56]	@ 0x38
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8000e84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000e86:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8000e8a:	639a      	str	r2, [r3, #56]	@ 0x38
 8000e8c:	f7ff ff90 	bl	8000db0 <HAL_UART_MspDeInit>
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8000e90:	200f      	movs	r0, #15
 8000e92:	f000 f8fd 	bl	8001090 <HAL_NVIC_DisableIRQ>
}
 8000e96:	2000      	movs	r0, #0
 8000e98:	bd08      	pop	{r3, pc}
 8000e9a:	bf00      	nop
 8000e9c:	20000108 	.word	0x20000108

08000ea0 <vcom_Resume>:

void vcom_Resume(void)
{
 8000ea0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ea2:	4807      	ldr	r0, [pc, #28]	@ (8000ec0 <vcom_Resume+0x20>)
 8000ea4:	f002 fbf9 	bl	800369a <HAL_UART_Init>
 8000ea8:	b108      	cbz	r0, 8000eae <vcom_Resume+0xe>
  {
    Error_Handler();
 8000eaa:	f7ff fc5b 	bl	8000764 <Error_Handler>
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000eae:	4805      	ldr	r0, [pc, #20]	@ (8000ec4 <vcom_Resume+0x24>)
 8000eb0:	f000 f940 	bl	8001134 <HAL_DMA_Init>
 8000eb4:	b118      	cbz	r0, 8000ebe <vcom_Resume+0x1e>
    Error_Handler();
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8000eb6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8000eba:	f7ff bc53 	b.w	8000764 <Error_Handler>
}
 8000ebe:	bd08      	pop	{r3, pc}
 8000ec0:	20000108 	.word	0x20000108
 8000ec4:	200000a8 	.word	0x200000a8

08000ec8 <HAL_UART_TxCpltCallback>:
{
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART2)
 8000ec8:	6802      	ldr	r2, [r0, #0]
 8000eca:	4b04      	ldr	r3, [pc, #16]	@ (8000edc <HAL_UART_TxCpltCallback+0x14>)
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	d103      	bne.n	8000ed8 <HAL_UART_TxCpltCallback+0x10>
  {
    TxCpltCallback(NULL);
 8000ed0:	4b03      	ldr	r3, [pc, #12]	@ (8000ee0 <HAL_UART_TxCpltCallback+0x18>)
 8000ed2:	2000      	movs	r0, #0
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4718      	bx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	40004400 	.word	0x40004400
 8000ee0:	200001a0 	.word	0x200001a0

08000ee4 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == USART2)
 8000ee4:	6802      	ldr	r2, [r0, #0]
 8000ee6:	4b0b      	ldr	r3, [pc, #44]	@ (8000f14 <HAL_UART_RxCpltCallback+0x30>)
 8000ee8:	429a      	cmp	r2, r3
{
 8000eea:	b510      	push	{r4, lr}
 8000eec:	4604      	mov	r4, r0
  if (huart->Instance == USART2)
 8000eee:	d10f      	bne.n	8000f10 <HAL_UART_RxCpltCallback+0x2c>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 8000ef0:	4b09      	ldr	r3, [pc, #36]	@ (8000f18 <HAL_UART_RxCpltCallback+0x34>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	b12b      	cbz	r3, 8000f02 <HAL_UART_RxCpltCallback+0x1e>
 8000ef6:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90
 8000efa:	b912      	cbnz	r2, 8000f02 <HAL_UART_RxCpltCallback+0x1e>
    {
      RxCpltCallback(&charRx, 1, 0);
 8000efc:	4807      	ldr	r0, [pc, #28]	@ (8000f1c <HAL_UART_RxCpltCallback+0x38>)
 8000efe:	2101      	movs	r1, #1
 8000f00:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 8000f02:	4620      	mov	r0, r4
 8000f04:	4905      	ldr	r1, [pc, #20]	@ (8000f1c <HAL_UART_RxCpltCallback+0x38>)
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8000f06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_UART_Receive_IT(huart, &charRx, 1);
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	f002 bc80 	b.w	8003810 <HAL_UART_Receive_IT>
}
 8000f10:	bd10      	pop	{r4, pc}
 8000f12:	bf00      	nop
 8000f14:	40004400 	.word	0x40004400
 8000f18:	2000019c 	.word	0x2000019c
 8000f1c:	200001a4 	.word	0x200001a4

08000f20 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f20:	480d      	ldr	r0, [pc, #52]	@ (8000f58 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f22:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f24:	f7ff fdb8 	bl	8000a98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f28:	480c      	ldr	r0, [pc, #48]	@ (8000f5c <LoopForever+0x6>)
  ldr r1, =_edata
 8000f2a:	490d      	ldr	r1, [pc, #52]	@ (8000f60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f2c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f64 <LoopForever+0xe>)
  movs r3, #0
 8000f2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f30:	e002      	b.n	8000f38 <LoopCopyDataInit>

08000f32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f36:	3304      	adds	r3, #4

08000f38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f3c:	d3f9      	bcc.n	8000f32 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f3e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f40:	4c0a      	ldr	r4, [pc, #40]	@ (8000f6c <LoopForever+0x16>)
  movs r3, #0
 8000f42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f44:	e001      	b.n	8000f4a <LoopFillZerobss>

08000f46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f48:	3204      	adds	r2, #4

08000f4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f4c:	d3fb      	bcc.n	8000f46 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f4e:	f005 f993 	bl	8006278 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f52:	f7ff fbe7 	bl	8000724 <main>

08000f56 <LoopForever>:

LoopForever:
    b LoopForever
 8000f56:	e7fe      	b.n	8000f56 <LoopForever>
  ldr   r0, =_estack
 8000f58:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000f5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f60:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000f64:	0800666c 	.word	0x0800666c
  ldr r2, =_sbss
 8000f68:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000f6c:	200006a4 	.word	0x200006a4

08000f70 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f70:	e7fe      	b.n	8000f70 <ADC_IRQHandler>
	...

08000f74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f74:	b510      	push	{r4, lr}
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f76:	2003      	movs	r0, #3
 8000f78:	f000 f838 	bl	8000fec <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8000f7c:	f000 fcc8 	bl	8001910 <HAL_RCC_GetHCLKFreq>
 8000f80:	4b06      	ldr	r3, [pc, #24]	@ (8000f9c <HAL_Init+0x28>)
 8000f82:	6018      	str	r0, [r3, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f84:	200f      	movs	r0, #15
 8000f86:	f7ff fd27 	bl	80009d8 <HAL_InitTick>
 8000f8a:	4604      	mov	r4, r0
 8000f8c:	b918      	cbnz	r0, 8000f96 <HAL_Init+0x22>
    status = HAL_ERROR;
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f8e:	f7ff fc86 	bl	800089e <HAL_MspInit>
  }

  /* Return function status */
  return status;
}
 8000f92:	4620      	mov	r0, r4
 8000f94:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8000f96:	2401      	movs	r4, #1
 8000f98:	e7fb      	b.n	8000f92 <HAL_Init+0x1e>
 8000f9a:	bf00      	nop
 8000f9c:	20000004 	.word	0x20000004

08000fa0 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8000fa0:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8000fa4:	6913      	ldr	r3, [r2, #16]
 8000fa6:	f023 0302 	bic.w	r3, r3, #2
 8000faa:	6113      	str	r3, [r2, #16]
}
 8000fac:	4770      	bx	lr

08000fae <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8000fae:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8000fb2:	6913      	ldr	r3, [r2, #16]
 8000fb4:	f043 0302 	orr.w	r3, r3, #2
 8000fb8:	6113      	str	r3, [r2, #16]
}
 8000fba:	4770      	bx	lr

08000fbc <HAL_DBGMCU_EnableDBGSleepMode>:
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8000fbc:	4a02      	ldr	r2, [pc, #8]	@ (8000fc8 <HAL_DBGMCU_EnableDBGSleepMode+0xc>)
 8000fbe:	6853      	ldr	r3, [r2, #4]
 8000fc0:	f043 0301 	orr.w	r3, r3, #1
 8000fc4:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
  LL_DBGMCU_EnableDBGSleepMode();
}
 8000fc6:	4770      	bx	lr
 8000fc8:	e0042000 	.word	0xe0042000

08000fcc <HAL_DBGMCU_EnableDBGStopMode>:
  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8000fcc:	4a02      	ldr	r2, [pc, #8]	@ (8000fd8 <HAL_DBGMCU_EnableDBGStopMode+0xc>)
 8000fce:	6853      	ldr	r3, [r2, #4]
 8000fd0:	f043 0302 	orr.w	r3, r3, #2
 8000fd4:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
  LL_DBGMCU_EnableDBGStopMode();
}
 8000fd6:	4770      	bx	lr
 8000fd8:	e0042000 	.word	0xe0042000

08000fdc <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8000fdc:	4a02      	ldr	r2, [pc, #8]	@ (8000fe8 <HAL_DBGMCU_EnableDBGStandbyMode+0xc>)
 8000fde:	6853      	ldr	r3, [r2, #4]
 8000fe0:	f043 0304 	orr.w	r3, r3, #4
 8000fe4:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
  LL_DBGMCU_EnableDBGStandbyMode();
}
 8000fe6:	4770      	bx	lr
 8000fe8:	e0042000 	.word	0xe0042000

08000fec <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fec:	4907      	ldr	r1, [pc, #28]	@ (800100c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000fee:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ff0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ff4:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ff6:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ff8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ffc:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ffe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001000:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001004:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001008:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800100a:	4770      	bx	lr
 800100c:	e000ed00 	.word	0xe000ed00

08001010 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001010:	4b16      	ldr	r3, [pc, #88]	@ (800106c <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001012:	b530      	push	{r4, r5, lr}
 8001014:	68dc      	ldr	r4, [r3, #12]
 8001016:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800101a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800101e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001020:	2b04      	cmp	r3, #4
 8001022:	bf28      	it	cs
 8001024:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001026:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001028:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800102c:	bf8c      	ite	hi
 800102e:	3c03      	subhi	r4, #3
 8001030:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001032:	fa05 f303 	lsl.w	r3, r5, r3
 8001036:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800103a:	40a5      	lsls	r5, r4
 800103c:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001040:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 8001042:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001044:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001048:	bfac      	ite	ge
 800104a:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800104e:	4a08      	ldrlt	r2, [pc, #32]	@ (8001070 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001050:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001054:	bfb8      	it	lt
 8001056:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800105a:	b2db      	uxtb	r3, r3
 800105c:	bfaa      	itet	ge
 800105e:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001062:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001064:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001068:	bd30      	pop	{r4, r5, pc}
 800106a:	bf00      	nop
 800106c:	e000ed00 	.word	0xe000ed00
 8001070:	e000ed14 	.word	0xe000ed14

08001074 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001074:	2800      	cmp	r0, #0
 8001076:	db07      	blt.n	8001088 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001078:	4a04      	ldr	r2, [pc, #16]	@ (800108c <HAL_NVIC_EnableIRQ+0x18>)
 800107a:	0941      	lsrs	r1, r0, #5
 800107c:	2301      	movs	r3, #1
 800107e:	f000 001f 	and.w	r0, r0, #31
 8001082:	4083      	lsls	r3, r0
 8001084:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	e000e100 	.word	0xe000e100

08001090 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001090:	2800      	cmp	r0, #0
 8001092:	db0c      	blt.n	80010ae <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001094:	0943      	lsrs	r3, r0, #5
 8001096:	4906      	ldr	r1, [pc, #24]	@ (80010b0 <HAL_NVIC_DisableIRQ+0x20>)
 8001098:	f000 001f 	and.w	r0, r0, #31
 800109c:	3320      	adds	r3, #32
 800109e:	2201      	movs	r2, #1
 80010a0:	4082      	lsls	r2, r0
 80010a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80010a6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80010aa:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 80010ae:	4770      	bx	lr
 80010b0:	e000e100 	.word	0xe000e100

080010b4 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80010b4:	b570      	push	{r4, r5, r6, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80010b6:	e9d0 4513 	ldrd	r4, r5, [r0, #76]	@ 0x4c
 80010ba:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 80010bc:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 80010be:	b114      	cbz	r4, 80010c6 <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80010c0:	e9d0 4516 	ldrd	r4, r5, [r0, #88]	@ 0x58
 80010c4:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80010c6:	e9d0 5410 	ldrd	r5, r4, [r0, #64]	@ 0x40
 80010ca:	f004 061c 	and.w	r6, r4, #28
 80010ce:	2401      	movs	r4, #1
 80010d0:	40b4      	lsls	r4, r6
 80010d2:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80010d4:	6804      	ldr	r4, [r0, #0]
 80010d6:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80010d8:	6883      	ldr	r3, [r0, #8]
 80010da:	2b10      	cmp	r3, #16
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80010dc:	bf0b      	itete	eq
 80010de:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80010e0:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80010e2:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80010e4:	60e2      	strne	r2, [r4, #12]
  }
}
 80010e6:	bd70      	pop	{r4, r5, r6, pc}

080010e8 <DMA_CalcDMAMUXChannelBaseAndMask>:
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80010e8:	6802      	ldr	r2, [r0, #0]
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80010ea:	6c41      	ldr	r1, [r0, #68]	@ 0x44

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80010ec:	b2d3      	uxtb	r3, r2
{
 80010ee:	b510      	push	{r4, lr}
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80010f0:	3b08      	subs	r3, #8
 80010f2:	2414      	movs	r4, #20
 80010f4:	fbb3 f3f4 	udiv	r3, r3, r4
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80010f8:	4c0b      	ldr	r4, [pc, #44]	@ (8001128 <DMA_CalcDMAMUXChannelBaseAndMask+0x40>)
 80010fa:	42a2      	cmp	r2, r4
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80010fc:	bf88      	it	hi
 80010fe:	4a0b      	ldrhi	r2, [pc, #44]	@ (800112c <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8001100:	f021 0103 	bic.w	r1, r1, #3
 8001104:	bf99      	ittee	ls
 8001106:	f101 4280 	addls.w	r2, r1, #1073741824	@ 0x40000000
 800110a:	f502 3202 	addls.w	r2, r2, #133120	@ 0x20800
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800110e:	1852      	addhi	r2, r2, r1

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8001110:	3307      	addhi	r3, #7
 8001112:	6482      	str	r2, [r0, #72]	@ 0x48
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001114:	4a06      	ldr	r2, [pc, #24]	@ (8001130 <DMA_CalcDMAMUXChannelBaseAndMask+0x48>)
 8001116:	64c2      	str	r2, [r0, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001118:	f003 031f 	and.w	r3, r3, #31
 800111c:	2201      	movs	r2, #1
 800111e:	fa02 f303 	lsl.w	r3, r2, r3
 8001122:	6503      	str	r3, [r0, #80]	@ 0x50
}
 8001124:	bd10      	pop	{r4, pc}
 8001126:	bf00      	nop
 8001128:	40020407 	.word	0x40020407
 800112c:	4002081c 	.word	0x4002081c
 8001130:	40020880 	.word	0x40020880

08001134 <HAL_DMA_Init>:
{
 8001134:	b538      	push	{r3, r4, r5, lr}
  if (hdma == NULL)
 8001136:	2800      	cmp	r0, #0
 8001138:	d05a      	beq.n	80011f0 <HAL_DMA_Init+0xbc>
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800113a:	6802      	ldr	r2, [r0, #0]
 800113c:	4b2d      	ldr	r3, [pc, #180]	@ (80011f4 <HAL_DMA_Init+0xc0>)
 800113e:	429a      	cmp	r2, r3
 8001140:	f04f 0114 	mov.w	r1, #20
 8001144:	d848      	bhi.n	80011d8 <HAL_DMA_Init+0xa4>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001146:	4b2c      	ldr	r3, [pc, #176]	@ (80011f8 <HAL_DMA_Init+0xc4>)
 8001148:	4413      	add	r3, r2
 800114a:	fbb3 f3f1 	udiv	r3, r3, r1
 800114e:	492b      	ldr	r1, [pc, #172]	@ (80011fc <HAL_DMA_Init+0xc8>)
 8001150:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 8001152:	e9c0 1310 	strd	r1, r3, [r0, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8001156:	2302      	movs	r3, #2
 8001158:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800115c:	6813      	ldr	r3, [r2, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800115e:	6905      	ldr	r5, [r0, #16]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001160:	f36f 130e 	bfc	r3, #4, #11
 8001164:	6013      	str	r3, [r2, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001166:	e9d0 4302 	ldrd	r4, r3, [r0, #8]
 800116a:	4323      	orrs	r3, r4
 800116c:	432b      	orrs	r3, r5
 800116e:	6945      	ldr	r5, [r0, #20]
 8001170:	6811      	ldr	r1, [r2, #0]
 8001172:	432b      	orrs	r3, r5
 8001174:	6985      	ldr	r5, [r0, #24]
 8001176:	432b      	orrs	r3, r5
 8001178:	69c5      	ldr	r5, [r0, #28]
 800117a:	432b      	orrs	r3, r5
 800117c:	6a05      	ldr	r5, [r0, #32]
 800117e:	432b      	orrs	r3, r5
 8001180:	430b      	orrs	r3, r1
 8001182:	6013      	str	r3, [r2, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001184:	f7ff ffb0 	bl	80010e8 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001188:	f5b4 4f80 	cmp.w	r4, #16384	@ 0x4000
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800118c:	bf04      	itt	eq
 800118e:	2300      	moveq	r3, #0
 8001190:	6043      	streq	r3, [r0, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001192:	6843      	ldr	r3, [r0, #4]
 8001194:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8001196:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800119a:	600a      	str	r2, [r1, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800119c:	e9d0 1413 	ldrd	r1, r4, [r0, #76]	@ 0x4c
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80011a0:	3b01      	subs	r3, #1
 80011a2:	2b03      	cmp	r3, #3
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80011a4:	604c      	str	r4, [r1, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80011a6:	d81e      	bhi.n	80011e6 <HAL_DMA_Init+0xb2>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80011a8:	4b15      	ldr	r3, [pc, #84]	@ (8001200 <HAL_DMA_Init+0xcc>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80011aa:	4916      	ldr	r1, [pc, #88]	@ (8001204 <HAL_DMA_Init+0xd0>)
 80011ac:	6581      	str	r1, [r0, #88]	@ 0x58
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80011ae:	4413      	add	r3, r2
 80011b0:	009b      	lsls	r3, r3, #2

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80011b2:	2101      	movs	r1, #1
 80011b4:	3a01      	subs	r2, #1
 80011b6:	fa01 f202 	lsl.w	r2, r1, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80011ba:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80011bc:	6543      	str	r3, [r0, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80011be:	65c2      	str	r2, [r0, #92]	@ 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80011c0:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80011c2:	4b11      	ldr	r3, [pc, #68]	@ (8001208 <HAL_DMA_Init+0xd4>)
 80011c4:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80011c6:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 80011c8:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80011ca:	63c3      	str	r3, [r0, #60]	@ 0x3c
  __HAL_UNLOCK(hdma);
 80011cc:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  hdma->State = HAL_DMA_STATE_READY;
 80011d0:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
  return HAL_OK;
 80011d4:	4618      	mov	r0, r3
}
 80011d6:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80011d8:	4b0c      	ldr	r3, [pc, #48]	@ (800120c <HAL_DMA_Init+0xd8>)
 80011da:	4413      	add	r3, r2
 80011dc:	fbb3 f3f1 	udiv	r3, r3, r1
 80011e0:	490b      	ldr	r1, [pc, #44]	@ (8001210 <HAL_DMA_Init+0xdc>)
 80011e2:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA2;
 80011e4:	e7b5      	b.n	8001152 <HAL_DMA_Init+0x1e>
    hdma->DMAmuxRequestGen = NULL;
 80011e6:	2300      	movs	r3, #0
    hdma->DMAmuxRequestGenStatus = NULL;
 80011e8:	e9c0 3315 	strd	r3, r3, [r0, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80011ec:	65c3      	str	r3, [r0, #92]	@ 0x5c
 80011ee:	e7ea      	b.n	80011c6 <HAL_DMA_Init+0x92>
    return HAL_ERROR;
 80011f0:	2001      	movs	r0, #1
 80011f2:	e7f0      	b.n	80011d6 <HAL_DMA_Init+0xa2>
 80011f4:	40020407 	.word	0x40020407
 80011f8:	bffdfff8 	.word	0xbffdfff8
 80011fc:	40020000 	.word	0x40020000
 8001200:	1000823f 	.word	0x1000823f
 8001204:	40020940 	.word	0x40020940
 8001208:	40020900 	.word	0x40020900
 800120c:	bffdfbf8 	.word	0xbffdfbf8
 8001210:	40020400 	.word	0x40020400

08001214 <HAL_DMA_DeInit>:
{
 8001214:	b538      	push	{r3, r4, r5, lr}
  if (NULL == hdma)
 8001216:	2800      	cmp	r0, #0
 8001218:	d041      	beq.n	800129e <HAL_DMA_DeInit+0x8a>
  __HAL_DMA_DISABLE(hdma);
 800121a:	6802      	ldr	r2, [r0, #0]
 800121c:	6813      	ldr	r3, [r2, #0]
 800121e:	f023 0301 	bic.w	r3, r3, #1
 8001222:	6013      	str	r3, [r2, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001224:	4b1f      	ldr	r3, [pc, #124]	@ (80012a4 <HAL_DMA_DeInit+0x90>)
 8001226:	429a      	cmp	r2, r3
 8001228:	f04f 0114 	mov.w	r1, #20
 800122c:	d830      	bhi.n	8001290 <HAL_DMA_DeInit+0x7c>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800122e:	4b1e      	ldr	r3, [pc, #120]	@ (80012a8 <HAL_DMA_DeInit+0x94>)
 8001230:	4413      	add	r3, r2
 8001232:	fbb3 f3f1 	udiv	r3, r3, r1
 8001236:	491d      	ldr	r1, [pc, #116]	@ (80012ac <HAL_DMA_DeInit+0x98>)
 8001238:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 800123a:	e9c0 1310 	strd	r1, r3, [r0, #64]	@ 0x40
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800123e:	2401      	movs	r4, #1
 8001240:	f003 031c 	and.w	r3, r3, #28
 8001244:	fa04 f303 	lsl.w	r3, r4, r3
  hdma->Instance->CCR = 0U;
 8001248:	2500      	movs	r5, #0
 800124a:	6015      	str	r5, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800124c:	604b      	str	r3, [r1, #4]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800124e:	f7ff ff4b 	bl	80010e8 <DMA_CalcDMAMUXChannelBaseAndMask>
  hdma->DMAmuxChannel->CCR = 0U;
 8001252:	6c83      	ldr	r3, [r0, #72]	@ 0x48
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001254:	6841      	ldr	r1, [r0, #4]
  hdma->DMAmuxChannel->CCR = 0U;
 8001256:	601d      	str	r5, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001258:	e9d0 3213 	ldrd	r3, r2, [r0, #76]	@ 0x4c
 800125c:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800125e:	1e4a      	subs	r2, r1, #1
 8001260:	2a03      	cmp	r2, #3
 8001262:	d806      	bhi.n	8001272 <HAL_DMA_DeInit+0x5e>
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001264:	4b12      	ldr	r3, [pc, #72]	@ (80012b0 <HAL_DMA_DeInit+0x9c>)
 8001266:	440b      	add	r3, r1
 8001268:	009b      	lsls	r3, r3, #2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800126a:	4094      	lsls	r4, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800126c:	601d      	str	r5, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800126e:	4b11      	ldr	r3, [pc, #68]	@ (80012b4 <HAL_DMA_DeInit+0xa0>)
 8001270:	645c      	str	r4, [r3, #68]	@ 0x44
  hdma->DMAmuxRequestGen = NULL;
 8001272:	2300      	movs	r3, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001274:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hdma->DMAmuxRequestGenStatus = NULL;
 8001276:	e9c0 3315 	strd	r3, r3, [r0, #84]	@ 0x54
  hdma->XferHalfCpltCallback = NULL;
 800127a:	e9c0 330b 	strd	r3, r3, [r0, #44]	@ 0x2c
  hdma->XferAbortCallback = NULL;
 800127e:	e9c0 330d 	strd	r3, r3, [r0, #52]	@ 0x34
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8001282:	65c3      	str	r3, [r0, #92]	@ 0x5c
  hdma->State = HAL_DMA_STATE_RESET;
 8001284:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
  __HAL_UNLOCK(hdma);
 8001288:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  return HAL_OK;
 800128c:	4618      	mov	r0, r3
}
 800128e:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001290:	4b09      	ldr	r3, [pc, #36]	@ (80012b8 <HAL_DMA_DeInit+0xa4>)
 8001292:	4413      	add	r3, r2
 8001294:	fbb3 f3f1 	udiv	r3, r3, r1
 8001298:	4908      	ldr	r1, [pc, #32]	@ (80012bc <HAL_DMA_DeInit+0xa8>)
 800129a:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA2;
 800129c:	e7cd      	b.n	800123a <HAL_DMA_DeInit+0x26>
    return HAL_ERROR;
 800129e:	2001      	movs	r0, #1
 80012a0:	e7f5      	b.n	800128e <HAL_DMA_DeInit+0x7a>
 80012a2:	bf00      	nop
 80012a4:	40020407 	.word	0x40020407
 80012a8:	bffdfff8 	.word	0xbffdfff8
 80012ac:	40020000 	.word	0x40020000
 80012b0:	1000823f 	.word	0x1000823f
 80012b4:	40020900 	.word	0x40020900
 80012b8:	bffdfbf8 	.word	0xbffdfbf8
 80012bc:	40020400 	.word	0x40020400

080012c0 <HAL_DMA_Start_IT>:
{
 80012c0:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 80012c2:	f890 5024 	ldrb.w	r5, [r0, #36]	@ 0x24
 80012c6:	2d01      	cmp	r5, #1
{
 80012c8:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 80012ca:	d03b      	beq.n	8001344 <HAL_DMA_Start_IT+0x84>
  if (hdma->State == HAL_DMA_STATE_READY)
 80012cc:	f890 6025 	ldrb.w	r6, [r0, #37]	@ 0x25
  __HAL_LOCK(hdma);
 80012d0:	2501      	movs	r5, #1
  if (hdma->State == HAL_DMA_STATE_READY)
 80012d2:	42ae      	cmp	r6, r5
  __HAL_LOCK(hdma);
 80012d4:	f880 5024 	strb.w	r5, [r0, #36]	@ 0x24
  if (hdma->State == HAL_DMA_STATE_READY)
 80012d8:	f04f 0600 	mov.w	r6, #0
 80012dc:	d12c      	bne.n	8001338 <HAL_DMA_Start_IT+0x78>
    hdma->State = HAL_DMA_STATE_BUSY;
 80012de:	2502      	movs	r5, #2
 80012e0:	f880 5025 	strb.w	r5, [r0, #37]	@ 0x25
    __HAL_DMA_DISABLE(hdma);
 80012e4:	6805      	ldr	r5, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012e6:	63c6      	str	r6, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 80012e8:	682e      	ldr	r6, [r5, #0]
 80012ea:	f026 0601 	bic.w	r6, r6, #1
 80012ee:	602e      	str	r6, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80012f0:	f7ff fee0 	bl	80010b4 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 80012f4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80012f6:	b1bb      	cbz	r3, 8001328 <HAL_DMA_Start_IT+0x68>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012f8:	682b      	ldr	r3, [r5, #0]
 80012fa:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80012fe:	602b      	str	r3, [r5, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001300:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	03d2      	lsls	r2, r2, #15
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001306:	bf42      	ittt	mi
 8001308:	681a      	ldrmi	r2, [r3, #0]
 800130a:	f442 7280 	orrmi.w	r2, r2, #256	@ 0x100
 800130e:	601a      	strmi	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != NULL)
 8001310:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001312:	b11b      	cbz	r3, 800131c <HAL_DMA_Start_IT+0x5c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800131a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 800131c:	682b      	ldr	r3, [r5, #0]
 800131e:	f043 0301 	orr.w	r3, r3, #1
 8001322:	602b      	str	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001324:	2000      	movs	r0, #0
}
 8001326:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001328:	682b      	ldr	r3, [r5, #0]
 800132a:	f023 0304 	bic.w	r3, r3, #4
 800132e:	602b      	str	r3, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001330:	682b      	ldr	r3, [r5, #0]
 8001332:	f043 030a 	orr.w	r3, r3, #10
 8001336:	e7e2      	b.n	80012fe <HAL_DMA_Start_IT+0x3e>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001338:	2380      	movs	r3, #128	@ 0x80
 800133a:	63c3      	str	r3, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 800133c:	f880 6024 	strb.w	r6, [r0, #36]	@ 0x24
    status = HAL_ERROR;
 8001340:	4628      	mov	r0, r5
 8001342:	e7f0      	b.n	8001326 <HAL_DMA_Start_IT+0x66>
  __HAL_LOCK(hdma);
 8001344:	2002      	movs	r0, #2
 8001346:	e7ee      	b.n	8001326 <HAL_DMA_Start_IT+0x66>

08001348 <HAL_DMA_IRQHandler>:
{
 8001348:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800134a:	6c42      	ldr	r2, [r0, #68]	@ 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800134c:	6c04      	ldr	r4, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 800134e:	6803      	ldr	r3, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001350:	6826      	ldr	r6, [r4, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001352:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001354:	f002 021c 	and.w	r2, r2, #28
 8001358:	2104      	movs	r1, #4
 800135a:	4091      	lsls	r1, r2
 800135c:	4231      	tst	r1, r6
 800135e:	d00f      	beq.n	8001380 <HAL_DMA_IRQHandler+0x38>
 8001360:	f015 0f04 	tst.w	r5, #4
 8001364:	d00c      	beq.n	8001380 <HAL_DMA_IRQHandler+0x38>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001366:	681a      	ldr	r2, [r3, #0]
 8001368:	0692      	lsls	r2, r2, #26
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800136a:	bf5e      	ittt	pl
 800136c:	681a      	ldrpl	r2, [r3, #0]
 800136e:	f022 0204 	bicpl.w	r2, r2, #4
 8001372:	601a      	strpl	r2, [r3, #0]
      if (hdma->XferHalfCpltCallback != NULL)
 8001374:	6b03      	ldr	r3, [r0, #48]	@ 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001376:	6061      	str	r1, [r4, #4]
    if (hdma->XferErrorCallback != NULL)
 8001378:	2b00      	cmp	r3, #0
 800137a:	d033      	beq.n	80013e4 <HAL_DMA_IRQHandler+0x9c>
}
 800137c:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 800137e:	4718      	bx	r3
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8001380:	2102      	movs	r1, #2
 8001382:	4091      	lsls	r1, r2
 8001384:	4231      	tst	r1, r6
 8001386:	d017      	beq.n	80013b8 <HAL_DMA_IRQHandler+0x70>
 8001388:	f015 0f02 	tst.w	r5, #2
 800138c:	d014      	beq.n	80013b8 <HAL_DMA_IRQHandler+0x70>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800138e:	681a      	ldr	r2, [r3, #0]
 8001390:	0694      	lsls	r4, r2, #26
 8001392:	d406      	bmi.n	80013a2 <HAL_DMA_IRQHandler+0x5a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	f022 020a 	bic.w	r2, r2, #10
 800139a:	601a      	str	r2, [r3, #0]
        hdma->State = HAL_DMA_STATE_READY;
 800139c:	2201      	movs	r2, #1
 800139e:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80013a2:	4a11      	ldr	r2, [pc, #68]	@ (80013e8 <HAL_DMA_IRQHandler+0xa0>)
 80013a4:	4293      	cmp	r3, r2
 80013a6:	bf8c      	ite	hi
 80013a8:	4b10      	ldrhi	r3, [pc, #64]	@ (80013ec <HAL_DMA_IRQHandler+0xa4>)
 80013aa:	4b11      	ldrls	r3, [pc, #68]	@ (80013f0 <HAL_DMA_IRQHandler+0xa8>)
 80013ac:	6059      	str	r1, [r3, #4]
      __HAL_UNLOCK(hdma);
 80013ae:	2300      	movs	r3, #0
 80013b0:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
      if (hdma->XferCpltCallback != NULL)
 80013b4:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80013b6:	e7df      	b.n	8001378 <HAL_DMA_IRQHandler+0x30>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80013b8:	2108      	movs	r1, #8
 80013ba:	4091      	lsls	r1, r2
 80013bc:	4231      	tst	r1, r6
 80013be:	d011      	beq.n	80013e4 <HAL_DMA_IRQHandler+0x9c>
 80013c0:	0729      	lsls	r1, r5, #28
 80013c2:	d50f      	bpl.n	80013e4 <HAL_DMA_IRQHandler+0x9c>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013c4:	6819      	ldr	r1, [r3, #0]
 80013c6:	f021 010e 	bic.w	r1, r1, #14
 80013ca:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80013cc:	2301      	movs	r3, #1
 80013ce:	fa03 f202 	lsl.w	r2, r3, r2
 80013d2:	6062      	str	r2, [r4, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80013d4:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80013d6:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 80013da:	2300      	movs	r3, #0
 80013dc:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if (hdma->XferErrorCallback != NULL)
 80013e0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80013e2:	e7c9      	b.n	8001378 <HAL_DMA_IRQHandler+0x30>
}
 80013e4:	bc70      	pop	{r4, r5, r6}
 80013e6:	4770      	bx	lr
 80013e8:	40020080 	.word	0x40020080
 80013ec:	40020400 	.word	0x40020400
 80013f0:	40020000 	.word	0x40020000

080013f4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80013f8:	4c52      	ldr	r4, [pc, #328]	@ (8001544 <HAL_GPIO_Init+0x150>)
  uint32_t position = 0x00u;
 80013fa:	2300      	movs	r3, #0
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80013fc:	f04f 090f 	mov.w	r9, #15
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001400:	680a      	ldr	r2, [r1, #0]
 8001402:	fa32 f503 	lsrs.w	r5, r2, r3
 8001406:	d101      	bne.n	800140c <HAL_GPIO_Init+0x18>
      }
    }

    position++;
  }
}
 8001408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800140c:	2501      	movs	r5, #1
 800140e:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00u)
 8001412:	ea18 0202 	ands.w	r2, r8, r2
 8001416:	f000 808e 	beq.w	8001536 <HAL_GPIO_Init+0x142>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800141a:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800141c:	2703      	movs	r7, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800141e:	f006 0503 	and.w	r5, r6, #3
 8001422:	ea4f 0e43 	mov.w	lr, r3, lsl #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001426:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800142a:	1e6f      	subs	r7, r5, #1
 800142c:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800142e:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001432:	d832      	bhi.n	800149a <HAL_GPIO_Init+0xa6>
        temp = GPIOx->OSPEEDR;
 8001434:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001436:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 800143a:	68cf      	ldr	r7, [r1, #12]
 800143c:	fa07 f70e 	lsl.w	r7, r7, lr
 8001440:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8001444:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001446:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001448:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800144c:	f3c6 1700 	ubfx	r7, r6, #4, #1
 8001450:	409f      	lsls	r7, r3
 8001452:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8001456:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8001458:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800145a:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800145e:	688f      	ldr	r7, [r1, #8]
 8001460:	fa07 f70e 	lsl.w	r7, r7, lr
 8001464:	ea47 0708 	orr.w	r7, r7, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001468:	2d02      	cmp	r5, #2
        GPIOx->PUPDR = temp;
 800146a:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800146c:	d117      	bne.n	800149e <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 800146e:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 8001472:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001476:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800147a:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800147e:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8001482:	fa09 fb0a 	lsl.w	fp, r9, sl
 8001486:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800148a:	690f      	ldr	r7, [r1, #16]
 800148c:	fa07 f70a 	lsl.w	r7, r7, sl
 8001490:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3u] = temp;
 8001494:	f8c8 7020 	str.w	r7, [r8, #32]
 8001498:	e001      	b.n	800149e <HAL_GPIO_Init+0xaa>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800149a:	2d03      	cmp	r5, #3
 800149c:	d1dc      	bne.n	8001458 <HAL_GPIO_Init+0x64>
      temp = GPIOx->MODER;
 800149e:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014a0:	fa05 f50e 	lsl.w	r5, r5, lr
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80014a4:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014a8:	433d      	orrs	r5, r7
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80014aa:	f416 3f40 	tst.w	r6, #196608	@ 0x30000
      GPIOx->MODER = temp;
 80014ae:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80014b0:	d041      	beq.n	8001536 <HAL_GPIO_Init+0x142>
        temp = SYSCFG->EXTICR[position >> 2u];
 80014b2:	f023 0703 	bic.w	r7, r3, #3
 80014b6:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 80014ba:	f507 3780 	add.w	r7, r7, #65536	@ 0x10000
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 80014be:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2u];
 80014c2:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 80014c4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80014c8:	f04f 0e07 	mov.w	lr, #7
 80014cc:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80014d0:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 80014d4:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80014d8:	d02f      	beq.n	800153a <HAL_GPIO_Init+0x146>
 80014da:	4d1b      	ldr	r5, [pc, #108]	@ (8001548 <HAL_GPIO_Init+0x154>)
 80014dc:	42a8      	cmp	r0, r5
 80014de:	d02e      	beq.n	800153e <HAL_GPIO_Init+0x14a>
 80014e0:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80014e4:	42a8      	cmp	r0, r5
 80014e6:	bf14      	ite	ne
 80014e8:	2507      	movne	r5, #7
 80014ea:	2502      	moveq	r5, #2
 80014ec:	fa05 f50c 	lsl.w	r5, r5, ip
 80014f0:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2u] = temp;
 80014f4:	60bd      	str	r5, [r7, #8]
        temp = EXTI->RTSR1;
 80014f6:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 80014f8:	43d7      	mvns	r7, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80014fa:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp &= ~(iocurrent);
 80014fe:	bf0c      	ite	eq
 8001500:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8001502:	4315      	orrne	r5, r2
        EXTI->RTSR1 = temp;
 8001504:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 8001506:	6865      	ldr	r5, [r4, #4]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001508:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        temp &= ~(iocurrent);
 800150c:	bf0c      	ite	eq
 800150e:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8001510:	4315      	orrne	r5, r2
        EXTI->FTSR1 = temp;
 8001512:	6065      	str	r5, [r4, #4]
        temp = EXTI->IMR1;
 8001514:	f8d4 5080 	ldr.w	r5, [r4, #128]	@ 0x80
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001518:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
        temp &= ~(iocurrent);
 800151c:	bf0c      	ite	eq
 800151e:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8001520:	4315      	orrne	r5, r2
        EXTI->IMR1 = temp;
 8001522:	f8c4 5080 	str.w	r5, [r4, #128]	@ 0x80
        temp = EXTI->EMR1;
 8001526:	f8d4 5084 	ldr.w	r5, [r4, #132]	@ 0x84
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800152a:	03b6      	lsls	r6, r6, #14
        temp &= ~(iocurrent);
 800152c:	bf54      	ite	pl
 800152e:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8001530:	4315      	orrmi	r5, r2
        EXTI->EMR1 = temp;
 8001532:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
    position++;
 8001536:	3301      	adds	r3, #1
 8001538:	e762      	b.n	8001400 <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800153a:	2500      	movs	r5, #0
 800153c:	e7d6      	b.n	80014ec <HAL_GPIO_Init+0xf8>
 800153e:	2501      	movs	r5, #1
 8001540:	e7d4      	b.n	80014ec <HAL_GPIO_Init+0xf8>
 8001542:	bf00      	nop
 8001544:	58000800 	.word	0x58000800
 8001548:	48000400 	.word	0x48000400

0800154c <HAL_GPIO_DeInit>:
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 800154c:	4a37      	ldr	r2, [pc, #220]	@ (800162c <HAL_GPIO_DeInit+0xe0>)
{
 800154e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
 8001552:	2300      	movs	r3, #0
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001554:	f04f 0a01 	mov.w	sl, #1
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8001558:	f04f 0b07 	mov.w	fp, #7
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 800155c:	f04f 090f 	mov.w	r9, #15
  while ((GPIO_Pin >> position) != 0x00u)
 8001560:	fa31 f403 	lsrs.w	r4, r1, r3
 8001564:	d101      	bne.n	800156a <HAL_GPIO_DeInit+0x1e>
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
    }

    position++;
  }
}
 8001566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Pin) & (1uL << position);
 800156a:	fa0a fc03 	lsl.w	ip, sl, r3
    if (iocurrent != 0x00u)
 800156e:	ea1c 0601 	ands.w	r6, ip, r1
 8001572:	d054      	beq.n	800161e <HAL_GPIO_DeInit+0xd2>
      tmp = SYSCFG->EXTICR[position >> 2u];
 8001574:	f023 0403 	bic.w	r4, r3, #3
 8001578:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 800157c:	f504 3480 	add.w	r4, r4, #65536	@ 0x10000
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8001580:	f003 0703 	and.w	r7, r3, #3
      tmp = SYSCFG->EXTICR[position >> 2u];
 8001584:	68a5      	ldr	r5, [r4, #8]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8001586:	00bf      	lsls	r7, r7, #2
 8001588:	fa0b f807 	lsl.w	r8, fp, r7
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800158c:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8001590:	ea08 0e05 	and.w	lr, r8, r5
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8001594:	d045      	beq.n	8001622 <HAL_GPIO_DeInit+0xd6>
 8001596:	4d26      	ldr	r5, [pc, #152]	@ (8001630 <HAL_GPIO_DeInit+0xe4>)
 8001598:	42a8      	cmp	r0, r5
 800159a:	d044      	beq.n	8001626 <HAL_GPIO_DeInit+0xda>
 800159c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80015a0:	42a8      	cmp	r0, r5
 80015a2:	bf14      	ite	ne
 80015a4:	2507      	movne	r5, #7
 80015a6:	2502      	moveq	r5, #2
 80015a8:	40bd      	lsls	r5, r7
 80015aa:	4575      	cmp	r5, lr
 80015ac:	d117      	bne.n	80015de <HAL_GPIO_DeInit+0x92>
        EXTI->IMR1 &= ~(iocurrent);
 80015ae:	f8d2 5080 	ldr.w	r5, [r2, #128]	@ 0x80
 80015b2:	ea25 0506 	bic.w	r5, r5, r6
 80015b6:	f8c2 5080 	str.w	r5, [r2, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 80015ba:	f8d2 5084 	ldr.w	r5, [r2, #132]	@ 0x84
 80015be:	ea25 0506 	bic.w	r5, r5, r6
 80015c2:	f8c2 5084 	str.w	r5, [r2, #132]	@ 0x84
        EXTI->RTSR1 &= ~(iocurrent);
 80015c6:	6815      	ldr	r5, [r2, #0]
 80015c8:	ea25 0506 	bic.w	r5, r5, r6
 80015cc:	6015      	str	r5, [r2, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 80015ce:	6855      	ldr	r5, [r2, #4]
 80015d0:	ea25 0506 	bic.w	r5, r5, r6
 80015d4:	6055      	str	r5, [r2, #4]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80015d6:	68a5      	ldr	r5, [r4, #8]
 80015d8:	ea25 0508 	bic.w	r5, r5, r8
 80015dc:	60a5      	str	r5, [r4, #8]
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80015de:	6805      	ldr	r5, [r0, #0]
 80015e0:	2603      	movs	r6, #3
 80015e2:	005c      	lsls	r4, r3, #1
 80015e4:	fa06 f404 	lsl.w	r4, r6, r4
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80015e8:	fa23 f606 	lsr.w	r6, r3, r6
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80015ec:	4325      	orrs	r5, r4
 80015ee:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80015f2:	6005      	str	r5, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80015f4:	f003 0507 	and.w	r5, r3, #7
 80015f8:	6a37      	ldr	r7, [r6, #32]
 80015fa:	00ad      	lsls	r5, r5, #2
 80015fc:	fa09 f505 	lsl.w	r5, r9, r5
 8001600:	ea27 0705 	bic.w	r7, r7, r5
 8001604:	6237      	str	r7, [r6, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001606:	6885      	ldr	r5, [r0, #8]
 8001608:	ea25 0504 	bic.w	r5, r5, r4
 800160c:	6085      	str	r5, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800160e:	6845      	ldr	r5, [r0, #4]
 8001610:	ea25 050c 	bic.w	r5, r5, ip
 8001614:	6045      	str	r5, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001616:	68c5      	ldr	r5, [r0, #12]
 8001618:	ea25 0404 	bic.w	r4, r5, r4
 800161c:	60c4      	str	r4, [r0, #12]
    position++;
 800161e:	3301      	adds	r3, #1
 8001620:	e79e      	b.n	8001560 <HAL_GPIO_DeInit+0x14>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8001622:	2500      	movs	r5, #0
 8001624:	e7c0      	b.n	80015a8 <HAL_GPIO_DeInit+0x5c>
 8001626:	2501      	movs	r5, #1
 8001628:	e7be      	b.n	80015a8 <HAL_GPIO_DeInit+0x5c>
 800162a:	bf00      	nop
 800162c:	58000800 	.word	0x58000800
 8001630:	48000400 	.word	0x48000400

08001634 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001634:	b10a      	cbz	r2, 800163a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001636:	6181      	str	r1, [r0, #24]
 8001638:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800163a:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 800163c:	4770      	bx	lr
	...

08001640 <HAL_PWR_EnableBkUpAccess>:
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001640:	4a02      	ldr	r2, [pc, #8]	@ (800164c <HAL_PWR_EnableBkUpAccess+0xc>)
 8001642:	6813      	ldr	r3, [r2, #0]
 8001644:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001648:	6013      	str	r3, [r2, #0]
}
 800164a:	4770      	bx	lr
 800164c:	58000400 	.word	0x58000400

08001650 <HAL_PWR_EnterSLEEPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8001650:	4b0d      	ldr	r3, [pc, #52]	@ (8001688 <HAL_PWR_EnterSLEEPMode+0x38>)
{
 8001652:	b510      	push	{r4, lr}
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8001654:	695b      	ldr	r3, [r3, #20]
{
 8001656:	460c      	mov	r4, r1
  if (Regulator == PWR_MAINREGULATOR_ON)
 8001658:	b928      	cbnz	r0, 8001666 <HAL_PWR_EnterSLEEPMode+0x16>
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 800165a:	059a      	lsls	r2, r3, #22
 800165c:	d507      	bpl.n	800166e <HAL_PWR_EnterSLEEPMode+0x1e>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 800165e:	f000 f827 	bl	80016b0 <HAL_PWREx_DisableLowPowerRunMode>
 8001662:	b120      	cbz	r0, 800166e <HAL_PWR_EnterSLEEPMode+0x1e>
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8001664:	bd10      	pop	{r4, pc}
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8001666:	059b      	lsls	r3, r3, #22
 8001668:	d401      	bmi.n	800166e <HAL_PWR_EnterSLEEPMode+0x1e>
      HAL_PWREx_EnableLowPowerRunMode();
 800166a:	f000 f819 	bl	80016a0 <HAL_PWREx_EnableLowPowerRunMode>
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800166e:	4a07      	ldr	r2, [pc, #28]	@ (800168c <HAL_PWR_EnterSLEEPMode+0x3c>)
 8001670:	6913      	ldr	r3, [r2, #16]
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8001672:	2c01      	cmp	r4, #1
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001674:	f023 0304 	bic.w	r3, r3, #4
 8001678:	6113      	str	r3, [r2, #16]
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800167a:	d101      	bne.n	8001680 <HAL_PWR_EnterSLEEPMode+0x30>
    __WFI();
 800167c:	bf30      	wfi
 800167e:	e7f1      	b.n	8001664 <HAL_PWR_EnterSLEEPMode+0x14>
    __SEV();
 8001680:	bf40      	sev
    __WFE();
 8001682:	bf20      	wfe
    __WFE();
 8001684:	bf20      	wfe
 8001686:	e7ed      	b.n	8001664 <HAL_PWR_EnterSLEEPMode+0x14>
 8001688:	58000400 	.word	0x58000400
 800168c:	e000ed00 	.word	0xe000ed00

08001690 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 8001690:	4b02      	ldr	r3, [pc, #8]	@ (800169c <HAL_PWREx_GetVoltageRange+0xc>)
 8001692:	6818      	ldr	r0, [r3, #0]
}
 8001694:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	58000400 	.word	0x58000400

080016a0 <HAL_PWREx_EnableLowPowerRunMode>:
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 80016a0:	4a02      	ldr	r2, [pc, #8]	@ (80016ac <HAL_PWREx_EnableLowPowerRunMode+0xc>)
 80016a2:	6813      	ldr	r3, [r2, #0]
 80016a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016a8:	6013      	str	r3, [r2, #0]
}
 80016aa:	4770      	bx	lr
 80016ac:	58000400 	.word	0x58000400

080016b0 <HAL_PWREx_DisableLowPowerRunMode>:
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 80016b0:	4a0c      	ldr	r2, [pc, #48]	@ (80016e4 <HAL_PWREx_DisableLowPowerRunMode+0x34>)
 80016b2:	6813      	ldr	r3, [r2, #0]
 80016b4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80016b8:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 80016ba:	4b0b      	ldr	r3, [pc, #44]	@ (80016e8 <HAL_PWREx_DisableLowPowerRunMode+0x38>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	2132      	movs	r1, #50	@ 0x32
 80016c0:	434b      	muls	r3, r1
 80016c2:	490a      	ldr	r1, [pc, #40]	@ (80016ec <HAL_PWREx_DisableLowPowerRunMode+0x3c>)
 80016c4:	fbb3 f3f1 	udiv	r3, r3, r1
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80016c8:	6951      	ldr	r1, [r2, #20]
 80016ca:	0589      	lsls	r1, r1, #22
 80016cc:	d500      	bpl.n	80016d0 <HAL_PWREx_DisableLowPowerRunMode+0x20>
 80016ce:	b933      	cbnz	r3, 80016de <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 80016d0:	6953      	ldr	r3, [r2, #20]
  {
    return HAL_TIMEOUT;
  }

  return HAL_OK;
 80016d2:	f413 7f00 	tst.w	r3, #512	@ 0x200
}
 80016d6:	bf14      	ite	ne
 80016d8:	2003      	movne	r0, #3
 80016da:	2000      	moveq	r0, #0
 80016dc:	4770      	bx	lr
    wait_loop_index--;
 80016de:	3b01      	subs	r3, #1
 80016e0:	e7f2      	b.n	80016c8 <HAL_PWREx_DisableLowPowerRunMode+0x18>
 80016e2:	bf00      	nop
 80016e4:	58000400 	.word	0x58000400
 80016e8:	20000004 	.word	0x20000004
 80016ec:	000f4240 	.word	0x000f4240

080016f0 <HAL_PWREx_EnterSTOP2Mode>:
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 80016f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001720 <HAL_PWREx_EnterSTOP2Mode+0x30>)
 80016f2:	6813      	ldr	r3, [r2, #0]
 80016f4:	f023 0307 	bic.w	r3, r3, #7
 80016f8:	f043 0302 	orr.w	r3, r3, #2
 80016fc:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80016fe:	4b09      	ldr	r3, [pc, #36]	@ (8001724 <HAL_PWREx_EnterSTOP2Mode+0x34>)
 8001700:	691a      	ldr	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8001702:	2801      	cmp	r0, #1
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001704:	f042 0204 	orr.w	r2, r2, #4
 8001708:	611a      	str	r2, [r3, #16]
  if (STOPEntry == PWR_STOPENTRY_WFI)
 800170a:	d105      	bne.n	8001718 <HAL_PWREx_EnterSTOP2Mode+0x28>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800170c:	bf30      	wfi
    __WFE();
    __WFE();
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800170e:	691a      	ldr	r2, [r3, #16]
 8001710:	f022 0204 	bic.w	r2, r2, #4
 8001714:	611a      	str	r2, [r3, #16]
}
 8001716:	4770      	bx	lr
    __SEV();
 8001718:	bf40      	sev
    __WFE();
 800171a:	bf20      	wfe
    __WFE();
 800171c:	bf20      	wfe
 800171e:	e7f6      	b.n	800170e <HAL_PWREx_EnterSTOP2Mode+0x1e>
 8001720:	58000400 	.word	0x58000400
 8001724:	e000ed00 	.word	0xe000ed00

08001728 <LL_RCC_HSE_IsReady>:
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001728:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800172c:	6818      	ldr	r0, [r3, #0]
}
 800172e:	f3c0 4040 	ubfx	r0, r0, #17, #1
 8001732:	4770      	bx	lr

08001734 <LL_RCC_MSI_IsReady>:
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001734:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001738:	6818      	ldr	r0, [r3, #0]
}
 800173a:	f3c0 0040 	ubfx	r0, r0, #1, #1
 800173e:	4770      	bx	lr

08001740 <LL_RCC_MSI_SetCalibTrimming>:
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001740:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001744:	6853      	ldr	r3, [r2, #4]
 8001746:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800174a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800174e:	6053      	str	r3, [r2, #4]
}
 8001750:	4770      	bx	lr

08001752 <LL_RCC_PLL_IsReady>:
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001752:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001756:	6818      	ldr	r0, [r3, #0]
}
 8001758:	f3c0 6040 	ubfx	r0, r0, #25, #1
 800175c:	4770      	bx	lr
	...

08001760 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8001760:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8001762:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8001766:	4a2c      	ldr	r2, [pc, #176]	@ (8001818 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001768:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 800176c:	f3c0 1003 	ubfx	r0, r0, #4, #4
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8001770:	f003 030f 	and.w	r3, r3, #15
 8001774:	f852 4020 	ldr.w	r4, [r2, r0, lsl #2]
 8001778:	4a28      	ldr	r2, [pc, #160]	@ (800181c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800177a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800177e:	fbb4 f4f3 	udiv	r4, r4, r3

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8001782:	f7ff ff85 	bl	8001690 <HAL_PWREx_GetVoltageRange>

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8001786:	4b26      	ldr	r3, [pc, #152]	@ (8001820 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8001788:	4605      	mov	r5, r0
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 800178a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800178e:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8001792:	ab04      	add	r3, sp, #16
 8001794:	e903 0007 	stmdb	r3, {r0, r1, r2}
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001798:	d010      	beq.n	80017bc <RCC_SetFlashLatencyFromMSIRange+0x5c>
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800179a:	4b22      	ldr	r3, [pc, #136]	@ (8001824 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 800179c:	429c      	cmp	r4, r3
 800179e:	d318      	bcc.n	80017d2 <RCC_SetFlashLatencyFromMSIRange+0x72>
 80017a0:	f503 03b7 	add.w	r3, r3, #5996544	@ 0x5b8000
 80017a4:	f603 537f 	addw	r3, r3, #3455	@ 0xd7f
 80017a8:	429c      	cmp	r4, r3
 80017aa:	d929      	bls.n	8001800 <RCC_SetFlashLatencyFromMSIRange+0xa0>
 80017ac:	f503 1374 	add.w	r3, r3, #3997696	@ 0x3d0000
 80017b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80017b4:	429c      	cmp	r4, r3
 80017b6:	d825      	bhi.n	8001804 <RCC_SetFlashLatencyFromMSIRange+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80017b8:	2302      	movs	r3, #2
 80017ba:	e00b      	b.n	80017d4 <RCC_SetFlashLatencyFromMSIRange+0x74>
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80017bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001828 <RCC_SetFlashLatencyFromMSIRange+0xc8>)
 80017be:	429c      	cmp	r4, r3
 80017c0:	d907      	bls.n	80017d2 <RCC_SetFlashLatencyFromMSIRange+0x72>
 80017c2:	4b1a      	ldr	r3, [pc, #104]	@ (800182c <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 80017c4:	429c      	cmp	r4, r3
 80017c6:	d91b      	bls.n	8001800 <RCC_SetFlashLatencyFromMSIRange+0xa0>
 80017c8:	f503 0337 	add.w	r3, r3, #11993088	@ 0xb70000
 80017cc:	f503 53d8 	add.w	r3, r3, #6912	@ 0x1b00
 80017d0:	e7f0      	b.n	80017b4 <RCC_SetFlashLatencyFromMSIRange+0x54>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80017d2:	2300      	movs	r3, #0
      {
        latency = FLASH_LATENCY_RANGE[index];
 80017d4:	aa04      	add	r2, sp, #16
 80017d6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80017da:	f853 4c0c 	ldr.w	r4, [r3, #-12]
        break;
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80017de:	4d14      	ldr	r5, [pc, #80]	@ (8001830 <RCC_SetFlashLatencyFromMSIRange+0xd0>)
 80017e0:	682b      	ldr	r3, [r5, #0]
 80017e2:	f023 0307 	bic.w	r3, r3, #7
 80017e6:	4323      	orrs	r3, r4
 80017e8:	602b      	str	r3, [r5, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80017ea:	f7ff f8f7 	bl	80009dc <HAL_GetTick>
 80017ee:	4606      	mov	r6, r0

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80017f0:	682b      	ldr	r3, [r5, #0]
 80017f2:	f003 0307 	and.w	r3, r3, #7
 80017f6:	429c      	cmp	r4, r3
 80017f8:	d106      	bne.n	8001808 <RCC_SetFlashLatencyFromMSIRange+0xa8>
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 80017fa:	2000      	movs	r0, #0
}
 80017fc:	b004      	add	sp, #16
 80017fe:	bd70      	pop	{r4, r5, r6, pc}
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8001800:	2301      	movs	r3, #1
 8001802:	e7e7      	b.n	80017d4 <RCC_SetFlashLatencyFromMSIRange+0x74>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8001804:	2400      	movs	r4, #0
 8001806:	e7ea      	b.n	80017de <RCC_SetFlashLatencyFromMSIRange+0x7e>
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001808:	f7ff f8e8 	bl	80009dc <HAL_GetTick>
 800180c:	1b80      	subs	r0, r0, r6
 800180e:	2802      	cmp	r0, #2
 8001810:	d9ee      	bls.n	80017f0 <RCC_SetFlashLatencyFromMSIRange+0x90>
      return HAL_TIMEOUT;
 8001812:	2003      	movs	r0, #3
 8001814:	e7f2      	b.n	80017fc <RCC_SetFlashLatencyFromMSIRange+0x9c>
 8001816:	bf00      	nop
 8001818:	080063c4 	.word	0x080063c4
 800181c:	08006424 	.word	0x08006424
 8001820:	080062d8 	.word	0x080062d8
 8001824:	006acfc0 	.word	0x006acfc0
 8001828:	0121eabf 	.word	0x0121eabf
 800182c:	0234933f 	.word	0x0234933f
 8001830:	58004000 	.word	0x58004000

08001834 <HAL_RCC_GetSysClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001834:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
{
 8001838:	b510      	push	{r4, lr}
 800183a:	689a      	ldr	r2, [r3, #8]
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800183c:	68d9      	ldr	r1, [r3, #12]
  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800183e:	f012 020c 	ands.w	r2, r2, #12
 8001842:	d005      	beq.n	8001850 <HAL_RCC_GetSysClockFreq+0x1c>
 8001844:	2a0c      	cmp	r2, #12
 8001846:	d14a      	bne.n	80018de <HAL_RCC_GetSysClockFreq+0xaa>
 8001848:	f001 0303 	and.w	r3, r1, #3
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 800184c:	2b01      	cmp	r3, #1
 800184e:	d150      	bne.n	80018f2 <HAL_RCC_GetSysClockFreq+0xbe>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8001850:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001854:	482b      	ldr	r0, [pc, #172]	@ (8001904 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001856:	680b      	ldr	r3, [r1, #0]
 8001858:	f013 0308 	ands.w	r3, r3, #8
 800185c:	d006      	beq.n	800186c <HAL_RCC_GetSysClockFreq+0x38>
 800185e:	680b      	ldr	r3, [r1, #0]
 8001860:	f013 0308 	ands.w	r3, r3, #8
 8001864:	d137      	bne.n	80018d6 <HAL_RCC_GetSysClockFreq+0xa2>
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8001866:	f8d1 1094 	ldr.w	r1, [r1, #148]	@ 0x94
 800186a:	e007      	b.n	800187c <HAL_RCC_GetSysClockFreq+0x48>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800186c:	680c      	ldr	r4, [r1, #0]
 800186e:	0724      	lsls	r4, r4, #28
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8001870:	bf56      	itet	pl
 8001872:	f8d1 3094 	ldrpl.w	r3, [r1, #148]	@ 0x94
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8001876:	6809      	ldrmi	r1, [r1, #0]
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8001878:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
 800187c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
  uint32_t sysclockfreq = 0U;
 8001880:	2a00      	cmp	r2, #0
 8001882:	bf0c      	ite	eq
 8001884:	4618      	moveq	r0, r3
 8001886:	2000      	movne	r0, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001888:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800188c:	688a      	ldr	r2, [r1, #8]
 800188e:	f002 020c 	and.w	r2, r2, #12
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001892:	2a0c      	cmp	r2, #12
 8001894:	d11e      	bne.n	80018d4 <HAL_RCC_GetSysClockFreq+0xa0>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001896:	68ca      	ldr	r2, [r1, #12]
 8001898:	f002 0203 	and.w	r2, r2, #3
    switch (pllsource)
 800189c:	2a02      	cmp	r2, #2
 800189e:	d02e      	beq.n	80018fe <HAL_RCC_GetSysClockFreq+0xca>
 80018a0:	2a03      	cmp	r2, #3
 80018a2:	d106      	bne.n	80018b2 <HAL_RCC_GetSysClockFreq+0x7e>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80018a4:	680b      	ldr	r3, [r1, #0]
          pllinputfreq = HSE_VALUE;
 80018a6:	4a18      	ldr	r2, [pc, #96]	@ (8001908 <HAL_RCC_GetSysClockFreq+0xd4>)
 80018a8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80018ac:	4b17      	ldr	r3, [pc, #92]	@ (800190c <HAL_RCC_GetSysClockFreq+0xd8>)
 80018ae:	bf08      	it	eq
 80018b0:	4613      	moveq	r3, r2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80018b2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80018b6:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80018b8:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80018ba:	68d2      	ldr	r2, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80018bc:	f3c0 2006 	ubfx	r0, r0, #8, #7
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80018c0:	4358      	muls	r0, r3
 80018c2:	f3c1 1302 	ubfx	r3, r1, #4, #3
 80018c6:	3301      	adds	r3, #1
 80018c8:	fbb0 f0f3 	udiv	r0, r0, r3
 80018cc:	0f53      	lsrs	r3, r2, #29
 80018ce:	3301      	adds	r3, #1
 80018d0:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80018d4:	bd10      	pop	{r4, pc}
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80018d6:	680b      	ldr	r3, [r1, #0]
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80018d8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80018dc:	e7ce      	b.n	800187c <HAL_RCC_GetSysClockFreq+0x48>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018de:	2a04      	cmp	r2, #4
 80018e0:	d00a      	beq.n	80018f8 <HAL_RCC_GetSysClockFreq+0xc4>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80018e2:	2a08      	cmp	r2, #8
 80018e4:	d105      	bne.n	80018f2 <HAL_RCC_GetSysClockFreq+0xbe>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f413 1380 	ands.w	r3, r3, #1048576	@ 0x100000
 80018ec:	d104      	bne.n	80018f8 <HAL_RCC_GetSysClockFreq+0xc4>
      sysclockfreq = HSE_VALUE;
 80018ee:	4806      	ldr	r0, [pc, #24]	@ (8001908 <HAL_RCC_GetSysClockFreq+0xd4>)
 80018f0:	e7ca      	b.n	8001888 <HAL_RCC_GetSysClockFreq+0x54>
  uint32_t msifreq = 0U;
 80018f2:	2300      	movs	r3, #0
  uint32_t sysclockfreq = 0U;
 80018f4:	4618      	mov	r0, r3
 80018f6:	e7c7      	b.n	8001888 <HAL_RCC_GetSysClockFreq+0x54>
    sysclockfreq = HSI_VALUE;
 80018f8:	4804      	ldr	r0, [pc, #16]	@ (800190c <HAL_RCC_GetSysClockFreq+0xd8>)
  uint32_t msifreq = 0U;
 80018fa:	2300      	movs	r3, #0
 80018fc:	e7c4      	b.n	8001888 <HAL_RCC_GetSysClockFreq+0x54>
        pllinputfreq = HSI_VALUE;
 80018fe:	4b03      	ldr	r3, [pc, #12]	@ (800190c <HAL_RCC_GetSysClockFreq+0xd8>)
 8001900:	e7d7      	b.n	80018b2 <HAL_RCC_GetSysClockFreq+0x7e>
 8001902:	bf00      	nop
 8001904:	080063c4 	.word	0x080063c4
 8001908:	01e84800 	.word	0x01e84800
 800190c:	00f42400 	.word	0x00f42400

08001910 <HAL_RCC_GetHCLKFreq>:
{
 8001910:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8001912:	f7ff ff8f 	bl	8001834 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001916:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800191a:	4a04      	ldr	r2, [pc, #16]	@ (800192c <HAL_RCC_GetHCLKFreq+0x1c>)
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001922:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8001926:	fbb0 f0f3 	udiv	r0, r0, r3
 800192a:	bd08      	pop	{r3, pc}
 800192c:	08006424 	.word	0x08006424

08001930 <HAL_RCC_OscConfig>:
{
 8001930:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (RCC_OscInitStruct == NULL)
 8001934:	4604      	mov	r4, r0
 8001936:	2800      	cmp	r0, #0
 8001938:	d053      	beq.n	80019e2 <HAL_RCC_OscConfig+0xb2>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800193a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800193e:	689d      	ldr	r5, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001940:	68de      	ldr	r6, [r3, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001942:	6803      	ldr	r3, [r0, #0]
 8001944:	069b      	lsls	r3, r3, #26
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001946:	f005 050c 	and.w	r5, r5, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800194a:	f006 0603 	and.w	r6, r6, #3
 800194e:	d568      	bpl.n	8001a22 <HAL_RCC_OscConfig+0xf2>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001950:	6a02      	ldr	r2, [r0, #32]
 8001952:	b11d      	cbz	r5, 800195c <HAL_RCC_OscConfig+0x2c>
 8001954:	2d0c      	cmp	r5, #12
 8001956:	d146      	bne.n	80019e6 <HAL_RCC_OscConfig+0xb6>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001958:	2e01      	cmp	r6, #1
 800195a:	d144      	bne.n	80019e6 <HAL_RCC_OscConfig+0xb6>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800195c:	2a00      	cmp	r2, #0
 800195e:	d040      	beq.n	80019e2 <HAL_RCC_OscConfig+0xb2>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001960:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001964:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	0717      	lsls	r7, r2, #28
 800196a:	bf56      	itet	pl
 800196c:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	@ 0x94
 8001970:	681b      	ldrmi	r3, [r3, #0]
 8001972:	091b      	lsrpl	r3, r3, #4
 8001974:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001978:	4299      	cmp	r1, r3
 800197a:	d91f      	bls.n	80019bc <HAL_RCC_OscConfig+0x8c>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800197c:	4608      	mov	r0, r1
 800197e:	f7ff feef 	bl	8001760 <RCC_SetFlashLatencyFromMSIRange>
 8001982:	2800      	cmp	r0, #0
 8001984:	d12d      	bne.n	80019e2 <HAL_RCC_OscConfig+0xb2>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001986:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800198a:	6813      	ldr	r3, [r2, #0]
 800198c:	f043 0308 	orr.w	r3, r3, #8
 8001990:	6013      	str	r3, [r2, #0]
 8001992:	6813      	ldr	r3, [r2, #0]
 8001994:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8001996:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800199a:	430b      	orrs	r3, r1
 800199c:	6013      	str	r3, [r2, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800199e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80019a0:	f7ff fece 	bl	8001740 <LL_RCC_MSI_SetCalibTrimming>
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80019a4:	f7ff ffb4 	bl	8001910 <HAL_RCC_GetHCLKFreq>
 80019a8:	4bab      	ldr	r3, [pc, #684]	@ (8001c58 <HAL_RCC_OscConfig+0x328>)
 80019aa:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 80019ac:	4bab      	ldr	r3, [pc, #684]	@ (8001c5c <HAL_RCC_OscConfig+0x32c>)
 80019ae:	6818      	ldr	r0, [r3, #0]
 80019b0:	f7ff f812 	bl	80009d8 <HAL_InitTick>
        if (status != HAL_OK)
 80019b4:	2800      	cmp	r0, #0
 80019b6:	d034      	beq.n	8001a22 <HAL_RCC_OscConfig+0xf2>
}
 80019b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80019c0:	6813      	ldr	r3, [r2, #0]
 80019c2:	f043 0308 	orr.w	r3, r3, #8
 80019c6:	6013      	str	r3, [r2, #0]
 80019c8:	6813      	ldr	r3, [r2, #0]
 80019ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80019ce:	430b      	orrs	r3, r1
 80019d0:	6013      	str	r3, [r2, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019d2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80019d4:	f7ff feb4 	bl	8001740 <LL_RCC_MSI_SetCalibTrimming>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80019d8:	4608      	mov	r0, r1
 80019da:	f7ff fec1 	bl	8001760 <RCC_SetFlashLatencyFromMSIRange>
 80019de:	2800      	cmp	r0, #0
 80019e0:	d0e0      	beq.n	80019a4 <HAL_RCC_OscConfig+0x74>
    return HAL_ERROR;
 80019e2:	2001      	movs	r0, #1
 80019e4:	e7e8      	b.n	80019b8 <HAL_RCC_OscConfig+0x88>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80019e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019ea:	2a00      	cmp	r2, #0
 80019ec:	d054      	beq.n	8001a98 <HAL_RCC_OscConfig+0x168>
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	f042 0201 	orr.w	r2, r2, #1
 80019f4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80019f6:	f7fe fff1 	bl	80009dc <HAL_GetTick>
 80019fa:	4607      	mov	r7, r0
        while (LL_RCC_MSI_IsReady() == 0U)
 80019fc:	f7ff fe9a 	bl	8001734 <LL_RCC_MSI_IsReady>
 8001a00:	2800      	cmp	r0, #0
 8001a02:	d042      	beq.n	8001a8a <HAL_RCC_OscConfig+0x15a>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a04:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a08:	6813      	ldr	r3, [r2, #0]
 8001a0a:	f043 0308 	orr.w	r3, r3, #8
 8001a0e:	6013      	str	r3, [r2, #0]
 8001a10:	6813      	ldr	r3, [r2, #0]
 8001a12:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8001a14:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001a18:	430b      	orrs	r3, r1
 8001a1a:	6013      	str	r3, [r2, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a1c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8001a1e:	f7ff fe8f 	bl	8001740 <LL_RCC_MSI_SetCalibTrimming>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a22:	6823      	ldr	r3, [r4, #0]
 8001a24:	07d8      	lsls	r0, r3, #31
 8001a26:	d448      	bmi.n	8001aba <HAL_RCC_OscConfig+0x18a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a28:	6823      	ldr	r3, [r4, #0]
 8001a2a:	0799      	lsls	r1, r3, #30
 8001a2c:	f100 808c 	bmi.w	8001b48 <HAL_RCC_OscConfig+0x218>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a30:	6823      	ldr	r3, [r4, #0]
 8001a32:	071e      	lsls	r6, r3, #28
 8001a34:	f140 80fa 	bpl.w	8001c2c <HAL_RCC_OscConfig+0x2fc>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a38:	69a3      	ldr	r3, [r4, #24]
 8001a3a:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	f000 80e1 	beq.w	8001c06 <HAL_RCC_OscConfig+0x2d6>
      uint32_t csr_temp = RCC->CSR;
 8001a44:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8001a48:	69e1      	ldr	r1, [r4, #28]
 8001a4a:	f003 0210 	and.w	r2, r3, #16
 8001a4e:	4291      	cmp	r1, r2
 8001a50:	f000 80c4 	beq.w	8001bdc <HAL_RCC_OscConfig+0x2ac>
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001a54:	f003 0203 	and.w	r2, r3, #3
 8001a58:	2a02      	cmp	r2, #2
 8001a5a:	d0c2      	beq.n	80019e2 <HAL_RCC_OscConfig+0xb2>
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8001a5c:	07d8      	lsls	r0, r3, #31
 8001a5e:	f140 80b3 	bpl.w	8001bc8 <HAL_RCC_OscConfig+0x298>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8001a62:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8001a66:	f023 0301 	bic.w	r3, r3, #1
 8001a6a:	f8c6 3094 	str.w	r3, [r6, #148]	@ 0x94
          tickstart = HAL_GetTick();
 8001a6e:	f7fe ffb5 	bl	80009dc <HAL_GetTick>
 8001a72:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8001a74:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8001a78:	0799      	lsls	r1, r3, #30
 8001a7a:	f140 80a5 	bpl.w	8001bc8 <HAL_RCC_OscConfig+0x298>
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a7e:	f7fe ffad 	bl	80009dc <HAL_GetTick>
 8001a82:	1bc3      	subs	r3, r0, r7
 8001a84:	2b11      	cmp	r3, #17
 8001a86:	d9f5      	bls.n	8001a74 <HAL_RCC_OscConfig+0x144>
 8001a88:	e004      	b.n	8001a94 <HAL_RCC_OscConfig+0x164>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a8a:	f7fe ffa7 	bl	80009dc <HAL_GetTick>
 8001a8e:	1bc0      	subs	r0, r0, r7
 8001a90:	2802      	cmp	r0, #2
 8001a92:	d9b3      	bls.n	80019fc <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 8001a94:	2003      	movs	r0, #3
 8001a96:	e78f      	b.n	80019b8 <HAL_RCC_OscConfig+0x88>
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	f022 0201 	bic.w	r2, r2, #1
 8001a9e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001aa0:	f7fe ff9c 	bl	80009dc <HAL_GetTick>
 8001aa4:	4607      	mov	r7, r0
        while (LL_RCC_MSI_IsReady() != 0U)
 8001aa6:	f7ff fe45 	bl	8001734 <LL_RCC_MSI_IsReady>
 8001aaa:	2800      	cmp	r0, #0
 8001aac:	d0b9      	beq.n	8001a22 <HAL_RCC_OscConfig+0xf2>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001aae:	f7fe ff95 	bl	80009dc <HAL_GetTick>
 8001ab2:	1bc0      	subs	r0, r0, r7
 8001ab4:	2802      	cmp	r0, #2
 8001ab6:	d9f6      	bls.n	8001aa6 <HAL_RCC_OscConfig+0x176>
 8001ab8:	e7ec      	b.n	8001a94 <HAL_RCC_OscConfig+0x164>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001aba:	2d08      	cmp	r5, #8
 8001abc:	d003      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x196>
 8001abe:	2d0c      	cmp	r5, #12
 8001ac0:	d105      	bne.n	8001ace <HAL_RCC_OscConfig+0x19e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001ac2:	2e03      	cmp	r6, #3
 8001ac4:	d103      	bne.n	8001ace <HAL_RCC_OscConfig+0x19e>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001ac6:	6863      	ldr	r3, [r4, #4]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d1ad      	bne.n	8001a28 <HAL_RCC_OscConfig+0xf8>
 8001acc:	e789      	b.n	80019e2 <HAL_RCC_OscConfig+0xb2>
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8001ace:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ad2:	68a1      	ldr	r1, [r4, #8]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8001ada:	430a      	orrs	r2, r1
 8001adc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ade:	6862      	ldr	r2, [r4, #4]
 8001ae0:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8001ae4:	d110      	bne.n	8001b08 <HAL_RCC_OscConfig+0x1d8>
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001aec:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001aee:	f7fe ff75 	bl	80009dc <HAL_GetTick>
 8001af2:	4607      	mov	r7, r0
        while (LL_RCC_HSE_IsReady() == 0U)
 8001af4:	f7ff fe18 	bl	8001728 <LL_RCC_HSE_IsReady>
 8001af8:	2800      	cmp	r0, #0
 8001afa:	d195      	bne.n	8001a28 <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001afc:	f7fe ff6e 	bl	80009dc <HAL_GetTick>
 8001b00:	1bc0      	subs	r0, r0, r7
 8001b02:	2864      	cmp	r0, #100	@ 0x64
 8001b04:	d9f6      	bls.n	8001af4 <HAL_RCC_OscConfig+0x1c4>
 8001b06:	e7c5      	b.n	8001a94 <HAL_RCC_OscConfig+0x164>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b08:	f5b2 1f04 	cmp.w	r2, #2162688	@ 0x210000
 8001b0c:	d104      	bne.n	8001b18 <HAL_RCC_OscConfig+0x1e8>
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8001b14:	601a      	str	r2, [r3, #0]
 8001b16:	e7e6      	b.n	8001ae6 <HAL_RCC_OscConfig+0x1b6>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001b18:	6819      	ldr	r1, [r3, #0]
 8001b1a:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8001b1e:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8001b20:	6819      	ldr	r1, [r3, #0]
 8001b22:	f421 1100 	bic.w	r1, r1, #2097152	@ 0x200000
 8001b26:	6019      	str	r1, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b28:	2a00      	cmp	r2, #0
 8001b2a:	d1e0      	bne.n	8001aee <HAL_RCC_OscConfig+0x1be>
        tickstart = HAL_GetTick();
 8001b2c:	f7fe ff56 	bl	80009dc <HAL_GetTick>
 8001b30:	4607      	mov	r7, r0
        while (LL_RCC_HSE_IsReady() != 0U)
 8001b32:	f7ff fdf9 	bl	8001728 <LL_RCC_HSE_IsReady>
 8001b36:	2800      	cmp	r0, #0
 8001b38:	f43f af76 	beq.w	8001a28 <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b3c:	f7fe ff4e 	bl	80009dc <HAL_GetTick>
 8001b40:	1bc0      	subs	r0, r0, r7
 8001b42:	2864      	cmp	r0, #100	@ 0x64
 8001b44:	d9f5      	bls.n	8001b32 <HAL_RCC_OscConfig+0x202>
 8001b46:	e7a5      	b.n	8001a94 <HAL_RCC_OscConfig+0x164>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001b48:	2d04      	cmp	r5, #4
 8001b4a:	6923      	ldr	r3, [r4, #16]
 8001b4c:	d003      	beq.n	8001b56 <HAL_RCC_OscConfig+0x226>
 8001b4e:	2d0c      	cmp	r5, #12
 8001b50:	d10e      	bne.n	8001b70 <HAL_RCC_OscConfig+0x240>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b52:	2e02      	cmp	r6, #2
 8001b54:	d10c      	bne.n	8001b70 <HAL_RCC_OscConfig+0x240>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	f43f af43 	beq.w	80019e2 <HAL_RCC_OscConfig+0xb2>
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001b5c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b60:	6961      	ldr	r1, [r4, #20]
 8001b62:	6853      	ldr	r3, [r2, #4]
 8001b64:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8001b68:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001b6c:	6053      	str	r3, [r2, #4]
}
 8001b6e:	e75f      	b.n	8001a30 <HAL_RCC_OscConfig+0x100>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b70:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
 8001b74:	b1bb      	cbz	r3, 8001ba6 <HAL_RCC_OscConfig+0x276>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001b76:	6833      	ldr	r3, [r6, #0]
 8001b78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b7c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001b7e:	f7fe ff2d 	bl	80009dc <HAL_GetTick>
 8001b82:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001b84:	6833      	ldr	r3, [r6, #0]
 8001b86:	055a      	lsls	r2, r3, #21
 8001b88:	d405      	bmi.n	8001b96 <HAL_RCC_OscConfig+0x266>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b8a:	f7fe ff27 	bl	80009dc <HAL_GetTick>
 8001b8e:	1bc3      	subs	r3, r0, r7
 8001b90:	2b02      	cmp	r3, #2
 8001b92:	d9f7      	bls.n	8001b84 <HAL_RCC_OscConfig+0x254>
 8001b94:	e77e      	b.n	8001a94 <HAL_RCC_OscConfig+0x164>
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001b96:	6873      	ldr	r3, [r6, #4]
 8001b98:	6962      	ldr	r2, [r4, #20]
 8001b9a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8001b9e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001ba2:	6073      	str	r3, [r6, #4]
}
 8001ba4:	e744      	b.n	8001a30 <HAL_RCC_OscConfig+0x100>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8001ba6:	6833      	ldr	r3, [r6, #0]
 8001ba8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001bac:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001bae:	f7fe ff15 	bl	80009dc <HAL_GetTick>
 8001bb2:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001bb4:	6833      	ldr	r3, [r6, #0]
 8001bb6:	055b      	lsls	r3, r3, #21
 8001bb8:	f57f af3a 	bpl.w	8001a30 <HAL_RCC_OscConfig+0x100>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bbc:	f7fe ff0e 	bl	80009dc <HAL_GetTick>
 8001bc0:	1bc3      	subs	r3, r0, r7
 8001bc2:	2b02      	cmp	r3, #2
 8001bc4:	d9f6      	bls.n	8001bb4 <HAL_RCC_OscConfig+0x284>
 8001bc6:	e765      	b.n	8001a94 <HAL_RCC_OscConfig+0x164>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8001bc8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001bcc:	69e1      	ldr	r1, [r4, #28]
 8001bce:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8001bd2:	f023 0310 	bic.w	r3, r3, #16
 8001bd6:	430b      	orrs	r3, r1
 8001bd8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8001bdc:	f04f 47b0 	mov.w	r7, #1476395008	@ 0x58000000
 8001be0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001be4:	f043 0301 	orr.w	r3, r3, #1
 8001be8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8001bec:	f7fe fef6 	bl	80009dc <HAL_GetTick>
 8001bf0:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8001bf2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001bf6:	079a      	lsls	r2, r3, #30
 8001bf8:	d418      	bmi.n	8001c2c <HAL_RCC_OscConfig+0x2fc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bfa:	f7fe feef 	bl	80009dc <HAL_GetTick>
 8001bfe:	1b83      	subs	r3, r0, r6
 8001c00:	2b11      	cmp	r3, #17
 8001c02:	d9f6      	bls.n	8001bf2 <HAL_RCC_OscConfig+0x2c2>
 8001c04:	e746      	b.n	8001a94 <HAL_RCC_OscConfig+0x164>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8001c06:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8001c0a:	f023 0301 	bic.w	r3, r3, #1
 8001c0e:	f8c6 3094 	str.w	r3, [r6, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8001c12:	f7fe fee3 	bl	80009dc <HAL_GetTick>
 8001c16:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8001c18:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8001c1c:	079b      	lsls	r3, r3, #30
 8001c1e:	d505      	bpl.n	8001c2c <HAL_RCC_OscConfig+0x2fc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c20:	f7fe fedc 	bl	80009dc <HAL_GetTick>
 8001c24:	1bc3      	subs	r3, r0, r7
 8001c26:	2b11      	cmp	r3, #17
 8001c28:	d9f6      	bls.n	8001c18 <HAL_RCC_OscConfig+0x2e8>
 8001c2a:	e733      	b.n	8001a94 <HAL_RCC_OscConfig+0x164>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c2c:	6823      	ldr	r3, [r4, #0]
 8001c2e:	0758      	lsls	r0, r3, #29
 8001c30:	d554      	bpl.n	8001cdc <HAL_RCC_OscConfig+0x3ac>
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8001c32:	4f0b      	ldr	r7, [pc, #44]	@ (8001c60 <HAL_RCC_OscConfig+0x330>)
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	05d9      	lsls	r1, r3, #23
 8001c38:	d414      	bmi.n	8001c64 <HAL_RCC_OscConfig+0x334>
      HAL_PWR_EnableBkUpAccess();
 8001c3a:	f7ff fd01 	bl	8001640 <HAL_PWR_EnableBkUpAccess>
      tickstart = HAL_GetTick();
 8001c3e:	f7fe fecd 	bl	80009dc <HAL_GetTick>
 8001c42:	4606      	mov	r6, r0
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	05da      	lsls	r2, r3, #23
 8001c48:	d40c      	bmi.n	8001c64 <HAL_RCC_OscConfig+0x334>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c4a:	f7fe fec7 	bl	80009dc <HAL_GetTick>
 8001c4e:	1b83      	subs	r3, r0, r6
 8001c50:	2b02      	cmp	r3, #2
 8001c52:	d9f7      	bls.n	8001c44 <HAL_RCC_OscConfig+0x314>
 8001c54:	e71e      	b.n	8001a94 <HAL_RCC_OscConfig+0x164>
 8001c56:	bf00      	nop
 8001c58:	20000004 	.word	0x20000004
 8001c5c:	20000008 	.word	0x20000008
 8001c60:	58000400 	.word	0x58000400
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c64:	68e3      	ldr	r3, [r4, #12]
 8001c66:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d058      	beq.n	8001d20 <HAL_RCC_OscConfig+0x3f0>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8001c6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001c72:	2b05      	cmp	r3, #5
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001c74:	bf02      	ittt	eq
 8001c76:	f8d6 3090 	ldreq.w	r3, [r6, #144]	@ 0x90
 8001c7a:	f043 0304 	orreq.w	r3, r3, #4
 8001c7e:	f8c6 3090 	streq.w	r3, [r6, #144]	@ 0x90
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001c82:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
      tickstart = HAL_GetTick();
 8001c86:	f7fe fea9 	bl	80009dc <HAL_GetTick>
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001c8a:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 8001c8e:	f043 0301 	orr.w	r3, r3, #1
      tickstart = HAL_GetTick();
 8001c92:	4607      	mov	r7, r0
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001c94:	f8c6 3090 	str.w	r3, [r6, #144]	@ 0x90
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c98:	f241 3888 	movw	r8, #5000	@ 0x1388
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001c9c:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 8001ca0:	079b      	lsls	r3, r3, #30
 8001ca2:	d405      	bmi.n	8001cb0 <HAL_RCC_OscConfig+0x380>
 8001ca4:	f7fe fe9a 	bl	80009dc <HAL_GetTick>
 8001ca8:	1bc3      	subs	r3, r0, r7
 8001caa:	4543      	cmp	r3, r8
 8001cac:	d9f6      	bls.n	8001c9c <HAL_RCC_OscConfig+0x36c>
 8001cae:	e6f1      	b.n	8001a94 <HAL_RCC_OscConfig+0x164>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001cb0:	68e3      	ldr	r3, [r4, #12]
 8001cb2:	f023 0304 	bic.w	r3, r3, #4
 8001cb6:	2b81      	cmp	r3, #129	@ 0x81
 8001cb8:	d11b      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x3c2>
        tickstart = HAL_GetTick();
 8001cba:	f7fe fe8f 	bl	80009dc <HAL_GetTick>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001cbe:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 8001cc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cc6:	f8c6 3090 	str.w	r3, [r6, #144]	@ 0x90
        tickstart = HAL_GetTick();
 8001cca:	4607      	mov	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001ccc:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cd0:	f241 3888 	movw	r8, #5000	@ 0x1388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001cd4:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 8001cd8:	0518      	lsls	r0, r3, #20
 8001cda:	d504      	bpl.n	8001ce6 <HAL_RCC_OscConfig+0x3b6>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001cdc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d14a      	bne.n	8001d78 <HAL_RCC_OscConfig+0x448>
  return HAL_OK;
 8001ce2:	2000      	movs	r0, #0
 8001ce4:	e668      	b.n	80019b8 <HAL_RCC_OscConfig+0x88>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ce6:	f7fe fe79 	bl	80009dc <HAL_GetTick>
 8001cea:	1bc0      	subs	r0, r0, r7
 8001cec:	4540      	cmp	r0, r8
 8001cee:	d9f1      	bls.n	8001cd4 <HAL_RCC_OscConfig+0x3a4>
 8001cf0:	e6d0      	b.n	8001a94 <HAL_RCC_OscConfig+0x164>
        tickstart = HAL_GetTick();
 8001cf2:	f7fe fe73 	bl	80009dc <HAL_GetTick>
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001cf6:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 8001cfa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001cfe:	f8c6 3090 	str.w	r3, [r6, #144]	@ 0x90
        tickstart = HAL_GetTick();
 8001d02:	4607      	mov	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001d04:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d08:	f241 3888 	movw	r8, #5000	@ 0x1388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001d0c:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 8001d10:	0519      	lsls	r1, r3, #20
 8001d12:	d5e3      	bpl.n	8001cdc <HAL_RCC_OscConfig+0x3ac>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d14:	f7fe fe62 	bl	80009dc <HAL_GetTick>
 8001d18:	1bc0      	subs	r0, r0, r7
 8001d1a:	4540      	cmp	r0, r8
 8001d1c:	d9f6      	bls.n	8001d0c <HAL_RCC_OscConfig+0x3dc>
 8001d1e:	e6b9      	b.n	8001a94 <HAL_RCC_OscConfig+0x164>
      tickstart = HAL_GetTick();
 8001d20:	f7fe fe5c 	bl	80009dc <HAL_GetTick>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001d24:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 8001d28:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
      tickstart = HAL_GetTick();
 8001d2c:	4607      	mov	r7, r0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001d2e:	f8c6 3090 	str.w	r3, [r6, #144]	@ 0x90
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d32:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001d36:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 8001d3a:	051a      	lsls	r2, r3, #20
 8001d3c:	d416      	bmi.n	8001d6c <HAL_RCC_OscConfig+0x43c>
      tickstart = HAL_GetTick();
 8001d3e:	f7fe fe4d 	bl	80009dc <HAL_GetTick>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001d42:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 8001d46:	f023 0301 	bic.w	r3, r3, #1
 8001d4a:	f8c6 3090 	str.w	r3, [r6, #144]	@ 0x90
      tickstart = HAL_GetTick();
 8001d4e:	4607      	mov	r7, r0
 8001d50:	f04f 48b0 	mov.w	r8, #1476395008	@ 0x58000000
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d54:	f241 3688 	movw	r6, #5000	@ 0x1388
 8001d58:	f8d8 3090 	ldr.w	r3, [r8, #144]	@ 0x90
 8001d5c:	079b      	lsls	r3, r3, #30
 8001d5e:	d5bd      	bpl.n	8001cdc <HAL_RCC_OscConfig+0x3ac>
 8001d60:	f7fe fe3c 	bl	80009dc <HAL_GetTick>
 8001d64:	1bc3      	subs	r3, r0, r7
 8001d66:	42b3      	cmp	r3, r6
 8001d68:	d9f6      	bls.n	8001d58 <HAL_RCC_OscConfig+0x428>
 8001d6a:	e693      	b.n	8001a94 <HAL_RCC_OscConfig+0x164>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d6c:	f7fe fe36 	bl	80009dc <HAL_GetTick>
 8001d70:	1bc0      	subs	r0, r0, r7
 8001d72:	4540      	cmp	r0, r8
 8001d74:	d9df      	bls.n	8001d36 <HAL_RCC_OscConfig+0x406>
 8001d76:	e68d      	b.n	8001a94 <HAL_RCC_OscConfig+0x164>
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d78:	2d0c      	cmp	r5, #12
 8001d7a:	d04e      	beq.n	8001e1a <HAL_RCC_OscConfig+0x4ea>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001d7c:	2b02      	cmp	r3, #2
 8001d7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8001d88:	601a      	str	r2, [r3, #0]
 8001d8a:	d133      	bne.n	8001df4 <HAL_RCC_OscConfig+0x4c4>
        tickstart = HAL_GetTick();
 8001d8c:	f7fe fe26 	bl	80009dc <HAL_GetTick>
 8001d90:	4605      	mov	r5, r0
        while (LL_RCC_PLL_IsReady() != 0U)
 8001d92:	f7ff fcde 	bl	8001752 <LL_RCC_PLL_IsReady>
 8001d96:	bb38      	cbnz	r0, 8001de8 <HAL_RCC_OscConfig+0x4b8>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d98:	e9d4 310c 	ldrd	r3, r1, [r4, #48]	@ 0x30
 8001d9c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001da0:	430b      	orrs	r3, r1
 8001da2:	68d0      	ldr	r0, [r2, #12]
 8001da4:	492d      	ldr	r1, [pc, #180]	@ (8001e5c <HAL_RCC_OscConfig+0x52c>)
 8001da6:	4001      	ands	r1, r0
 8001da8:	430b      	orrs	r3, r1
 8001daa:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8001dac:	430b      	orrs	r3, r1
 8001dae:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8001db0:	430b      	orrs	r3, r1
 8001db2:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8001db4:	430b      	orrs	r3, r1
 8001db6:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8001db8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001dbc:	60d3      	str	r3, [r2, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001dbe:	6813      	ldr	r3, [r2, #0]
 8001dc0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001dc4:	6013      	str	r3, [r2, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001dc6:	68d3      	ldr	r3, [r2, #12]
 8001dc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dcc:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8001dce:	f7fe fe05 	bl	80009dc <HAL_GetTick>
 8001dd2:	4604      	mov	r4, r0
        while (LL_RCC_PLL_IsReady() == 0U)
 8001dd4:	f7ff fcbd 	bl	8001752 <LL_RCC_PLL_IsReady>
 8001dd8:	2800      	cmp	r0, #0
 8001dda:	d182      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x3b2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ddc:	f7fe fdfe 	bl	80009dc <HAL_GetTick>
 8001de0:	1b00      	subs	r0, r0, r4
 8001de2:	280a      	cmp	r0, #10
 8001de4:	d9f6      	bls.n	8001dd4 <HAL_RCC_OscConfig+0x4a4>
 8001de6:	e655      	b.n	8001a94 <HAL_RCC_OscConfig+0x164>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001de8:	f7fe fdf8 	bl	80009dc <HAL_GetTick>
 8001dec:	1b40      	subs	r0, r0, r5
 8001dee:	280a      	cmp	r0, #10
 8001df0:	d9cf      	bls.n	8001d92 <HAL_RCC_OscConfig+0x462>
 8001df2:	e64f      	b.n	8001a94 <HAL_RCC_OscConfig+0x164>
        tickstart = HAL_GetTick();
 8001df4:	f7fe fdf2 	bl	80009dc <HAL_GetTick>
 8001df8:	4604      	mov	r4, r0
        while (LL_RCC_PLL_IsReady() != 0U)
 8001dfa:	f7ff fcaa 	bl	8001752 <LL_RCC_PLL_IsReady>
 8001dfe:	b930      	cbnz	r0, 8001e0e <HAL_RCC_OscConfig+0x4de>
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8001e00:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e04:	4b16      	ldr	r3, [pc, #88]	@ (8001e60 <HAL_RCC_OscConfig+0x530>)
 8001e06:	68d1      	ldr	r1, [r2, #12]
 8001e08:	400b      	ands	r3, r1
 8001e0a:	60d3      	str	r3, [r2, #12]
 8001e0c:	e769      	b.n	8001ce2 <HAL_RCC_OscConfig+0x3b2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e0e:	f7fe fde5 	bl	80009dc <HAL_GetTick>
 8001e12:	1b00      	subs	r0, r0, r4
 8001e14:	280a      	cmp	r0, #10
 8001e16:	d9f0      	bls.n	8001dfa <HAL_RCC_OscConfig+0x4ca>
 8001e18:	e63c      	b.n	8001a94 <HAL_RCC_OscConfig+0x164>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	f43f ade1 	beq.w	80019e2 <HAL_RCC_OscConfig+0xb2>
        pll_config = RCC->PLLCFGR;
 8001e20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e24:	68d8      	ldr	r0, [r3, #12]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8001e26:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001e28:	f000 0203 	and.w	r2, r0, #3
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	f47f add8 	bne.w	80019e2 <HAL_RCC_OscConfig+0xb2>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8001e32:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8001e34:	f000 0370 	and.w	r3, r0, #112	@ 0x70
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	f47f add2 	bne.w	80019e2 <HAL_RCC_OscConfig+0xb2>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8001e3e:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001e40:	f400 43fe 	and.w	r3, r0, #32512	@ 0x7f00
 8001e44:	ebb3 2f02 	cmp.w	r3, r2, lsl #8
 8001e48:	f47f adcb 	bne.w	80019e2 <HAL_RCC_OscConfig+0xb2>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8001e4c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001e4e:	f000 4060 	and.w	r0, r0, #3758096384	@ 0xe0000000
 8001e52:	1ac0      	subs	r0, r0, r3
 8001e54:	bf18      	it	ne
 8001e56:	2001      	movne	r0, #1
 8001e58:	e5ae      	b.n	80019b8 <HAL_RCC_OscConfig+0x88>
 8001e5a:	bf00      	nop
 8001e5c:	11c1808c 	.word	0x11c1808c
 8001e60:	eefefffc 	.word	0xeefefffc

08001e64 <HAL_RCC_ClockConfig>:
{
 8001e64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e68:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8001e6a:	4604      	mov	r4, r0
 8001e6c:	b910      	cbnz	r0, 8001e74 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001e6e:	2001      	movs	r0, #1
}
 8001e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e74:	4e68      	ldr	r6, [pc, #416]	@ (8002018 <HAL_RCC_ClockConfig+0x1b4>)
 8001e76:	6833      	ldr	r3, [r6, #0]
 8001e78:	f003 0307 	and.w	r3, r3, #7
 8001e7c:	428b      	cmp	r3, r1
 8001e7e:	d316      	bcc.n	8001eae <HAL_RCC_ClockConfig+0x4a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e80:	6823      	ldr	r3, [r4, #0]
 8001e82:	079a      	lsls	r2, r3, #30
 8001e84:	d527      	bpl.n	8001ed6 <HAL_RCC_ClockConfig+0x72>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001e86:	f04f 47b0 	mov.w	r7, #1476395008	@ 0x58000000
 8001e8a:	68a2      	ldr	r2, [r4, #8]
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001e92:	4313      	orrs	r3, r2
 8001e94:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 8001e96:	f7fe fda1 	bl	80009dc <HAL_GetTick>
 8001e9a:	4606      	mov	r6, r0
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	03db      	lsls	r3, r3, #15
 8001ea0:	d419      	bmi.n	8001ed6 <HAL_RCC_ClockConfig+0x72>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001ea2:	f7fe fd9b 	bl	80009dc <HAL_GetTick>
 8001ea6:	1b83      	subs	r3, r0, r6
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d9f7      	bls.n	8001e9c <HAL_RCC_ClockConfig+0x38>
 8001eac:	e011      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x6e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eae:	6833      	ldr	r3, [r6, #0]
 8001eb0:	f023 0307 	bic.w	r3, r3, #7
 8001eb4:	430b      	orrs	r3, r1
 8001eb6:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8001eb8:	f7fe fd90 	bl	80009dc <HAL_GetTick>
 8001ebc:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ebe:	6833      	ldr	r3, [r6, #0]
 8001ec0:	f003 0307 	and.w	r3, r3, #7
 8001ec4:	42ab      	cmp	r3, r5
 8001ec6:	d0db      	beq.n	8001e80 <HAL_RCC_ClockConfig+0x1c>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001ec8:	f7fe fd88 	bl	80009dc <HAL_GetTick>
 8001ecc:	1bc0      	subs	r0, r0, r7
 8001ece:	2802      	cmp	r0, #2
 8001ed0:	d9f5      	bls.n	8001ebe <HAL_RCC_ClockConfig+0x5a>
        return HAL_TIMEOUT;
 8001ed2:	2003      	movs	r0, #3
 8001ed4:	e7cc      	b.n	8001e70 <HAL_RCC_ClockConfig+0xc>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8001ed6:	6823      	ldr	r3, [r4, #0]
 8001ed8:	0658      	lsls	r0, r3, #25
 8001eda:	d517      	bpl.n	8001f0c <HAL_RCC_ClockConfig+0xa8>
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8001edc:	f04f 47b0 	mov.w	r7, #1476395008	@ 0x58000000
 8001ee0:	6962      	ldr	r2, [r4, #20]
 8001ee2:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001ee6:	f023 030f 	bic.w	r3, r3, #15
 8001eea:	ea43 1312 	orr.w	r3, r3, r2, lsr #4
 8001eee:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    tickstart = HAL_GetTick();
 8001ef2:	f7fe fd73 	bl	80009dc <HAL_GetTick>
 8001ef6:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8001ef8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001efc:	03d9      	lsls	r1, r3, #15
 8001efe:	d405      	bmi.n	8001f0c <HAL_RCC_ClockConfig+0xa8>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001f00:	f7fe fd6c 	bl	80009dc <HAL_GetTick>
 8001f04:	1b83      	subs	r3, r0, r6
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d9f6      	bls.n	8001ef8 <HAL_RCC_ClockConfig+0x94>
 8001f0a:	e7e2      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x6e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f0c:	6823      	ldr	r3, [r4, #0]
 8001f0e:	075a      	lsls	r2, r3, #29
 8001f10:	d513      	bpl.n	8001f3a <HAL_RCC_ClockConfig+0xd6>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001f12:	f04f 47b0 	mov.w	r7, #1476395008	@ 0x58000000
 8001f16:	68e2      	ldr	r2, [r4, #12]
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 8001f22:	f7fe fd5b 	bl	80009dc <HAL_GetTick>
 8001f26:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	039b      	lsls	r3, r3, #14
 8001f2c:	d405      	bmi.n	8001f3a <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001f2e:	f7fe fd55 	bl	80009dc <HAL_GetTick>
 8001f32:	1b83      	subs	r3, r0, r6
 8001f34:	2b02      	cmp	r3, #2
 8001f36:	d9f7      	bls.n	8001f28 <HAL_RCC_ClockConfig+0xc4>
 8001f38:	e7cb      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x6e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f3a:	6823      	ldr	r3, [r4, #0]
 8001f3c:	0718      	lsls	r0, r3, #28
 8001f3e:	d514      	bpl.n	8001f6a <HAL_RCC_ClockConfig+0x106>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001f40:	f04f 47b0 	mov.w	r7, #1476395008	@ 0x58000000
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8001f44:	6922      	ldr	r2, [r4, #16]
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8001f4c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001f50:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 8001f52:	f7fe fd43 	bl	80009dc <HAL_GetTick>
 8001f56:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	0359      	lsls	r1, r3, #13
 8001f5c:	d405      	bmi.n	8001f6a <HAL_RCC_ClockConfig+0x106>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001f5e:	f7fe fd3d 	bl	80009dc <HAL_GetTick>
 8001f62:	1b83      	subs	r3, r0, r6
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d9f7      	bls.n	8001f58 <HAL_RCC_ClockConfig+0xf4>
 8001f68:	e7b3      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x6e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f6a:	6823      	ldr	r3, [r4, #0]
 8001f6c:	07da      	lsls	r2, r3, #31
 8001f6e:	d40f      	bmi.n	8001f90 <HAL_RCC_ClockConfig+0x12c>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f70:	4c29      	ldr	r4, [pc, #164]	@ (8002018 <HAL_RCC_ClockConfig+0x1b4>)
 8001f72:	6823      	ldr	r3, [r4, #0]
 8001f74:	f003 0307 	and.w	r3, r3, #7
 8001f78:	42ab      	cmp	r3, r5
 8001f7a:	d839      	bhi.n	8001ff0 <HAL_RCC_ClockConfig+0x18c>
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001f7c:	f7ff fcc8 	bl	8001910 <HAL_RCC_GetHCLKFreq>
 8001f80:	4b26      	ldr	r3, [pc, #152]	@ (800201c <HAL_RCC_ClockConfig+0x1b8>)
 8001f82:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8001f84:	4b26      	ldr	r3, [pc, #152]	@ (8002020 <HAL_RCC_ClockConfig+0x1bc>)
}
 8001f86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return HAL_InitTick(uwTickPrio);
 8001f8a:	6818      	ldr	r0, [r3, #0]
 8001f8c:	f7fe bd24 	b.w	80009d8 <HAL_InitTick>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f90:	6862      	ldr	r2, [r4, #4]
 8001f92:	2a02      	cmp	r2, #2
 8001f94:	d11d      	bne.n	8001fd2 <HAL_RCC_ClockConfig+0x16e>
      if (LL_RCC_HSE_IsReady() == 0U)
 8001f96:	f7ff fbc7 	bl	8001728 <LL_RCC_HSE_IsReady>
      if (LL_RCC_MSI_IsReady() == 0U)
 8001f9a:	2800      	cmp	r0, #0
 8001f9c:	f43f af67 	beq.w	8001e6e <HAL_RCC_ClockConfig+0xa>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001fa0:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fa4:	f241 3888 	movw	r8, #5000	@ 0x1388
 8001fa8:	68b3      	ldr	r3, [r6, #8]
 8001faa:	f023 0303 	bic.w	r3, r3, #3
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001fb2:	f7fe fd13 	bl	80009dc <HAL_GetTick>
 8001fb6:	4607      	mov	r7, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001fb8:	68b3      	ldr	r3, [r6, #8]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fba:	6862      	ldr	r2, [r4, #4]
 8001fbc:	f003 030c 	and.w	r3, r3, #12
 8001fc0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001fc4:	d0d4      	beq.n	8001f70 <HAL_RCC_ClockConfig+0x10c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fc6:	f7fe fd09 	bl	80009dc <HAL_GetTick>
 8001fca:	1bc0      	subs	r0, r0, r7
 8001fcc:	4540      	cmp	r0, r8
 8001fce:	d9f3      	bls.n	8001fb8 <HAL_RCC_ClockConfig+0x154>
 8001fd0:	e77f      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x6e>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fd2:	2a03      	cmp	r2, #3
 8001fd4:	d102      	bne.n	8001fdc <HAL_RCC_ClockConfig+0x178>
      if (LL_RCC_PLL_IsReady() == 0U)
 8001fd6:	f7ff fbbc 	bl	8001752 <LL_RCC_PLL_IsReady>
 8001fda:	e7de      	b.n	8001f9a <HAL_RCC_ClockConfig+0x136>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001fdc:	b912      	cbnz	r2, 8001fe4 <HAL_RCC_ClockConfig+0x180>
      if (LL_RCC_MSI_IsReady() == 0U)
 8001fde:	f7ff fba9 	bl	8001734 <LL_RCC_MSI_IsReady>
 8001fe2:	e7da      	b.n	8001f9a <HAL_RCC_ClockConfig+0x136>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001fe4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	055b      	lsls	r3, r3, #21
 8001fec:	d4d8      	bmi.n	8001fa0 <HAL_RCC_ClockConfig+0x13c>
 8001fee:	e73e      	b.n	8001e6e <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ff0:	6823      	ldr	r3, [r4, #0]
 8001ff2:	f023 0307 	bic.w	r3, r3, #7
 8001ff6:	432b      	orrs	r3, r5
 8001ff8:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8001ffa:	f7fe fcef 	bl	80009dc <HAL_GetTick>
 8001ffe:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002000:	6823      	ldr	r3, [r4, #0]
 8002002:	f003 0307 	and.w	r3, r3, #7
 8002006:	42ab      	cmp	r3, r5
 8002008:	d0b8      	beq.n	8001f7c <HAL_RCC_ClockConfig+0x118>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800200a:	f7fe fce7 	bl	80009dc <HAL_GetTick>
 800200e:	1b80      	subs	r0, r0, r6
 8002010:	2802      	cmp	r0, #2
 8002012:	d9f5      	bls.n	8002000 <HAL_RCC_ClockConfig+0x19c>
 8002014:	e75d      	b.n	8001ed2 <HAL_RCC_ClockConfig+0x6e>
 8002016:	bf00      	nop
 8002018:	58004000 	.word	0x58004000
 800201c:	20000004 	.word	0x20000004
 8002020:	20000008 	.word	0x20000008

08002024 <HAL_RCC_GetPCLK1Freq>:
{
 8002024:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002026:	f7ff fc73 	bl	8001910 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800202a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800202e:	4a04      	ldr	r2, [pc, #16]	@ (8002040 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002036:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800203a:	40d8      	lsrs	r0, r3
 800203c:	bd08      	pop	{r3, pc}
 800203e:	bf00      	nop
 8002040:	08006404 	.word	0x08006404

08002044 <HAL_RCC_GetPCLK2Freq>:
{
 8002044:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8002046:	f7ff fc63 	bl	8001910 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800204a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800204e:	4a04      	ldr	r2, [pc, #16]	@ (8002060 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002056:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800205a:	40d8      	lsrs	r0, r3
 800205c:	bd08      	pop	{r3, pc}
 800205e:	bf00      	nop
 8002060:	08006404 	.word	0x08006404

08002064 <LL_RCC_LSE_IsReady>:
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002064:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002068:	f8d3 0090 	ldr.w	r0, [r3, #144]	@ 0x90
}
 800206c:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8002070:	4770      	bx	lr

08002072 <LL_RCC_SetI2CClockSource>:
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8002072:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002076:	0902      	lsrs	r2, r0, #4
 8002078:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 800207c:	f402 227f 	and.w	r2, r2, #1044480	@ 0xff000
 8002080:	0100      	lsls	r0, r0, #4
 8002082:	ea23 0302 	bic.w	r3, r3, r2
 8002086:	f400 207f 	and.w	r0, r0, #1044480	@ 0xff000
 800208a:	4303      	orrs	r3, r0
 800208c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002090:	4770      	bx	lr

08002092 <LL_RCC_SetLPTIMClockSource>:
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8002092:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002096:	0c01      	lsrs	r1, r0, #16
 8002098:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800209c:	0409      	lsls	r1, r1, #16
 800209e:	ea23 0301 	bic.w	r3, r3, r1
 80020a2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80020a6:	f8c2 0088 	str.w	r0, [r2, #136]	@ 0x88
}
 80020aa:	4770      	bx	lr

080020ac <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80020ac:	6803      	ldr	r3, [r0, #0]
 80020ae:	03da      	lsls	r2, r3, #15
{
 80020b0:	b570      	push	{r4, r5, r6, lr}
 80020b2:	4604      	mov	r4, r0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80020b4:	d539      	bpl.n	800212a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 80020b6:	f7ff fac3 	bl	8001640 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80020ba:	f7fe fc8f 	bl	80009dc <HAL_GetTick>

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80020be:	4e61      	ldr	r6, [pc, #388]	@ (8002244 <HAL_RCCEx_PeriphCLKConfig+0x198>)
    tickstart = HAL_GetTick();
 80020c0:	4605      	mov	r5, r0
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80020c2:	6833      	ldr	r3, [r6, #0]
 80020c4:	05db      	lsls	r3, r3, #23
 80020c6:	d532      	bpl.n	800212e <HAL_RCCEx_PeriphCLKConfig+0x82>
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80020c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
    }

    if (ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 80020cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80020ce:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80020d2:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 80020d6:	4291      	cmp	r1, r2
 80020d8:	d01d      	beq.n	8002116 <HAL_RCCEx_PeriphCLKConfig+0x6a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80020da:	f8d3 1090 	ldr.w	r1, [r3, #144]	@ 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80020de:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80020e2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80020e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80020ea:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80020ee:	f421 7040 	bic.w	r0, r1, #768	@ 0x300
 80020f2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 80020f6:	078d      	lsls	r5, r1, #30
 80020f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        RCC->BDCR = tmpregister;
 80020fc:	f8c3 0090 	str.w	r0, [r3, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8002100:	d509      	bpl.n	8002116 <HAL_RCCEx_PeriphCLKConfig+0x6a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002102:	f7fe fc6b 	bl	80009dc <HAL_GetTick>

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002106:	f241 3688 	movw	r6, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 800210a:	4605      	mov	r5, r0
        while (LL_RCC_LSE_IsReady() != 1U)
 800210c:	f7ff ffaa 	bl	8002064 <LL_RCC_LSE_IsReady>
 8002110:	2801      	cmp	r0, #1
 8002112:	f040 8090 	bne.w	8002236 <HAL_RCCEx_PeriphCLKConfig+0x18a>
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002116:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800211a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800211c:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002120:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002124:	430b      	orrs	r3, r1
 8002126:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800212a:	2600      	movs	r6, #0
 800212c:	e005      	b.n	800213a <HAL_RCCEx_PeriphCLKConfig+0x8e>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800212e:	f7fe fc55 	bl	80009dc <HAL_GetTick>
 8002132:	1b40      	subs	r0, r0, r5
 8002134:	2802      	cmp	r0, #2
 8002136:	d9c4      	bls.n	80020c2 <HAL_RCCEx_PeriphCLKConfig+0x16>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002138:	2603      	movs	r6, #3
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800213a:	6825      	ldr	r5, [r4, #0]
 800213c:	07e8      	lsls	r0, r5, #31
 800213e:	d50a      	bpl.n	8002156 <HAL_RCCEx_PeriphCLKConfig+0xaa>
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8002140:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002144:	6862      	ldr	r2, [r4, #4]
 8002146:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 800214a:	ea23 4312 	bic.w	r3, r3, r2, lsr #16
 800214e:	b292      	uxth	r2, r2
 8002150:	4313      	orrs	r3, r2
 8002152:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002156:	07a9      	lsls	r1, r5, #30
 8002158:	d50a      	bpl.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0xc4>
 800215a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800215e:	68a2      	ldr	r2, [r4, #8]
 8002160:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8002164:	ea23 4312 	bic.w	r3, r3, r2, lsr #16
 8002168:	b292      	uxth	r2, r2
 800216a:	4313      	orrs	r3, r2
 800216c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002170:	06aa      	lsls	r2, r5, #26
 8002172:	d509      	bpl.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0xdc>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8002174:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002178:	6921      	ldr	r1, [r4, #16]
 800217a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800217e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8002182:	430b      	orrs	r3, r1
 8002184:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002188:	05ab      	lsls	r3, r5, #22
 800218a:	d502      	bpl.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800218c:	6a20      	ldr	r0, [r4, #32]
 800218e:	f7ff ff80 	bl	8002092 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002192:	0568      	lsls	r0, r5, #21
 8002194:	d502      	bpl.n	800219c <HAL_RCCEx_PeriphCLKConfig+0xf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002196:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8002198:	f7ff ff7b 	bl	8002092 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 800219c:	0529      	lsls	r1, r5, #20
 800219e:	d502      	bpl.n	80021a6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80021a0:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80021a2:	f7ff ff76 	bl	8002092 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80021a6:	066a      	lsls	r2, r5, #25
 80021a8:	d502      	bpl.n	80021b0 <HAL_RCCEx_PeriphCLKConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80021aa:	6960      	ldr	r0, [r4, #20]
 80021ac:	f7ff ff61 	bl	8002072 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80021b0:	062b      	lsls	r3, r5, #24
 80021b2:	d502      	bpl.n	80021ba <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80021b4:	69a0      	ldr	r0, [r4, #24]
 80021b6:	f7ff ff5c 	bl	8002072 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80021ba:	05e8      	lsls	r0, r5, #23
 80021bc:	d502      	bpl.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80021be:	69e0      	ldr	r0, [r4, #28]
 80021c0:	f7ff ff57 	bl	8002072 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 80021c4:	06e9      	lsls	r1, r5, #27
 80021c6:	d510      	bpl.n	80021ea <HAL_RCCEx_PeriphCLKConfig+0x13e>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 80021c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80021cc:	68e1      	ldr	r1, [r4, #12]
 80021ce:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80021d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80021d6:	430b      	orrs	r3, r1
 80021d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80021dc:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 80021e0:	bf02      	ittt	eq
 80021e2:	68d3      	ldreq	r3, [r2, #12]
 80021e4:	f043 7380 	orreq.w	r3, r3, #16777216	@ 0x1000000
 80021e8:	60d3      	streq	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80021ea:	042a      	lsls	r2, r5, #16
 80021ec:	d50e      	bpl.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x160>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80021ee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80021f2:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80021f4:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80021f8:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80021fc:	430b      	orrs	r3, r1
 80021fe:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002202:	b919      	cbnz	r1, 800220c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8002204:	68d3      	ldr	r3, [r2, #12]
 8002206:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800220a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800220c:	046b      	lsls	r3, r5, #17
 800220e:	d510      	bpl.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x186>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002210:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002214:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002216:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800221a:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 800221e:	430b      	orrs	r3, r1

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8002220:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8002224:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8002228:	d103      	bne.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x186>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800222a:	68d3      	ldr	r3, [r2, #12]
 800222c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002230:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
}
 8002232:	4630      	mov	r0, r6
 8002234:	bd70      	pop	{r4, r5, r6, pc}
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002236:	f7fe fbd1 	bl	80009dc <HAL_GetTick>
 800223a:	1b40      	subs	r0, r0, r5
 800223c:	42b0      	cmp	r0, r6
 800223e:	f67f af65 	bls.w	800210c <HAL_RCCEx_PeriphCLKConfig+0x60>
 8002242:	e779      	b.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x8c>
 8002244:	58000400 	.word	0x58000400

08002248 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8002248:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800224a:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 800224e:	2b01      	cmp	r3, #1
{
 8002250:	4602      	mov	r2, r0
 8002252:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 8002256:	d022      	beq.n	800229e <HAL_RTC_DeactivateAlarm+0x56>

  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002258:	4b17      	ldr	r3, [pc, #92]	@ (80022b8 <HAL_RTC_DeactivateAlarm+0x70>)
  hrtc->State = HAL_RTC_STATE_BUSY;
 800225a:	f882 002d 	strb.w	r0, [r2, #45]	@ 0x2d
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800225e:	24ca      	movs	r4, #202	@ 0xca
  __HAL_LOCK(hrtc);
 8002260:	2501      	movs	r5, #1
 8002262:	f882 502c 	strb.w	r5, [r2, #44]	@ 0x2c
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002266:	625c      	str	r4, [r3, #36]	@ 0x24
 8002268:	2453      	movs	r4, #83	@ 0x53
 800226a:	625c      	str	r4, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 800226c:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8002270:	6b14      	ldr	r4, [r2, #48]	@ 0x30
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8002272:	6999      	ldr	r1, [r3, #24]
  if (Alarm == RTC_ALARM_A)
 8002274:	d114      	bne.n	80022a0 <HAL_RTC_DeactivateAlarm+0x58>
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8002276:	f421 5188 	bic.w	r1, r1, #4352	@ 0x1100
 800227a:	6199      	str	r1, [r3, #24]
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 800227c:	6c59      	ldr	r1, [r3, #68]	@ 0x44
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800227e:	f024 0401 	bic.w	r4, r4, #1
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8002282:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8002286:	6459      	str	r1, [r3, #68]	@ 0x44
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8002288:	6314      	str	r4, [r2, #48]	@ 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800228a:	65dd      	str	r5, [r3, #92]	@ 0x5c
    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800228c:	4b0a      	ldr	r3, [pc, #40]	@ (80022b8 <HAL_RTC_DeactivateAlarm+0x70>)
 800228e:	21ff      	movs	r1, #255	@ 0xff
 8002290:	6259      	str	r1, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002292:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 8002294:	2301      	movs	r3, #1
 8002296:	f882 302d 	strb.w	r3, [r2, #45]	@ 0x2d
  __HAL_UNLOCK(hrtc);
 800229a:	f882 002c 	strb.w	r0, [r2, #44]	@ 0x2c

  return HAL_OK;
}
 800229e:	bd30      	pop	{r4, r5, pc}
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80022a0:	f421 5108 	bic.w	r1, r1, #8704	@ 0x2200
 80022a4:	6199      	str	r1, [r3, #24]
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 80022a6:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80022a8:	f024 0402 	bic.w	r4, r4, #2
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 80022ac:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80022b0:	64d9      	str	r1, [r3, #76]	@ 0x4c
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80022b2:	6314      	str	r4, [r2, #48]	@ 0x30
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80022b4:	65d8      	str	r0, [r3, #92]	@ 0x5c
 80022b6:	e7e9      	b.n	800228c <HAL_RTC_DeactivateAlarm+0x44>
 80022b8:	40002800 	.word	0x40002800

080022bc <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80022bc:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 80022be:	4e0b      	ldr	r6, [pc, #44]	@ (80022ec <HAL_RTC_AlarmIRQHandler+0x30>)
 80022c0:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80022c2:	6d75      	ldr	r5, [r6, #84]	@ 0x54
 80022c4:	401d      	ands	r5, r3

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 80022c6:	07ea      	lsls	r2, r5, #31
{
 80022c8:	4604      	mov	r4, r0
  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 80022ca:	d503      	bpl.n	80022d4 <HAL_RTC_AlarmIRQHandler+0x18>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80022cc:	2301      	movs	r3, #1
 80022ce:	65f3      	str	r3, [r6, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 80022d0:	f7fe fccb 	bl	8000c6a <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 80022d4:	07ab      	lsls	r3, r5, #30
 80022d6:	d504      	bpl.n	80022e2 <HAL_RTC_AlarmIRQHandler+0x26>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80022d8:	2302      	movs	r3, #2
 80022da:	65f3      	str	r3, [r6, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 80022dc:	4620      	mov	r0, r4
 80022de:	f000 f9c9 	bl	8002674 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80022e2:	2301      	movs	r3, #1
 80022e4:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
}
 80022e8:	bd70      	pop	{r4, r5, r6, pc}
 80022ea:	bf00      	nop
 80022ec:	40002800 	.word	0x40002800

080022f0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80022f0:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 80022f2:	4c0a      	ldr	r4, [pc, #40]	@ (800231c <HAL_RTC_WaitForSynchro+0x2c>)
 80022f4:	68e3      	ldr	r3, [r4, #12]
 80022f6:	f023 0320 	bic.w	r3, r3, #32
 80022fa:	60e3      	str	r3, [r4, #12]

  tickstart = HAL_GetTick();
 80022fc:	f7fe fb6e 	bl	80009dc <HAL_GetTick>
 8002300:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8002302:	68e3      	ldr	r3, [r4, #12]
 8002304:	069b      	lsls	r3, r3, #26
 8002306:	d501      	bpl.n	800230c <HAL_RTC_WaitForSynchro+0x1c>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8002308:	2000      	movs	r0, #0
}
 800230a:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800230c:	f7fe fb66 	bl	80009dc <HAL_GetTick>
 8002310:	1b40      	subs	r0, r0, r5
 8002312:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8002316:	d9f4      	bls.n	8002302 <HAL_RTC_WaitForSynchro+0x12>
      return HAL_TIMEOUT;
 8002318:	2003      	movs	r0, #3
 800231a:	e7f6      	b.n	800230a <HAL_RTC_WaitForSynchro+0x1a>
 800231c:	40002800 	.word	0x40002800

08002320 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8002322:	4d11      	ldr	r5, [pc, #68]	@ (8002368 <RTC_EnterInitMode+0x48>)
 8002324:	68ec      	ldr	r4, [r5, #12]
 8002326:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
{
 800232a:	4606      	mov	r6, r0
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800232c:	d11a      	bne.n	8002364 <RTC_EnterInitMode+0x44>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800232e:	68eb      	ldr	r3, [r5, #12]
 8002330:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002334:	60eb      	str	r3, [r5, #12]

    tickstart = HAL_GetTick();
 8002336:	f7fe fb51 	bl	80009dc <HAL_GetTick>
  HAL_StatusTypeDef status = HAL_OK;
 800233a:	4623      	mov	r3, r4
    tickstart = HAL_GetTick();
 800233c:	4607      	mov	r7, r0
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800233e:	68ec      	ldr	r4, [r5, #12]
 8002340:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
 8002344:	d101      	bne.n	800234a <RTC_EnterInitMode+0x2a>
 8002346:	2b03      	cmp	r3, #3
 8002348:	d101      	bne.n	800234e <RTC_EnterInitMode+0x2e>
      }
    }
  }

  return status;
}
 800234a:	4618      	mov	r0, r3
 800234c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800234e:	f7fe fb45 	bl	80009dc <HAL_GetTick>
 8002352:	1bc0      	subs	r0, r0, r7
 8002354:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002358:	4623      	mov	r3, r4
 800235a:	bf84      	itt	hi
 800235c:	2303      	movhi	r3, #3
 800235e:	f886 302d 	strbhi.w	r3, [r6, #45]	@ 0x2d
 8002362:	e7ec      	b.n	800233e <RTC_EnterInitMode+0x1e>
  HAL_StatusTypeDef status = HAL_OK;
 8002364:	2300      	movs	r3, #0
 8002366:	e7f0      	b.n	800234a <RTC_EnterInitMode+0x2a>
 8002368:	40002800 	.word	0x40002800

0800236c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800236c:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800236e:	4c0f      	ldr	r4, [pc, #60]	@ (80023ac <RTC_ExitInitMode+0x40>)
 8002370:	68e3      	ldr	r3, [r4, #12]
 8002372:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002376:	60e3      	str	r3, [r4, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8002378:	69a3      	ldr	r3, [r4, #24]
 800237a:	069b      	lsls	r3, r3, #26
{
 800237c:	4605      	mov	r5, r0
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800237e:	d406      	bmi.n	800238e <RTC_ExitInitMode+0x22>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002380:	f7ff ffb6 	bl	80022f0 <HAL_RTC_WaitForSynchro>
 8002384:	b110      	cbz	r0, 800238c <RTC_ExitInitMode+0x20>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002386:	2003      	movs	r0, #3
 8002388:	f885 002d 	strb.w	r0, [r5, #45]	@ 0x2d
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
  }

  return status;
}
 800238c:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800238e:	69a3      	ldr	r3, [r4, #24]
 8002390:	f023 0320 	bic.w	r3, r3, #32
 8002394:	61a3      	str	r3, [r4, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002396:	f7ff ffab 	bl	80022f0 <HAL_RTC_WaitForSynchro>
 800239a:	b110      	cbz	r0, 80023a2 <RTC_ExitInitMode+0x36>
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800239c:	2003      	movs	r0, #3
 800239e:	f885 002d 	strb.w	r0, [r5, #45]	@ 0x2d
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80023a2:	69a3      	ldr	r3, [r4, #24]
 80023a4:	f043 0320 	orr.w	r3, r3, #32
 80023a8:	61a3      	str	r3, [r4, #24]
  return status;
 80023aa:	e7ef      	b.n	800238c <RTC_ExitInitMode+0x20>
 80023ac:	40002800 	.word	0x40002800

080023b0 <HAL_RTC_Init>:
{
 80023b0:	b538      	push	{r3, r4, r5, lr}
  if (hrtc != NULL)
 80023b2:	4604      	mov	r4, r0
 80023b4:	2800      	cmp	r0, #0
 80023b6:	d04b      	beq.n	8002450 <HAL_RTC_Init+0xa0>
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80023b8:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 80023bc:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80023c0:	b91b      	cbnz	r3, 80023ca <HAL_RTC_Init+0x1a>
      hrtc->Lock = HAL_UNLOCKED;
 80023c2:	f880 202c 	strb.w	r2, [r0, #44]	@ 0x2c
      HAL_RTC_MspInit(hrtc);
 80023c6:	f7fe fa09 	bl	80007dc <HAL_RTC_MspInit>
    hrtc->State = HAL_RTC_STATE_BUSY;
 80023ca:	2302      	movs	r3, #2
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80023cc:	4d21      	ldr	r5, [pc, #132]	@ (8002454 <HAL_RTC_Init+0xa4>)
    hrtc->State = HAL_RTC_STATE_BUSY;
 80023ce:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80023d2:	68eb      	ldr	r3, [r5, #12]
 80023d4:	06db      	lsls	r3, r3, #27
 80023d6:	d436      	bmi.n	8002446 <HAL_RTC_Init+0x96>
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80023d8:	23ca      	movs	r3, #202	@ 0xca
 80023da:	626b      	str	r3, [r5, #36]	@ 0x24
 80023dc:	2353      	movs	r3, #83	@ 0x53
 80023de:	626b      	str	r3, [r5, #36]	@ 0x24
      status = RTC_EnterInitMode(hrtc);
 80023e0:	4620      	mov	r0, r4
 80023e2:	f7ff ff9d 	bl	8002320 <RTC_EnterInitMode>
      if (status == HAL_OK)
 80023e6:	b110      	cbz	r0, 80023ee <HAL_RTC_Init+0x3e>
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80023e8:	23ff      	movs	r3, #255	@ 0xff
 80023ea:	626b      	str	r3, [r5, #36]	@ 0x24
}
 80023ec:	bd38      	pop	{r3, r4, r5, pc}
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80023ee:	69ab      	ldr	r3, [r5, #24]
 80023f0:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 80023f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80023f8:	61ab      	str	r3, [r5, #24]
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80023fa:	6921      	ldr	r1, [r4, #16]
 80023fc:	6863      	ldr	r3, [r4, #4]
 80023fe:	69aa      	ldr	r2, [r5, #24]
 8002400:	430b      	orrs	r3, r1
 8002402:	4313      	orrs	r3, r2
 8002404:	69a2      	ldr	r2, [r4, #24]
 8002406:	4313      	orrs	r3, r2
 8002408:	61ab      	str	r3, [r5, #24]
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800240a:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 800240e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002412:	612b      	str	r3, [r5, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8002414:	e9d4 3109 	ldrd	r3, r1, [r4, #36]	@ 0x24
 8002418:	68ea      	ldr	r2, [r5, #12]
 800241a:	430b      	orrs	r3, r1
 800241c:	f422 52f8 	bic.w	r2, r2, #7936	@ 0x1f00
 8002420:	4313      	orrs	r3, r2
 8002422:	60eb      	str	r3, [r5, #12]
        status = RTC_ExitInitMode(hrtc);
 8002424:	4620      	mov	r0, r4
 8002426:	f7ff ffa1 	bl	800236c <RTC_ExitInitMode>
        if (status == HAL_OK)
 800242a:	2800      	cmp	r0, #0
 800242c:	d1dc      	bne.n	80023e8 <HAL_RTC_Init+0x38>
          MODIFY_REG(RTC->CR, \
 800242e:	e9d4 1307 	ldrd	r1, r3, [r4, #28]
 8002432:	69aa      	ldr	r2, [r5, #24]
 8002434:	430b      	orrs	r3, r1
 8002436:	f022 4260 	bic.w	r2, r2, #3758096384	@ 0xe0000000
 800243a:	4313      	orrs	r3, r2
 800243c:	6962      	ldr	r2, [r4, #20]
 800243e:	4313      	orrs	r3, r2
 8002440:	61ab      	str	r3, [r5, #24]
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002442:	23ff      	movs	r3, #255	@ 0xff
 8002444:	626b      	str	r3, [r5, #36]	@ 0x24
      hrtc->State = HAL_RTC_STATE_READY;
 8002446:	2301      	movs	r3, #1
 8002448:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 800244c:	2000      	movs	r0, #0
 800244e:	e7cd      	b.n	80023ec <HAL_RTC_Init+0x3c>
  HAL_StatusTypeDef status = HAL_ERROR;
 8002450:	2001      	movs	r0, #1
 8002452:	e7cb      	b.n	80023ec <HAL_RTC_Init+0x3c>
 8002454:	40002800 	.word	0x40002800

08002458 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8002458:	2300      	movs	r3, #0
  uint8_t tmp_Value = Value;

  while (tmp_Value >= 10U)
 800245a:	2809      	cmp	r0, #9
 800245c:	d803      	bhi.n	8002466 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    tmp_Value -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800245e:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 8002462:	b2c0      	uxtb	r0, r0
 8002464:	4770      	bx	lr
    tmp_Value -= 10U;
 8002466:	380a      	subs	r0, #10
    bcdhigh++;
 8002468:	3301      	adds	r3, #1
    tmp_Value -= 10U;
 800246a:	b2c0      	uxtb	r0, r0
 800246c:	e7f5      	b.n	800245a <RTC_ByteToBcd2+0x2>
	...

08002470 <HAL_RTC_SetAlarm_IT>:
{
 8002470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  __HAL_LOCK(hrtc);
 8002474:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 8002478:	2b01      	cmp	r3, #1
{
 800247a:	4605      	mov	r5, r0
 800247c:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 8002480:	d069      	beq.n	8002556 <HAL_RTC_SetAlarm_IT+0xe6>
 8002482:	2301      	movs	r3, #1
 8002484:	f885 302c 	strb.w	r3, [r5, #44]	@ 0x2c
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8002488:	4b4e      	ldr	r3, [pc, #312]	@ (80025c4 <HAL_RTC_SetAlarm_IT+0x154>)
  hrtc->State = HAL_RTC_STATE_BUSY;
 800248a:	f885 002d 	strb.w	r0, [r5, #45]	@ 0x2d
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 800248e:	68de      	ldr	r6, [r3, #12]
 8002490:	f406 7640 	and.w	r6, r6, #768	@ 0x300
  if (binaryMode != RTC_BINARY_ONLY)
 8002494:	f5b6 7f80 	cmp.w	r6, #256	@ 0x100
 8002498:	d078      	beq.n	800258c <HAL_RTC_SetAlarm_IT+0x11c>
      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 800249a:	694c      	ldr	r4, [r1, #20]
 800249c:	7808      	ldrb	r0, [r1, #0]
 800249e:	f891 9001 	ldrb.w	r9, [r1, #1]
 80024a2:	f891 a002 	ldrb.w	sl, [r1, #2]
 80024a6:	f891 7024 	ldrb.w	r7, [r1, #36]	@ 0x24
    if (Format == RTC_FORMAT_BIN)
 80024aa:	2a00      	cmp	r2, #0
 80024ac:	d155      	bne.n	800255a <HAL_RTC_SetAlarm_IT+0xea>
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80024ae:	699b      	ldr	r3, [r3, #24]
 80024b0:	f013 0340 	ands.w	r3, r3, #64	@ 0x40
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 80024b4:	bf08      	it	eq
 80024b6:	70cb      	strbeq	r3, [r1, #3]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80024b8:	f7ff ffce 	bl	8002458 <RTC_ByteToBcd2>
 80024bc:	4680      	mov	r8, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80024be:	4648      	mov	r0, r9
 80024c0:	f7ff ffca 	bl	8002458 <RTC_ByteToBcd2>
 80024c4:	4602      	mov	r2, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80024c6:	4650      	mov	r0, sl
 80024c8:	f7ff ffc6 	bl	8002458 <RTC_ByteToBcd2>
 80024cc:	4681      	mov	r9, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80024ce:	4638      	mov	r0, r7
 80024d0:	f7ff ffc2 	bl	8002458 <RTC_ByteToBcd2>
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80024d4:	6a0b      	ldr	r3, [r1, #32]
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80024d6:	78cf      	ldrb	r7, [r1, #3]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80024d8:	4323      	orrs	r3, r4
 80024da:	ea43 5387 	orr.w	r3, r3, r7, lsl #22
 80024de:	ea43 0309 	orr.w	r3, r3, r9
 80024e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80024e6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80024ea:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80024ee:	4a35      	ldr	r2, [pc, #212]	@ (80025c4 <HAL_RTC_SetAlarm_IT+0x154>)
 80024f0:	20ca      	movs	r0, #202	@ 0xca
 80024f2:	6250      	str	r0, [r2, #36]	@ 0x24
 80024f4:	2053      	movs	r0, #83	@ 0x53
 80024f6:	6250      	str	r0, [r2, #36]	@ 0x24
  if (sAlarm->Alarm == RTC_ALARM_A)
 80024f8:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 80024fa:	6988      	ldr	r0, [r1, #24]
  if (sAlarm->Alarm == RTC_ALARM_A)
 80024fc:	f5b4 7f80 	cmp.w	r4, #256	@ 0x100
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8002500:	6994      	ldr	r4, [r2, #24]
  if (sAlarm->Alarm == RTC_ALARM_A)
 8002502:	d145      	bne.n	8002590 <HAL_RTC_SetAlarm_IT+0x120>
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8002504:	f424 5488 	bic.w	r4, r4, #4352	@ 0x1100
 8002508:	6194      	str	r4, [r2, #24]
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800250a:	2401      	movs	r4, #1
 800250c:	65d4      	str	r4, [r2, #92]	@ 0x5c
    if (binaryMode == RTC_BINARY_ONLY)
 800250e:	f5b6 7f80 	cmp.w	r6, #256	@ 0x100
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8002512:	bf09      	itett	eq
 8002514:	69cb      	ldreq	r3, [r1, #28]
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8002516:	6413      	strne	r3, [r2, #64]	@ 0x40
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8002518:	4303      	orreq	r3, r0
 800251a:	6453      	streq	r3, [r2, #68]	@ 0x44
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 800251c:	bf18      	it	ne
 800251e:	6450      	strne	r0, [r2, #68]	@ 0x44
    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8002520:	4b28      	ldr	r3, [pc, #160]	@ (80025c4 <HAL_RTC_SetAlarm_IT+0x154>)
 8002522:	684a      	ldr	r2, [r1, #4]
 8002524:	671a      	str	r2, [r3, #112]	@ 0x70
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8002526:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 8002528:	f042 0201 	orr.w	r2, r2, #1
 800252c:	632a      	str	r2, [r5, #48]	@ 0x30
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800252e:	699a      	ldr	r2, [r3, #24]
 8002530:	f442 5288 	orr.w	r2, r2, #4352	@ 0x1100
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8002534:	619a      	str	r2, [r3, #24]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8002536:	4a24      	ldr	r2, [pc, #144]	@ (80025c8 <HAL_RTC_SetAlarm_IT+0x158>)
 8002538:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 800253c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002540:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002544:	4b1f      	ldr	r3, [pc, #124]	@ (80025c4 <HAL_RTC_SetAlarm_IT+0x154>)
 8002546:	22ff      	movs	r2, #255	@ 0xff
 8002548:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_UNLOCK(hrtc);
 800254a:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 800254c:	2301      	movs	r3, #1
 800254e:	f885 302d 	strb.w	r3, [r5, #45]	@ 0x2d
  __HAL_UNLOCK(hrtc);
 8002552:	f885 002c 	strb.w	r0, [r5, #44]	@ 0x2c
}
 8002556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 800255a:	f1b4 3f80 	cmp.w	r4, #2155905152	@ 0x80808080
 800255e:	d007      	beq.n	8002570 <HAL_RTC_SetAlarm_IT+0x100>
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 8002560:	f5b4 0f00 	cmp.w	r4, #8388608	@ 0x800000
 8002564:	d004      	beq.n	8002570 <HAL_RTC_SetAlarm_IT+0x100>
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8002566:	699b      	ldr	r3, [r3, #24]
 8002568:	f013 0340 	ands.w	r3, r3, #64	@ 0x40
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 800256c:	bf08      	it	eq
 800256e:	70cb      	strbeq	r3, [r1, #3]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002570:	6a0b      	ldr	r3, [r1, #32]
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8002572:	78ca      	ldrb	r2, [r1, #3]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002574:	431c      	orrs	r4, r3
 8002576:	ea44 040a 	orr.w	r4, r4, sl
 800257a:	ea44 4300 	orr.w	r3, r4, r0, lsl #16
 800257e:	ea43 2309 	orr.w	r3, r3, r9, lsl #8
 8002582:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
 8002586:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
 800258a:	e7b0      	b.n	80024ee <HAL_RTC_SetAlarm_IT+0x7e>
  uint32_t tmpreg = 0;
 800258c:	2300      	movs	r3, #0
 800258e:	e7ae      	b.n	80024ee <HAL_RTC_SetAlarm_IT+0x7e>
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8002590:	f424 5408 	bic.w	r4, r4, #8704	@ 0x2200
 8002594:	6194      	str	r4, [r2, #24]
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8002596:	2402      	movs	r4, #2
 8002598:	65d4      	str	r4, [r2, #92]	@ 0x5c
    if (binaryMode == RTC_BINARY_ONLY)
 800259a:	f5b6 7f80 	cmp.w	r6, #256	@ 0x100
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 800259e:	bf09      	itett	eq
 80025a0:	69cb      	ldreq	r3, [r1, #28]
      WRITE_REG(RTC->ALRMBR, tmpreg);
 80025a2:	6493      	strne	r3, [r2, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 80025a4:	4303      	orreq	r3, r0
 80025a6:	64d3      	streq	r3, [r2, #76]	@ 0x4c
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 80025a8:	bf18      	it	ne
 80025aa:	64d0      	strne	r0, [r2, #76]	@ 0x4c
    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 80025ac:	4b05      	ldr	r3, [pc, #20]	@ (80025c4 <HAL_RTC_SetAlarm_IT+0x154>)
 80025ae:	684a      	ldr	r2, [r1, #4]
 80025b0:	675a      	str	r2, [r3, #116]	@ 0x74
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80025b2:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 80025b4:	f042 0202 	orr.w	r2, r2, #2
 80025b8:	632a      	str	r2, [r5, #48]	@ 0x30
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80025ba:	699a      	ldr	r2, [r3, #24]
 80025bc:	f442 5208 	orr.w	r2, r2, #8704	@ 0x2200
 80025c0:	e7b8      	b.n	8002534 <HAL_RTC_SetAlarm_IT+0xc4>
 80025c2:	bf00      	nop
 80025c4:	40002800 	.word	0x40002800
 80025c8:	58000800 	.word	0x58000800

080025cc <HAL_RTCEx_EnableBypassShadow>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80025cc:	f890 202c 	ldrb.w	r2, [r0, #44]	@ 0x2c
 80025d0:	2a01      	cmp	r2, #1
{
 80025d2:	4603      	mov	r3, r0
 80025d4:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 80025d8:	d012      	beq.n	8002600 <HAL_RTCEx_EnableBypassShadow+0x34>

  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80025da:	4a0a      	ldr	r2, [pc, #40]	@ (8002604 <HAL_RTCEx_EnableBypassShadow+0x38>)
  hrtc->State = HAL_RTC_STATE_BUSY;
 80025dc:	f883 002d 	strb.w	r0, [r3, #45]	@ 0x2d
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80025e0:	21ca      	movs	r1, #202	@ 0xca
 80025e2:	6251      	str	r1, [r2, #36]	@ 0x24
 80025e4:	2153      	movs	r1, #83	@ 0x53
 80025e6:	6251      	str	r1, [r2, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80025e8:	6991      	ldr	r1, [r2, #24]
 80025ea:	f041 0120 	orr.w	r1, r1, #32
 80025ee:	6191      	str	r1, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80025f0:	21ff      	movs	r1, #255	@ 0xff
 80025f2:	6251      	str	r1, [r2, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80025f4:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 80025f6:	2201      	movs	r2, #1
 80025f8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  __HAL_UNLOCK(hrtc);
 80025fc:	f883 002c 	strb.w	r0, [r3, #44]	@ 0x2c

  return HAL_OK;
}
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	40002800 	.word	0x40002800

08002608 <HAL_RTCEx_SetSSRU_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002608:	f890 202c 	ldrb.w	r2, [r0, #44]	@ 0x2c
 800260c:	2a01      	cmp	r2, #1
{
 800260e:	4603      	mov	r3, r0
 8002610:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 8002614:	d019      	beq.n	800264a <HAL_RTCEx_SetSSRU_IT+0x42>

  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002616:	4a0d      	ldr	r2, [pc, #52]	@ (800264c <HAL_RTCEx_SetSSRU_IT+0x44>)
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002618:	f883 002d 	strb.w	r0, [r3, #45]	@ 0x2d
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800261c:	21ca      	movs	r1, #202	@ 0xca
 800261e:	6251      	str	r1, [r2, #36]	@ 0x24
 8002620:	2153      	movs	r1, #83	@ 0x53
 8002622:	6251      	str	r1, [r2, #36]	@ 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8002624:	6991      	ldr	r1, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8002626:	480a      	ldr	r0, [pc, #40]	@ (8002650 <HAL_RTCEx_SetSSRU_IT+0x48>)
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8002628:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 800262c:	6191      	str	r1, [r2, #24]
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 800262e:	f8d0 1080 	ldr.w	r1, [r0, #128]	@ 0x80
 8002632:	f441 2180 	orr.w	r1, r1, #262144	@ 0x40000
 8002636:	f8c0 1080 	str.w	r1, [r0, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800263a:	21ff      	movs	r1, #255	@ 0xff
 800263c:	6251      	str	r1, [r2, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800263e:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 8002640:	2201      	movs	r2, #1
 8002642:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  __HAL_UNLOCK(hrtc);
 8002646:	f883 002c 	strb.w	r0, [r3, #44]	@ 0x2c

  return HAL_OK;
}
 800264a:	4770      	bx	lr
 800264c:	40002800 	.word	0x40002800
 8002650:	58000800 	.word	0x58000800

08002654 <HAL_RTCEx_SSRUIRQHandler>:
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8002654:	4b06      	ldr	r3, [pc, #24]	@ (8002670 <HAL_RTCEx_SSRUIRQHandler+0x1c>)
 8002656:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002658:	0652      	lsls	r2, r2, #25
{
 800265a:	b510      	push	{r4, lr}
 800265c:	4604      	mov	r4, r0
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 800265e:	d503      	bpl.n	8002668 <HAL_RTCEx_SSRUIRQHandler+0x14>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8002660:	2240      	movs	r2, #64	@ 0x40
 8002662:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8002664:	f7fe fb04 	bl	8000c70 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002668:	2301      	movs	r3, #1
 800266a:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
}
 800266e:	bd10      	pop	{r4, pc}
 8002670:	40002800 	.word	0x40002800

08002674 <HAL_RTCEx_AlarmBEventCallback>:
/**
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
 8002674:	4770      	bx	lr

08002676 <HAL_RTCEx_BKUPWrite>:
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
  tmp += (BackupRegister * 4U);
 8002676:	0089      	lsls	r1, r1, #2
 8002678:	f101 4180 	add.w	r1, r1, #1073741824	@ 0x40000000
 800267c:	f501 4131 	add.w	r1, r1, #45312	@ 0xb100

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8002680:	600a      	str	r2, [r1, #0]
}
 8002682:	4770      	bx	lr

08002684 <HAL_RTCEx_BKUPRead>:
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
  tmp += (BackupRegister * 4U);
 8002684:	0089      	lsls	r1, r1, #2
 8002686:	f101 4180 	add.w	r1, r1, #1073741824	@ 0x40000000
 800268a:	f501 4131 	add.w	r1, r1, #45312	@ 0xb100

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800268e:	6808      	ldr	r0, [r1, #0]
}
 8002690:	4770      	bx	lr
	...

08002694 <LL_PWR_UnselectSUBGHZSPI_NSS>:
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8002694:	4a03      	ldr	r2, [pc, #12]	@ (80026a4 <LL_PWR_UnselectSUBGHZSPI_NSS+0x10>)
 8002696:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800269a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800269e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80026a2:	4770      	bx	lr
 80026a4:	58000400 	.word	0x58000400

080026a8 <LL_PWR_SelectSUBGHZSPI_NSS>:
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80026a8:	4a03      	ldr	r2, [pc, #12]	@ (80026b8 <LL_PWR_SelectSUBGHZSPI_NSS+0x10>)
 80026aa:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80026ae:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80026b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80026b6:	4770      	bx	lr
 80026b8:	58000400 	.word	0x58000400

080026bc <SUBGHZSPI_Init>:
{
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 80026bc:	4b07      	ldr	r3, [pc, #28]	@ (80026dc <SUBGHZSPI_Init+0x20>)
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80026c4:	601a      	str	r2, [r3, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 80026c6:	f440 7041 	orr.w	r0, r0, #772	@ 0x304
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 80026ca:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 80026ce:	6018      	str	r0, [r3, #0]
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 80026d0:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80026d8:	601a      	str	r2, [r3, #0]
}
 80026da:	4770      	bx	lr
 80026dc:	58010000 	.word	0x58010000

080026e0 <HAL_SUBGHZ_Init>:
{
 80026e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if (hsubghz == NULL)
 80026e2:	4605      	mov	r5, r0
 80026e4:	2800      	cmp	r0, #0
 80026e6:	d04e      	beq.n	8002786 <HAL_SUBGHZ_Init+0xa6>
  subghz_state = hsubghz->State;
 80026e8:	7983      	ldrb	r3, [r0, #6]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 80026ea:	f003 04ff 	and.w	r4, r3, #255	@ 0xff
 80026ee:	b16b      	cbz	r3, 800270c <HAL_SUBGHZ_Init+0x2c>
 80026f0:	2c03      	cmp	r4, #3
 80026f2:	d00b      	beq.n	800270c <HAL_SUBGHZ_Init+0x2c>
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 80026f4:	4b25      	ldr	r3, [pc, #148]	@ (800278c <HAL_SUBGHZ_Init+0xac>)
 80026f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80026fa:	619a      	str	r2, [r3, #24]
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 80026fc:	6828      	ldr	r0, [r5, #0]
 80026fe:	f7ff ffdd 	bl	80026bc <SUBGHZSPI_Init>
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8002702:	2400      	movs	r4, #0
    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8002704:	2301      	movs	r3, #1
 8002706:	712b      	strb	r3, [r5, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8002708:	60ac      	str	r4, [r5, #8]
 800270a:	e02f      	b.n	800276c <HAL_SUBGHZ_Init+0x8c>
    hsubghz->Lock = HAL_UNLOCKED;
 800270c:	2300      	movs	r3, #0
 800270e:	716b      	strb	r3, [r5, #5]
    HAL_SUBGHZ_MspInit(hsubghz);
 8002710:	4628      	mov	r0, r5
 8002712:	f7fe f8f5 	bl	8000900 <HAL_SUBGHZ_MspInit>
  SET_BIT(EXTI->IMR2, ExtiLine);
 8002716:	4a1e      	ldr	r2, [pc, #120]	@ (8002790 <HAL_SUBGHZ_Init+0xb0>)
 8002718:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800271c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002720:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8002724:	2c00      	cmp	r4, #0
 8002726:	d1e5      	bne.n	80026f4 <HAL_SUBGHZ_Init+0x14>
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8002728:	2302      	movs	r3, #2
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 800272a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800272e:	71ab      	strb	r3, [r5, #6]
 8002730:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8002734:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002738:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800273c:	4b15      	ldr	r3, [pc, #84]	@ (8002794 <HAL_SUBGHZ_Init+0xb4>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	211c      	movs	r1, #28
 8002742:	434b      	muls	r3, r1
 8002744:	0cdb      	lsrs	r3, r3, #19
 8002746:	2164      	movs	r1, #100	@ 0x64
 8002748:	434b      	muls	r3, r1
 800274a:	9301      	str	r3, [sp, #4]
      if (count == 0U)
 800274c:	9b01      	ldr	r3, [sp, #4]
 800274e:	b993      	cbnz	r3, 8002776 <HAL_SUBGHZ_Init+0x96>
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002750:	2401      	movs	r4, #1
 8002752:	60ac      	str	r4, [r5, #8]
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002754:	f7ff ff9e 	bl	8002694 <LL_PWR_UnselectSUBGHZSPI_NSS>
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8002758:	4b0c      	ldr	r3, [pc, #48]	@ (800278c <HAL_SUBGHZ_Init+0xac>)
 800275a:	689a      	ldr	r2, [r3, #8]
 800275c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002760:	609a      	str	r2, [r3, #8]
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8002762:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002766:	619a      	str	r2, [r3, #24]
  if (status == HAL_OK)
 8002768:	2c00      	cmp	r4, #0
 800276a:	d0c7      	beq.n	80026fc <HAL_SUBGHZ_Init+0x1c>
  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800276c:	2301      	movs	r3, #1
 800276e:	71ab      	strb	r3, [r5, #6]
}
 8002770:	4620      	mov	r0, r4
 8002772:	b003      	add	sp, #12
 8002774:	bd30      	pop	{r4, r5, pc}
      count--;
 8002776:	9b01      	ldr	r3, [sp, #4]
 8002778:	3b01      	subs	r3, #1
 800277a:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 800277c:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8002780:	045b      	lsls	r3, r3, #17
 8002782:	d4e3      	bmi.n	800274c <HAL_SUBGHZ_Init+0x6c>
 8002784:	e7e6      	b.n	8002754 <HAL_SUBGHZ_Init+0x74>
    return status;
 8002786:	2401      	movs	r4, #1
 8002788:	e7f2      	b.n	8002770 <HAL_SUBGHZ_Init+0x90>
 800278a:	bf00      	nop
 800278c:	58000400 	.word	0x58000400
 8002790:	58000800 	.word	0x58000800
 8002794:	20000004 	.word	0x20000004

08002798 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8002798:	b537      	push	{r0, r1, r2, r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800279a:	4d17      	ldr	r5, [pc, #92]	@ (80027f8 <SUBGHZSPI_Transmit+0x60>)
 800279c:	682b      	ldr	r3, [r5, #0]
{
 800279e:	4602      	mov	r2, r0
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80027a0:	201c      	movs	r0, #28
 80027a2:	4343      	muls	r3, r0
 80027a4:	0cdb      	lsrs	r3, r3, #19
 80027a6:	2064      	movs	r0, #100	@ 0x64
 80027a8:	4343      	muls	r3, r0
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80027aa:	4814      	ldr	r0, [pc, #80]	@ (80027fc <SUBGHZSPI_Transmit+0x64>)
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80027ac:	9301      	str	r3, [sp, #4]
    if (count == 0U)
 80027ae:	9b01      	ldr	r3, [sp, #4]
 80027b0:	b993      	cbnz	r3, 80027d8 <SUBGHZSPI_Transmit+0x40>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80027b2:	2001      	movs	r0, #1
 80027b4:	6090      	str	r0, [r2, #8]

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
  *spidr = Data;
 80027b6:	4c11      	ldr	r4, [pc, #68]	@ (80027fc <SUBGHZSPI_Transmit+0x64>)
 80027b8:	7321      	strb	r1, [r4, #12]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80027ba:	682b      	ldr	r3, [r5, #0]
 80027bc:	211c      	movs	r1, #28
 80027be:	434b      	muls	r3, r1
 80027c0:	0cdb      	lsrs	r3, r3, #19
 80027c2:	2164      	movs	r1, #100	@ 0x64
 80027c4:	434b      	muls	r3, r1
 80027c6:	9301      	str	r3, [sp, #4]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80027c8:	9b01      	ldr	r3, [sp, #4]
 80027ca:	b96b      	cbnz	r3, 80027e8 <SUBGHZSPI_Transmit+0x50>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80027cc:	2001      	movs	r0, #1
 80027ce:	6090      	str	r0, [r2, #8]
    }
    count--;
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 80027d0:	4b0a      	ldr	r3, [pc, #40]	@ (80027fc <SUBGHZSPI_Transmit+0x64>)
 80027d2:	68db      	ldr	r3, [r3, #12]

  return status;
}
 80027d4:	b003      	add	sp, #12
 80027d6:	bd30      	pop	{r4, r5, pc}
    count--;
 80027d8:	9b01      	ldr	r3, [sp, #4]
 80027da:	3b01      	subs	r3, #1
 80027dc:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80027de:	6883      	ldr	r3, [r0, #8]
 80027e0:	079c      	lsls	r4, r3, #30
 80027e2:	d5e4      	bpl.n	80027ae <SUBGHZSPI_Transmit+0x16>
  HAL_StatusTypeDef status = HAL_OK;
 80027e4:	2000      	movs	r0, #0
 80027e6:	e7e6      	b.n	80027b6 <SUBGHZSPI_Transmit+0x1e>
    count--;
 80027e8:	9b01      	ldr	r3, [sp, #4]
 80027ea:	3b01      	subs	r3, #1
 80027ec:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80027ee:	68a3      	ldr	r3, [r4, #8]
 80027f0:	07db      	lsls	r3, r3, #31
 80027f2:	d5e9      	bpl.n	80027c8 <SUBGHZSPI_Transmit+0x30>
 80027f4:	e7ec      	b.n	80027d0 <SUBGHZSPI_Transmit+0x38>
 80027f6:	bf00      	nop
 80027f8:	20000004 	.word	0x20000004
 80027fc:	58010000 	.word	0x58010000

08002800 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8002800:	b537      	push	{r0, r1, r2, r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002802:	4d18      	ldr	r5, [pc, #96]	@ (8002864 <SUBGHZSPI_Receive+0x64>)
 8002804:	682b      	ldr	r3, [r5, #0]
{
 8002806:	4602      	mov	r2, r0
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002808:	201c      	movs	r0, #28
 800280a:	4343      	muls	r3, r0
 800280c:	0cdb      	lsrs	r3, r3, #19
 800280e:	2064      	movs	r0, #100	@ 0x64
 8002810:	4343      	muls	r3, r0
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8002812:	4815      	ldr	r0, [pc, #84]	@ (8002868 <SUBGHZSPI_Receive+0x68>)
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002814:	9301      	str	r3, [sp, #4]
    if (count == 0U)
 8002816:	9b01      	ldr	r3, [sp, #4]
 8002818:	b9a3      	cbnz	r3, 8002844 <SUBGHZSPI_Receive+0x44>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800281a:	2001      	movs	r0, #1
 800281c:	6090      	str	r0, [r2, #8]

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
  *spidr = SUBGHZ_DUMMY_DATA;
 800281e:	4c12      	ldr	r4, [pc, #72]	@ (8002868 <SUBGHZSPI_Receive+0x68>)
 8002820:	23ff      	movs	r3, #255	@ 0xff
 8002822:	7323      	strb	r3, [r4, #12]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002824:	682b      	ldr	r3, [r5, #0]
 8002826:	251c      	movs	r5, #28
 8002828:	436b      	muls	r3, r5
 800282a:	0cdb      	lsrs	r3, r3, #19
 800282c:	2564      	movs	r5, #100	@ 0x64
 800282e:	436b      	muls	r3, r5
 8002830:	9301      	str	r3, [sp, #4]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8002832:	9b01      	ldr	r3, [sp, #4]
 8002834:	b973      	cbnz	r3, 8002854 <SUBGHZSPI_Receive+0x54>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002836:	2001      	movs	r0, #1
 8002838:	6090      	str	r0, [r2, #8]
    }
    count--;
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 800283a:	4b0b      	ldr	r3, [pc, #44]	@ (8002868 <SUBGHZSPI_Receive+0x68>)
 800283c:	68db      	ldr	r3, [r3, #12]
 800283e:	700b      	strb	r3, [r1, #0]

  return status;
}
 8002840:	b003      	add	sp, #12
 8002842:	bd30      	pop	{r4, r5, pc}
    count--;
 8002844:	9b01      	ldr	r3, [sp, #4]
 8002846:	3b01      	subs	r3, #1
 8002848:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800284a:	6883      	ldr	r3, [r0, #8]
 800284c:	079c      	lsls	r4, r3, #30
 800284e:	d5e2      	bpl.n	8002816 <SUBGHZSPI_Receive+0x16>
  HAL_StatusTypeDef status = HAL_OK;
 8002850:	2000      	movs	r0, #0
 8002852:	e7e4      	b.n	800281e <SUBGHZSPI_Receive+0x1e>
    count--;
 8002854:	9b01      	ldr	r3, [sp, #4]
 8002856:	3b01      	subs	r3, #1
 8002858:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800285a:	68a3      	ldr	r3, [r4, #8]
 800285c:	07db      	lsls	r3, r3, #31
 800285e:	d5e8      	bpl.n	8002832 <SUBGHZSPI_Receive+0x32>
 8002860:	e7eb      	b.n	800283a <SUBGHZSPI_Receive+0x3a>
 8002862:	bf00      	nop
 8002864:	20000004 	.word	0x20000004
 8002868:	58010000 	.word	0x58010000

0800286c <SUBGHZ_WaitOnBusy>:
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 800286c:	4b0e      	ldr	r3, [pc, #56]	@ (80028a8 <SUBGHZ_WaitOnBusy+0x3c>)
{
 800286e:	b513      	push	{r0, r1, r4, lr}
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8002870:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8002872:	4c0e      	ldr	r4, [pc, #56]	@ (80028ac <SUBGHZ_WaitOnBusy+0x40>)
 8002874:	2118      	movs	r1, #24
 8002876:	434b      	muls	r3, r1
 8002878:	0d1b      	lsrs	r3, r3, #20
 800287a:	2164      	movs	r1, #100	@ 0x64
 800287c:	434b      	muls	r3, r1
{
 800287e:	4602      	mov	r2, r0
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8002880:	9301      	str	r3, [sp, #4]
 8002882:	6961      	ldr	r1, [r4, #20]
  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();

    if (count == 0U)
 8002884:	9b01      	ldr	r3, [sp, #4]
 8002886:	b923      	cbnz	r3, 8002892 <SUBGHZ_WaitOnBusy+0x26>
    {
      status  = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8002888:	2302      	movs	r3, #2
 800288a:	6093      	str	r3, [r2, #8]
      status  = HAL_ERROR;
 800288c:	2001      	movs	r0, #1
    }
    count--;
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);

  return status;
}
 800288e:	b002      	add	sp, #8
 8002890:	bd10      	pop	{r4, pc}
    count--;
 8002892:	9b01      	ldr	r3, [sp, #4]
 8002894:	3b01      	subs	r3, #1
 8002896:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8002898:	6960      	ldr	r0, [r4, #20]
 800289a:	f010 0002 	ands.w	r0, r0, #2
 800289e:	d0f6      	beq.n	800288e <SUBGHZ_WaitOnBusy+0x22>
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 80028a0:	f011 0004 	ands.w	r0, r1, #4
 80028a4:	d1ed      	bne.n	8002882 <SUBGHZ_WaitOnBusy+0x16>
 80028a6:	e7f2      	b.n	800288e <SUBGHZ_WaitOnBusy+0x22>
 80028a8:	20000004 	.word	0x20000004
 80028ac:	58000400 	.word	0x58000400

080028b0 <SUBGHZ_CheckDeviceReady>:
{
 80028b0:	b507      	push	{r0, r1, r2, lr}
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 80028b2:	7903      	ldrb	r3, [r0, #4]
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d10f      	bne.n	80028d8 <SUBGHZ_CheckDeviceReady+0x28>
    count  = SUBGHZ_NSS_LOOP_TIME;
 80028b8:	4b0a      	ldr	r3, [pc, #40]	@ (80028e4 <SUBGHZ_CheckDeviceReady+0x34>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2218      	movs	r2, #24
 80028be:	4353      	muls	r3, r2
 80028c0:	0c1b      	lsrs	r3, r3, #16
 80028c2:	9301      	str	r3, [sp, #4]
    LL_PWR_SelectSUBGHZSPI_NSS();
 80028c4:	f7ff fef0 	bl	80026a8 <LL_PWR_SelectSUBGHZSPI_NSS>
      count--;
 80028c8:	9b01      	ldr	r3, [sp, #4]
 80028ca:	3b01      	subs	r3, #1
 80028cc:	9301      	str	r3, [sp, #4]
    } while (count != 0UL);
 80028ce:	9b01      	ldr	r3, [sp, #4]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d1f9      	bne.n	80028c8 <SUBGHZ_CheckDeviceReady+0x18>
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80028d4:	f7ff fede 	bl	8002694 <LL_PWR_UnselectSUBGHZSPI_NSS>
}
 80028d8:	b003      	add	sp, #12
 80028da:	f85d eb04 	ldr.w	lr, [sp], #4
  return (SUBGHZ_WaitOnBusy(hsubghz));
 80028de:	f7ff bfc5 	b.w	800286c <SUBGHZ_WaitOnBusy>
 80028e2:	bf00      	nop
 80028e4:	20000004 	.word	0x20000004

080028e8 <HAL_SUBGHZ_WriteRegisters>:
{
 80028e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028ea:	461e      	mov	r6, r3
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80028ec:	7983      	ldrb	r3, [r0, #6]
 80028ee:	2b01      	cmp	r3, #1
{
 80028f0:	4615      	mov	r5, r2
 80028f2:	4604      	mov	r4, r0
 80028f4:	460f      	mov	r7, r1
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80028f6:	b2da      	uxtb	r2, r3
 80028f8:	d12d      	bne.n	8002956 <HAL_SUBGHZ_WriteRegisters+0x6e>
    __HAL_LOCK(hsubghz);
 80028fa:	7943      	ldrb	r3, [r0, #5]
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d02a      	beq.n	8002956 <HAL_SUBGHZ_WriteRegisters+0x6e>
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8002900:	2302      	movs	r3, #2
    __HAL_LOCK(hsubghz);
 8002902:	7142      	strb	r2, [r0, #5]
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8002904:	7183      	strb	r3, [r0, #6]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002906:	f7ff ffd3 	bl	80028b0 <SUBGHZ_CheckDeviceReady>
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 800290a:	210d      	movs	r1, #13
 800290c:	4620      	mov	r0, r4
    LL_PWR_SelectSUBGHZSPI_NSS();
 800290e:	f7ff fecb 	bl	80026a8 <LL_PWR_SelectSUBGHZSPI_NSS>
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8002912:	f7ff ff41 	bl	8002798 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8002916:	0a39      	lsrs	r1, r7, #8
 8002918:	4620      	mov	r0, r4
 800291a:	f7ff ff3d 	bl	8002798 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800291e:	b2f9      	uxtb	r1, r7
 8002920:	4620      	mov	r0, r4
 8002922:	f7ff ff39 	bl	8002798 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002926:	442e      	add	r6, r5
 8002928:	42b5      	cmp	r5, r6
 800292a:	d10e      	bne.n	800294a <HAL_SUBGHZ_WriteRegisters+0x62>
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800292c:	4620      	mov	r0, r4
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800292e:	f7ff feb1 	bl	8002694 <LL_PWR_UnselectSUBGHZSPI_NSS>
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002932:	f7ff ff9b 	bl	800286c <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002936:	68a0      	ldr	r0, [r4, #8]
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002938:	2301      	movs	r3, #1
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800293a:	3800      	subs	r0, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800293c:	71a3      	strb	r3, [r4, #6]
    __HAL_UNLOCK(hsubghz);
 800293e:	f04f 0300 	mov.w	r3, #0
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002942:	bf18      	it	ne
 8002944:	2001      	movne	r0, #1
    __HAL_UNLOCK(hsubghz);
 8002946:	7163      	strb	r3, [r4, #5]
}
 8002948:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800294a:	f815 1b01 	ldrb.w	r1, [r5], #1
 800294e:	4620      	mov	r0, r4
 8002950:	f7ff ff22 	bl	8002798 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002954:	e7e8      	b.n	8002928 <HAL_SUBGHZ_WriteRegisters+0x40>
    __HAL_LOCK(hsubghz);
 8002956:	2002      	movs	r0, #2
 8002958:	e7f6      	b.n	8002948 <HAL_SUBGHZ_WriteRegisters+0x60>

0800295a <HAL_SUBGHZ_ReadRegisters>:
{
 800295a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800295c:	461e      	mov	r6, r3
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800295e:	7983      	ldrb	r3, [r0, #6]
 8002960:	2b01      	cmp	r3, #1
{
 8002962:	4615      	mov	r5, r2
 8002964:	4604      	mov	r4, r0
 8002966:	460f      	mov	r7, r1
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002968:	b2da      	uxtb	r2, r3
 800296a:	d12f      	bne.n	80029cc <HAL_SUBGHZ_ReadRegisters+0x72>
    __HAL_LOCK(hsubghz);
 800296c:	7943      	ldrb	r3, [r0, #5]
 800296e:	2b01      	cmp	r3, #1
 8002970:	d02c      	beq.n	80029cc <HAL_SUBGHZ_ReadRegisters+0x72>
 8002972:	7142      	strb	r2, [r0, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002974:	f7ff ff9c 	bl	80028b0 <SUBGHZ_CheckDeviceReady>
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8002978:	211d      	movs	r1, #29
 800297a:	4620      	mov	r0, r4
    LL_PWR_SelectSUBGHZSPI_NSS();
 800297c:	f7ff fe94 	bl	80026a8 <LL_PWR_SelectSUBGHZSPI_NSS>
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8002980:	f7ff ff0a 	bl	8002798 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8002984:	0a39      	lsrs	r1, r7, #8
 8002986:	4620      	mov	r0, r4
 8002988:	f7ff ff06 	bl	8002798 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800298c:	b2f9      	uxtb	r1, r7
 800298e:	4620      	mov	r0, r4
 8002990:	f7ff ff02 	bl	8002798 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8002994:	2100      	movs	r1, #0
 8002996:	4620      	mov	r0, r4
 8002998:	f7ff fefe 	bl	8002798 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800299c:	442e      	add	r6, r5
 800299e:	42ae      	cmp	r6, r5
 80029a0:	d10e      	bne.n	80029c0 <HAL_SUBGHZ_ReadRegisters+0x66>
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80029a2:	4620      	mov	r0, r4
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80029a4:	f7ff fe76 	bl	8002694 <LL_PWR_UnselectSUBGHZSPI_NSS>
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80029a8:	f7ff ff60 	bl	800286c <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80029ac:	68a0      	ldr	r0, [r4, #8]
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80029ae:	2301      	movs	r3, #1
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80029b0:	3800      	subs	r0, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80029b2:	71a3      	strb	r3, [r4, #6]
    __HAL_UNLOCK(hsubghz);
 80029b4:	f04f 0300 	mov.w	r3, #0
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80029b8:	bf18      	it	ne
 80029ba:	2001      	movne	r0, #1
    __HAL_UNLOCK(hsubghz);
 80029bc:	7163      	strb	r3, [r4, #5]
}
 80029be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80029c0:	4629      	mov	r1, r5
 80029c2:	4620      	mov	r0, r4
 80029c4:	f7ff ff1c 	bl	8002800 <SUBGHZSPI_Receive>
      pData++;
 80029c8:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 80029ca:	e7e8      	b.n	800299e <HAL_SUBGHZ_ReadRegisters+0x44>
    __HAL_LOCK(hsubghz);
 80029cc:	2002      	movs	r0, #2
 80029ce:	e7f6      	b.n	80029be <HAL_SUBGHZ_ReadRegisters+0x64>

080029d0 <HAL_SUBGHZ_ExecSetCmd>:
{
 80029d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029d2:	461f      	mov	r7, r3
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80029d4:	7983      	ldrb	r3, [r0, #6]
 80029d6:	2b01      	cmp	r3, #1
{
 80029d8:	4615      	mov	r5, r2
 80029da:	4604      	mov	r4, r0
 80029dc:	460e      	mov	r6, r1
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80029de:	b2da      	uxtb	r2, r3
 80029e0:	d12c      	bne.n	8002a3c <HAL_SUBGHZ_ExecSetCmd+0x6c>
    __HAL_LOCK(hsubghz);
 80029e2:	7943      	ldrb	r3, [r0, #5]
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d029      	beq.n	8002a3c <HAL_SUBGHZ_ExecSetCmd+0x6c>
 80029e8:	7142      	strb	r2, [r0, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80029ea:	f7ff ff61 	bl	80028b0 <SUBGHZ_CheckDeviceReady>
    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 80029ee:	f006 03ef 	and.w	r3, r6, #239	@ 0xef
 80029f2:	f1a3 0284 	sub.w	r2, r3, #132	@ 0x84
 80029f6:	4253      	negs	r3, r2
 80029f8:	4153      	adcs	r3, r2
 80029fa:	7123      	strb	r3, [r4, #4]
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80029fc:	4631      	mov	r1, r6
 80029fe:	4620      	mov	r0, r4
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002a00:	f7ff fe52 	bl	80026a8 <LL_PWR_SelectSUBGHZSPI_NSS>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8002a04:	f7ff fec8 	bl	8002798 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002a08:	442f      	add	r7, r5
 8002a0a:	42bd      	cmp	r5, r7
 8002a0c:	d110      	bne.n	8002a30 <HAL_SUBGHZ_ExecSetCmd+0x60>
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002a0e:	f7ff fe41 	bl	8002694 <LL_PWR_UnselectSUBGHZSPI_NSS>
    if (Command != RADIO_SET_SLEEP)
 8002a12:	2e84      	cmp	r6, #132	@ 0x84
 8002a14:	d002      	beq.n	8002a1c <HAL_SUBGHZ_ExecSetCmd+0x4c>
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002a16:	4620      	mov	r0, r4
 8002a18:	f7ff ff28 	bl	800286c <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002a1c:	68a0      	ldr	r0, [r4, #8]
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002a1e:	2301      	movs	r3, #1
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002a20:	3800      	subs	r0, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002a22:	71a3      	strb	r3, [r4, #6]
    __HAL_UNLOCK(hsubghz);
 8002a24:	f04f 0300 	mov.w	r3, #0
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002a28:	bf18      	it	ne
 8002a2a:	2001      	movne	r0, #1
    __HAL_UNLOCK(hsubghz);
 8002a2c:	7163      	strb	r3, [r4, #5]
}
 8002a2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8002a30:	f815 1b01 	ldrb.w	r1, [r5], #1
 8002a34:	4620      	mov	r0, r4
 8002a36:	f7ff feaf 	bl	8002798 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002a3a:	e7e6      	b.n	8002a0a <HAL_SUBGHZ_ExecSetCmd+0x3a>
    __HAL_LOCK(hsubghz);
 8002a3c:	2002      	movs	r0, #2
 8002a3e:	e7f6      	b.n	8002a2e <HAL_SUBGHZ_ExecSetCmd+0x5e>

08002a40 <HAL_SUBGHZ_ExecGetCmd>:
{
 8002a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a42:	461e      	mov	r6, r3
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002a44:	7983      	ldrb	r3, [r0, #6]
 8002a46:	2b01      	cmp	r3, #1
{
 8002a48:	4615      	mov	r5, r2
 8002a4a:	4604      	mov	r4, r0
 8002a4c:	460f      	mov	r7, r1
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002a4e:	b2da      	uxtb	r2, r3
 8002a50:	d127      	bne.n	8002aa2 <HAL_SUBGHZ_ExecGetCmd+0x62>
    __HAL_LOCK(hsubghz);
 8002a52:	7943      	ldrb	r3, [r0, #5]
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d024      	beq.n	8002aa2 <HAL_SUBGHZ_ExecGetCmd+0x62>
 8002a58:	7142      	strb	r2, [r0, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002a5a:	f7ff ff29 	bl	80028b0 <SUBGHZ_CheckDeviceReady>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8002a5e:	4639      	mov	r1, r7
 8002a60:	4620      	mov	r0, r4
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002a62:	f7ff fe21 	bl	80026a8 <LL_PWR_SelectSUBGHZSPI_NSS>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8002a66:	f7ff fe97 	bl	8002798 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8002a6a:	2100      	movs	r1, #0
 8002a6c:	4620      	mov	r0, r4
 8002a6e:	f7ff fe93 	bl	8002798 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002a72:	442e      	add	r6, r5
 8002a74:	42ae      	cmp	r6, r5
 8002a76:	d10e      	bne.n	8002a96 <HAL_SUBGHZ_ExecGetCmd+0x56>
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002a78:	4620      	mov	r0, r4
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002a7a:	f7ff fe0b 	bl	8002694 <LL_PWR_UnselectSUBGHZSPI_NSS>
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002a7e:	f7ff fef5 	bl	800286c <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002a82:	68a0      	ldr	r0, [r4, #8]
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002a84:	2301      	movs	r3, #1
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002a86:	3800      	subs	r0, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002a88:	71a3      	strb	r3, [r4, #6]
    __HAL_UNLOCK(hsubghz);
 8002a8a:	f04f 0300 	mov.w	r3, #0
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002a8e:	bf18      	it	ne
 8002a90:	2001      	movne	r0, #1
    __HAL_UNLOCK(hsubghz);
 8002a92:	7163      	strb	r3, [r4, #5]
}
 8002a94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8002a96:	4629      	mov	r1, r5
 8002a98:	4620      	mov	r0, r4
 8002a9a:	f7ff feb1 	bl	8002800 <SUBGHZSPI_Receive>
      pData++;
 8002a9e:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 8002aa0:	e7e8      	b.n	8002a74 <HAL_SUBGHZ_ExecGetCmd+0x34>
    __HAL_LOCK(hsubghz);
 8002aa2:	2002      	movs	r0, #2
 8002aa4:	e7f6      	b.n	8002a94 <HAL_SUBGHZ_ExecGetCmd+0x54>

08002aa6 <HAL_SUBGHZ_IRQHandler>:
{
 8002aa6:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint8_t tmpisr[2U] = {0U};
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	f8ad 3004 	strh.w	r3, [sp, #4]
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8002aae:	aa01      	add	r2, sp, #4
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	2112      	movs	r1, #18
{
 8002ab4:	4605      	mov	r5, r0
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8002ab6:	f7ff ffc3 	bl	8002a40 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8002aba:	f8bd 4004 	ldrh.w	r4, [sp, #4]
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8002abe:	2302      	movs	r3, #2
 8002ac0:	ba64      	rev16	r4, r4
 8002ac2:	b2a4      	uxth	r4, r4
 8002ac4:	aa01      	add	r2, sp, #4
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	4628      	mov	r0, r5
 8002aca:	f7ff ff81 	bl	80029d0 <HAL_SUBGHZ_ExecSetCmd>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8002ace:	07e6      	lsls	r6, r4, #31
 8002ad0:	d502      	bpl.n	8002ad8 <HAL_SUBGHZ_IRQHandler+0x32>
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8002ad2:	4628      	mov	r0, r5
 8002ad4:	f002 fdd0 	bl	8005678 <HAL_SUBGHZ_TxCpltCallback>
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8002ad8:	07a0      	lsls	r0, r4, #30
 8002ada:	f004 0640 	and.w	r6, r4, #64	@ 0x40
 8002ade:	d503      	bpl.n	8002ae8 <HAL_SUBGHZ_IRQHandler+0x42>
 8002ae0:	b916      	cbnz	r6, 8002ae8 <HAL_SUBGHZ_IRQHandler+0x42>
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8002ae2:	4628      	mov	r0, r5
 8002ae4:	f002 fdce 	bl	8005684 <HAL_SUBGHZ_RxCpltCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8002ae8:	0761      	lsls	r1, r4, #29
 8002aea:	d502      	bpl.n	8002af2 <HAL_SUBGHZ_IRQHandler+0x4c>
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8002aec:	4628      	mov	r0, r5
 8002aee:	f002 fdf3 	bl	80056d8 <HAL_SUBGHZ_PreambleDetectedCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8002af2:	0722      	lsls	r2, r4, #28
 8002af4:	d502      	bpl.n	8002afc <HAL_SUBGHZ_IRQHandler+0x56>
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8002af6:	4628      	mov	r0, r5
 8002af8:	f002 fdf4 	bl	80056e4 <HAL_SUBGHZ_SyncWordValidCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8002afc:	06e3      	lsls	r3, r4, #27
 8002afe:	d502      	bpl.n	8002b06 <HAL_SUBGHZ_IRQHandler+0x60>
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8002b00:	4628      	mov	r0, r5
 8002b02:	f002 fdf5 	bl	80056f0 <HAL_SUBGHZ_HeaderValidCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8002b06:	06a0      	lsls	r0, r4, #26
 8002b08:	d502      	bpl.n	8002b10 <HAL_SUBGHZ_IRQHandler+0x6a>
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8002b0a:	4628      	mov	r0, r5
 8002b0c:	f002 fdde 	bl	80056cc <HAL_SUBGHZ_HeaderErrorCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8002b10:	b116      	cbz	r6, 8002b18 <HAL_SUBGHZ_IRQHandler+0x72>
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8002b12:	4628      	mov	r0, r5
 8002b14:	f002 fdbc 	bl	8005690 <HAL_SUBGHZ_CRCErrorCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8002b18:	0621      	lsls	r1, r4, #24
 8002b1a:	d506      	bpl.n	8002b2a <HAL_SUBGHZ_IRQHandler+0x84>
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8002b1c:	f414 7180 	ands.w	r1, r4, #256	@ 0x100
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8002b20:	bf18      	it	ne
 8002b22:	2101      	movne	r1, #1
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8002b24:	4628      	mov	r0, r5
 8002b26:	f002 fdb9 	bl	800569c <HAL_SUBGHZ_CADStatusCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8002b2a:	05a2      	lsls	r2, r4, #22
 8002b2c:	d502      	bpl.n	8002b34 <HAL_SUBGHZ_IRQHandler+0x8e>
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8002b2e:	4628      	mov	r0, r5
 8002b30:	f002 fdc4 	bl	80056bc <HAL_SUBGHZ_RxTxTimeoutCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 8002b34:	0463      	lsls	r3, r4, #17
 8002b36:	d502      	bpl.n	8002b3e <HAL_SUBGHZ_IRQHandler+0x98>
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 8002b38:	4628      	mov	r0, r5
 8002b3a:	f002 fddf 	bl	80056fc <HAL_SUBGHZ_LrFhssHopCallback>
}
 8002b3e:	b002      	add	sp, #8
 8002b40:	bd70      	pop	{r4, r5, r6, pc}

08002b42 <HAL_SUBGHZ_WriteBuffer>:
{
 8002b42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b44:	461e      	mov	r6, r3
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002b46:	7983      	ldrb	r3, [r0, #6]
 8002b48:	2b01      	cmp	r3, #1
{
 8002b4a:	4615      	mov	r5, r2
 8002b4c:	4604      	mov	r4, r0
 8002b4e:	460f      	mov	r7, r1
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002b50:	b2da      	uxtb	r2, r3
 8002b52:	d127      	bne.n	8002ba4 <HAL_SUBGHZ_WriteBuffer+0x62>
    __HAL_LOCK(hsubghz);
 8002b54:	7943      	ldrb	r3, [r0, #5]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d024      	beq.n	8002ba4 <HAL_SUBGHZ_WriteBuffer+0x62>
 8002b5a:	7142      	strb	r2, [r0, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002b5c:	f7ff fea8 	bl	80028b0 <SUBGHZ_CheckDeviceReady>
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8002b60:	210e      	movs	r1, #14
 8002b62:	4620      	mov	r0, r4
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002b64:	f7ff fda0 	bl	80026a8 <LL_PWR_SelectSUBGHZSPI_NSS>
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8002b68:	f7ff fe16 	bl	8002798 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8002b6c:	4639      	mov	r1, r7
 8002b6e:	4620      	mov	r0, r4
 8002b70:	f7ff fe12 	bl	8002798 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002b74:	442e      	add	r6, r5
 8002b76:	42b5      	cmp	r5, r6
 8002b78:	d10e      	bne.n	8002b98 <HAL_SUBGHZ_WriteBuffer+0x56>
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002b7a:	4620      	mov	r0, r4
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002b7c:	f7ff fd8a 	bl	8002694 <LL_PWR_UnselectSUBGHZSPI_NSS>
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002b80:	f7ff fe74 	bl	800286c <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002b84:	68a0      	ldr	r0, [r4, #8]
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002b86:	2301      	movs	r3, #1
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002b88:	3800      	subs	r0, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002b8a:	71a3      	strb	r3, [r4, #6]
    __HAL_UNLOCK(hsubghz);
 8002b8c:	f04f 0300 	mov.w	r3, #0
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002b90:	bf18      	it	ne
 8002b92:	2001      	movne	r0, #1
    __HAL_UNLOCK(hsubghz);
 8002b94:	7163      	strb	r3, [r4, #5]
}
 8002b96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8002b98:	f815 1b01 	ldrb.w	r1, [r5], #1
 8002b9c:	4620      	mov	r0, r4
 8002b9e:	f7ff fdfb 	bl	8002798 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002ba2:	e7e8      	b.n	8002b76 <HAL_SUBGHZ_WriteBuffer+0x34>
    __HAL_LOCK(hsubghz);
 8002ba4:	2002      	movs	r0, #2
 8002ba6:	e7f6      	b.n	8002b96 <HAL_SUBGHZ_WriteBuffer+0x54>

08002ba8 <HAL_SUBGHZ_ReadBuffer>:
{
 8002ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002baa:	461e      	mov	r6, r3
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002bac:	7983      	ldrb	r3, [r0, #6]
 8002bae:	2b01      	cmp	r3, #1
{
 8002bb0:	4615      	mov	r5, r2
 8002bb2:	4604      	mov	r4, r0
 8002bb4:	460f      	mov	r7, r1
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002bb6:	b2da      	uxtb	r2, r3
 8002bb8:	d12b      	bne.n	8002c12 <HAL_SUBGHZ_ReadBuffer+0x6a>
    __HAL_LOCK(hsubghz);
 8002bba:	7943      	ldrb	r3, [r0, #5]
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d028      	beq.n	8002c12 <HAL_SUBGHZ_ReadBuffer+0x6a>
 8002bc0:	7142      	strb	r2, [r0, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002bc2:	f7ff fe75 	bl	80028b0 <SUBGHZ_CheckDeviceReady>
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8002bc6:	211e      	movs	r1, #30
 8002bc8:	4620      	mov	r0, r4
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002bca:	f7ff fd6d 	bl	80026a8 <LL_PWR_SelectSUBGHZSPI_NSS>
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8002bce:	f7ff fde3 	bl	8002798 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8002bd2:	4639      	mov	r1, r7
 8002bd4:	4620      	mov	r0, r4
 8002bd6:	f7ff fddf 	bl	8002798 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8002bda:	2100      	movs	r1, #0
 8002bdc:	4620      	mov	r0, r4
 8002bde:	f7ff fddb 	bl	8002798 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002be2:	442e      	add	r6, r5
 8002be4:	42b5      	cmp	r5, r6
 8002be6:	d10e      	bne.n	8002c06 <HAL_SUBGHZ_ReadBuffer+0x5e>
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002be8:	4620      	mov	r0, r4
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002bea:	f7ff fd53 	bl	8002694 <LL_PWR_UnselectSUBGHZSPI_NSS>
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002bee:	f7ff fe3d 	bl	800286c <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002bf2:	68a0      	ldr	r0, [r4, #8]
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002bf4:	2301      	movs	r3, #1
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002bf6:	3800      	subs	r0, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002bf8:	71a3      	strb	r3, [r4, #6]
    __HAL_UNLOCK(hsubghz);
 8002bfa:	f04f 0300 	mov.w	r3, #0
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002bfe:	bf18      	it	ne
 8002c00:	2001      	movne	r0, #1
    __HAL_UNLOCK(hsubghz);
 8002c02:	7163      	strb	r3, [r4, #5]
}
 8002c04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8002c06:	4629      	mov	r1, r5
 8002c08:	4620      	mov	r0, r4
 8002c0a:	f7ff fdf9 	bl	8002800 <SUBGHZSPI_Receive>
      pData++;
 8002c0e:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 8002c10:	e7e8      	b.n	8002be4 <HAL_SUBGHZ_ReadBuffer+0x3c>
    __HAL_LOCK(hsubghz);
 8002c12:	2002      	movs	r0, #2
 8002c14:	e7f6      	b.n	8002c04 <HAL_SUBGHZ_ReadBuffer+0x5c>

08002c16 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8002c16:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c18:	e852 3f00 	ldrex	r3, [r2]
 8002c1c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c20:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8002c24:	6802      	ldr	r2, [r0, #0]
 8002c26:	2900      	cmp	r1, #0
 8002c28:	d1f5      	bne.n	8002c16 <UART_EndTxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c2a:	f102 0308 	add.w	r3, r2, #8
 8002c2e:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8002c32:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c36:	f102 0c08 	add.w	ip, r2, #8
 8002c3a:	e84c 3100 	strex	r1, r3, [ip]
 8002c3e:	2900      	cmp	r1, #0
 8002c40:	d1f3      	bne.n	8002c2a <UART_EndTxTransfer+0x14>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002c42:	2320      	movs	r3, #32
 8002c44:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
}
 8002c48:	4770      	bx	lr
	...

08002c4c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002c4c:	b510      	push	{r4, lr}
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002c4e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c50:	e852 3f00 	ldrex	r3, [r2]
 8002c54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c58:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8002c5c:	6802      	ldr	r2, [r0, #0]
 8002c5e:	2900      	cmp	r1, #0
 8002c60:	d1f5      	bne.n	8002c4e <UART_EndRxTransfer+0x2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002c62:	4c0f      	ldr	r4, [pc, #60]	@ (8002ca0 <UART_EndRxTransfer+0x54>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c64:	f102 0308 	add.w	r3, r2, #8
 8002c68:	e853 3f00 	ldrex	r3, [r3]
 8002c6c:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c6e:	f102 0c08 	add.w	ip, r2, #8
 8002c72:	e84c 3100 	strex	r1, r3, [ip]
 8002c76:	2900      	cmp	r1, #0
 8002c78:	d1f4      	bne.n	8002c64 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c7a:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d107      	bne.n	8002c90 <UART_EndRxTransfer+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c80:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c84:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c88:	e842 3100 	strex	r1, r3, [r2]
 8002c8c:	2900      	cmp	r1, #0
 8002c8e:	d1f7      	bne.n	8002c80 <UART_EndRxTransfer+0x34>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c90:	2320      	movs	r3, #32
 8002c92:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c96:	2300      	movs	r3, #0
 8002c98:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002c9a:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8002c9c:	bd10      	pop	{r4, pc}
 8002c9e:	bf00      	nop
 8002ca0:	effffffe 	.word	0xeffffffe

08002ca4 <HAL_UART_Transmit_DMA>:
{
 8002ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ca6:	4604      	mov	r4, r0
 8002ca8:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8002caa:	f8d4 5088 	ldr.w	r5, [r4, #136]	@ 0x88
 8002cae:	2d20      	cmp	r5, #32
 8002cb0:	d132      	bne.n	8002d18 <HAL_UART_Transmit_DMA+0x74>
    if ((pData == NULL) || (Size == 0U))
 8002cb2:	b1f1      	cbz	r1, 8002cf2 <HAL_UART_Transmit_DMA+0x4e>
 8002cb4:	b1ea      	cbz	r2, 8002cf2 <HAL_UART_Transmit_DMA+0x4e>
    if (huart->hdmatx != NULL)
 8002cb6:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
    huart->TxXferCount = Size;
 8002cb8:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    huart->TxXferSize  = Size;
 8002cbc:	f8a4 2054 	strh.w	r2, [r4, #84]	@ 0x54
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cc0:	2600      	movs	r6, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cc2:	2221      	movs	r2, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cc4:	f8c4 6090 	str.w	r6, [r4, #144]	@ 0x90
    huart->pTxBuffPtr  = pData;
 8002cc8:	6521      	str	r1, [r4, #80]	@ 0x50
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cca:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8002cce:	6822      	ldr	r2, [r4, #0]
    if (huart->hdmatx != NULL)
 8002cd0:	b188      	cbz	r0, 8002cf6 <HAL_UART_Transmit_DMA+0x52>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002cd2:	4f12      	ldr	r7, [pc, #72]	@ (8002d1c <HAL_UART_Transmit_DMA+0x78>)
 8002cd4:	62c7      	str	r7, [r0, #44]	@ 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002cd6:	4f12      	ldr	r7, [pc, #72]	@ (8002d20 <HAL_UART_Transmit_DMA+0x7c>)
 8002cd8:	6307      	str	r7, [r0, #48]	@ 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002cda:	4f12      	ldr	r7, [pc, #72]	@ (8002d24 <HAL_UART_Transmit_DMA+0x80>)
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8002cdc:	3228      	adds	r2, #40	@ 0x28
      huart->hdmatx->XferAbortCallback = NULL;
 8002cde:	e9c0 760d 	strd	r7, r6, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8002ce2:	f7fe faed 	bl	80012c0 <HAL_DMA_Start_IT>
 8002ce6:	b130      	cbz	r0, 8002cf6 <HAL_UART_Transmit_DMA+0x52>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002ce8:	2310      	movs	r3, #16
 8002cea:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        huart->gState = HAL_UART_STATE_READY;
 8002cee:	f8c4 5088 	str.w	r5, [r4, #136]	@ 0x88
      return HAL_ERROR;
 8002cf2:	2001      	movs	r0, #1
}
 8002cf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8002cf6:	6823      	ldr	r3, [r4, #0]
 8002cf8:	2240      	movs	r2, #64	@ 0x40
 8002cfa:	621a      	str	r2, [r3, #32]
 8002cfc:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cfe:	f102 0308 	add.w	r3, r2, #8
 8002d02:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002d06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d0a:	f102 0108 	add.w	r1, r2, #8
 8002d0e:	e841 3000 	strex	r0, r3, [r1]
 8002d12:	2800      	cmp	r0, #0
 8002d14:	d1f3      	bne.n	8002cfe <HAL_UART_Transmit_DMA+0x5a>
 8002d16:	e7ed      	b.n	8002cf4 <HAL_UART_Transmit_DMA+0x50>
    return HAL_BUSY;
 8002d18:	2002      	movs	r0, #2
 8002d1a:	e7eb      	b.n	8002cf4 <HAL_UART_Transmit_DMA+0x50>
 8002d1c:	08002d29 	.word	0x08002d29
 8002d20:	08002d71 	.word	0x08002d71
 8002d24:	08002d7d 	.word	0x08002d7d

08002d28 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002d28:	b508      	push	{r3, lr}
 8002d2a:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002d2c:	6a80      	ldr	r0, [r0, #40]	@ 0x28

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f013 0320 	ands.w	r3, r3, #32
 8002d36:	d117      	bne.n	8002d68 <UART_DMATransmitCplt+0x40>
  {
    huart->TxXferCount = 0U;
 8002d38:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002d3c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d3e:	f102 0308 	add.w	r3, r2, #8
 8002d42:	e853 3f00 	ldrex	r3, [r3]
 8002d46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d4a:	3208      	adds	r2, #8
 8002d4c:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8002d50:	6802      	ldr	r2, [r0, #0]
 8002d52:	2900      	cmp	r1, #0
 8002d54:	d1f2      	bne.n	8002d3c <UART_DMATransmitCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d56:	e852 3f00 	ldrex	r3, [r2]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002d5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d5e:	e842 3100 	strex	r1, r3, [r2]
 8002d62:	2900      	cmp	r1, #0
 8002d64:	d1f7      	bne.n	8002d56 <UART_DMATransmitCplt+0x2e>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002d66:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8002d68:	f7fe f8ae 	bl	8000ec8 <HAL_UART_TxCpltCallback>
}
 8002d6c:	e7fb      	b.n	8002d66 <UART_DMATransmitCplt+0x3e>

08002d6e <HAL_UART_TxHalfCpltCallback>:
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
 8002d6e:	4770      	bx	lr

08002d70 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002d70:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8002d72:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8002d74:	f7ff fffb 	bl	8002d6e <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002d78:	bd08      	pop	{r3, pc}

08002d7a <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 8002d7a:	4770      	bx	lr

08002d7c <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002d7c:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 8002d7e:	b538      	push	{r3, r4, r5, lr}

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8002d80:	6804      	ldr	r4, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8002d82:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8002d86:	f8d0 508c 	ldr.w	r5, [r0, #140]	@ 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8002d8a:	68a2      	ldr	r2, [r4, #8]
 8002d8c:	0612      	lsls	r2, r2, #24
 8002d8e:	d506      	bpl.n	8002d9e <UART_DMAError+0x22>
 8002d90:	2b21      	cmp	r3, #33	@ 0x21
 8002d92:	d104      	bne.n	8002d9e <UART_DMAError+0x22>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8002d94:	2300      	movs	r3, #0
 8002d96:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8002d9a:	f7ff ff3c 	bl	8002c16 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8002d9e:	68a3      	ldr	r3, [r4, #8]
 8002da0:	065b      	lsls	r3, r3, #25
 8002da2:	d506      	bpl.n	8002db2 <UART_DMAError+0x36>
 8002da4:	2d22      	cmp	r5, #34	@ 0x22
 8002da6:	d104      	bne.n	8002db2 <UART_DMAError+0x36>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8002da8:	2300      	movs	r3, #0
 8002daa:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8002dae:	f7ff ff4d 	bl	8002c4c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002db2:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 8002db6:	f043 0310 	orr.w	r3, r3, #16
 8002dba:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002dbe:	f7ff ffdc 	bl	8002d7a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002dc2:	bd38      	pop	{r3, r4, r5, pc}

08002dc4 <HAL_UARTEx_RxEventCallback>:
}
 8002dc4:	4770      	bx	lr
	...

08002dc8 <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002dc8:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
  uint16_t uhMask = huart->Mask;
 8002dcc:	f8b0 1060 	ldrh.w	r1, [r0, #96]	@ 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002dd0:	2a22      	cmp	r2, #34	@ 0x22
{
 8002dd2:	b508      	push	{r3, lr}
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002dd4:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002dd6:	d155      	bne.n	8002e84 <UART_RxISR_8BIT+0xbc>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002dda:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8002ddc:	400b      	ands	r3, r1
 8002dde:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 8002de0:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8002de2:	3301      	adds	r3, #1
 8002de4:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 8002de6:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 8002dea:	3b01      	subs	r3, #1
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8002df2:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 8002df6:	b29b      	uxth	r3, r3
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d142      	bne.n	8002e82 <UART_RxISR_8BIT+0xba>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002dfc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dfe:	e852 3f00 	ldrex	r3, [r2]
 8002e02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e06:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8002e0a:	6803      	ldr	r3, [r0, #0]
 8002e0c:	2900      	cmp	r1, #0
 8002e0e:	d1f5      	bne.n	8002dfc <UART_RxISR_8BIT+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e10:	f103 0208 	add.w	r2, r3, #8
 8002e14:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e18:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e1c:	f103 0c08 	add.w	ip, r3, #8
 8002e20:	e84c 2100 	strex	r1, r2, [ip]
 8002e24:	2900      	cmp	r1, #0
 8002e26:	d1f3      	bne.n	8002e10 <UART_RxISR_8BIT+0x48>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002e28:	2220      	movs	r2, #32
 8002e2a:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002e2e:	4a18      	ldr	r2, [pc, #96]	@ (8002e90 <UART_RxISR_8BIT+0xc8>)
      huart->RxISR = NULL;
 8002e30:	6741      	str	r1, [r0, #116]	@ 0x74
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002e32:	4293      	cmp	r3, r2
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e34:	6701      	str	r1, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002e36:	d105      	bne.n	8002e44 <UART_RxISR_8BIT+0x7c>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e38:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 8002e3a:	2a01      	cmp	r2, #1
 8002e3c:	d00e      	beq.n	8002e5c <UART_RxISR_8BIT+0x94>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002e3e:	f7fe f851 	bl	8000ee4 <HAL_UART_RxCpltCallback>
 8002e42:	e01e      	b.n	8002e82 <UART_RxISR_8BIT+0xba>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002e44:	685a      	ldr	r2, [r3, #4]
 8002e46:	0211      	lsls	r1, r2, #8
 8002e48:	d5f6      	bpl.n	8002e38 <UART_RxISR_8BIT+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e4a:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002e4e:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e52:	e843 2100 	strex	r1, r2, [r3]
 8002e56:	2900      	cmp	r1, #0
 8002e58:	d1f7      	bne.n	8002e4a <UART_RxISR_8BIT+0x82>
 8002e5a:	e7ed      	b.n	8002e38 <UART_RxISR_8BIT+0x70>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	66c2      	str	r2, [r0, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e60:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e64:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e68:	e843 2100 	strex	r1, r2, [r3]
 8002e6c:	2900      	cmp	r1, #0
 8002e6e:	d1f7      	bne.n	8002e60 <UART_RxISR_8BIT+0x98>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002e70:	69da      	ldr	r2, [r3, #28]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002e72:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002e76:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002e78:	bf44      	itt	mi
 8002e7a:	2210      	movmi	r2, #16
 8002e7c:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002e7e:	f7ff ffa1 	bl	8002dc4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8002e82:	bd08      	pop	{r3, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002e84:	699a      	ldr	r2, [r3, #24]
 8002e86:	f042 0208 	orr.w	r2, r2, #8
 8002e8a:	619a      	str	r2, [r3, #24]
}
 8002e8c:	e7f9      	b.n	8002e82 <UART_RxISR_8BIT+0xba>
 8002e8e:	bf00      	nop
 8002e90:	40008000 	.word	0x40008000

08002e94 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002e94:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
  uint16_t uhMask = huart->Mask;
 8002e98:	f8b0 1060 	ldrh.w	r1, [r0, #96]	@ 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002e9c:	2a22      	cmp	r2, #34	@ 0x22
{
 8002e9e:	b508      	push	{r3, lr}
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002ea0:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002ea2:	d152      	bne.n	8002f4a <UART_RxISR_16BIT+0xb6>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002ea4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 8002ea6:	4011      	ands	r1, r2
 8002ea8:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8002eaa:	f822 1b02 	strh.w	r1, [r2], #2
    huart->pRxBuffPtr += 2U;
 8002eae:	6582      	str	r2, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 8002eb0:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
 8002eb4:	3a01      	subs	r2, #1
 8002eb6:	b292      	uxth	r2, r2
 8002eb8:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8002ebc:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
 8002ec0:	b292      	uxth	r2, r2
 8002ec2:	2a00      	cmp	r2, #0
 8002ec4:	d140      	bne.n	8002f48 <UART_RxISR_16BIT+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ec6:	e853 2f00 	ldrex	r2, [r3]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002eca:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ece:	e843 2100 	strex	r1, r2, [r3]
 8002ed2:	2900      	cmp	r1, #0
 8002ed4:	d1f7      	bne.n	8002ec6 <UART_RxISR_16BIT+0x32>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ed6:	f103 0208 	add.w	r2, r3, #8
 8002eda:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ede:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ee2:	f103 0c08 	add.w	ip, r3, #8
 8002ee6:	e84c 2100 	strex	r1, r2, [ip]
 8002eea:	2900      	cmp	r1, #0
 8002eec:	d1f3      	bne.n	8002ed6 <UART_RxISR_16BIT+0x42>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002eee:	2220      	movs	r2, #32
 8002ef0:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002ef4:	4a17      	ldr	r2, [pc, #92]	@ (8002f54 <UART_RxISR_16BIT+0xc0>)
      huart->RxISR = NULL;
 8002ef6:	6741      	str	r1, [r0, #116]	@ 0x74
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002ef8:	4293      	cmp	r3, r2
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002efa:	6701      	str	r1, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002efc:	d105      	bne.n	8002f0a <UART_RxISR_16BIT+0x76>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002efe:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 8002f00:	2a01      	cmp	r2, #1
 8002f02:	d00e      	beq.n	8002f22 <UART_RxISR_16BIT+0x8e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002f04:	f7fd ffee 	bl	8000ee4 <HAL_UART_RxCpltCallback>
 8002f08:	e01e      	b.n	8002f48 <UART_RxISR_16BIT+0xb4>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002f0a:	685a      	ldr	r2, [r3, #4]
 8002f0c:	0211      	lsls	r1, r2, #8
 8002f0e:	d5f6      	bpl.n	8002efe <UART_RxISR_16BIT+0x6a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f10:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002f14:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f18:	e843 2100 	strex	r1, r2, [r3]
 8002f1c:	2900      	cmp	r1, #0
 8002f1e:	d1f7      	bne.n	8002f10 <UART_RxISR_16BIT+0x7c>
 8002f20:	e7ed      	b.n	8002efe <UART_RxISR_16BIT+0x6a>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f22:	2200      	movs	r2, #0
 8002f24:	66c2      	str	r2, [r0, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f26:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f2a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f2e:	e843 2100 	strex	r1, r2, [r3]
 8002f32:	2900      	cmp	r1, #0
 8002f34:	d1f7      	bne.n	8002f26 <UART_RxISR_16BIT+0x92>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002f36:	69da      	ldr	r2, [r3, #28]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002f38:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002f3c:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002f3e:	bf44      	itt	mi
 8002f40:	2210      	movmi	r2, #16
 8002f42:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002f44:	f7ff ff3e 	bl	8002dc4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8002f48:	bd08      	pop	{r3, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002f4a:	699a      	ldr	r2, [r3, #24]
 8002f4c:	f042 0208 	orr.w	r2, r2, #8
 8002f50:	619a      	str	r2, [r3, #24]
}
 8002f52:	e7f9      	b.n	8002f48 <UART_RxISR_16BIT+0xb4>
 8002f54:	40008000 	.word	0x40008000

08002f58 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8002f58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8002f5c:	6803      	ldr	r3, [r0, #0]
  uint16_t  uhMask = huart->Mask;
 8002f5e:	f8b0 6060 	ldrh.w	r6, [r0, #96]	@ 0x60
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8002f62:	f8d3 b01c 	ldr.w	fp, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8002f66:	681f      	ldr	r7, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8002f68:	689d      	ldr	r5, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002f6a:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 8002f6e:	2a22      	cmp	r2, #34	@ 0x22
{
 8002f70:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002f72:	f040 80b9 	bne.w	80030e8 <UART_RxISR_8BIT_FIFOEN+0x190>
  {
    nb_rx_data = huart->NbRxDataToProcess;
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8002f76:	f8b0 3068 	ldrh.w	r3, [r0, #104]	@ 0x68
 8002f7a:	b143      	cbz	r3, 8002f8e <UART_RxISR_8BIT_FIFOEN+0x36>
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002f7c:	f8df 9174 	ldr.w	r9, [pc, #372]	@ 80030f4 <UART_RxISR_8BIT_FIFOEN+0x19c>
        huart->RxISR = NULL;

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002f80:	f8df a174 	ldr.w	sl, [pc, #372]	@ 80030f8 <UART_RxISR_8BIT_FIFOEN+0x1a0>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f84:	f04f 0800 	mov.w	r8, #0
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8002f88:	f01b 0f20 	tst.w	fp, #32
 8002f8c:	d120      	bne.n	8002fd0 <UART_RxISR_8BIT_FIFOEN+0x78>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8002f8e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8002f92:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8002f94:	b1d3      	cbz	r3, 8002fcc <UART_RxISR_8BIT_FIFOEN+0x74>
 8002f96:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d916      	bls.n	8002fcc <UART_RxISR_8BIT_FIFOEN+0x74>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8002f9e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fa0:	f102 0308 	add.w	r3, r2, #8
 8002fa4:	e853 3f00 	ldrex	r3, [r3]
 8002fa8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fac:	3208      	adds	r2, #8
 8002fae:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8002fb2:	6822      	ldr	r2, [r4, #0]
 8002fb4:	2900      	cmp	r1, #0
 8002fb6:	d1f2      	bne.n	8002f9e <UART_RxISR_8BIT_FIFOEN+0x46>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8002fb8:	4b50      	ldr	r3, [pc, #320]	@ (80030fc <UART_RxISR_8BIT_FIFOEN+0x1a4>)
 8002fba:	6763      	str	r3, [r4, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fbc:	e852 3f00 	ldrex	r3, [r2]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8002fc0:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fc4:	e842 3100 	strex	r1, r3, [r2]
 8002fc8:	2900      	cmp	r1, #0
 8002fca:	d1f7      	bne.n	8002fbc <UART_RxISR_8BIT_FIFOEN+0x64>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8002fcc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002fd0:	6823      	ldr	r3, [r4, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002fd2:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002fd6:	4033      	ands	r3, r6
 8002fd8:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 8002fda:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002fdc:	3301      	adds	r3, #1
 8002fde:	65a3      	str	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 8002fe0:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8002fe4:	3b01      	subs	r3, #1
 8002fe6:	b29b      	uxth	r3, r3
 8002fe8:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8002fec:	6823      	ldr	r3, [r4, #0]
 8002fee:	f8d3 b01c 	ldr.w	fp, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8002ff2:	f01b 0f07 	tst.w	fp, #7
 8002ff6:	d02e      	beq.n	8003056 <UART_RxISR_8BIT_FIFOEN+0xfe>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002ff8:	f01b 0f01 	tst.w	fp, #1
 8002ffc:	d009      	beq.n	8003012 <UART_RxISR_8BIT_FIFOEN+0xba>
 8002ffe:	05f9      	lsls	r1, r7, #23
 8003000:	d507      	bpl.n	8003012 <UART_RxISR_8BIT_FIFOEN+0xba>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003002:	2201      	movs	r2, #1
 8003004:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003006:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 800300a:	f042 0201 	orr.w	r2, r2, #1
 800300e:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003012:	f01b 0f02 	tst.w	fp, #2
 8003016:	d009      	beq.n	800302c <UART_RxISR_8BIT_FIFOEN+0xd4>
 8003018:	07ea      	lsls	r2, r5, #31
 800301a:	d507      	bpl.n	800302c <UART_RxISR_8BIT_FIFOEN+0xd4>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800301c:	2202      	movs	r2, #2
 800301e:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003020:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8003024:	f042 0204 	orr.w	r2, r2, #4
 8003028:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800302c:	f01b 0f04 	tst.w	fp, #4
 8003030:	d009      	beq.n	8003046 <UART_RxISR_8BIT_FIFOEN+0xee>
 8003032:	07e8      	lsls	r0, r5, #31
 8003034:	d507      	bpl.n	8003046 <UART_RxISR_8BIT_FIFOEN+0xee>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003036:	2204      	movs	r2, #4
 8003038:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800303a:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800303e:	f043 0302 	orr.w	r3, r3, #2
 8003042:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003046:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800304a:	b123      	cbz	r3, 8003056 <UART_RxISR_8BIT_FIFOEN+0xfe>
          HAL_UART_ErrorCallback(huart);
 800304c:	4620      	mov	r0, r4
 800304e:	f7ff fe94 	bl	8002d7a <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003052:	f8c4 8090 	str.w	r8, [r4, #144]	@ 0x90
      if (huart->RxXferCount == 0U)
 8003056:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800305a:	b29b      	uxth	r3, r3
 800305c:	2b00      	cmp	r3, #0
 800305e:	d193      	bne.n	8002f88 <UART_RxISR_8BIT_FIFOEN+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003060:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003062:	e852 3f00 	ldrex	r3, [r2]
 8003066:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800306a:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800306e:	6823      	ldr	r3, [r4, #0]
 8003070:	2900      	cmp	r1, #0
 8003072:	d1f5      	bne.n	8003060 <UART_RxISR_8BIT_FIFOEN+0x108>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003074:	f103 0208 	add.w	r2, r3, #8
 8003078:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800307c:	ea02 0209 	and.w	r2, r2, r9
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003080:	f103 0008 	add.w	r0, r3, #8
 8003084:	e840 2100 	strex	r1, r2, [r0]
 8003088:	2900      	cmp	r1, #0
 800308a:	d1f3      	bne.n	8003074 <UART_RxISR_8BIT_FIFOEN+0x11c>
        huart->RxState = HAL_UART_STATE_READY;
 800308c:	2220      	movs	r2, #32
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800308e:	4553      	cmp	r3, sl
        huart->RxState = HAL_UART_STATE_READY;
 8003090:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 8003094:	6761      	str	r1, [r4, #116]	@ 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003096:	6721      	str	r1, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003098:	d00a      	beq.n	80030b0 <UART_RxISR_8BIT_FIFOEN+0x158>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800309a:	685a      	ldr	r2, [r3, #4]
 800309c:	0211      	lsls	r1, r2, #8
 800309e:	d507      	bpl.n	80030b0 <UART_RxISR_8BIT_FIFOEN+0x158>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030a0:	e853 2f00 	ldrex	r2, [r3]
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80030a4:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030a8:	e843 2100 	strex	r1, r2, [r3]
 80030ac:	2900      	cmp	r1, #0
 80030ae:	d1f7      	bne.n	80030a0 <UART_RxISR_8BIT_FIFOEN+0x148>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030b0:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 80030b2:	2a01      	cmp	r2, #1
 80030b4:	d114      	bne.n	80030e0 <UART_RxISR_8BIT_FIFOEN+0x188>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030b6:	2200      	movs	r2, #0
 80030b8:	66e2      	str	r2, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030ba:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030be:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030c2:	e843 2100 	strex	r1, r2, [r3]
 80030c6:	2900      	cmp	r1, #0
 80030c8:	d1f7      	bne.n	80030ba <UART_RxISR_8BIT_FIFOEN+0x162>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80030ca:	69da      	ldr	r2, [r3, #28]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80030cc:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80030d0:	06d2      	lsls	r2, r2, #27
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80030d2:	bf44      	itt	mi
 80030d4:	2210      	movmi	r2, #16
 80030d6:	621a      	strmi	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80030d8:	4620      	mov	r0, r4
 80030da:	f7ff fe73 	bl	8002dc4 <HAL_UARTEx_RxEventCallback>
 80030de:	e753      	b.n	8002f88 <UART_RxISR_8BIT_FIFOEN+0x30>
          HAL_UART_RxCpltCallback(huart);
 80030e0:	4620      	mov	r0, r4
 80030e2:	f7fd feff 	bl	8000ee4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80030e6:	e74f      	b.n	8002f88 <UART_RxISR_8BIT_FIFOEN+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80030e8:	699a      	ldr	r2, [r3, #24]
 80030ea:	f042 0208 	orr.w	r2, r2, #8
 80030ee:	619a      	str	r2, [r3, #24]
}
 80030f0:	e76c      	b.n	8002fcc <UART_RxISR_8BIT_FIFOEN+0x74>
 80030f2:	bf00      	nop
 80030f4:	effffffe 	.word	0xeffffffe
 80030f8:	40008000 	.word	0x40008000
 80030fc:	08002dc9 	.word	0x08002dc9

08003100 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8003100:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8003104:	6803      	ldr	r3, [r0, #0]
  uint16_t  uhMask = huart->Mask;
 8003106:	f8b0 6060 	ldrh.w	r6, [r0, #96]	@ 0x60
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800310a:	f8d3 b01c 	ldr.w	fp, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800310e:	681f      	ldr	r7, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8003110:	689d      	ldr	r5, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003112:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 8003116:	2a22      	cmp	r2, #34	@ 0x22
{
 8003118:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800311a:	f040 80b7 	bne.w	800328c <UART_RxISR_16BIT_FIFOEN+0x18c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800311e:	f8b0 3068 	ldrh.w	r3, [r0, #104]	@ 0x68
 8003122:	b143      	cbz	r3, 8003136 <UART_RxISR_16BIT_FIFOEN+0x36>
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003124:	f8df 9170 	ldr.w	r9, [pc, #368]	@ 8003298 <UART_RxISR_16BIT_FIFOEN+0x198>
        huart->RxISR = NULL;

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003128:	f8df a170 	ldr.w	sl, [pc, #368]	@ 800329c <UART_RxISR_16BIT_FIFOEN+0x19c>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800312c:	f04f 0800 	mov.w	r8, #0
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8003130:	f01b 0f20 	tst.w	fp, #32
 8003134:	d120      	bne.n	8003178 <UART_RxISR_16BIT_FIFOEN+0x78>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8003136:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800313a:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800313c:	b1d3      	cbz	r3, 8003174 <UART_RxISR_16BIT_FIFOEN+0x74>
 800313e:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 8003142:	429a      	cmp	r2, r3
 8003144:	d916      	bls.n	8003174 <UART_RxISR_16BIT_FIFOEN+0x74>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8003146:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003148:	f102 0308 	add.w	r3, r2, #8
 800314c:	e853 3f00 	ldrex	r3, [r3]
 8003150:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003154:	3208      	adds	r2, #8
 8003156:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800315a:	6822      	ldr	r2, [r4, #0]
 800315c:	2900      	cmp	r1, #0
 800315e:	d1f2      	bne.n	8003146 <UART_RxISR_16BIT_FIFOEN+0x46>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8003160:	4b4f      	ldr	r3, [pc, #316]	@ (80032a0 <UART_RxISR_16BIT_FIFOEN+0x1a0>)
 8003162:	6763      	str	r3, [r4, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003164:	e852 3f00 	ldrex	r3, [r2]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003168:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800316c:	e842 3100 	strex	r1, r3, [r2]
 8003170:	2900      	cmp	r1, #0
 8003172:	d1f7      	bne.n	8003164 <UART_RxISR_16BIT_FIFOEN+0x64>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003174:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003178:	6823      	ldr	r3, [r4, #0]
      *tmp = (uint16_t)(uhdata & uhMask);
 800317a:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800317c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
      *tmp = (uint16_t)(uhdata & uhMask);
 800317e:	4031      	ands	r1, r6
 8003180:	f822 1b02 	strh.w	r1, [r2], #2
      huart->pRxBuffPtr += 2U;
 8003184:	65a2      	str	r2, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 8003186:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
 800318a:	3a01      	subs	r2, #1
 800318c:	b292      	uxth	r2, r2
 800318e:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8003192:	f8d3 b01c 	ldr.w	fp, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8003196:	f01b 0f07 	tst.w	fp, #7
 800319a:	d02e      	beq.n	80031fa <UART_RxISR_16BIT_FIFOEN+0xfa>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800319c:	f01b 0f01 	tst.w	fp, #1
 80031a0:	d009      	beq.n	80031b6 <UART_RxISR_16BIT_FIFOEN+0xb6>
 80031a2:	05f9      	lsls	r1, r7, #23
 80031a4:	d507      	bpl.n	80031b6 <UART_RxISR_16BIT_FIFOEN+0xb6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80031a6:	2201      	movs	r2, #1
 80031a8:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80031aa:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 80031ae:	f042 0201 	orr.w	r2, r2, #1
 80031b2:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80031b6:	f01b 0f02 	tst.w	fp, #2
 80031ba:	d009      	beq.n	80031d0 <UART_RxISR_16BIT_FIFOEN+0xd0>
 80031bc:	07ea      	lsls	r2, r5, #31
 80031be:	d507      	bpl.n	80031d0 <UART_RxISR_16BIT_FIFOEN+0xd0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80031c0:	2202      	movs	r2, #2
 80031c2:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80031c4:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 80031c8:	f042 0204 	orr.w	r2, r2, #4
 80031cc:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80031d0:	f01b 0f04 	tst.w	fp, #4
 80031d4:	d009      	beq.n	80031ea <UART_RxISR_16BIT_FIFOEN+0xea>
 80031d6:	07e8      	lsls	r0, r5, #31
 80031d8:	d507      	bpl.n	80031ea <UART_RxISR_16BIT_FIFOEN+0xea>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80031da:	2204      	movs	r2, #4
 80031dc:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80031de:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 80031e2:	f043 0302 	orr.w	r3, r3, #2
 80031e6:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80031ea:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 80031ee:	b123      	cbz	r3, 80031fa <UART_RxISR_16BIT_FIFOEN+0xfa>
          HAL_UART_ErrorCallback(huart);
 80031f0:	4620      	mov	r0, r4
 80031f2:	f7ff fdc2 	bl	8002d7a <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031f6:	f8c4 8090 	str.w	r8, [r4, #144]	@ 0x90
      if (huart->RxXferCount == 0U)
 80031fa:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 80031fe:	b29b      	uxth	r3, r3
 8003200:	2b00      	cmp	r3, #0
 8003202:	d195      	bne.n	8003130 <UART_RxISR_16BIT_FIFOEN+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003204:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003206:	e852 3f00 	ldrex	r3, [r2]
 800320a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800320e:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8003212:	6823      	ldr	r3, [r4, #0]
 8003214:	2900      	cmp	r1, #0
 8003216:	d1f5      	bne.n	8003204 <UART_RxISR_16BIT_FIFOEN+0x104>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003218:	f103 0208 	add.w	r2, r3, #8
 800321c:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003220:	ea02 0209 	and.w	r2, r2, r9
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003224:	f103 0008 	add.w	r0, r3, #8
 8003228:	e840 2100 	strex	r1, r2, [r0]
 800322c:	2900      	cmp	r1, #0
 800322e:	d1f3      	bne.n	8003218 <UART_RxISR_16BIT_FIFOEN+0x118>
        huart->RxState = HAL_UART_STATE_READY;
 8003230:	2220      	movs	r2, #32
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003232:	4553      	cmp	r3, sl
        huart->RxState = HAL_UART_STATE_READY;
 8003234:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 8003238:	6761      	str	r1, [r4, #116]	@ 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800323a:	6721      	str	r1, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800323c:	d00a      	beq.n	8003254 <UART_RxISR_16BIT_FIFOEN+0x154>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800323e:	685a      	ldr	r2, [r3, #4]
 8003240:	0211      	lsls	r1, r2, #8
 8003242:	d507      	bpl.n	8003254 <UART_RxISR_16BIT_FIFOEN+0x154>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003244:	e853 2f00 	ldrex	r2, [r3]
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003248:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800324c:	e843 2100 	strex	r1, r2, [r3]
 8003250:	2900      	cmp	r1, #0
 8003252:	d1f7      	bne.n	8003244 <UART_RxISR_16BIT_FIFOEN+0x144>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003254:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8003256:	2a01      	cmp	r2, #1
 8003258:	d114      	bne.n	8003284 <UART_RxISR_16BIT_FIFOEN+0x184>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800325a:	2200      	movs	r2, #0
 800325c:	66e2      	str	r2, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800325e:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003262:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003266:	e843 2100 	strex	r1, r2, [r3]
 800326a:	2900      	cmp	r1, #0
 800326c:	d1f7      	bne.n	800325e <UART_RxISR_16BIT_FIFOEN+0x15e>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800326e:	69da      	ldr	r2, [r3, #28]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003270:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003274:	06d2      	lsls	r2, r2, #27
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003276:	bf44      	itt	mi
 8003278:	2210      	movmi	r2, #16
 800327a:	621a      	strmi	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800327c:	4620      	mov	r0, r4
 800327e:	f7ff fda1 	bl	8002dc4 <HAL_UARTEx_RxEventCallback>
 8003282:	e755      	b.n	8003130 <UART_RxISR_16BIT_FIFOEN+0x30>
          HAL_UART_RxCpltCallback(huart);
 8003284:	4620      	mov	r0, r4
 8003286:	f7fd fe2d 	bl	8000ee4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800328a:	e751      	b.n	8003130 <UART_RxISR_16BIT_FIFOEN+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800328c:	699a      	ldr	r2, [r3, #24]
 800328e:	f042 0208 	orr.w	r2, r2, #8
 8003292:	619a      	str	r2, [r3, #24]
}
 8003294:	e76e      	b.n	8003174 <UART_RxISR_16BIT_FIFOEN+0x74>
 8003296:	bf00      	nop
 8003298:	effffffe 	.word	0xeffffffe
 800329c:	40008000 	.word	0x40008000
 80032a0:	08002e95 	.word	0x08002e95

080032a4 <UART_SetConfig>:
{
 80032a4:	b538      	push	{r3, r4, r5, lr}
 80032a6:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80032a8:	69c0      	ldr	r0, [r0, #28]
 80032aa:	6921      	ldr	r1, [r4, #16]
 80032ac:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80032ae:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80032b0:	430a      	orrs	r2, r1
 80032b2:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80032b4:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80032b6:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80032b8:	4975      	ldr	r1, [pc, #468]	@ (8003490 <UART_SetConfig+0x1ec>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80032ba:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80032bc:	4029      	ands	r1, r5
 80032be:	430a      	orrs	r2, r1
 80032c0:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032c2:	685a      	ldr	r2, [r3, #4]
 80032c4:	68e1      	ldr	r1, [r4, #12]
 80032c6:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80032ca:	430a      	orrs	r2, r1
 80032cc:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80032ce:	4a71      	ldr	r2, [pc, #452]	@ (8003494 <UART_SetConfig+0x1f0>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80032d0:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80032d2:	4293      	cmp	r3, r2
    tmpreg |= huart->Init.OneBitSampling;
 80032d4:	bf1c      	itt	ne
 80032d6:	6a22      	ldrne	r2, [r4, #32]
 80032d8:	4311      	orrne	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80032da:	689a      	ldr	r2, [r3, #8]
 80032dc:	f022 426e 	bic.w	r2, r2, #3992977408	@ 0xee000000
 80032e0:	f422 6230 	bic.w	r2, r2, #2816	@ 0xb00
 80032e4:	430a      	orrs	r2, r1
 80032e6:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80032e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032ea:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80032ec:	f022 020f 	bic.w	r2, r2, #15
 80032f0:	430a      	orrs	r2, r1
 80032f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80032f4:	4a68      	ldr	r2, [pc, #416]	@ (8003498 <UART_SetConfig+0x1f4>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d119      	bne.n	800332e <UART_SetConfig+0x8a>
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 80032fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032fe:	4a67      	ldr	r2, [pc, #412]	@ (800349c <UART_SetConfig+0x1f8>)
 8003300:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003304:	f003 0303 	and.w	r3, r3, #3
 8003308:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 800330c:	4293      	cmp	r3, r2
 800330e:	f000 80b7 	beq.w	8003480 <UART_SetConfig+0x1dc>
 8003312:	f1b3 1f03 	cmp.w	r3, #196611	@ 0x30003
 8003316:	d024      	beq.n	8003362 <UART_SetConfig+0xbe>
 8003318:	3a01      	subs	r2, #1
 800331a:	4293      	cmp	r3, r2
 800331c:	f000 8093 	beq.w	8003446 <UART_SetConfig+0x1a2>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003320:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8003324:	f000 80b1 	beq.w	800348a <UART_SetConfig+0x1e6>
        pclk = HAL_RCC_GetPCLK2Freq();
 8003328:	f7fe fe8c 	bl	8002044 <HAL_RCC_GetPCLK2Freq>
        break;
 800332c:	e096      	b.n	800345c <UART_SetConfig+0x1b8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800332e:	4a5c      	ldr	r2, [pc, #368]	@ (80034a0 <UART_SetConfig+0x1fc>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d11c      	bne.n	800336e <UART_SetConfig+0xca>
 8003334:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003338:	495a      	ldr	r1, [pc, #360]	@ (80034a4 <UART_SetConfig+0x200>)
 800333a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800333e:	f003 030c 	and.w	r3, r3, #12
 8003342:	f443 2240 	orr.w	r2, r3, #786432	@ 0xc0000
 8003346:	428a      	cmp	r2, r1
 8003348:	f000 809a 	beq.w	8003480 <UART_SetConfig+0x1dc>
 800334c:	d806      	bhi.n	800335c <UART_SetConfig+0xb8>
 800334e:	2b00      	cmp	r3, #0
 8003350:	d07f      	beq.n	8003452 <UART_SetConfig+0x1ae>
 8003352:	4b55      	ldr	r3, [pc, #340]	@ (80034a8 <UART_SetConfig+0x204>)
 8003354:	429a      	cmp	r2, r3
 8003356:	d076      	beq.n	8003446 <UART_SetConfig+0x1a2>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003358:	2001      	movs	r0, #1
 800335a:	e01a      	b.n	8003392 <UART_SetConfig+0xee>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800335c:	f1b2 1f0c 	cmp.w	r2, #786444	@ 0xc000c
 8003360:	d1fa      	bne.n	8003358 <UART_SetConfig+0xb4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003362:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8003366:	d050      	beq.n	800340a <UART_SetConfig+0x166>
        pclk = (uint32_t) LSE_VALUE;
 8003368:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800336c:	e078      	b.n	8003460 <UART_SetConfig+0x1bc>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800336e:	4a49      	ldr	r2, [pc, #292]	@ (8003494 <UART_SetConfig+0x1f0>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d1f1      	bne.n	8003358 <UART_SetConfig+0xb4>
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8003374:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003378:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800337c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003380:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003384:	d015      	beq.n	80033b2 <UART_SetConfig+0x10e>
 8003386:	d80b      	bhi.n	80033a0 <UART_SetConfig+0xfc>
 8003388:	b983      	cbnz	r3, 80033ac <UART_SetConfig+0x108>
        pclk = HAL_RCC_GetPCLK1Freq();
 800338a:	f7fe fe4b 	bl	8002024 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800338e:	b988      	cbnz	r0, 80033b4 <UART_SetConfig+0x110>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003390:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 8003392:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8003396:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8003398:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 800339a:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
}
 800339e:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80033a0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80033a4:	d1d8      	bne.n	8003358 <UART_SetConfig+0xb4>
 80033a6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80033aa:	e003      	b.n	80033b4 <UART_SetConfig+0x110>
        pclk = HAL_RCC_GetSysClockFreq();
 80033ac:	f7fe fa42 	bl	8001834 <HAL_RCC_GetSysClockFreq>
        break;
 80033b0:	e7ed      	b.n	800338e <UART_SetConfig+0xea>
        pclk = (uint32_t) HSI_VALUE;
 80033b2:	483e      	ldr	r0, [pc, #248]	@ (80034ac <UART_SetConfig+0x208>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80033b4:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80033b6:	4b3e      	ldr	r3, [pc, #248]	@ (80034b0 <UART_SetConfig+0x20c>)
 80033b8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80033ba:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80033be:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80033c2:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80033c6:	4299      	cmp	r1, r3
 80033c8:	d8c6      	bhi.n	8003358 <UART_SetConfig+0xb4>
 80033ca:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 80033ce:	d8c3      	bhi.n	8003358 <UART_SetConfig+0xb4>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80033d0:	2300      	movs	r3, #0
 80033d2:	4619      	mov	r1, r3
 80033d4:	f7fc fed8 	bl	8000188 <__aeabi_uldivmod>
 80033d8:	0209      	lsls	r1, r1, #8
 80033da:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 80033de:	086b      	lsrs	r3, r5, #1
 80033e0:	0200      	lsls	r0, r0, #8
 80033e2:	18c0      	adds	r0, r0, r3
 80033e4:	462a      	mov	r2, r5
 80033e6:	f04f 0300 	mov.w	r3, #0
 80033ea:	f141 0100 	adc.w	r1, r1, #0
 80033ee:	f7fc fecb 	bl	8000188 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80033f2:	4b30      	ldr	r3, [pc, #192]	@ (80034b4 <UART_SetConfig+0x210>)
 80033f4:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033f8:	429a      	cmp	r2, r3
 80033fa:	d8ad      	bhi.n	8003358 <UART_SetConfig+0xb4>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80033fc:	6823      	ldr	r3, [r4, #0]
 80033fe:	60d8      	str	r0, [r3, #12]
 8003400:	e7c6      	b.n	8003390 <UART_SetConfig+0xec>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003402:	f7fe fe0f 	bl	8002024 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003406:	2800      	cmp	r0, #0
 8003408:	d0c2      	beq.n	8003390 <UART_SetConfig+0xec>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800340a:	6861      	ldr	r1, [r4, #4]
 800340c:	4b28      	ldr	r3, [pc, #160]	@ (80034b0 <UART_SetConfig+0x20c>)
 800340e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003410:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003414:	fbb0 f2f2 	udiv	r2, r0, r2
 8003418:	084b      	lsrs	r3, r1, #1
 800341a:	eb03 0342 	add.w	r3, r3, r2, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800341e:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003422:	fbb3 f3f1 	udiv	r3, r3, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003426:	f1a3 0110 	sub.w	r1, r3, #16
 800342a:	4291      	cmp	r1, r2
 800342c:	d894      	bhi.n	8003358 <UART_SetConfig+0xb4>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800342e:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8003432:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003434:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003436:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 800343a:	4313      	orrs	r3, r2
 800343c:	60cb      	str	r3, [r1, #12]
 800343e:	e7a7      	b.n	8003390 <UART_SetConfig+0xec>
        pclk = HAL_RCC_GetSysClockFreq();
 8003440:	f7fe f9f8 	bl	8001834 <HAL_RCC_GetSysClockFreq>
        break;
 8003444:	e00a      	b.n	800345c <UART_SetConfig+0x1b8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003446:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800344a:	d1f9      	bne.n	8003440 <UART_SetConfig+0x19c>
        pclk = HAL_RCC_GetSysClockFreq();
 800344c:	f7fe f9f2 	bl	8001834 <HAL_RCC_GetSysClockFreq>
        break;
 8003450:	e7d9      	b.n	8003406 <UART_SetConfig+0x162>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003452:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8003456:	d0d4      	beq.n	8003402 <UART_SetConfig+0x15e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003458:	f7fe fde4 	bl	8002024 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800345c:	2800      	cmp	r0, #0
 800345e:	d097      	beq.n	8003390 <UART_SetConfig+0xec>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003460:	6863      	ldr	r3, [r4, #4]
 8003462:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8003464:	4a12      	ldr	r2, [pc, #72]	@ (80034b0 <UART_SetConfig+0x20c>)
 8003466:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 800346a:	fbb0 f0f2 	udiv	r0, r0, r2
 800346e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8003472:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003476:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 800347a:	f1a0 0210 	sub.w	r2, r0, #16
 800347e:	e7bb      	b.n	80033f8 <UART_SetConfig+0x154>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003480:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8003484:	4809      	ldr	r0, [pc, #36]	@ (80034ac <UART_SetConfig+0x208>)
 8003486:	d1eb      	bne.n	8003460 <UART_SetConfig+0x1bc>
 8003488:	e7bf      	b.n	800340a <UART_SetConfig+0x166>
        pclk = HAL_RCC_GetPCLK2Freq();
 800348a:	f7fe fddb 	bl	8002044 <HAL_RCC_GetPCLK2Freq>
        break;
 800348e:	e7ba      	b.n	8003406 <UART_SetConfig+0x162>
 8003490:	cfff69f3 	.word	0xcfff69f3
 8003494:	40008000 	.word	0x40008000
 8003498:	40013800 	.word	0x40013800
 800349c:	00030002 	.word	0x00030002
 80034a0:	40004400 	.word	0x40004400
 80034a4:	000c0008 	.word	0x000c0008
 80034a8:	000c0004 	.word	0x000c0004
 80034ac:	00f42400 	.word	0x00f42400
 80034b0:	080064b4 	.word	0x080064b4
 80034b4:	000ffcff 	.word	0x000ffcff

080034b8 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80034b8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80034ba:	071a      	lsls	r2, r3, #28
{
 80034bc:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80034be:	d506      	bpl.n	80034ce <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80034c0:	6801      	ldr	r1, [r0, #0]
 80034c2:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80034c4:	684a      	ldr	r2, [r1, #4]
 80034c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80034ca:	4322      	orrs	r2, r4
 80034cc:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80034ce:	07dc      	lsls	r4, r3, #31
 80034d0:	d506      	bpl.n	80034e0 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80034d2:	6801      	ldr	r1, [r0, #0]
 80034d4:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 80034d6:	684a      	ldr	r2, [r1, #4]
 80034d8:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80034dc:	4322      	orrs	r2, r4
 80034de:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80034e0:	0799      	lsls	r1, r3, #30
 80034e2:	d506      	bpl.n	80034f2 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80034e4:	6801      	ldr	r1, [r0, #0]
 80034e6:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 80034e8:	684a      	ldr	r2, [r1, #4]
 80034ea:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80034ee:	4322      	orrs	r2, r4
 80034f0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80034f2:	075a      	lsls	r2, r3, #29
 80034f4:	d506      	bpl.n	8003504 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80034f6:	6801      	ldr	r1, [r0, #0]
 80034f8:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 80034fa:	684a      	ldr	r2, [r1, #4]
 80034fc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003500:	4322      	orrs	r2, r4
 8003502:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003504:	06dc      	lsls	r4, r3, #27
 8003506:	d506      	bpl.n	8003516 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003508:	6801      	ldr	r1, [r0, #0]
 800350a:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 800350c:	688a      	ldr	r2, [r1, #8]
 800350e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003512:	4322      	orrs	r2, r4
 8003514:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003516:	0699      	lsls	r1, r3, #26
 8003518:	d506      	bpl.n	8003528 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800351a:	6801      	ldr	r1, [r0, #0]
 800351c:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 800351e:	688a      	ldr	r2, [r1, #8]
 8003520:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003524:	4322      	orrs	r2, r4
 8003526:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003528:	065a      	lsls	r2, r3, #25
 800352a:	d50f      	bpl.n	800354c <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800352c:	6801      	ldr	r1, [r0, #0]
 800352e:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8003530:	684a      	ldr	r2, [r1, #4]
 8003532:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8003536:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003538:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800353c:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800353e:	d105      	bne.n	800354c <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003540:	684a      	ldr	r2, [r1, #4]
 8003542:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8003544:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8003548:	4322      	orrs	r2, r4
 800354a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800354c:	061b      	lsls	r3, r3, #24
 800354e:	d506      	bpl.n	800355e <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003550:	6802      	ldr	r2, [r0, #0]
 8003552:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8003554:	6853      	ldr	r3, [r2, #4]
 8003556:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800355a:	430b      	orrs	r3, r1
 800355c:	6053      	str	r3, [r2, #4]
}
 800355e:	bd10      	pop	{r4, pc}

08003560 <UART_WaitOnFlagUntilTimeout>:
{
 8003560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003564:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003568:	4605      	mov	r5, r0
 800356a:	460e      	mov	r6, r1
 800356c:	4617      	mov	r7, r2
 800356e:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003570:	682a      	ldr	r2, [r5, #0]
 8003572:	69d3      	ldr	r3, [r2, #28]
 8003574:	ea36 0303 	bics.w	r3, r6, r3
 8003578:	bf0c      	ite	eq
 800357a:	2301      	moveq	r3, #1
 800357c:	2300      	movne	r3, #0
 800357e:	42bb      	cmp	r3, r7
 8003580:	d001      	beq.n	8003586 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8003582:	2000      	movs	r0, #0
 8003584:	e029      	b.n	80035da <UART_WaitOnFlagUntilTimeout+0x7a>
    if (Timeout != HAL_MAX_DELAY)
 8003586:	f1b9 3fff 	cmp.w	r9, #4294967295
 800358a:	d0f2      	beq.n	8003572 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800358c:	f7fd fa26 	bl	80009dc <HAL_GetTick>
 8003590:	eba0 0008 	sub.w	r0, r0, r8
 8003594:	4548      	cmp	r0, r9
 8003596:	682c      	ldr	r4, [r5, #0]
 8003598:	d802      	bhi.n	80035a0 <UART_WaitOnFlagUntilTimeout+0x40>
 800359a:	f1b9 0f00 	cmp.w	r9, #0
 800359e:	d11e      	bne.n	80035de <UART_WaitOnFlagUntilTimeout+0x7e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035a0:	e854 3f00 	ldrex	r3, [r4]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80035a4:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035a8:	e844 3200 	strex	r2, r3, [r4]
 80035ac:	2a00      	cmp	r2, #0
 80035ae:	d1f7      	bne.n	80035a0 <UART_WaitOnFlagUntilTimeout+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035b0:	f104 0308 	add.w	r3, r4, #8
 80035b4:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035b8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035bc:	f104 0108 	add.w	r1, r4, #8
 80035c0:	e841 3200 	strex	r2, r3, [r1]
 80035c4:	2a00      	cmp	r2, #0
 80035c6:	d1f3      	bne.n	80035b0 <UART_WaitOnFlagUntilTimeout+0x50>
        huart->gState = HAL_UART_STATE_READY;
 80035c8:	2320      	movs	r3, #32
 80035ca:	f8c5 3088 	str.w	r3, [r5, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 80035ce:	f8c5 308c 	str.w	r3, [r5, #140]	@ 0x8c
          __HAL_UNLOCK(huart);
 80035d2:	2300      	movs	r3, #0
 80035d4:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
        return HAL_TIMEOUT;
 80035d8:	2003      	movs	r0, #3
}
 80035da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80035de:	6823      	ldr	r3, [r4, #0]
 80035e0:	075a      	lsls	r2, r3, #29
 80035e2:	d5c5      	bpl.n	8003570 <UART_WaitOnFlagUntilTimeout+0x10>
 80035e4:	2e80      	cmp	r6, #128	@ 0x80
 80035e6:	d0c3      	beq.n	8003570 <UART_WaitOnFlagUntilTimeout+0x10>
 80035e8:	2e40      	cmp	r6, #64	@ 0x40
 80035ea:	d0c1      	beq.n	8003570 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80035ec:	69e3      	ldr	r3, [r4, #28]
 80035ee:	051b      	lsls	r3, r3, #20
 80035f0:	d5be      	bpl.n	8003570 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80035f2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80035f6:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035f8:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80035fc:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003600:	e844 3200 	strex	r2, r3, [r4]
 8003604:	2a00      	cmp	r2, #0
 8003606:	d1f7      	bne.n	80035f8 <UART_WaitOnFlagUntilTimeout+0x98>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003608:	f104 0308 	add.w	r3, r4, #8
 800360c:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003610:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003614:	f104 0108 	add.w	r1, r4, #8
 8003618:	e841 3200 	strex	r2, r3, [r1]
 800361c:	2a00      	cmp	r2, #0
 800361e:	d1f3      	bne.n	8003608 <UART_WaitOnFlagUntilTimeout+0xa8>
          huart->gState = HAL_UART_STATE_READY;
 8003620:	2320      	movs	r3, #32
 8003622:	f8c5 3088 	str.w	r3, [r5, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8003626:	f8c5 308c 	str.w	r3, [r5, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800362a:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          return HAL_TIMEOUT;
 800362e:	e7d0      	b.n	80035d2 <UART_WaitOnFlagUntilTimeout+0x72>

08003630 <UART_CheckIdleState>:
{
 8003630:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003632:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003634:	2600      	movs	r6, #0
 8003636:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 800363a:	f7fd f9cf 	bl	80009dc <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800363e:	6823      	ldr	r3, [r4, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8003644:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003646:	d419      	bmi.n	800367c <UART_CheckIdleState+0x4c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003648:	6823      	ldr	r3, [r4, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	075b      	lsls	r3, r3, #29
 800364e:	d50a      	bpl.n	8003666 <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003650:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003654:	9300      	str	r3, [sp, #0]
 8003656:	2200      	movs	r2, #0
 8003658:	462b      	mov	r3, r5
 800365a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800365e:	4620      	mov	r0, r4
 8003660:	f7ff ff7e 	bl	8003560 <UART_WaitOnFlagUntilTimeout>
 8003664:	b9b0      	cbnz	r0, 8003694 <UART_CheckIdleState+0x64>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003666:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003668:	2320      	movs	r3, #32
 800366a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 800366e:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8003672:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003676:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003678:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 800367a:	e00c      	b.n	8003696 <UART_CheckIdleState+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800367c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003680:	9300      	str	r3, [sp, #0]
 8003682:	4632      	mov	r2, r6
 8003684:	4603      	mov	r3, r0
 8003686:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800368a:	4620      	mov	r0, r4
 800368c:	f7ff ff68 	bl	8003560 <UART_WaitOnFlagUntilTimeout>
 8003690:	2800      	cmp	r0, #0
 8003692:	d0d9      	beq.n	8003648 <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 8003694:	2003      	movs	r0, #3
}
 8003696:	b002      	add	sp, #8
 8003698:	bd70      	pop	{r4, r5, r6, pc}

0800369a <HAL_UART_Init>:
{
 800369a:	b510      	push	{r4, lr}
  if (huart == NULL)
 800369c:	4604      	mov	r4, r0
 800369e:	b350      	cbz	r0, 80036f6 <HAL_UART_Init+0x5c>
  if (huart->gState == HAL_UART_STATE_RESET)
 80036a0:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 80036a4:	b91b      	cbnz	r3, 80036ae <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 80036a6:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 80036aa:	f7fd fb23 	bl	8000cf4 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80036ae:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80036b0:	2324      	movs	r3, #36	@ 0x24
 80036b2:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 80036b6:	6813      	ldr	r3, [r2, #0]
 80036b8:	f023 0301 	bic.w	r3, r3, #1
 80036bc:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80036be:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80036c0:	b113      	cbz	r3, 80036c8 <HAL_UART_Init+0x2e>
    UART_AdvFeatureConfig(huart);
 80036c2:	4620      	mov	r0, r4
 80036c4:	f7ff fef8 	bl	80034b8 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80036c8:	4620      	mov	r0, r4
 80036ca:	f7ff fdeb 	bl	80032a4 <UART_SetConfig>
 80036ce:	2801      	cmp	r0, #1
 80036d0:	d011      	beq.n	80036f6 <HAL_UART_Init+0x5c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036d2:	6823      	ldr	r3, [r4, #0]
 80036d4:	685a      	ldr	r2, [r3, #4]
 80036d6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80036da:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036dc:	689a      	ldr	r2, [r3, #8]
 80036de:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80036e2:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 80036ea:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80036ec:	601a      	str	r2, [r3, #0]
}
 80036ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 80036f2:	f7ff bf9d 	b.w	8003630 <UART_CheckIdleState>
}
 80036f6:	2001      	movs	r0, #1
 80036f8:	bd10      	pop	{r4, pc}
	...

080036fc <UART_Start_Receive_IT>:
{
 80036fc:	b530      	push	{r4, r5, lr}
  huart->pRxBuffPtr  = pData;
 80036fe:	6581      	str	r1, [r0, #88]	@ 0x58
  UART_MASK_COMPUTATION(huart);
 8003700:	6881      	ldr	r1, [r0, #8]
  huart->RxXferSize  = Size;
 8003702:	f8a0 205c 	strh.w	r2, [r0, #92]	@ 0x5c
  huart->RxISR       = NULL;
 8003706:	2300      	movs	r3, #0
  UART_MASK_COMPUTATION(huart);
 8003708:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
  huart->RxXferCount = Size;
 800370c:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8003710:	6743      	str	r3, [r0, #116]	@ 0x74
  UART_MASK_COMPUTATION(huart);
 8003712:	d131      	bne.n	8003778 <UART_Start_Receive_IT+0x7c>
 8003714:	6903      	ldr	r3, [r0, #16]
 8003716:	2b00      	cmp	r3, #0
 8003718:	f240 13ff 	movw	r3, #511	@ 0x1ff
 800371c:	bf18      	it	ne
 800371e:	23ff      	movne	r3, #255	@ 0xff
 8003720:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003724:	2300      	movs	r3, #0
 8003726:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800372a:	2322      	movs	r3, #34	@ 0x22
 800372c:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003730:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003732:	f101 0308 	add.w	r3, r1, #8
 8003736:	e853 3f00 	ldrex	r3, [r3]
 800373a:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800373e:	3108      	adds	r1, #8
 8003740:	e841 3400 	strex	r4, r3, [r1]
   return(result);
 8003744:	6803      	ldr	r3, [r0, #0]
 8003746:	2c00      	cmp	r4, #0
 8003748:	d1f2      	bne.n	8003730 <UART_Start_Receive_IT+0x34>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800374a:	6e45      	ldr	r5, [r0, #100]	@ 0x64
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800374c:	6884      	ldr	r4, [r0, #8]
 800374e:	6901      	ldr	r1, [r0, #16]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8003750:	f1b5 5f00 	cmp.w	r5, #536870912	@ 0x20000000
 8003754:	d135      	bne.n	80037c2 <UART_Start_Receive_IT+0xc6>
 8003756:	f8b0 5068 	ldrh.w	r5, [r0, #104]	@ 0x68
 800375a:	4295      	cmp	r5, r2
 800375c:	d831      	bhi.n	80037c2 <UART_Start_Receive_IT+0xc6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800375e:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
 8003762:	d129      	bne.n	80037b8 <UART_Start_Receive_IT+0xbc>
 8003764:	b1c1      	cbz	r1, 8003798 <UART_Start_Receive_IT+0x9c>
 8003766:	4a26      	ldr	r2, [pc, #152]	@ (8003800 <UART_Start_Receive_IT+0x104>)
 8003768:	6742      	str	r2, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800376a:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800376e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003772:	e843 2100 	strex	r1, r2, [r3]
   return(result);
 8003776:	e021      	b.n	80037bc <UART_Start_Receive_IT+0xc0>
  UART_MASK_COMPUTATION(huart);
 8003778:	b929      	cbnz	r1, 8003786 <UART_Start_Receive_IT+0x8a>
 800377a:	6903      	ldr	r3, [r0, #16]
 800377c:	2b00      	cmp	r3, #0
 800377e:	bf0c      	ite	eq
 8003780:	23ff      	moveq	r3, #255	@ 0xff
 8003782:	237f      	movne	r3, #127	@ 0x7f
 8003784:	e7cc      	b.n	8003720 <UART_Start_Receive_IT+0x24>
 8003786:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 800378a:	d1c9      	bne.n	8003720 <UART_Start_Receive_IT+0x24>
 800378c:	6903      	ldr	r3, [r0, #16]
 800378e:	2b00      	cmp	r3, #0
 8003790:	bf0c      	ite	eq
 8003792:	237f      	moveq	r3, #127	@ 0x7f
 8003794:	233f      	movne	r3, #63	@ 0x3f
 8003796:	e7c3      	b.n	8003720 <UART_Start_Receive_IT+0x24>
 8003798:	4a1a      	ldr	r2, [pc, #104]	@ (8003804 <UART_Start_Receive_IT+0x108>)
 800379a:	6742      	str	r2, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800379c:	f103 0208 	add.w	r2, r3, #8
 80037a0:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80037a4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037a8:	f103 0008 	add.w	r0, r3, #8
 80037ac:	e840 2100 	strex	r1, r2, [r0]
 80037b0:	2900      	cmp	r1, #0
 80037b2:	d1f3      	bne.n	800379c <UART_Start_Receive_IT+0xa0>
}
 80037b4:	2000      	movs	r0, #0
 80037b6:	bd30      	pop	{r4, r5, pc}
 80037b8:	4a11      	ldr	r2, [pc, #68]	@ (8003800 <UART_Start_Receive_IT+0x104>)
 80037ba:	6742      	str	r2, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 80037bc:	2900      	cmp	r1, #0
 80037be:	d1d4      	bne.n	800376a <UART_Start_Receive_IT+0x6e>
 80037c0:	e7ec      	b.n	800379c <UART_Start_Receive_IT+0xa0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037c2:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
 80037c6:	d116      	bne.n	80037f6 <UART_Start_Receive_IT+0xfa>
 80037c8:	b151      	cbz	r1, 80037e0 <UART_Start_Receive_IT+0xe4>
 80037ca:	4a0f      	ldr	r2, [pc, #60]	@ (8003808 <UART_Start_Receive_IT+0x10c>)
 80037cc:	6742      	str	r2, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037ce:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80037d2:	f442 7290 	orr.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037d6:	e843 2100 	strex	r1, r2, [r3]
 80037da:	2900      	cmp	r1, #0
 80037dc:	d1f7      	bne.n	80037ce <UART_Start_Receive_IT+0xd2>
 80037de:	e7e9      	b.n	80037b4 <UART_Start_Receive_IT+0xb8>
 80037e0:	4a0a      	ldr	r2, [pc, #40]	@ (800380c <UART_Start_Receive_IT+0x110>)
 80037e2:	6742      	str	r2, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037e4:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80037e8:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ec:	e843 2100 	strex	r1, r2, [r3]
 80037f0:	2900      	cmp	r1, #0
 80037f2:	d1f7      	bne.n	80037e4 <UART_Start_Receive_IT+0xe8>
 80037f4:	e7de      	b.n	80037b4 <UART_Start_Receive_IT+0xb8>
 80037f6:	4a04      	ldr	r2, [pc, #16]	@ (8003808 <UART_Start_Receive_IT+0x10c>)
 80037f8:	6742      	str	r2, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 80037fa:	2900      	cmp	r1, #0
 80037fc:	d0f2      	beq.n	80037e4 <UART_Start_Receive_IT+0xe8>
 80037fe:	e7e6      	b.n	80037ce <UART_Start_Receive_IT+0xd2>
 8003800:	08002f59 	.word	0x08002f59
 8003804:	08003101 	.word	0x08003101
 8003808:	08002dc9 	.word	0x08002dc9
 800380c:	08002e95 	.word	0x08002e95

08003810 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8003810:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 8003814:	2b20      	cmp	r3, #32
{
 8003816:	b430      	push	{r4, r5}
  if (huart->RxState == HAL_UART_STATE_READY)
 8003818:	d115      	bne.n	8003846 <HAL_UART_Receive_IT+0x36>
    if ((pData == NULL) || (Size == 0U))
 800381a:	b1b9      	cbz	r1, 800384c <HAL_UART_Receive_IT+0x3c>
 800381c:	b1b2      	cbz	r2, 800384c <HAL_UART_Receive_IT+0x3c>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800381e:	2300      	movs	r3, #0
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003820:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003822:	66c3      	str	r3, [r0, #108]	@ 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003824:	4b0a      	ldr	r3, [pc, #40]	@ (8003850 <HAL_UART_Receive_IT+0x40>)
 8003826:	429c      	cmp	r4, r3
 8003828:	d00a      	beq.n	8003840 <HAL_UART_Receive_IT+0x30>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800382a:	6863      	ldr	r3, [r4, #4]
 800382c:	021b      	lsls	r3, r3, #8
 800382e:	d507      	bpl.n	8003840 <HAL_UART_Receive_IT+0x30>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003830:	e854 3f00 	ldrex	r3, [r4]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003834:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003838:	e844 3500 	strex	r5, r3, [r4]
 800383c:	2d00      	cmp	r5, #0
 800383e:	d1f7      	bne.n	8003830 <HAL_UART_Receive_IT+0x20>
}
 8003840:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_IT(huart, pData, Size));
 8003842:	f7ff bf5b 	b.w	80036fc <UART_Start_Receive_IT>
    return HAL_BUSY;
 8003846:	2002      	movs	r0, #2
}
 8003848:	bc30      	pop	{r4, r5}
 800384a:	4770      	bx	lr
      return HAL_ERROR;
 800384c:	2001      	movs	r0, #1
 800384e:	e7fb      	b.n	8003848 <HAL_UART_Receive_IT+0x38>
 8003850:	40008000 	.word	0x40008000

08003854 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003854:	6e43      	ldr	r3, [r0, #100]	@ 0x64
{
 8003856:	b530      	push	{r4, r5, lr}
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003858:	b92b      	cbnz	r3, 8003866 <UARTEx_SetNbDataToProcess+0x12>
  {
    huart->NbTxDataToProcess = 1U;
 800385a:	2301      	movs	r3, #1
 800385c:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003860:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003864:	bd30      	pop	{r4, r5, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003866:	6803      	ldr	r3, [r0, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003868:	4d09      	ldr	r5, [pc, #36]	@ (8003890 <UARTEx_SetNbDataToProcess+0x3c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800386a:	689a      	ldr	r2, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800386c:	6899      	ldr	r1, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 800386e:	4c09      	ldr	r4, [pc, #36]	@ (8003894 <UARTEx_SetNbDataToProcess+0x40>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003870:	0f49      	lsrs	r1, r1, #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003872:	f3c2 6242 	ubfx	r2, r2, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003876:	5c6b      	ldrb	r3, [r5, r1]
                               (uint16_t)denominator[tx_fifo_threshold];
 8003878:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800387a:	00db      	lsls	r3, r3, #3
 800387c:	fbb3 f3f1 	udiv	r3, r3, r1
 8003880:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003884:	5cab      	ldrb	r3, [r5, r2]
                               (uint16_t)denominator[rx_fifo_threshold];
 8003886:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003888:	00db      	lsls	r3, r3, #3
 800388a:	fbb3 f3f2 	udiv	r3, r3, r2
}
 800388e:	e7e7      	b.n	8003860 <UARTEx_SetNbDataToProcess+0xc>
 8003890:	080064d4 	.word	0x080064d4
 8003894:	080064cc 	.word	0x080064cc

08003898 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
{
 8003898:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800389a:	ab04      	add	r3, sp, #16
 800389c:	e903 0006 	stmdb	r3, {r1, r2}
  __HAL_LOCK(huart);
 80038a0:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80038a4:	2b01      	cmp	r3, #1
{
 80038a6:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 80038a8:	d03a      	beq.n	8003920 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x88>
 80038aa:	2301      	movs	r3, #1
 80038ac:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80038b0:	2324      	movs	r3, #36	@ 0x24
 80038b2:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 80038b6:	6803      	ldr	r3, [r0, #0]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	f022 0201 	bic.w	r2, r2, #1
 80038be:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 80038c0:	689a      	ldr	r2, [r3, #8]
 80038c2:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 80038c6:	430a      	orrs	r2, r1
 80038c8:	609a      	str	r2, [r3, #8]
  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 80038ca:	b971      	cbnz	r1, 80038ea <HAL_UARTEx_StopModeWakeUpSourceConfig+0x52>
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 80038cc:	685a      	ldr	r2, [r3, #4]
 80038ce:	f8bd 000c 	ldrh.w	r0, [sp, #12]
 80038d2:	f89d 100e 	ldrb.w	r1, [sp, #14]
 80038d6:	f022 0210 	bic.w	r2, r2, #16
 80038da:	4302      	orrs	r2, r0
 80038dc:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 80038de:	685a      	ldr	r2, [r3, #4]
 80038e0:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80038e4:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80038e8:	605a      	str	r2, [r3, #4]
  __HAL_UART_ENABLE(huart);
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	f042 0201 	orr.w	r2, r2, #1
 80038f0:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 80038f2:	f7fd f873 	bl	80009dc <HAL_GetTick>
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80038f6:	f06f 427e 	mvn.w	r2, #4261412864	@ 0xfe000000
  tickstart = HAL_GetTick();
 80038fa:	4603      	mov	r3, r0
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80038fc:	9200      	str	r2, [sp, #0]
 80038fe:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003902:	2200      	movs	r2, #0
 8003904:	4620      	mov	r0, r4
 8003906:	f7ff fe2b 	bl	8003560 <UART_WaitOnFlagUntilTimeout>
 800390a:	b938      	cbnz	r0, 800391c <HAL_UARTEx_StopModeWakeUpSourceConfig+0x84>
    huart->gState = HAL_UART_STATE_READY;
 800390c:	2320      	movs	r3, #32
 800390e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8003912:	2300      	movs	r3, #0
 8003914:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8003918:	b004      	add	sp, #16
 800391a:	bd10      	pop	{r4, pc}
    status = HAL_TIMEOUT;
 800391c:	2003      	movs	r0, #3
 800391e:	e7f8      	b.n	8003912 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x7a>
  __HAL_LOCK(huart);
 8003920:	2002      	movs	r0, #2
 8003922:	e7f9      	b.n	8003918 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x80>

08003924 <HAL_UARTEx_EnableStopMode>:
  __HAL_LOCK(huart);
 8003924:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8003928:	2b01      	cmp	r3, #1
 800392a:	d00f      	beq.n	800394c <HAL_UARTEx_EnableStopMode+0x28>
 800392c:	2301      	movs	r3, #1
 800392e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8003932:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003934:	e851 2f00 	ldrex	r2, [r1]
 8003938:	f042 0202 	orr.w	r2, r2, #2
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800393c:	e841 2300 	strex	r3, r2, [r1]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d1f6      	bne.n	8003932 <HAL_UARTEx_EnableStopMode+0xe>
  __HAL_UNLOCK(huart);
 8003944:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 8003948:	4618      	mov	r0, r3
 800394a:	4770      	bx	lr
  __HAL_LOCK(huart);
 800394c:	2002      	movs	r0, #2
}
 800394e:	4770      	bx	lr

08003950 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8003950:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8003954:	2b01      	cmp	r3, #1
 8003956:	d014      	beq.n	8003982 <HAL_UARTEx_DisableFifoMode+0x32>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003958:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800395a:	2324      	movs	r3, #36	@ 0x24
 800395c:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003960:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8003962:	6813      	ldr	r3, [r2, #0]
 8003964:	f023 0301 	bic.w	r3, r3, #1
 8003968:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800396a:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800396e:	2300      	movs	r3, #0
 8003970:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003972:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003974:	2220      	movs	r2, #32
 8003976:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 800397a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 800397e:	4618      	mov	r0, r3
 8003980:	4770      	bx	lr
  __HAL_LOCK(huart);
 8003982:	2002      	movs	r0, #2
}
 8003984:	4770      	bx	lr

08003986 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8003986:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 8003988:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 800398c:	2b01      	cmp	r3, #1
{
 800398e:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8003990:	d017      	beq.n	80039c2 <HAL_UARTEx_SetTxFifoThreshold+0x3c>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003992:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003994:	2324      	movs	r3, #36	@ 0x24
 8003996:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800399a:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 800399c:	682b      	ldr	r3, [r5, #0]
 800399e:	f023 0301 	bic.w	r3, r3, #1
 80039a2:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80039a4:	68ab      	ldr	r3, [r5, #8]
 80039a6:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 80039aa:	4319      	orrs	r1, r3
 80039ac:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 80039ae:	f7ff ff51 	bl	8003854 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 80039b2:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80039b4:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 80039b6:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80039ba:	2000      	movs	r0, #0
 80039bc:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 80039c0:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 80039c2:	2002      	movs	r0, #2
 80039c4:	e7fc      	b.n	80039c0 <HAL_UARTEx_SetTxFifoThreshold+0x3a>

080039c6 <HAL_UARTEx_SetRxFifoThreshold>:
{
 80039c6:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 80039c8:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80039cc:	2b01      	cmp	r3, #1
{
 80039ce:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 80039d0:	d017      	beq.n	8003a02 <HAL_UARTEx_SetRxFifoThreshold+0x3c>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80039d2:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80039d4:	2324      	movs	r3, #36	@ 0x24
 80039d6:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80039da:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80039dc:	682b      	ldr	r3, [r5, #0]
 80039de:	f023 0301 	bic.w	r3, r3, #1
 80039e2:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80039e4:	68ab      	ldr	r3, [r5, #8]
 80039e6:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 80039ea:	4319      	orrs	r1, r3
 80039ec:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 80039ee:	f7ff ff31 	bl	8003854 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 80039f2:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80039f4:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 80039f6:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80039fa:	2000      	movs	r0, #0
 80039fc:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8003a00:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 8003a02:	2002      	movs	r0, #2
 8003a04:	e7fc      	b.n	8003a00 <HAL_UARTEx_SetRxFifoThreshold+0x3a>

08003a06 <RadioCheckRfFrequency>:
}

static bool RadioCheckRfFrequency( uint32_t frequency )
{
    return true;
}
 8003a06:	2001      	movs	r0, #1
 8003a08:	4770      	bx	lr
	...

08003a0c <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutProcess( void )
{
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8003a0c:	4b03      	ldr	r3, [pc, #12]	@ (8003a1c <RadioOnTxTimeoutIrq+0x10>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	b113      	cbz	r3, 8003a18 <RadioOnTxTimeoutIrq+0xc>
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	b103      	cbz	r3, 8003a18 <RadioOnTxTimeoutIrq+0xc>
    {
        RadioEvents->TxTimeout( );
 8003a16:	4718      	bx	r3
}
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	20000234 	.word	0x20000234

08003a20 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutProcess( void )
{
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8003a20:	4b03      	ldr	r3, [pc, #12]	@ (8003a30 <RadioOnRxTimeoutIrq+0x10>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	b113      	cbz	r3, 8003a2c <RadioOnRxTimeoutIrq+0xc>
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	b103      	cbz	r3, 8003a2c <RadioOnRxTimeoutIrq+0xc>
    {
        RadioEvents->RxTimeout( );
 8003a2a:	4718      	bx	r3
}
 8003a2c:	4770      	bx	lr
 8003a2e:	bf00      	nop
 8003a30:	20000234 	.word	0x20000234

08003a34 <RadioLrFhssSetCfg>:
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
}
 8003a34:	2001      	movs	r0, #1
 8003a36:	4770      	bx	lr

08003a38 <RadioLrFhssGetTimeOnAirInMs>:

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
#endif /* RADIO_LR_FHSS_IS_ON */
 8003a38:	2001      	movs	r0, #1
 8003a3a:	4770      	bx	lr

08003a3c <RadioRead>:
    return SUBGRF_ReadRegister( addr );
 8003a3c:	f001 b91e 	b.w	8004c7c <SUBGRF_ReadRegister>

08003a40 <RadioWrite>:
    SUBGRF_WriteRegister( addr, data );
 8003a40:	f001 b908 	b.w	8004c54 <SUBGRF_WriteRegister>

08003a44 <RadioTxCw>:
{
 8003a44:	b510      	push	{r4, lr}
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 8003a46:	f001 fdff 	bl	8005648 <SUBGRF_SetRfTxPower>
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8003a4a:	210e      	movs	r1, #14
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 8003a4c:	4604      	mov	r4, r0
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8003a4e:	f640 101f 	movw	r0, #2335	@ 0x91f
 8003a52:	f001 f8ff 	bl	8004c54 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 8003a56:	4620      	mov	r0, r4
 8003a58:	2101      	movs	r1, #1
 8003a5a:	f001 fde1 	bl	8005620 <SUBGRF_SetSwitch>
}
 8003a5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    SUBGRF_SetTxContinuousWave( );
 8003a62:	f001 bab9 	b.w	8004fd8 <SUBGRF_SetTxContinuousWave>
	...

08003a68 <RadioSetRxDutyCycle>:
{
 8003a68:	b570      	push	{r4, r5, r6, lr}
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 8003a6a:	4e0c      	ldr	r6, [pc, #48]	@ (8003a9c <RadioSetRxDutyCycle+0x34>)
 8003a6c:	eb01 0340 	add.w	r3, r1, r0, lsl #1
{
 8003a70:	460d      	mov	r5, r1
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 8003a72:	65b3      	str	r3, [r6, #88]	@ 0x58
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8003a74:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003a78:	2300      	movs	r3, #0
{
 8003a7a:	4604      	mov	r4, r0
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	4608      	mov	r0, r1
 8003a80:	f001 fb52 	bl	8005128 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8003a84:	f896 0056 	ldrb.w	r0, [r6, #86]	@ 0x56
 8003a88:	2100      	movs	r1, #0
 8003a8a:	f001 fdc9 	bl	8005620 <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8003a8e:	4629      	mov	r1, r5
 8003a90:	4620      	mov	r0, r4
}
 8003a92:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8003a96:	f001 ba77 	b.w	8004f88 <SUBGRF_SetRxDutyCycle>
 8003a9a:	bf00      	nop
 8003a9c:	200001d8 	.word	0x200001d8

08003aa0 <RadioRxBoosted>:
{
 8003aa0:	b510      	push	{r4, lr}
 8003aa2:	4604      	mov	r4, r0
    if( 1UL == RFW_Is_Init() )
 8003aa4:	f001 fe90 	bl	80057c8 <RFW_Is_Init>
 8003aa8:	2801      	cmp	r0, #1
 8003aaa:	d118      	bne.n	8003ade <RadioRxBoosted+0x3e>
        RFW_ReceiveInit();
 8003aac:	f001 fe94 	bl	80057d8 <RFW_ReceiveInit>
    if( timeout != 0 )
 8003ab0:	b134      	cbz	r4, 8003ac0 <RadioRxBoosted+0x20>
        TimerSetValue( &RxTimeoutTimer, timeout );
 8003ab2:	4810      	ldr	r0, [pc, #64]	@ (8003af4 <RadioRxBoosted+0x54>)
 8003ab4:	4621      	mov	r1, r4
 8003ab6:	f002 fa19 	bl	8005eec <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8003aba:	480e      	ldr	r0, [pc, #56]	@ (8003af4 <RadioRxBoosted+0x54>)
 8003abc:	f002 f9dc 	bl	8005e78 <UTIL_TIMER_Start>
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8003ac0:	4c0d      	ldr	r4, [pc, #52]	@ (8003af8 <RadioRxBoosted+0x58>)
 8003ac2:	2100      	movs	r1, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8003ac4:	f894 0056 	ldrb.w	r0, [r4, #86]	@ 0x56
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8003ac8:	65a1      	str	r1, [r4, #88]	@ 0x58
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8003aca:	f001 fda9 	bl	8005620 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 8003ace:	7863      	ldrb	r3, [r4, #1]
 8003ad0:	b16b      	cbz	r3, 8003aee <RadioRxBoosted+0x4e>
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8003ad2:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
}
 8003ad6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8003ada:	f001 ba39 	b.w	8004f50 <SUBGRF_SetRxBoosted>
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8003ade:	2300      	movs	r3, #0
 8003ae0:	f240 2162 	movw	r1, #610	@ 0x262
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	4608      	mov	r0, r1
 8003ae8:	f001 fb1e 	bl	8005128 <SUBGRF_SetDioIrqParams>
 8003aec:	e7e0      	b.n	8003ab0 <RadioRxBoosted+0x10>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8003aee:	68a0      	ldr	r0, [r4, #8]
 8003af0:	0180      	lsls	r0, r0, #6
 8003af2:	e7f0      	b.n	8003ad6 <RadioRxBoosted+0x36>
 8003af4:	200001a8 	.word	0x200001a8
 8003af8:	200001d8 	.word	0x200001d8

08003afc <RadioStandby>:
    SUBGRF_SetStandby( STDBY_RC );
 8003afc:	2000      	movs	r0, #0
 8003afe:	f001 b9a7 	b.w	8004e50 <SUBGRF_SetStandby>
	...

08003b04 <RadioGetStatus>:
{
 8003b04:	b508      	push	{r3, lr}
    switch( SUBGRF_GetOperatingMode( ) )
 8003b06:	f001 f89f 	bl	8004c48 <SUBGRF_GetOperatingMode>
 8003b0a:	3804      	subs	r0, #4
 8003b0c:	b2c0      	uxtb	r0, r0
 8003b0e:	2803      	cmp	r0, #3
 8003b10:	bf96      	itet	ls
 8003b12:	4b02      	ldrls	r3, [pc, #8]	@ (8003b1c <RadioGetStatus+0x18>)
 8003b14:	2000      	movhi	r0, #0
 8003b16:	5c18      	ldrbls	r0, [r3, r0]
}
 8003b18:	bd08      	pop	{r3, pc}
 8003b1a:	bf00      	nop
 8003b1c:	080064dc 	.word	0x080064dc

08003b20 <RadioGetWakeupTime>:
{
 8003b20:	b508      	push	{r3, lr}
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8003b22:	f001 fda6 	bl	8005672 <SUBGRF_GetRadioWakeUpTime>
}
 8003b26:	3003      	adds	r0, #3
 8003b28:	bd08      	pop	{r3, pc}

08003b2a <RadioReadRegisters>:
    SUBGRF_ReadRegisters( addr, buffer, size );
 8003b2a:	f001 b929 	b.w	8004d80 <SUBGRF_ReadRegisters>

08003b2e <RadioWriteRegisters>:
    SUBGRF_WriteRegisters( addr, buffer, size );
 8003b2e:	f001 b8e9 	b.w	8004d04 <SUBGRF_WriteRegisters>

08003b32 <RadioRssi>:
{
 8003b32:	b508      	push	{r3, lr}
    return SUBGRF_GetRssiInst( );
 8003b34:	f001 fcf2 	bl	800551c <SUBGRF_GetRssiInst>
}
 8003b38:	bd08      	pop	{r3, pc}
	...

08003b3c <RadioSetTxContinuousWave>:
{
 8003b3c:	b538      	push	{r3, r4, r5, lr}
 8003b3e:	460d      	mov	r5, r1
 8003b40:	4614      	mov	r4, r2
    SUBGRF_SetRfFrequency( freq );
 8003b42:	f001 fb57 	bl	80051f4 <SUBGRF_SetRfFrequency>
    antswitchpow = SUBGRF_SetRfTxPower( power );
 8003b46:	4628      	mov	r0, r5
 8003b48:	f001 fd7e 	bl	8005648 <SUBGRF_SetRfTxPower>
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8003b4c:	210e      	movs	r1, #14
    antswitchpow = SUBGRF_SetRfTxPower( power );
 8003b4e:	4605      	mov	r5, r0
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8003b50:	f640 101f 	movw	r0, #2335	@ 0x91f
 8003b54:	f001 f87e 	bl	8004c54 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 8003b58:	4628      	mov	r0, r5
 8003b5a:	2101      	movs	r1, #1
    TimerSetValue( &TxTimeoutTimer, timeout );
 8003b5c:	4d07      	ldr	r5, [pc, #28]	@ (8003b7c <RadioSetTxContinuousWave+0x40>)
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 8003b5e:	f001 fd5f 	bl	8005620 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 8003b62:	f001 fa39 	bl	8004fd8 <SUBGRF_SetTxContinuousWave>
    TimerSetValue( &TxTimeoutTimer, timeout );
 8003b66:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003b6a:	4361      	muls	r1, r4
 8003b6c:	4628      	mov	r0, r5
 8003b6e:	f002 f9bd 	bl	8005eec <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8003b72:	4628      	mov	r0, r5
}
 8003b74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    TimerStart( &TxTimeoutTimer );
 8003b78:	f002 b97e 	b.w	8005e78 <UTIL_TIMER_Start>
 8003b7c:	200001c0 	.word	0x200001c0

08003b80 <RadioSetChannel>:
    SUBGRF_SetRfFrequency( freq );
 8003b80:	f001 bb38 	b.w	80051f4 <SUBGRF_SetRfFrequency>

08003b84 <RadioStartCad>:
{
 8003b84:	b508      	push	{r3, lr}
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8003b86:	4b08      	ldr	r3, [pc, #32]	@ (8003ba8 <RadioStartCad+0x24>)
 8003b88:	2100      	movs	r1, #0
 8003b8a:	f893 0056 	ldrb.w	r0, [r3, #86]	@ 0x56
 8003b8e:	f001 fd47 	bl	8005620 <SUBGRF_SetSwitch>
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8003b92:	2300      	movs	r3, #0
 8003b94:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8003b98:	461a      	mov	r2, r3
 8003b9a:	4608      	mov	r0, r1
 8003b9c:	f001 fac4 	bl	8005128 <SUBGRF_SetDioIrqParams>
}
 8003ba0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    SUBGRF_SetCad( );
 8003ba4:	f001 ba0c 	b.w	8004fc0 <SUBGRF_SetCad>
 8003ba8:	200001d8 	.word	0x200001d8

08003bac <RadioRx>:
{
 8003bac:	b510      	push	{r4, lr}
 8003bae:	4604      	mov	r4, r0
    if( 1UL == RFW_Is_Init( ) )
 8003bb0:	f001 fe0a 	bl	80057c8 <RFW_Is_Init>
 8003bb4:	2801      	cmp	r0, #1
 8003bb6:	d118      	bne.n	8003bea <RadioRx+0x3e>
        RFW_ReceiveInit( );
 8003bb8:	f001 fe0e 	bl	80057d8 <RFW_ReceiveInit>
    if( timeout != 0 )
 8003bbc:	b134      	cbz	r4, 8003bcc <RadioRx+0x20>
        TimerSetValue( &RxTimeoutTimer, timeout );
 8003bbe:	4810      	ldr	r0, [pc, #64]	@ (8003c00 <RadioRx+0x54>)
 8003bc0:	4621      	mov	r1, r4
 8003bc2:	f002 f993 	bl	8005eec <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8003bc6:	480e      	ldr	r0, [pc, #56]	@ (8003c00 <RadioRx+0x54>)
 8003bc8:	f002 f956 	bl	8005e78 <UTIL_TIMER_Start>
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8003bcc:	4c0d      	ldr	r4, [pc, #52]	@ (8003c04 <RadioRx+0x58>)
 8003bce:	2100      	movs	r1, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8003bd0:	f894 0056 	ldrb.w	r0, [r4, #86]	@ 0x56
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8003bd4:	65a1      	str	r1, [r4, #88]	@ 0x58
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8003bd6:	f001 fd23 	bl	8005620 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 8003bda:	7863      	ldrb	r3, [r4, #1]
 8003bdc:	b16b      	cbz	r3, 8003bfa <RadioRx+0x4e>
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8003bde:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
}
 8003be2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8003be6:	f001 b969 	b.w	8004ebc <SUBGRF_SetRx>
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8003bea:	2300      	movs	r3, #0
 8003bec:	f240 2162 	movw	r1, #610	@ 0x262
 8003bf0:	461a      	mov	r2, r3
 8003bf2:	4608      	mov	r0, r1
 8003bf4:	f001 fa98 	bl	8005128 <SUBGRF_SetDioIrqParams>
 8003bf8:	e7e0      	b.n	8003bbc <RadioRx+0x10>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8003bfa:	68a0      	ldr	r0, [r4, #8]
 8003bfc:	0180      	lsls	r0, r0, #6
 8003bfe:	e7f0      	b.n	8003be2 <RadioRx+0x36>
 8003c00:	200001a8 	.word	0x200001a8
 8003c04:	200001d8 	.word	0x200001d8

08003c08 <RadioSleep>:
{
 8003c08:	b508      	push	{r3, lr}
    SUBGRF_SetSleep( params );
 8003c0a:	f04f 0004 	mov.w	r0, #4
 8003c0e:	f001 f8fd 	bl	8004e0c <SUBGRF_SetSleep>
}
 8003c12:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RADIO_DELAY_MS( 2 );
 8003c16:	2002      	movs	r0, #2
 8003c18:	f7fc bee8 	b.w	80009ec <HAL_Delay>

08003c1c <RadioRandom>:
{
 8003c1c:	b508      	push	{r3, lr}
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8003c1e:	2300      	movs	r3, #0
 8003c20:	461a      	mov	r2, r3
 8003c22:	4619      	mov	r1, r3
 8003c24:	4618      	mov	r0, r3
 8003c26:	f001 fa7f 	bl	8005128 <SUBGRF_SetDioIrqParams>
}
 8003c2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    rnd = SUBGRF_GetRandom();
 8003c2e:	f001 b95b 	b.w	8004ee8 <SUBGRF_GetRandom>
	...

08003c34 <RadioInit>:
    RadioEvents = events;
 8003c34:	4b1d      	ldr	r3, [pc, #116]	@ (8003cac <RadioInit+0x78>)
{
 8003c36:	b573      	push	{r0, r1, r4, r5, r6, lr}
    SubgRf.RxContinuous = false;
 8003c38:	4d1d      	ldr	r5, [pc, #116]	@ (8003cb0 <RadioInit+0x7c>)
    RadioEvents = events;
 8003c3a:	6018      	str	r0, [r3, #0]
    SubgRf.RxContinuous = false;
 8003c3c:	2400      	movs	r4, #0
    SUBGRF_Init( RadioOnDioIrq );
 8003c3e:	481d      	ldr	r0, [pc, #116]	@ (8003cb4 <RadioInit+0x80>)
    SubgRf.RxContinuous = false;
 8003c40:	706c      	strb	r4, [r5, #1]
    SubgRf.RxTimeout = 0;
 8003c42:	e9c5 4401 	strd	r4, r4, [r5, #4]
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8003c46:	65ac      	str	r4, [r5, #88]	@ 0x58
    SUBGRF_Init( RadioOnDioIrq );
 8003c48:	f001 fa98 	bl	800517c <SUBGRF_Init>
    SubgRf.PublicNetwork.Previous = false;
 8003c4c:	81ac      	strh	r4, [r5, #12]
    SUBGRF_SetRegulatorMode( );
 8003c4e:	f001 f9f1 	bl	8005034 <SUBGRF_SetRegulatorMode>
    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8003c52:	4621      	mov	r1, r4
 8003c54:	4620      	mov	r0, r4
 8003c56:	f001 fc43 	bl	80054e0 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 8003c5a:	4621      	mov	r1, r4
 8003c5c:	2204      	movs	r2, #4
 8003c5e:	2001      	movs	r0, #1
 8003c60:	f001 fafc 	bl	800525c <SUBGRF_SetTxParams>
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8003c64:	4e14      	ldr	r6, [pc, #80]	@ (8003cb8 <RadioInit+0x84>)
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8003c66:	4d15      	ldr	r5, [pc, #84]	@ (8003cbc <RadioInit+0x88>)
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8003c68:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003c6c:	4623      	mov	r3, r4
 8003c6e:	4622      	mov	r2, r4
 8003c70:	4608      	mov	r0, r1
 8003c72:	f001 fa59 	bl	8005128 <SUBGRF_SetDioIrqParams>
    RadioSleep();
 8003c76:	f7ff ffc7 	bl	8003c08 <RadioSleep>
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8003c7a:	4622      	mov	r2, r4
 8003c7c:	4b10      	ldr	r3, [pc, #64]	@ (8003cc0 <RadioInit+0x8c>)
 8003c7e:	9400      	str	r4, [sp, #0]
 8003c80:	f04f 31ff 	mov.w	r1, #4294967295
 8003c84:	4630      	mov	r0, r6
 8003c86:	f002 f84b 	bl	8005d20 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8003c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8003cc4 <RadioInit+0x90>)
 8003c8c:	9400      	str	r4, [sp, #0]
 8003c8e:	4622      	mov	r2, r4
 8003c90:	f04f 31ff 	mov.w	r1, #4294967295
 8003c94:	4628      	mov	r0, r5
 8003c96:	f002 f843 	bl	8005d20 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8003c9a:	4630      	mov	r0, r6
 8003c9c:	f002 f89e 	bl	8005ddc <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8003ca0:	4628      	mov	r0, r5
}
 8003ca2:	b002      	add	sp, #8
 8003ca4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    TimerStop( &RxTimeoutTimer );
 8003ca8:	f002 b898 	b.w	8005ddc <UTIL_TIMER_Stop>
 8003cac:	20000234 	.word	0x20000234
 8003cb0:	200001d8 	.word	0x200001d8
 8003cb4:	08004c39 	.word	0x08004c39
 8003cb8:	200001c0 	.word	0x200001c0
 8003cbc:	200001a8 	.word	0x200001a8
 8003cc0:	08003a0d 	.word	0x08003a0d
 8003cc4:	08003a21 	.word	0x08003a21

08003cc8 <RadioSetMaxPayloadLength>:
    if( modem == MODEM_LORA )
 8003cc8:	2801      	cmp	r0, #1
 8003cca:	4808      	ldr	r0, [pc, #32]	@ (8003cec <RadioSetMaxPayloadLength+0x24>)
 8003ccc:	d105      	bne.n	8003cda <RadioSetMaxPayloadLength+0x12>
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8003cce:	4b08      	ldr	r3, [pc, #32]	@ (8003cf0 <RadioSetMaxPayloadLength+0x28>)
 8003cd0:	77c1      	strb	r1, [r0, #31]
 8003cd2:	7019      	strb	r1, [r3, #0]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8003cd4:	300e      	adds	r0, #14
 8003cd6:	f001 bba3 	b.w	8005420 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8003cda:	7d43      	ldrb	r3, [r0, #21]
 8003cdc:	2b01      	cmp	r3, #1
 8003cde:	d103      	bne.n	8003ce8 <RadioSetMaxPayloadLength+0x20>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8003ce0:	4b03      	ldr	r3, [pc, #12]	@ (8003cf0 <RadioSetMaxPayloadLength+0x28>)
 8003ce2:	7581      	strb	r1, [r0, #22]
 8003ce4:	7019      	strb	r1, [r3, #0]
 8003ce6:	e7f5      	b.n	8003cd4 <RadioSetMaxPayloadLength+0xc>
}
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop
 8003cec:	200001d8 	.word	0x200001d8
 8003cf0:	2000000c 	.word	0x2000000c

08003cf4 <RadioSetPublicNetwork>:
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8003cf4:	4b0d      	ldr	r3, [pc, #52]	@ (8003d2c <RadioSetPublicNetwork+0x38>)
{
 8003cf6:	b510      	push	{r4, lr}
 8003cf8:	4604      	mov	r4, r0
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8003cfa:	7318      	strb	r0, [r3, #12]
 8003cfc:	7358      	strb	r0, [r3, #13]
    RadioSetModem( MODEM_LORA );
 8003cfe:	2001      	movs	r0, #1
 8003d00:	f000 f816 	bl	8003d30 <RadioSetModem>
    if( enable == true )
 8003d04:	b15c      	cbz	r4, 8003d1e <RadioSetPublicNetwork+0x2a>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8003d06:	2134      	movs	r1, #52	@ 0x34
 8003d08:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8003d0c:	f000 ffa2 	bl	8004c54 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8003d10:	2144      	movs	r1, #68	@ 0x44
}
 8003d12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8003d16:	f240 7041 	movw	r0, #1857	@ 0x741
 8003d1a:	f000 bf9b 	b.w	8004c54 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8003d1e:	2114      	movs	r1, #20
 8003d20:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8003d24:	f000 ff96 	bl	8004c54 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8003d28:	2124      	movs	r1, #36	@ 0x24
 8003d2a:	e7f2      	b.n	8003d12 <RadioSetPublicNetwork+0x1e>
 8003d2c:	200001d8 	.word	0x200001d8

08003d30 <RadioSetModem>:
{
 8003d30:	b538      	push	{r3, r4, r5, lr}
    SubgRf.Modem = modem;
 8003d32:	4c11      	ldr	r4, [pc, #68]	@ (8003d78 <RadioSetModem+0x48>)
{
 8003d34:	4605      	mov	r5, r0
    SubgRf.Modem = modem;
 8003d36:	7020      	strb	r0, [r4, #0]
    RFW_SetRadioModem( modem );
 8003d38:	f001 fd53 	bl	80057e2 <RFW_SetRadioModem>
    switch( modem )
 8003d3c:	2d05      	cmp	r5, #5
 8003d3e:	d804      	bhi.n	8003d4a <RadioSetModem+0x1a>
 8003d40:	e8df f005 	tbb	[pc, r5]
 8003d44:	17030b09 	.word	0x17030b09
 8003d48:	0917      	.short	0x0917
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 8003d4a:	2003      	movs	r0, #3
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8003d4c:	f001 fa70 	bl	8005230 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8003d50:	2300      	movs	r3, #0
 8003d52:	7363      	strb	r3, [r4, #13]
}
 8003d54:	bd38      	pop	{r3, r4, r5, pc}
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8003d56:	2000      	movs	r0, #0
 8003d58:	e7f8      	b.n	8003d4c <RadioSetModem+0x1c>
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8003d5a:	2001      	movs	r0, #1
 8003d5c:	f001 fa68 	bl	8005230 <SUBGRF_SetPacketType>
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8003d60:	7b20      	ldrb	r0, [r4, #12]
 8003d62:	7b63      	ldrb	r3, [r4, #13]
 8003d64:	4283      	cmp	r3, r0
 8003d66:	d0f5      	beq.n	8003d54 <RadioSetModem+0x24>
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8003d68:	7360      	strb	r0, [r4, #13]
}
 8003d6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8003d6e:	f7ff bfc1 	b.w	8003cf4 <RadioSetPublicNetwork>
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8003d72:	2002      	movs	r0, #2
 8003d74:	e7ea      	b.n	8003d4c <RadioSetModem+0x1c>
 8003d76:	bf00      	nop
 8003d78:	200001d8 	.word	0x200001d8

08003d7c <RadioSetTxGenericConfig>:
{
 8003d7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003d80:	461e      	mov	r6, r3
 8003d82:	b087      	sub	sp, #28
    uint8_t syncword[8] = {0};
 8003d84:	2300      	movs	r3, #0
{
 8003d86:	4605      	mov	r5, r0
    uint8_t syncword[8] = {0};
 8003d88:	e9cd 3301 	strd	r3, r3, [sp, #4]
{
 8003d8c:	460c      	mov	r4, r1
 8003d8e:	4617      	mov	r7, r2
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8003d90:	f001 fd19 	bl	80057c6 <RFW_DeInit>
    switch( modem )
 8003d94:	2d03      	cmp	r5, #3
 8003d96:	d85b      	bhi.n	8003e50 <RadioSetTxGenericConfig+0xd4>
 8003d98:	e8df f015 	tbh	[pc, r5, lsl #1]
 8003d9c:	00c1007a 	.word	0x00c1007a
 8003da0:	0004010c 	.word	0x0004010c
        if( config->msk.SyncWordLength > 8 )
 8003da4:	7ca2      	ldrb	r2, [r4, #18]
 8003da6:	2a08      	cmp	r2, #8
 8003da8:	d869      	bhi.n	8003e7e <RadioSetTxGenericConfig+0x102>
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 8003daa:	68a1      	ldr	r1, [r4, #8]
 8003dac:	a801      	add	r0, sp, #4
 8003dae:	f001 fdab 	bl	8005908 <UTIL_MEM_cpy_8>
        if( ( config->msk.BitRate == 0 ) )
 8003db2:	6821      	ldr	r1, [r4, #0]
 8003db4:	2900      	cmp	r1, #0
 8003db6:	d062      	beq.n	8003e7e <RadioSetTxGenericConfig+0x102>
        else if( config->msk.BitRate <= 10000 )
 8003db8:	f242 7210 	movw	r2, #10000	@ 0x2710
 8003dbc:	4291      	cmp	r1, r2
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 8003dbe:	7ce3      	ldrb	r3, [r4, #19]
 8003dc0:	4d87      	ldr	r5, [pc, #540]	@ (8003fe0 <RadioSetTxGenericConfig+0x264>)
        else if( config->msk.BitRate <= 10000 )
 8003dc2:	d850      	bhi.n	8003e66 <RadioSetTxGenericConfig+0xea>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 8003dc4:	2203      	movs	r2, #3
 8003dc6:	73aa      	strb	r2, [r5, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 8003dc8:	f885 2038 	strb.w	r2, [r5, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 8003dcc:	63e9      	str	r1, [r5, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 8003dce:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
            radio_modem = MODEM_MSK;
 8003dd2:	f04f 0802 	mov.w	r8, #2
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 8003dd6:	6863      	ldr	r3, [r4, #4]
        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8003dd8:	7da1      	ldrb	r1, [r4, #22]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 8003dda:	00db      	lsls	r3, r3, #3
 8003ddc:	822b      	strh	r3, [r5, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8003dde:	2304      	movs	r3, #4
 8003de0:	74ab      	strb	r3, [r5, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 8003de2:	7ca3      	ldrb	r3, [r4, #18]
 8003de4:	00db      	lsls	r3, r3, #3
 8003de6:	74eb      	strb	r3, [r5, #19]
        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8003de8:	2902      	cmp	r1, #2
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8003dea:	f04f 0300 	mov.w	r3, #0
 8003dee:	752b      	strb	r3, [r5, #20]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 8003df0:	7d63      	ldrb	r3, [r4, #21]
        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8003df2:	d002      	beq.n	8003dfa <RadioSetTxGenericConfig+0x7e>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8003df4:	7d22      	ldrb	r2, [r4, #20]
 8003df6:	2a02      	cmp	r2, #2
 8003df8:	d146      	bne.n	8003e88 <RadioSetTxGenericConfig+0x10c>
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 8003dfa:	f103 020f 	add.w	r2, r3, #15
 8003dfe:	b2d2      	uxtb	r2, r2
 8003e00:	2a01      	cmp	r2, #1
 8003e02:	d901      	bls.n	8003e08 <RadioSetTxGenericConfig+0x8c>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d13a      	bne.n	8003e7e <RadioSetTxGenericConfig+0x102>
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8003e08:	4b76      	ldr	r3, [pc, #472]	@ (8003fe4 <RadioSetTxGenericConfig+0x268>)
 8003e0a:	4a77      	ldr	r2, [pc, #476]	@ (8003fe8 <RadioSetTxGenericConfig+0x26c>)
 8003e0c:	6819      	ldr	r1, [r3, #0]
            ConfigGeneric.TxConfig = config;
 8003e0e:	9403      	str	r4, [sp, #12]
            ConfigGeneric.rtx = CONFIG_TX;
 8003e10:	f04f 0901 	mov.w	r9, #1
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8003e14:	a803      	add	r0, sp, #12
            ConfigGeneric.rtx = CONFIG_TX;
 8003e16:	f88d 9014 	strb.w	r9, [sp, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8003e1a:	f001 fcd1 	bl	80057c0 <RFW_Init>
 8003e1e:	bb70      	cbnz	r0, 8003e7e <RadioSetTxGenericConfig+0x102>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8003e20:	7628      	strb	r0, [r5, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8003e22:	f885 9017 	strb.w	r9, [r5, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8003e26:	7568      	strb	r0, [r5, #21]
        RadioStandby( );
 8003e28:	f7ff fe68 	bl	8003afc <RadioStandby>
        RadioSetModem( radio_modem );
 8003e2c:	4640      	mov	r0, r8
        RadioSetModem( MODEM_FSK );
 8003e2e:	f7ff ff7f 	bl	8003d30 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8003e32:	486e      	ldr	r0, [pc, #440]	@ (8003fec <RadioSetTxGenericConfig+0x270>)
 8003e34:	f001 fa8c 	bl	8005350 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8003e38:	486d      	ldr	r0, [pc, #436]	@ (8003ff0 <RadioSetTxGenericConfig+0x274>)
 8003e3a:	f001 faf1 	bl	8005420 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8003e3e:	a801      	add	r0, sp, #4
 8003e40:	f000 ff70 	bl	8004d24 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8003e44:	8a20      	ldrh	r0, [r4, #16]
 8003e46:	f000 ff41 	bl	8004ccc <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 8003e4a:	89a0      	ldrh	r0, [r4, #12]
 8003e4c:	f000 ff86 	bl	8004d5c <SUBGRF_SetCrcPolynomial>
    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8003e50:	4638      	mov	r0, r7
 8003e52:	f001 fbf9 	bl	8005648 <SUBGRF_SetRfTxPower>
 8003e56:	4c62      	ldr	r4, [pc, #392]	@ (8003fe0 <RadioSetTxGenericConfig+0x264>)
 8003e58:	f884 0056 	strb.w	r0, [r4, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 8003e5c:	f001 fcb8 	bl	80057d0 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 8003e60:	6066      	str	r6, [r4, #4]
    return 0;
 8003e62:	2000      	movs	r0, #0
 8003e64:	e00d      	b.n	8003e82 <RadioSetTxGenericConfig+0x106>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8003e66:	f04f 0800 	mov.w	r8, #0
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 8003e6a:	63e9      	str	r1, [r5, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 8003e6c:	0889      	lsrs	r1, r1, #2
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8003e6e:	f885 800e 	strb.w	r8, [r5, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8003e72:	f885 8038 	strb.w	r8, [r5, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 8003e76:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 8003e7a:	6429      	str	r1, [r5, #64]	@ 0x40
 8003e7c:	e7ab      	b.n	8003dd6 <RadioSetTxGenericConfig+0x5a>
            return -1;
 8003e7e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8003e82:	b007      	add	sp, #28
 8003e84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 8003e88:	75eb      	strb	r3, [r5, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 8003e8a:	7629      	strb	r1, [r5, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 8003e8c:	756a      	strb	r2, [r5, #21]
 8003e8e:	e7cb      	b.n	8003e28 <RadioSetTxGenericConfig+0xac>
        if( config->fsk.BitRate == 0 )
 8003e90:	6823      	ldr	r3, [r4, #0]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d0f3      	beq.n	8003e7e <RadioSetTxGenericConfig+0x102>
        if( config->fsk.SyncWordLength > 8 )
 8003e96:	7ca2      	ldrb	r2, [r4, #18]
 8003e98:	2a08      	cmp	r2, #8
 8003e9a:	d8f0      	bhi.n	8003e7e <RadioSetTxGenericConfig+0x102>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8003e9c:	4d50      	ldr	r5, [pc, #320]	@ (8003fe0 <RadioSetTxGenericConfig+0x264>)
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 8003e9e:	68a1      	ldr	r1, [r4, #8]
 8003ea0:	a801      	add	r0, sp, #4
 8003ea2:	f001 fd31 	bl	8005908 <UTIL_MEM_cpy_8>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	f885 3038 	strb.w	r3, [r5, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8003eac:	6822      	ldr	r2, [r4, #0]
 8003eae:	63ea      	str	r2, [r5, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8003eb0:	7ce2      	ldrb	r2, [r4, #19]
 8003eb2:	f885 2044 	strb.w	r2, [r5, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8003eb6:	69a2      	ldr	r2, [r4, #24]
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8003eb8:	73ab      	strb	r3, [r5, #14]
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8003eba:	642a      	str	r2, [r5, #64]	@ 0x40
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 8003ebc:	6862      	ldr	r2, [r4, #4]
 8003ebe:	00d2      	lsls	r2, r2, #3
 8003ec0:	822a      	strh	r2, [r5, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8003ec2:	2204      	movs	r2, #4
 8003ec4:	74aa      	strb	r2, [r5, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8003ec6:	7ca2      	ldrb	r2, [r4, #18]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8003ec8:	752b      	strb	r3, [r5, #20]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8003eca:	00d2      	lsls	r2, r2, #3
 8003ecc:	74ea      	strb	r2, [r5, #19]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8003ece:	7da2      	ldrb	r2, [r4, #22]
 8003ed0:	2a02      	cmp	r2, #2
 8003ed2:	d002      	beq.n	8003eda <RadioSetTxGenericConfig+0x15e>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8003ed4:	7d23      	ldrb	r3, [r4, #20]
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d11c      	bne.n	8003f14 <RadioSetTxGenericConfig+0x198>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 8003eda:	7d62      	ldrb	r2, [r4, #21]
 8003edc:	f102 030f 	add.w	r3, r2, #15
 8003ee0:	b2db      	uxtb	r3, r3
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d901      	bls.n	8003eea <RadioSetTxGenericConfig+0x16e>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8003ee6:	2a01      	cmp	r2, #1
 8003ee8:	d1c9      	bne.n	8003e7e <RadioSetTxGenericConfig+0x102>
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8003eea:	4b3e      	ldr	r3, [pc, #248]	@ (8003fe4 <RadioSetTxGenericConfig+0x268>)
 8003eec:	4a3e      	ldr	r2, [pc, #248]	@ (8003fe8 <RadioSetTxGenericConfig+0x26c>)
 8003eee:	6819      	ldr	r1, [r3, #0]
            ConfigGeneric.TxConfig = config;
 8003ef0:	9403      	str	r4, [sp, #12]
            ConfigGeneric.rtx = CONFIG_TX;
 8003ef2:	f04f 0801 	mov.w	r8, #1
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8003ef6:	a803      	add	r0, sp, #12
            ConfigGeneric.rtx = CONFIG_TX;
 8003ef8:	f88d 8014 	strb.w	r8, [sp, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8003efc:	f001 fc60 	bl	80057c0 <RFW_Init>
 8003f00:	2800      	cmp	r0, #0
 8003f02:	d1bc      	bne.n	8003e7e <RadioSetTxGenericConfig+0x102>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8003f04:	7628      	strb	r0, [r5, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8003f06:	f885 8017 	strb.w	r8, [r5, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8003f0a:	7568      	strb	r0, [r5, #21]
        RadioStandby( );
 8003f0c:	f7ff fdf6 	bl	8003afc <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8003f10:	2000      	movs	r0, #0
 8003f12:	e78c      	b.n	8003e2e <RadioSetTxGenericConfig+0xb2>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 8003f14:	7d61      	ldrb	r1, [r4, #21]
 8003f16:	75e9      	strb	r1, [r5, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8003f18:	762a      	strb	r2, [r5, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 8003f1a:	756b      	strb	r3, [r5, #21]
 8003f1c:	e7f6      	b.n	8003f0c <RadioSetTxGenericConfig+0x190>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8003f1e:	4d30      	ldr	r5, [pc, #192]	@ (8003fe0 <RadioSetTxGenericConfig+0x264>)
 8003f20:	2101      	movs	r1, #1
 8003f22:	f885 1038 	strb.w	r1, [r5, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8003f26:	7822      	ldrb	r2, [r4, #0]
 8003f28:	f885 2050 	strb.w	r2, [r5, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8003f2c:	7863      	ldrb	r3, [r4, #1]
 8003f2e:	f885 3051 	strb.w	r3, [r5, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8003f32:	78a3      	ldrb	r3, [r4, #2]
 8003f34:	f885 3052 	strb.w	r3, [r5, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 8003f38:	78e3      	ldrb	r3, [r4, #3]
 8003f3a:	428b      	cmp	r3, r1
 8003f3c:	d002      	beq.n	8003f44 <RadioSetTxGenericConfig+0x1c8>
 8003f3e:	2b02      	cmp	r3, #2
 8003f40:	d003      	beq.n	8003f4a <RadioSetTxGenericConfig+0x1ce>
 8003f42:	b93b      	cbnz	r3, 8003f54 <RadioSetTxGenericConfig+0x1d8>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8003f44:	f885 3053 	strb.w	r3, [r5, #83]	@ 0x53
 8003f48:	e004      	b.n	8003f54 <RadioSetTxGenericConfig+0x1d8>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8003f4a:	3a0b      	subs	r2, #11
 8003f4c:	2a01      	cmp	r2, #1
 8003f4e:	d829      	bhi.n	8003fa4 <RadioSetTxGenericConfig+0x228>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8003f50:	f885 1053 	strb.w	r1, [r5, #83]	@ 0x53
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8003f54:	f04f 0801 	mov.w	r8, #1
 8003f58:	f885 800e 	strb.w	r8, [r5, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8003f5c:	88a3      	ldrh	r3, [r4, #4]
 8003f5e:	83ab      	strh	r3, [r5, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 8003f60:	79a3      	ldrb	r3, [r4, #6]
 8003f62:	77ab      	strb	r3, [r5, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 8003f64:	79e3      	ldrb	r3, [r4, #7]
 8003f66:	f885 3020 	strb.w	r3, [r5, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 8003f6a:	7a23      	ldrb	r3, [r4, #8]
 8003f6c:	f885 3021 	strb.w	r3, [r5, #33]	@ 0x21
        RadioStandby( );
 8003f70:	f7ff fdc4 	bl	8003afc <RadioStandby>
        RadioSetModem( MODEM_LORA );
 8003f74:	4640      	mov	r0, r8
 8003f76:	f7ff fedb 	bl	8003d30 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8003f7a:	481c      	ldr	r0, [pc, #112]	@ (8003fec <RadioSetTxGenericConfig+0x270>)
 8003f7c:	f001 f9e8 	bl	8005350 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8003f80:	481b      	ldr	r0, [pc, #108]	@ (8003ff0 <RadioSetTxGenericConfig+0x274>)
 8003f82:	f001 fa4d 	bl	8005420 <SUBGRF_SetPacketParams>
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 8003f86:	f895 3051 	ldrb.w	r3, [r5, #81]	@ 0x51
 8003f8a:	2b06      	cmp	r3, #6
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8003f8c:	f640 0089 	movw	r0, #2185	@ 0x889
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 8003f90:	d10a      	bne.n	8003fa8 <RadioSetTxGenericConfig+0x22c>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8003f92:	f000 fe73 	bl	8004c7c <SUBGRF_ReadRegister>
 8003f96:	f000 01fb 	and.w	r1, r0, #251	@ 0xfb
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8003f9a:	f640 0089 	movw	r0, #2185	@ 0x889
 8003f9e:	f000 fe59 	bl	8004c54 <SUBGRF_WriteRegister>
 8003fa2:	e755      	b.n	8003e50 <RadioSetTxGenericConfig+0xd4>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	e7cd      	b.n	8003f44 <RadioSetTxGenericConfig+0x1c8>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8003fa8:	f000 fe68 	bl	8004c7c <SUBGRF_ReadRegister>
 8003fac:	f040 0104 	orr.w	r1, r0, #4
 8003fb0:	b2c9      	uxtb	r1, r1
 8003fb2:	e7f2      	b.n	8003f9a <RadioSetTxGenericConfig+0x21e>
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 8003fb4:	6823      	ldr	r3, [r4, #0]
 8003fb6:	3b01      	subs	r3, #1
 8003fb8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003fbc:	f4bf af5f 	bcs.w	8003e7e <RadioSetTxGenericConfig+0x102>
        RadioSetModem( MODEM_BPSK );
 8003fc0:	2003      	movs	r0, #3
 8003fc2:	f7ff feb5 	bl	8003d30 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8003fc6:	4806      	ldr	r0, [pc, #24]	@ (8003fe0 <RadioSetTxGenericConfig+0x264>)
 8003fc8:	2302      	movs	r3, #2
 8003fca:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 8003fce:	6823      	ldr	r3, [r4, #0]
 8003fd0:	6483      	str	r3, [r0, #72]	@ 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8003fd2:	2316      	movs	r3, #22
 8003fd4:	f880 304c 	strb.w	r3, [r0, #76]	@ 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8003fd8:	3038      	adds	r0, #56	@ 0x38
 8003fda:	f001 f9b9 	bl	8005350 <SUBGRF_SetModulationParams>
        break;
 8003fde:	e737      	b.n	8003e50 <RadioSetTxGenericConfig+0xd4>
 8003fe0:	200001d8 	.word	0x200001d8
 8003fe4:	20000234 	.word	0x20000234
 8003fe8:	200001c0 	.word	0x200001c0
 8003fec:	20000210 	.word	0x20000210
 8003ff0:	200001e6 	.word	0x200001e6

08003ff4 <RadioSetRxGenericConfig>:
{
 8003ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ff6:	461e      	mov	r6, r3
 8003ff8:	b087      	sub	sp, #28
    uint8_t syncword[8] = {0};
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	e9cd 3301 	strd	r3, r3, [sp, #4]
{
 8004000:	4614      	mov	r4, r2
 8004002:	4607      	mov	r7, r0
 8004004:	460d      	mov	r5, r1
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8004006:	f001 fbde 	bl	80057c6 <RFW_DeInit>
        symbTimeout = 0;
 800400a:	2c00      	cmp	r4, #0
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 800400c:	4c72      	ldr	r4, [pc, #456]	@ (80041d8 <RadioSetRxGenericConfig+0x1e4>)
 800400e:	bf16      	itet	ne
 8004010:	2301      	movne	r3, #1
 8004012:	2300      	moveq	r3, #0
        symbTimeout = 0;
 8004014:	2600      	movne	r6, #0
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 8004016:	7063      	strb	r3, [r4, #1]
    switch( modem )
 8004018:	b127      	cbz	r7, 8004024 <RadioSetRxGenericConfig+0x30>
 800401a:	2f01      	cmp	r7, #1
 800401c:	d07a      	beq.n	8004114 <RadioSetRxGenericConfig+0x120>
    return status;
 800401e:	2000      	movs	r0, #0
}
 8004020:	b007      	add	sp, #28
 8004022:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 8004024:	68ab      	ldr	r3, [r5, #8]
 8004026:	2b00      	cmp	r3, #0
 8004028:	f000 80d3 	beq.w	80041d2 <RadioSetRxGenericConfig+0x1de>
 800402c:	68eb      	ldr	r3, [r5, #12]
 800402e:	2b00      	cmp	r3, #0
 8004030:	f000 80cf 	beq.w	80041d2 <RadioSetRxGenericConfig+0x1de>
        if( config->fsk.SyncWordLength > 8 )
 8004034:	7faa      	ldrb	r2, [r5, #30]
 8004036:	2a08      	cmp	r2, #8
 8004038:	f200 80cb 	bhi.w	80041d2 <RadioSetRxGenericConfig+0x1de>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 800403c:	6929      	ldr	r1, [r5, #16]
 800403e:	a801      	add	r0, sp, #4
 8004040:	f001 fc62 	bl	8005908 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8004044:	6828      	ldr	r0, [r5, #0]
 8004046:	3800      	subs	r0, #0
 8004048:	bf18      	it	ne
 800404a:	2001      	movne	r0, #1
 800404c:	f000 ffce 	bl	8004fec <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8004050:	f884 7038 	strb.w	r7, [r4, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8004054:	68ab      	ldr	r3, [r5, #8]
 8004056:	63e3      	str	r3, [r4, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8004058:	f895 3020 	ldrb.w	r3, [r5, #32]
 800405c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 8004060:	6868      	ldr	r0, [r5, #4]
 8004062:	f001 fb53 	bl	800570c <SUBGRF_GetFskBandwidthRegValue>
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8004066:	73a7      	strb	r7, [r4, #14]
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 8004068:	f884 0045 	strb.w	r0, [r4, #69]	@ 0x45
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 800406c:	68eb      	ldr	r3, [r5, #12]
 800406e:	00db      	lsls	r3, r3, #3
 8004070:	8223      	strh	r3, [r4, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 8004072:	7feb      	ldrb	r3, [r5, #31]
 8004074:	74a3      	strb	r3, [r4, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8004076:	7fab      	ldrb	r3, [r5, #30]
 8004078:	00db      	lsls	r3, r3, #3
 800407a:	74e3      	strb	r3, [r4, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 800407c:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 8004080:	7523      	strb	r3, [r4, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 8004082:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 8004086:	2b00      	cmp	r3, #0
 8004088:	d13e      	bne.n	8004108 <RadioSetRxGenericConfig+0x114>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 800408a:	7d2a      	ldrb	r2, [r5, #20]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 800408c:	f895 1024 	ldrb.w	r1, [r5, #36]	@ 0x24
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 8004090:	75a2      	strb	r2, [r4, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8004092:	2902      	cmp	r1, #2
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 8004094:	f895 2023 	ldrb.w	r2, [r5, #35]	@ 0x23
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8004098:	d001      	beq.n	800409e <RadioSetRxGenericConfig+0xaa>
            || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 800409a:	2b02      	cmp	r3, #2
 800409c:	d136      	bne.n	800410c <RadioSetRxGenericConfig+0x118>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 800409e:	f102 030f 	add.w	r3, r2, #15
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d902      	bls.n	80040ae <RadioSetRxGenericConfig+0xba>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 80040a8:	2a01      	cmp	r2, #1
 80040aa:	f040 8092 	bne.w	80041d2 <RadioSetRxGenericConfig+0x1de>
            ConfigGeneric.rtx = CONFIG_RX;
 80040ae:	2300      	movs	r3, #0
 80040b0:	f88d 3014 	strb.w	r3, [sp, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 80040b4:	4b49      	ldr	r3, [pc, #292]	@ (80041dc <RadioSetRxGenericConfig+0x1e8>)
 80040b6:	4a4a      	ldr	r2, [pc, #296]	@ (80041e0 <RadioSetRxGenericConfig+0x1ec>)
 80040b8:	6819      	ldr	r1, [r3, #0]
            ConfigGeneric.RxConfig = config;
 80040ba:	9504      	str	r5, [sp, #16]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 80040bc:	a803      	add	r0, sp, #12
 80040be:	f001 fb7f 	bl	80057c0 <RFW_Init>
 80040c2:	2800      	cmp	r0, #0
 80040c4:	f040 8085 	bne.w	80041d2 <RadioSetRxGenericConfig+0x1de>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 80040c8:	2301      	movs	r3, #1
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 80040ca:	7620      	strb	r0, [r4, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 80040cc:	75e3      	strb	r3, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 80040ce:	7560      	strb	r0, [r4, #21]
        RadioStandby( );
 80040d0:	f7ff fd14 	bl	8003afc <RadioStandby>
        RadioSetModem( MODEM_FSK );
 80040d4:	2000      	movs	r0, #0
 80040d6:	f7ff fe2b 	bl	8003d30 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80040da:	4842      	ldr	r0, [pc, #264]	@ (80041e4 <RadioSetRxGenericConfig+0x1f0>)
 80040dc:	f001 f938 	bl	8005350 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80040e0:	4841      	ldr	r0, [pc, #260]	@ (80041e8 <RadioSetRxGenericConfig+0x1f4>)
 80040e2:	f001 f99d 	bl	8005420 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 80040e6:	a801      	add	r0, sp, #4
 80040e8:	f000 fe1c 	bl	8004d24 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 80040ec:	8ba8      	ldrh	r0, [r5, #28]
 80040ee:	f000 fded 	bl	8004ccc <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 80040f2:	8b28      	ldrh	r0, [r5, #24]
 80040f4:	f000 fe32 	bl	8004d5c <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 80040f8:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80040fc:	68aa      	ldr	r2, [r5, #8]
 80040fe:	4373      	muls	r3, r6
 8004100:	fbb3 f3f2 	udiv	r3, r3, r2
 8004104:	60a3      	str	r3, [r4, #8]
        break;
 8004106:	e78a      	b.n	800401e <RadioSetRxGenericConfig+0x2a>
 8004108:	22ff      	movs	r2, #255	@ 0xff
 800410a:	e7bf      	b.n	800408c <RadioSetRxGenericConfig+0x98>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 800410c:	75e2      	strb	r2, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 800410e:	7621      	strb	r1, [r4, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 8004110:	7563      	strb	r3, [r4, #21]
 8004112:	e7dd      	b.n	80040d0 <RadioSetRxGenericConfig+0xdc>
        if( config->lora.PreambleLen == 0 )
 8004114:	8e2b      	ldrh	r3, [r5, #48]	@ 0x30
 8004116:	2b00      	cmp	r3, #0
 8004118:	d05b      	beq.n	80041d2 <RadioSetRxGenericConfig+0x1de>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 800411a:	f895 3032 	ldrb.w	r3, [r5, #50]	@ 0x32
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 800411e:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 8004120:	2b01      	cmp	r3, #1
            MaxPayloadLength = config->lora.MaxPayloadLength;
 8004122:	bf0c      	ite	eq
 8004124:	f895 7033 	ldrbeq.w	r7, [r5, #51]	@ 0x33
            MaxPayloadLength = 0xFF;
 8004128:	27ff      	movne	r7, #255	@ 0xff
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 800412a:	3800      	subs	r0, #0
 800412c:	bf18      	it	ne
 800412e:	2001      	movne	r0, #1
 8004130:	f000 ff5c 	bl	8004fec <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8004134:	b2f0      	uxtb	r0, r6
 8004136:	f000 ff65 	bl	8005004 <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800413a:	2101      	movs	r1, #1
 800413c:	f884 1038 	strb.w	r1, [r4, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8004140:	f895 202c 	ldrb.w	r2, [r5, #44]	@ 0x2c
 8004144:	f884 2050 	strb.w	r2, [r4, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8004148:	f895 302d 	ldrb.w	r3, [r5, #45]	@ 0x2d
 800414c:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8004150:	f895 302e 	ldrb.w	r3, [r5, #46]	@ 0x2e
 8004154:	f884 3052 	strb.w	r3, [r4, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 8004158:	f895 302f 	ldrb.w	r3, [r5, #47]	@ 0x2f
 800415c:	428b      	cmp	r3, r1
 800415e:	d002      	beq.n	8004166 <RadioSetRxGenericConfig+0x172>
 8004160:	2b02      	cmp	r3, #2
 8004162:	d003      	beq.n	800416c <RadioSetRxGenericConfig+0x178>
 8004164:	b93b      	cbnz	r3, 8004176 <RadioSetRxGenericConfig+0x182>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8004166:	f884 3053 	strb.w	r3, [r4, #83]	@ 0x53
 800416a:	e004      	b.n	8004176 <RadioSetRxGenericConfig+0x182>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 800416c:	3a0b      	subs	r2, #11
 800416e:	2a01      	cmp	r2, #1
 8004170:	d827      	bhi.n	80041c2 <RadioSetRxGenericConfig+0x1ce>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8004172:	f884 1053 	strb.w	r1, [r4, #83]	@ 0x53
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8004176:	8e2b      	ldrh	r3, [r5, #48]	@ 0x30
 8004178:	83a3      	strh	r3, [r4, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 800417a:	f895 3032 	ldrb.w	r3, [r5, #50]	@ 0x32
 800417e:	77a3      	strb	r3, [r4, #30]
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8004180:	2601      	movs	r6, #1
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 8004182:	8eab      	ldrh	r3, [r5, #52]	@ 0x34
 8004184:	8423      	strh	r3, [r4, #32]
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8004186:	73a6      	strb	r6, [r4, #14]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8004188:	77e7      	strb	r7, [r4, #31]
        RadioStandby( );
 800418a:	f7ff fcb7 	bl	8003afc <RadioStandby>
        RadioSetModem( MODEM_LORA );
 800418e:	4630      	mov	r0, r6
 8004190:	f7ff fdce 	bl	8003d30 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8004194:	4813      	ldr	r0, [pc, #76]	@ (80041e4 <RadioSetRxGenericConfig+0x1f0>)
 8004196:	f001 f8db 	bl	8005350 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800419a:	4813      	ldr	r0, [pc, #76]	@ (80041e8 <RadioSetRxGenericConfig+0x1f4>)
 800419c:	f001 f940 	bl	8005420 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80041a0:	f894 3021 	ldrb.w	r3, [r4, #33]	@ 0x21
 80041a4:	42b3      	cmp	r3, r6
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 80041a6:	f240 7036 	movw	r0, #1846	@ 0x736
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80041aa:	d10c      	bne.n	80041c6 <RadioSetRxGenericConfig+0x1d2>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 80041ac:	f000 fd66 	bl	8004c7c <SUBGRF_ReadRegister>
 80041b0:	f000 01fb 	and.w	r1, r0, #251	@ 0xfb
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 80041b4:	f240 7036 	movw	r0, #1846	@ 0x736
 80041b8:	f000 fd4c 	bl	8004c54 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 80041bc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80041c0:	e7a0      	b.n	8004104 <RadioSetRxGenericConfig+0x110>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 80041c2:	2300      	movs	r3, #0
 80041c4:	e7cf      	b.n	8004166 <RadioSetRxGenericConfig+0x172>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 80041c6:	f000 fd59 	bl	8004c7c <SUBGRF_ReadRegister>
 80041ca:	f040 0104 	orr.w	r1, r0, #4
 80041ce:	b2c9      	uxtb	r1, r1
 80041d0:	e7f0      	b.n	80041b4 <RadioSetRxGenericConfig+0x1c0>
            return -1;
 80041d2:	f04f 30ff 	mov.w	r0, #4294967295
 80041d6:	e723      	b.n	8004020 <RadioSetRxGenericConfig+0x2c>
 80041d8:	200001d8 	.word	0x200001d8
 80041dc:	20000234 	.word	0x20000234
 80041e0:	200001a8 	.word	0x200001a8
 80041e4:	20000210 	.word	0x20000210
 80041e8:	200001e6 	.word	0x200001e6

080041ec <RadioSetTxConfig>:
{
 80041ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041f0:	b085      	sub	sp, #20
 80041f2:	4682      	mov	sl, r0
 80041f4:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 80041f6:	f8bd 8040 	ldrh.w	r8, [sp, #64]	@ 0x40
 80041fa:	f89d 7044 	ldrb.w	r7, [sp, #68]	@ 0x44
 80041fe:	f89d 9048 	ldrb.w	r9, [sp, #72]	@ 0x48
 8004202:	9101      	str	r1, [sp, #4]
 8004204:	4693      	mov	fp, r2
 8004206:	461e      	mov	r6, r3
    RFW_DeInit();
 8004208:	f001 fadd 	bl	80057c6 <RFW_DeInit>
    switch( modem )
 800420c:	f1ba 0f01 	cmp.w	sl, #1
 8004210:	4c52      	ldr	r4, [pc, #328]	@ (800435c <RadioSetTxConfig+0x170>)
 8004212:	d054      	beq.n	80042be <RadioSetTxConfig+0xd2>
 8004214:	f1ba 0f04 	cmp.w	sl, #4
 8004218:	f000 8091 	beq.w	800433e <RadioSetTxConfig+0x152>
 800421c:	f1ba 0f00 	cmp.w	sl, #0
 8004220:	d13a      	bne.n	8004298 <RadioSetTxConfig+0xac>
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8004222:	220b      	movs	r2, #11
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8004224:	4630      	mov	r0, r6
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8004226:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800422a:	f884 a038 	strb.w	sl, [r4, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 800422e:	63e5      	str	r5, [r4, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8004230:	f001 fa6c 	bl	800570c <SUBGRF_GetFskBandwidthRegValue>
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8004234:	ea4f 03c8 	mov.w	r3, r8, lsl #3
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8004238:	f1b9 0f00 	cmp.w	r9, #0
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800423c:	8223      	strh	r3, [r4, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800423e:	f641 0304 	movw	r3, #6148	@ 0x1804
 8004242:	8263      	strh	r3, [r4, #18]
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8004244:	bf0c      	ite	eq
 8004246:	2301      	moveq	r3, #1
 8004248:	23f2      	movne	r3, #242	@ 0xf2
 800424a:	75e3      	strb	r3, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800424c:	f087 0701 	eor.w	r7, r7, #1
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8004250:	2301      	movs	r3, #1
 8004252:	7623      	strb	r3, [r4, #24]
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8004254:	f884 0045 	strb.w	r0, [r4, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8004258:	f8c4 b040 	str.w	fp, [r4, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800425c:	f884 a00e 	strb.w	sl, [r4, #14]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8004260:	f884 a014 	strb.w	sl, [r4, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8004264:	7567      	strb	r7, [r4, #21]
            RadioStandby( );
 8004266:	f7ff fc49 	bl	8003afc <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 800426a:	4650      	mov	r0, sl
 800426c:	f7ff fd60 	bl	8003d30 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8004270:	f104 0038 	add.w	r0, r4, #56	@ 0x38
 8004274:	f001 f86c 	bl	8005350 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8004278:	f104 000e 	add.w	r0, r4, #14
 800427c:	f001 f8d0 	bl	8005420 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8004280:	4a37      	ldr	r2, [pc, #220]	@ (8004360 <RadioSetTxConfig+0x174>)
 8004282:	6810      	ldr	r0, [r2, #0]
 8004284:	6851      	ldr	r1, [r2, #4]
 8004286:	ab02      	add	r3, sp, #8
 8004288:	c303      	stmia	r3!, {r0, r1}
 800428a:	a802      	add	r0, sp, #8
 800428c:	f000 fd4a 	bl	8004d24 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8004290:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8004294:	f000 fd1a 	bl	8004ccc <SUBGRF_SetWhiteningSeed>
    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8004298:	9801      	ldr	r0, [sp, #4]
 800429a:	f001 f9d5 	bl	8005648 <SUBGRF_SetRfTxPower>
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 800429e:	210e      	movs	r1, #14
    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 80042a0:	f884 0056 	strb.w	r0, [r4, #86]	@ 0x56
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 80042a4:	f640 101f 	movw	r0, #2335	@ 0x91f
 80042a8:	f000 fcd4 	bl	8004c54 <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 80042ac:	f894 0056 	ldrb.w	r0, [r4, #86]	@ 0x56
 80042b0:	f001 fa8e 	bl	80057d0 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 80042b4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80042b6:	6063      	str	r3, [r4, #4]
}
 80042b8:	b005      	add	sp, #20
 80042ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 80042be:	4929      	ldr	r1, [pc, #164]	@ (8004364 <RadioSetTxConfig+0x178>)
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80042c0:	f884 a038 	strb.w	sl, [r4, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 80042c4:	b2ea      	uxtb	r2, r5
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 80042c6:	5d89      	ldrb	r1, [r1, r6]
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 80042c8:	f884 2050 	strb.w	r2, [r4, #80]	@ 0x50
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80042cc:	bb76      	cbnz	r6, 800432c <RadioSetTxConfig+0x140>
 80042ce:	3d0b      	subs	r5, #11
 80042d0:	2d01      	cmp	r5, #1
 80042d2:	bf8c      	ite	hi
 80042d4:	2500      	movhi	r5, #0
 80042d6:	2501      	movls	r5, #1
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80042d8:	3a05      	subs	r2, #5
 80042da:	2a01      	cmp	r2, #1
 80042dc:	d804      	bhi.n	80042e8 <RadioSetTxConfig+0xfc>
                if( preambleLen < 12 )
 80042de:	f1b8 0f0c 	cmp.w	r8, #12
 80042e2:	bf38      	it	cc
 80042e4:	f04f 080c 	movcc.w	r8, #12
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80042e8:	4b1f      	ldr	r3, [pc, #124]	@ (8004368 <RadioSetTxConfig+0x17c>)
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 80042ea:	f89d 203c 	ldrb.w	r2, [sp, #60]	@ 0x3c
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80042ee:	781b      	ldrb	r3, [r3, #0]
 80042f0:	f884 5053 	strb.w	r5, [r4, #83]	@ 0x53
 80042f4:	77e3      	strb	r3, [r4, #31]
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80042f6:	2501      	movs	r5, #1
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80042f8:	f89d 3054 	ldrb.w	r3, [sp, #84]	@ 0x54
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 80042fc:	f884 1051 	strb.w	r1, [r4, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 8004300:	f884 2052 	strb.w	r2, [r4, #82]	@ 0x52
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8004304:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8004308:	73a5      	strb	r5, [r4, #14]
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800430a:	f8a4 801c 	strh.w	r8, [r4, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 800430e:	77a7      	strb	r7, [r4, #30]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8004310:	f884 9020 	strb.w	r9, [r4, #32]
            RadioStandby( );
 8004314:	f7ff fbf2 	bl	8003afc <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8004318:	4628      	mov	r0, r5
 800431a:	f7ff fd09 	bl	8003d30 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800431e:	4813      	ldr	r0, [pc, #76]	@ (800436c <RadioSetTxConfig+0x180>)
 8004320:	f001 f816 	bl	8005350 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8004324:	4812      	ldr	r0, [pc, #72]	@ (8004370 <RadioSetTxConfig+0x184>)
 8004326:	f001 f87b 	bl	8005420 <SUBGRF_SetPacketParams>
            break;
 800432a:	e7b5      	b.n	8004298 <RadioSetTxConfig+0xac>
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800432c:	2e01      	cmp	r6, #1
 800432e:	d104      	bne.n	800433a <RadioSetTxConfig+0x14e>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8004330:	f1a5 030c 	sub.w	r3, r5, #12
 8004334:	425d      	negs	r5, r3
 8004336:	415d      	adcs	r5, r3
 8004338:	e7ce      	b.n	80042d8 <RadioSetTxConfig+0xec>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 800433a:	2500      	movs	r5, #0
 800433c:	e7cc      	b.n	80042d8 <RadioSetTxConfig+0xec>
            RadioSetModem(MODEM_SIGFOX_TX);
 800433e:	4650      	mov	r0, sl
 8004340:	f7ff fcf6 	bl	8003d30 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8004344:	2302      	movs	r3, #2
 8004346:	f884 3038 	strb.w	r3, [r4, #56]	@ 0x38
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800434a:	f104 0038 	add.w	r0, r4, #56	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 800434e:	2316      	movs	r3, #22
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8004350:	64a5      	str	r5, [r4, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8004352:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8004356:	f000 fffb 	bl	8005350 <SUBGRF_SetModulationParams>
            break;
 800435a:	e79d      	b.n	8004298 <RadioSetTxConfig+0xac>
 800435c:	200001d8 	.word	0x200001d8
 8004360:	080062e4 	.word	0x080062e4
 8004364:	0800650c 	.word	0x0800650c
 8004368:	2000000c 	.word	0x2000000c
 800436c:	20000210 	.word	0x20000210
 8004370:	200001e6 	.word	0x200001e6

08004374 <RadioSetRxConfig>:
{
 8004374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004378:	b087      	sub	sp, #28
    SubgRf.RxContinuous = rxContinuous;
 800437a:	f8df b2b4 	ldr.w	fp, [pc, #692]	@ 8004630 <RadioSetRxConfig+0x2bc>
{
 800437e:	f89d a064 	ldrb.w	sl, [sp, #100]	@ 0x64
 8004382:	f89d 904c 	ldrb.w	r9, [sp, #76]	@ 0x4c
 8004386:	9302      	str	r3, [sp, #8]
 8004388:	4614      	mov	r4, r2
 800438a:	f89d 3054 	ldrb.w	r3, [sp, #84]	@ 0x54
 800438e:	f89d 2050 	ldrb.w	r2, [sp, #80]	@ 0x50
 8004392:	f8bd 8048 	ldrh.w	r8, [sp, #72]	@ 0x48
 8004396:	9203      	str	r2, [sp, #12]
 8004398:	4605      	mov	r5, r0
    SubgRf.RxContinuous = rxContinuous;
 800439a:	f88b a001 	strb.w	sl, [fp, #1]
{
 800439e:	f8bd 6044 	ldrh.w	r6, [sp, #68]	@ 0x44
 80043a2:	9301      	str	r3, [sp, #4]
 80043a4:	460f      	mov	r7, r1
    RFW_DeInit();
 80043a6:	f001 fa0e 	bl	80057c6 <RFW_DeInit>
        symbTimeout = 0;
 80043aa:	f1ba 0f00 	cmp.w	sl, #0
 80043ae:	bf18      	it	ne
 80043b0:	f04f 0800 	movne.w	r8, #0
    if( fixLen == true )
 80043b4:	f8df a27c 	ldr.w	sl, [pc, #636]	@ 8004634 <RadioSetRxConfig+0x2c0>
        MaxPayloadLength = 0xFF;
 80043b8:	9a03      	ldr	r2, [sp, #12]
 80043ba:	f1b9 0f00 	cmp.w	r9, #0
 80043be:	bf08      	it	eq
 80043c0:	22ff      	moveq	r2, #255	@ 0xff
    switch( modem )
 80043c2:	2d01      	cmp	r5, #1
 80043c4:	f88a 2000 	strb.w	r2, [sl]
 80043c8:	f000 80c8 	beq.w	800455c <RadioSetRxConfig+0x1e8>
 80043cc:	2d05      	cmp	r5, #5
 80043ce:	d004      	beq.n	80043da <RadioSetRxConfig+0x66>
 80043d0:	2d00      	cmp	r5, #0
 80043d2:	d07d      	beq.n	80044d0 <RadioSetRxConfig+0x15c>
}
 80043d4:	b007      	add	sp, #28
 80043d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 80043da:	2001      	movs	r0, #1
 80043dc:	f000 fe06 	bl	8004fec <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 80043e0:	2209      	movs	r2, #9
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80043e2:	f04f 0900 	mov.w	r9, #0
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 80043e6:	f88b 2044 	strb.w	r2, [fp, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80043ea:	4638      	mov	r0, r7
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 80043ec:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80043f0:	f8cb 2040 	str.w	r2, [fp, #64]	@ 0x40
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80043f4:	f88b 9038 	strb.w	r9, [fp, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80043f8:	f8cb 403c 	str.w	r4, [fp, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80043fc:	f001 f986 	bl	800570c <SUBGRF_GetFskBandwidthRegValue>
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 8004400:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004404:	f8ab 2012 	strh.w	r2, [fp, #18]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8004408:	f89a 2000 	ldrb.w	r2, [sl]
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 800440c:	f88b 0045 	strb.w	r0, [fp, #69]	@ 0x45
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8004410:	f88b 2016 	strb.w	r2, [fp, #22]
            RadioSetModem( MODEM_SIGFOX_RX );
 8004414:	4628      	mov	r0, r5
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8004416:	2201      	movs	r2, #1
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8004418:	00f6      	lsls	r6, r6, #3
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800441a:	f88b 2017 	strb.w	r2, [fp, #23]
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800441e:	f88b 900e 	strb.w	r9, [fp, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8004422:	f8ab 6010 	strh.w	r6, [fp, #16]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8004426:	f8ab 9014 	strh.w	r9, [fp, #20]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 800442a:	f88b 9018 	strb.w	r9, [fp, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 800442e:	f7ff fc7f 	bl	8003d30 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8004432:	f10b 0038 	add.w	r0, fp, #56	@ 0x38
 8004436:	f000 ff8b 	bl	8005350 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800443a:	f10b 000e 	add.w	r0, fp, #14
 800443e:	f000 ffef 	bl	8005420 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8004442:	497d      	ldr	r1, [pc, #500]	@ (8004638 <RadioSetRxConfig+0x2c4>)
 8004444:	6888      	ldr	r0, [r1, #8]
 8004446:	68c9      	ldr	r1, [r1, #12]
 8004448:	aa04      	add	r2, sp, #16
 800444a:	c203      	stmia	r2!, {r0, r1}
 800444c:	a804      	add	r0, sp, #16
 800444e:	f000 fc69 	bl	8004d24 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8004452:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8004456:	f000 fc39 	bl	8004ccc <SUBGRF_SetWhiteningSeed>
    return SUBGRF_ReadRegister( addr );
 800445a:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 800445e:	f000 fc0d 	bl	8004c7c <SUBGRF_ReadRegister>
    SUBGRF_WriteRegister( addr, data );
 8004462:	f000 01ef 	and.w	r1, r0, #239	@ 0xef
 8004466:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 800446a:	f000 fbf3 	bl	8004c54 <SUBGRF_WriteRegister>
 800446e:	2104      	movs	r1, #4
 8004470:	f640 00b9 	movw	r0, #2233	@ 0x8b9
 8004474:	f000 fbee 	bl	8004c54 <SUBGRF_WriteRegister>
    return SUBGRF_ReadRegister( addr );
 8004478:	f640 009b 	movw	r0, #2203	@ 0x89b
 800447c:	f000 fbfe 	bl	8004c7c <SUBGRF_ReadRegister>
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 8004480:	f000 01e3 	and.w	r1, r0, #227	@ 0xe3
    SUBGRF_WriteRegister( addr, data );
 8004484:	f041 0108 	orr.w	r1, r1, #8
 8004488:	f640 009b 	movw	r0, #2203	@ 0x89b
 800448c:	f000 fbe2 	bl	8004c54 <SUBGRF_WriteRegister>
    return SUBGRF_ReadRegister( addr );
 8004490:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 8004494:	f000 fbf2 	bl	8004c7c <SUBGRF_ReadRegister>
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 8004498:	f040 0118 	orr.w	r1, r0, #24
    SUBGRF_WriteRegister( addr, data );
 800449c:	b2c9      	uxtb	r1, r1
 800449e:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 80044a2:	f000 fbd7 	bl	8004c54 <SUBGRF_WriteRegister>
    return SUBGRF_ReadRegister( addr );
 80044a6:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 80044aa:	f000 fbe7 	bl	8004c7c <SUBGRF_ReadRegister>
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 80044ae:	f000 018f 	and.w	r1, r0, #143	@ 0x8f
    SUBGRF_WriteRegister( addr, data );
 80044b2:	f041 0150 	orr.w	r1, r1, #80	@ 0x50
 80044b6:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 80044ba:	f000 fbcb 	bl	8004c54 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80044be:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80044c2:	fb02 f208 	mul.w	r2, r2, r8
 80044c6:	fbb2 f2f4 	udiv	r2, r2, r4
            SubgRf.RxTimeout = 0xFFFF;
 80044ca:	f8cb 2008 	str.w	r2, [fp, #8]
}
 80044ce:	e781      	b.n	80043d4 <RadioSetRxConfig+0x60>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 80044d0:	4628      	mov	r0, r5
 80044d2:	f000 fd8b 	bl	8004fec <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80044d6:	220b      	movs	r2, #11
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80044d8:	4638      	mov	r0, r7
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80044da:	f88b 2044 	strb.w	r2, [fp, #68]	@ 0x44
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80044de:	f88b 5038 	strb.w	r5, [fp, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80044e2:	f8cb 403c 	str.w	r4, [fp, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80044e6:	f001 f911 	bl	800570c <SUBGRF_GetFskBandwidthRegValue>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 80044ea:	9b01      	ldr	r3, [sp, #4]
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80044ec:	f88b 0045 	strb.w	r0, [fp, #69]	@ 0x45
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 80044f0:	f641 0204 	movw	r2, #6148	@ 0x1804
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 80044f4:	2b00      	cmp	r3, #0
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 80044f6:	f8ab 2012 	strh.w	r2, [fp, #18]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80044fa:	f89a 2000 	ldrb.w	r2, [sl]
 80044fe:	f88b 2016 	strb.w	r2, [fp, #22]
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8004502:	bf0c      	ite	eq
 8004504:	2201      	moveq	r2, #1
 8004506:	22f2      	movne	r2, #242	@ 0xf2
 8004508:	f88b 2017 	strb.w	r2, [fp, #23]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800450c:	00f6      	lsls	r6, r6, #3
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800450e:	2201      	movs	r2, #1
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8004510:	f089 0901 	eor.w	r9, r9, #1
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8004514:	f88b 2018 	strb.w	r2, [fp, #24]
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8004518:	f88b 500e 	strb.w	r5, [fp, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800451c:	f8ab 6010 	strh.w	r6, [fp, #16]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8004520:	f88b 5014 	strb.w	r5, [fp, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8004524:	f88b 9015 	strb.w	r9, [fp, #21]
            RadioStandby( );
 8004528:	f7ff fae8 	bl	8003afc <RadioStandby>
            RadioSetModem( MODEM_FSK );
 800452c:	4628      	mov	r0, r5
 800452e:	f7ff fbff 	bl	8003d30 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8004532:	f10b 0038 	add.w	r0, fp, #56	@ 0x38
 8004536:	f000 ff0b 	bl	8005350 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800453a:	f10b 000e 	add.w	r0, fp, #14
 800453e:	f000 ff6f 	bl	8005420 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8004542:	493d      	ldr	r1, [pc, #244]	@ (8004638 <RadioSetRxConfig+0x2c4>)
 8004544:	6808      	ldr	r0, [r1, #0]
 8004546:	6849      	ldr	r1, [r1, #4]
 8004548:	aa04      	add	r2, sp, #16
 800454a:	c203      	stmia	r2!, {r0, r1}
 800454c:	a804      	add	r0, sp, #16
 800454e:	f000 fbe9 	bl	8004d24 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8004552:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8004556:	f000 fbb9 	bl	8004ccc <SUBGRF_SetWhiteningSeed>
 800455a:	e7b0      	b.n	80044be <RadioSetRxConfig+0x14a>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 800455c:	2000      	movs	r0, #0
 800455e:	f000 fd45 	bl	8004fec <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8004562:	4936      	ldr	r1, [pc, #216]	@ (800463c <RadioSetRxConfig+0x2c8>)
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8004564:	f88b 5038 	strb.w	r5, [fp, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8004568:	b2e2      	uxtb	r2, r4
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 800456a:	5dc9      	ldrb	r1, [r1, r7]
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 800456c:	f88b 2050 	strb.w	r2, [fp, #80]	@ 0x50
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8004570:	2f00      	cmp	r7, #0
 8004572:	d14d      	bne.n	8004610 <RadioSetRxConfig+0x29c>
 8004574:	3c0b      	subs	r4, #11
 8004576:	2c01      	cmp	r4, #1
 8004578:	bf8c      	ite	hi
 800457a:	2400      	movhi	r4, #0
 800457c:	2401      	movls	r4, #1
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800457e:	3a05      	subs	r2, #5
 8004580:	2a01      	cmp	r2, #1
 8004582:	d802      	bhi.n	800458a <RadioSetRxConfig+0x216>
                if( preambleLen < 12 )
 8004584:	2e0c      	cmp	r6, #12
 8004586:	bf38      	it	cc
 8004588:	260c      	movcc	r6, #12
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 800458a:	9b02      	ldr	r3, [sp, #8]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800458c:	f89a 2000 	ldrb.w	r2, [sl]
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8004590:	f88b 3052 	strb.w	r3, [fp, #82]	@ 0x52
 8004594:	f88b 4053 	strb.w	r4, [fp, #83]	@ 0x53
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8004598:	9b01      	ldr	r3, [sp, #4]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800459a:	f88b 201f 	strb.w	r2, [fp, #31]
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800459e:	2401      	movs	r4, #1
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80045a0:	f89d 2060 	ldrb.w	r2, [sp, #96]	@ 0x60
 80045a4:	f88b 2021 	strb.w	r2, [fp, #33]	@ 0x21
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 80045a8:	f88b 1051 	strb.w	r1, [fp, #81]	@ 0x51
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80045ac:	f88b 3020 	strb.w	r3, [fp, #32]
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80045b0:	f88b 400e 	strb.w	r4, [fp, #14]
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80045b4:	f8ab 601c 	strh.w	r6, [fp, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80045b8:	f88b 901e 	strb.w	r9, [fp, #30]
            RadioStandby( );
 80045bc:	f7ff fa9e 	bl	8003afc <RadioStandby>
            RadioSetModem( MODEM_LORA );
 80045c0:	4620      	mov	r0, r4
 80045c2:	f7ff fbb5 	bl	8003d30 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80045c6:	481e      	ldr	r0, [pc, #120]	@ (8004640 <RadioSetRxConfig+0x2cc>)
 80045c8:	f000 fec2 	bl	8005350 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80045cc:	481d      	ldr	r0, [pc, #116]	@ (8004644 <RadioSetRxConfig+0x2d0>)
 80045ce:	f000 ff27 	bl	8005420 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 80045d2:	fa5f f088 	uxtb.w	r0, r8
 80045d6:	f000 fd15 	bl	8005004 <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 80045da:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 80045de:	f000 fb4d 	bl	8004c7c <SUBGRF_ReadRegister>
 80045e2:	ea00 0104 	and.w	r1, r0, r4
 80045e6:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 80045ea:	f000 fb33 	bl	8004c54 <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80045ee:	f89b 2021 	ldrb.w	r2, [fp, #33]	@ 0x21
 80045f2:	42a2      	cmp	r2, r4
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 80045f4:	f240 7036 	movw	r0, #1846	@ 0x736
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80045f8:	d113      	bne.n	8004622 <RadioSetRxConfig+0x2ae>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 80045fa:	f000 fb3f 	bl	8004c7c <SUBGRF_ReadRegister>
 80045fe:	f000 01fb 	and.w	r1, r0, #251	@ 0xfb
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 8004602:	f240 7036 	movw	r0, #1846	@ 0x736
 8004606:	f000 fb25 	bl	8004c54 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 800460a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800460e:	e75c      	b.n	80044ca <RadioSetRxConfig+0x156>
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8004610:	2f01      	cmp	r7, #1
 8004612:	d104      	bne.n	800461e <RadioSetRxConfig+0x2aa>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8004614:	f1a4 030c 	sub.w	r3, r4, #12
 8004618:	425c      	negs	r4, r3
 800461a:	415c      	adcs	r4, r3
 800461c:	e7af      	b.n	800457e <RadioSetRxConfig+0x20a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 800461e:	2400      	movs	r4, #0
 8004620:	e7ad      	b.n	800457e <RadioSetRxConfig+0x20a>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 8004622:	f000 fb2b 	bl	8004c7c <SUBGRF_ReadRegister>
 8004626:	f040 0104 	orr.w	r1, r0, #4
 800462a:	b2c9      	uxtb	r1, r1
 800462c:	e7e9      	b.n	8004602 <RadioSetRxConfig+0x28e>
 800462e:	bf00      	nop
 8004630:	200001d8 	.word	0x200001d8
 8004634:	2000000c 	.word	0x2000000c
 8004638:	080062e4 	.word	0x080062e4
 800463c:	0800650c 	.word	0x0800650c
 8004640:	20000210 	.word	0x20000210
 8004644:	200001e6 	.word	0x200001e6

08004648 <RadioIsChannelFree>:
{
 8004648:	b5f0      	push	{r4, r5, r6, r7, lr}
 800464a:	b08b      	sub	sp, #44	@ 0x2c
 800464c:	460d      	mov	r5, r1
 800464e:	4604      	mov	r4, r0
 8004650:	4617      	mov	r7, r2
 8004652:	461e      	mov	r6, r3
    RadioStandby( );
 8004654:	f7ff fa52 	bl	8003afc <RadioStandby>
    RadioSetModem( MODEM_FSK );
 8004658:	2000      	movs	r0, #0
 800465a:	f7ff fb69 	bl	8003d30 <RadioSetModem>
    SUBGRF_SetRfFrequency( freq );
 800465e:	4620      	mov	r0, r4
 8004660:	f000 fdc8 	bl	80051f4 <SUBGRF_SetRfFrequency>
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8004664:	2400      	movs	r4, #0
 8004666:	2301      	movs	r3, #1
 8004668:	e9cd 4308 	strd	r4, r3, [sp, #32]
 800466c:	2303      	movs	r3, #3
 800466e:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8004672:	4629      	mov	r1, r5
 8004674:	4620      	mov	r0, r4
 8004676:	e9cd 4406 	strd	r4, r4, [sp, #24]
 800467a:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800467e:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8004682:	e9cd 5300 	strd	r5, r3, [sp]
 8004686:	4623      	mov	r3, r4
 8004688:	f7ff fe74 	bl	8004374 <RadioSetRxConfig>
    RadioRx( 0 );
 800468c:	4620      	mov	r0, r4
 800468e:	f7ff fa8d 	bl	8003bac <RadioRx>
    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 8004692:	f7ff fa45 	bl	8003b20 <RadioGetWakeupTime>
 8004696:	f7fc f9a9 	bl	80009ec <HAL_Delay>
    carrierSenseTime = TimerGetCurrentTime( );
 800469a:	f001 fb5b 	bl	8005d54 <UTIL_TIMER_GetCurrentTime>
 800469e:	4604      	mov	r4, r0
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80046a0:	4620      	mov	r0, r4
 80046a2:	f001 fb61 	bl	8005d68 <UTIL_TIMER_GetElapsedTime>
 80046a6:	42b0      	cmp	r0, r6
 80046a8:	d305      	bcc.n	80046b6 <RadioIsChannelFree+0x6e>
    bool status = true;
 80046aa:	2401      	movs	r4, #1
    RadioStandby( );
 80046ac:	f7ff fa26 	bl	8003afc <RadioStandby>
}
 80046b0:	4620      	mov	r0, r4
 80046b2:	b00b      	add	sp, #44	@ 0x2c
 80046b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return SUBGRF_GetRssiInst( );
 80046b6:	f000 ff31 	bl	800551c <SUBGRF_GetRssiInst>
        if( rssi > rssiThresh )
 80046ba:	4287      	cmp	r7, r0
 80046bc:	daf0      	bge.n	80046a0 <RadioIsChannelFree+0x58>
            status = false;
 80046be:	2400      	movs	r4, #0
 80046c0:	e7f4      	b.n	80046ac <RadioIsChannelFree+0x64>
	...

080046c4 <RadioSend>:
{
 80046c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 80046c6:	2300      	movs	r3, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 80046c8:	4d66      	ldr	r5, [pc, #408]	@ (8004864 <RadioSend+0x1a0>)
{
 80046ca:	460c      	mov	r4, r1
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 80046cc:	f240 2101 	movw	r1, #513	@ 0x201
 80046d0:	461a      	mov	r2, r3
{
 80046d2:	4606      	mov	r6, r0
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 80046d4:	4608      	mov	r0, r1
 80046d6:	f000 fd27 	bl	8005128 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 80046da:	f895 0056 	ldrb.w	r0, [r5, #86]	@ 0x56
 80046de:	2101      	movs	r1, #1
 80046e0:	f000 ff9e 	bl	8005620 <SUBGRF_SetSwitch>
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 80046e4:	782b      	ldrb	r3, [r5, #0]
 80046e6:	2b01      	cmp	r3, #1
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 80046e8:	f640 0089 	movw	r0, #2185	@ 0x889
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 80046ec:	d113      	bne.n	8004716 <RadioSend+0x52>
 80046ee:	f895 3051 	ldrb.w	r3, [r5, #81]	@ 0x51
 80046f2:	2b06      	cmp	r3, #6
 80046f4:	d10f      	bne.n	8004716 <RadioSend+0x52>
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 80046f6:	f000 fac1 	bl	8004c7c <SUBGRF_ReadRegister>
 80046fa:	f000 01fb 	and.w	r1, r0, #251	@ 0xfb
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 80046fe:	f640 0089 	movw	r0, #2185	@ 0x889
 8004702:	f000 faa7 	bl	8004c54 <SUBGRF_WriteRegister>
        switch( SubgRf.Modem )
 8004706:	782b      	ldrb	r3, [r5, #0]
 8004708:	2b04      	cmp	r3, #4
 800470a:	d86c      	bhi.n	80047e6 <RadioSend+0x122>
 800470c:	e8df f003 	tbb	[pc, r3]
 8004710:	7f524b52 	.word	0x7f524b52
 8004714:	09          	.byte	0x09
 8004715:	00          	.byte	0x00
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8004716:	f000 fab1 	bl	8004c7c <SUBGRF_ReadRegister>
 800471a:	f040 0104 	orr.w	r1, r0, #4
 800471e:	b2c9      	uxtb	r1, r1
 8004720:	e7ed      	b.n	80046fe <RadioSend+0x3a>
 8004722:	4a51      	ldr	r2, [pc, #324]	@ (8004868 <RadioSend+0x1a4>)
 8004724:	1e73      	subs	r3, r6, #1
 8004726:	4610      	mov	r0, r2
    for( i = 0; i < size; i++ )
 8004728:	f1c6 0701 	rsb	r7, r6, #1
        outBuffer[i] = 0;
 800472c:	f04f 0c00 	mov.w	ip, #0
    for( i = 0; i < size; i++ )
 8004730:	18f9      	adds	r1, r7, r3
 8004732:	428c      	cmp	r4, r1
 8004734:	dc6f      	bgt.n	8004816 <RadioSend+0x152>
    for( i = 0; i < ( size * 8 ); i++ )
 8004736:	2200      	movs	r2, #0
 8004738:	00e7      	lsls	r7, r4, #3
    uint8_t prevInt = 0;
 800473a:	4613      	mov	r3, r2
    for( i = 0; i < ( size * 8 ); i++ )
 800473c:	42ba      	cmp	r2, r7
 800473e:	db71      	blt.n	8004824 <RadioSend+0x160>
    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 8004740:	f083 0201 	eor.w	r2, r3, #1
 8004744:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004748:	019b      	lsls	r3, r3, #6
 800474a:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 800474e:	1c66      	adds	r6, r4, #1
    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 8004750:	5503      	strb	r3, [r0, r4]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8004752:	b2f6      	uxtb	r6, r6
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8004754:	2302      	movs	r3, #2
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8004756:	4845      	ldr	r0, [pc, #276]	@ (800486c <RadioSend+0x1a8>)
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8004758:	73ab      	strb	r3, [r5, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 800475a:	76ae      	strb	r6, [r5, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800475c:	f000 fe60 	bl	8005420 <SUBGRF_SetPacketParams>
    SUBGRF_WriteRegister( addr, data );
 8004760:	2100      	movs	r1, #0
 8004762:	20f1      	movs	r0, #241	@ 0xf1
 8004764:	f000 fa76 	bl	8004c54 <SUBGRF_WriteRegister>
 8004768:	2100      	movs	r1, #0
 800476a:	20f0      	movs	r0, #240	@ 0xf0
 800476c:	f000 fa72 	bl	8004c54 <SUBGRF_WriteRegister>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8004770:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8004772:	2b64      	cmp	r3, #100	@ 0x64
 8004774:	d170      	bne.n	8004858 <RadioSend+0x194>
    SUBGRF_WriteRegister( addr, data );
 8004776:	2170      	movs	r1, #112	@ 0x70
 8004778:	20f3      	movs	r0, #243	@ 0xf3
 800477a:	f000 fa6b 	bl	8004c54 <SUBGRF_WriteRegister>
 800477e:	211d      	movs	r1, #29
 8004780:	20f2      	movs	r0, #242	@ 0xf2
 8004782:	f000 fa67 	bl	8004c54 <SUBGRF_WriteRegister>
            uint16_t bitNum = ( size * 8 ) + 2;
 8004786:	00e1      	lsls	r1, r4, #3
 8004788:	1c8c      	adds	r4, r1, #2
    SUBGRF_WriteRegister( addr, data );
 800478a:	20f4      	movs	r0, #244	@ 0xf4
 800478c:	0a09      	lsrs	r1, r1, #8
 800478e:	f000 fa61 	bl	8004c54 <SUBGRF_WriteRegister>
 8004792:	f004 01fe 	and.w	r1, r4, #254	@ 0xfe
 8004796:	20f5      	movs	r0, #245	@ 0xf5
 8004798:	f000 fa5c 	bl	8004c54 <SUBGRF_WriteRegister>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 800479c:	4832      	ldr	r0, [pc, #200]	@ (8004868 <RadioSend+0x1a4>)
 800479e:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 80047a2:	4631      	mov	r1, r6
 80047a4:	e01d      	b.n	80047e2 <RadioSend+0x11e>
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 80047a6:	77ec      	strb	r4, [r5, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80047a8:	4830      	ldr	r0, [pc, #192]	@ (800486c <RadioSend+0x1a8>)
 80047aa:	f000 fe39 	bl	8005420 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 80047ae:	2200      	movs	r2, #0
 80047b0:	4621      	mov	r1, r4
 80047b2:	e015      	b.n	80047e0 <RadioSend+0x11c>
            if ( 1UL == RFW_Is_Init( ) )
 80047b4:	f001 f808 	bl	80057c8 <RFW_Is_Init>
 80047b8:	2801      	cmp	r0, #1
 80047ba:	4607      	mov	r7, r0
 80047bc:	d125      	bne.n	800480a <RadioSend+0x146>
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 80047be:	4621      	mov	r1, r4
 80047c0:	f10d 0207 	add.w	r2, sp, #7
 80047c4:	4630      	mov	r0, r6
 80047c6:	f001 f804 	bl	80057d2 <RFW_TransmitInit>
 80047ca:	4604      	mov	r4, r0
 80047cc:	b9a0      	cbnz	r0, 80047f8 <RadioSend+0x134>
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 80047ce:	f89d 3007 	ldrb.w	r3, [sp, #7]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80047d2:	4826      	ldr	r0, [pc, #152]	@ (800486c <RadioSend+0x1a8>)
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 80047d4:	75ab      	strb	r3, [r5, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80047d6:	f000 fe23 	bl	8005420 <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 80047da:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80047de:	4622      	mov	r2, r4
 80047e0:	4630      	mov	r0, r6
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 80047e2:	f000 fb61 	bl	8004ea8 <SUBGRF_SendPayload>
        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 80047e6:	6869      	ldr	r1, [r5, #4]
 80047e8:	4821      	ldr	r0, [pc, #132]	@ (8004870 <RadioSend+0x1ac>)
 80047ea:	f001 fb7f 	bl	8005eec <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 80047ee:	4820      	ldr	r0, [pc, #128]	@ (8004870 <RadioSend+0x1ac>)
 80047f0:	f001 fb42 	bl	8005e78 <UTIL_TIMER_Start>
    return RADIO_STATUS_OK;
 80047f4:	2000      	movs	r0, #0
 80047f6:	e006      	b.n	8004806 <RadioSend+0x142>
                    MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n" );
 80047f8:	4b1e      	ldr	r3, [pc, #120]	@ (8004874 <RadioSend+0x1b0>)
 80047fa:	463a      	mov	r2, r7
 80047fc:	2100      	movs	r1, #0
 80047fe:	2002      	movs	r0, #2
 8004800:	f001 fc82 	bl	8006108 <UTIL_ADV_TRACE_COND_FSend>
                    return RADIO_STATUS_ERROR;
 8004804:	2003      	movs	r0, #3
}
 8004806:	b003      	add	sp, #12
 8004808:	bdf0      	pop	{r4, r5, r6, r7, pc}
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 800480a:	75ac      	strb	r4, [r5, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800480c:	e7cc      	b.n	80047a8 <RadioSend+0xe4>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 800480e:	2302      	movs	r3, #2
 8004810:	73ab      	strb	r3, [r5, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8004812:	76ac      	strb	r4, [r5, #26]
 8004814:	e7c8      	b.n	80047a8 <RadioSend+0xe4>
        inBuffer[i] = ~inBuffer[i];
 8004816:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 800481a:	43c9      	mvns	r1, r1
 800481c:	7019      	strb	r1, [r3, #0]
        outBuffer[i] = 0;
 800481e:	f802 cb01 	strb.w	ip, [r2], #1
    for( i = 0; i < size; i++ )
 8004822:	e785      	b.n	8004730 <RadioSend+0x6c>
        index_byte = i / 8;
 8004824:	10d1      	asrs	r1, r2, #3
        index_bit = 7 - ( i % 8 );
 8004826:	ea6f 0c02 	mvn.w	ip, r2
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 800482a:	5c71      	ldrb	r1, [r6, r1]
        index_bit = 7 - ( i % 8 );
 800482c:	f00c 0c07 	and.w	ip, ip, #7
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 8004830:	3201      	adds	r2, #1
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 8004832:	fa41 f10c 	asr.w	r1, r1, ip
 8004836:	f001 0101 	and.w	r1, r1, #1
        index_byte_out = ( i + 1 ) / 8;
 800483a:	ea4f 0ce2 	mov.w	ip, r2, asr #3
        prevInt ^= currBit;
 800483e:	404b      	eors	r3, r1
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 8004840:	43d1      	mvns	r1, r2
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 8004842:	f810 e00c 	ldrb.w	lr, [r0, ip]
 8004846:	f001 0107 	and.w	r1, r1, #7
 800484a:	fa03 f101 	lsl.w	r1, r3, r1
 800484e:	ea41 010e 	orr.w	r1, r1, lr
 8004852:	f800 100c 	strb.w	r1, [r0, ip]
    for( i = 0; i < ( size * 8 ); i++ )
 8004856:	e771      	b.n	800473c <RadioSend+0x78>
    SUBGRF_WriteRegister( addr, data );
 8004858:	21e1      	movs	r1, #225	@ 0xe1
 800485a:	20f3      	movs	r0, #243	@ 0xf3
 800485c:	f000 f9fa 	bl	8004c54 <SUBGRF_WriteRegister>
 8004860:	2104      	movs	r1, #4
 8004862:	e78d      	b.n	8004780 <RadioSend+0xbc>
 8004864:	200001d8 	.word	0x200001d8
 8004868:	20000238 	.word	0x20000238
 800486c:	200001e6 	.word	0x200001e6
 8004870:	200001c0 	.word	0x200001c0
 8004874:	08006315 	.word	0x08006315

08004878 <RadioTimeOnAir>:
{
 8004878:	b5f0      	push	{r4, r5, r6, r7, lr}
 800487a:	f8bd 4014 	ldrh.w	r4, [sp, #20]
 800487e:	f89d 7018 	ldrb.w	r7, [sp, #24]
 8004882:	f89d e01c 	ldrb.w	lr, [sp, #28]
 8004886:	f89d 5020 	ldrb.w	r5, [sp, #32]
    switch( modem )
 800488a:	b140      	cbz	r0, 800489e <RadioTimeOnAir+0x26>
 800488c:	2801      	cmp	r0, #1
 800488e:	d014      	beq.n	80048ba <RadioTimeOnAir+0x42>
 8004890:	2201      	movs	r2, #1
 8004892:	2300      	movs	r3, #0
    return DIVC( numerator, denominator );
 8004894:	1898      	adds	r0, r3, r2
 8004896:	3801      	subs	r0, #1
 8004898:	fbb0 f0f2 	udiv	r0, r0, r2
}
 800489c:	bdf0      	pop	{r4, r5, r6, r7, pc}
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800489e:	f087 0701 	eor.w	r7, r7, #1
    return ( preambleLen << 3 ) +
 80048a2:	00e3      	lsls	r3, r4, #3
 80048a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80048a8:	3318      	adds	r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 80048aa:	eb0e 0545 	add.w	r5, lr, r5, lsl #1
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80048ae:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 80048b2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80048b6:	434b      	muls	r3, r1
        break;
 80048b8:	e7ec      	b.n	8004894 <RadioTimeOnAir+0x1c>
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 80048ba:	1f50      	subs	r0, r2, #5
 80048bc:	2801      	cmp	r0, #1
    int32_t crDenom           = coderate + 4;
 80048be:	f103 0304 	add.w	r3, r3, #4
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 80048c2:	d802      	bhi.n	80048ca <RadioTimeOnAir+0x52>
        if( preambleLen < 12 )
 80048c4:	2c0c      	cmp	r4, #12
 80048c6:	bf38      	it	cc
 80048c8:	240c      	movcc	r4, #12
    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80048ca:	b9d1      	cbnz	r1, 8004902 <RadioTimeOnAir+0x8a>
 80048cc:	f1a2 0c0b 	sub.w	ip, r2, #11
 80048d0:	f1bc 0f01 	cmp.w	ip, #1
 80048d4:	bf8c      	ite	hi
 80048d6:	f04f 0c00 	movhi.w	ip, #0
 80048da:	f04f 0c01 	movls.w	ip, #1
                            ( crcOn ? 16 : 0 ) -
 80048de:	0128      	lsls	r0, r5, #4
                            ( fixLen ? 0 : 20 );
 80048e0:	2f00      	cmp	r7, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80048e2:	eb00 00ce 	add.w	r0, r0, lr, lsl #3
                            ( fixLen ? 0 : 20 );
 80048e6:	bf0c      	ite	eq
 80048e8:	2514      	moveq	r5, #20
 80048ea:	2500      	movne	r5, #0
                            ( crcOn ? 16 : 0 ) -
 80048ec:	eba0 0082 	sub.w	r0, r0, r2, lsl #2
    if( datarate <= 6 )
 80048f0:	2a06      	cmp	r2, #6
                            ( 4 * datarate ) +
 80048f2:	ea4f 0682 	mov.w	r6, r2, lsl #2
 80048f6:	4428      	add	r0, r5
            ceilDenominator = 4 * ( datarate - 2 );
 80048f8:	f1a2 0702 	sub.w	r7, r2, #2
    if( datarate <= 6 )
 80048fc:	d80d      	bhi.n	800491a <RadioTimeOnAir+0xa2>
            ceilDenominator = 4 * datarate;
 80048fe:	4635      	mov	r5, r6
 8004900:	e010      	b.n	8004924 <RadioTimeOnAir+0xac>
    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8004902:	2901      	cmp	r1, #1
 8004904:	d106      	bne.n	8004914 <RadioTimeOnAir+0x9c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8004906:	f1a2 000c 	sub.w	r0, r2, #12
 800490a:	f1d0 0c00 	rsbs	ip, r0, #0
 800490e:	eb4c 0c00 	adc.w	ip, ip, r0
 8004912:	e7e4      	b.n	80048de <RadioTimeOnAir+0x66>
    bool    lowDatareOptimize = false;
 8004914:	f04f 0c00 	mov.w	ip, #0
 8004918:	e7e1      	b.n	80048de <RadioTimeOnAir+0x66>
        ceilNumerator += 8;
 800491a:	3008      	adds	r0, #8
        if( lowDatareOptimize == true )
 800491c:	f1bc 0f00 	cmp.w	ip, #0
 8004920:	d0ed      	beq.n	80048fe <RadioTimeOnAir+0x86>
            ceilDenominator = 4 * ( datarate - 2 );
 8004922:	00bd      	lsls	r5, r7, #2
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8004924:	2800      	cmp	r0, #0
 8004926:	bfac      	ite	ge
 8004928:	182e      	addge	r6, r5, r0
 800492a:	1c2e      	addlt	r6, r5, #0
 800492c:	1e70      	subs	r0, r6, #1
 800492e:	fb90 f0f5 	sdiv	r0, r0, r5
 8004932:	fb03 4400 	mla	r4, r3, r0, r4
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 8004936:	4b09      	ldr	r3, [pc, #36]	@ (800495c <RadioTimeOnAir+0xe4>)
    if( datarate <= 6 )
 8004938:	2a06      	cmp	r2, #6
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 800493a:	5c5a      	ldrb	r2, [r3, r1]
    int32_t intermediate =
 800493c:	bf8c      	ite	hi
 800493e:	340c      	addhi	r4, #12
        intermediate += 2;
 8004940:	340e      	addls	r4, #14
    switch( bw )
 8004942:	2a0a      	cmp	r2, #10
 8004944:	d809      	bhi.n	800495a <RadioTimeOnAir+0xe2>
    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8004946:	00a3      	lsls	r3, r4, #2
 8004948:	3301      	adds	r3, #1
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 800494a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 800494e:	40bb      	lsls	r3, r7
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 8004950:	434b      	muls	r3, r1
 8004952:	4903      	ldr	r1, [pc, #12]	@ (8004960 <RadioTimeOnAir+0xe8>)
 8004954:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004958:	e79c      	b.n	8004894 <RadioTimeOnAir+0x1c>
    return DIVC( numerator, denominator );
 800495a:	deff      	udf	#255	@ 0xff
 800495c:	0800650c 	.word	0x0800650c
 8004960:	080064e0 	.word	0x080064e0

08004964 <RadioTxPrbs>:
{
 8004964:	b508      	push	{r3, lr}
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8004966:	4b09      	ldr	r3, [pc, #36]	@ (800498c <RadioTxPrbs+0x28>)
 8004968:	2101      	movs	r1, #1
 800496a:	f893 0056 	ldrb.w	r0, [r3, #86]	@ 0x56
 800496e:	f000 fe57 	bl	8005620 <SUBGRF_SetSwitch>
    SUBGRF_WriteRegister( addr, data );
 8004972:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8004976:	212d      	movs	r1, #45	@ 0x2d
 8004978:	f000 f96c 	bl	8004c54 <SUBGRF_WriteRegister>
    SUBGRF_SetTxInfinitePreamble( );
 800497c:	f000 fb31 	bl	8004fe2 <SUBGRF_SetTxInfinitePreamble>
}
 8004980:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    SUBGRF_SetTx( 0x0fffff );
 8004984:	4802      	ldr	r0, [pc, #8]	@ (8004990 <RadioTxPrbs+0x2c>)
 8004986:	f000 ba79 	b.w	8004e7c <SUBGRF_SetTx>
 800498a:	bf00      	nop
 800498c:	200001d8 	.word	0x200001d8
 8004990:	000fffff 	.word	0x000fffff

08004994 <RadioIrqProcess>:
{
 8004994:	b573      	push	{r0, r1, r4, r5, r6, lr}
    switch( SubgRf.RadioIrq )
 8004996:	4c9c      	ldr	r4, [pc, #624]	@ (8004c08 <RadioIrqProcess+0x274>)
 8004998:	f8b4 3054 	ldrh.w	r3, [r4, #84]	@ 0x54
    uint8_t size = 0;
 800499c:	2500      	movs	r5, #0
    switch( SubgRf.RadioIrq )
 800499e:	2b20      	cmp	r3, #32
    uint8_t size = 0;
 80049a0:	f88d 5003 	strb.w	r5, [sp, #3]
    int32_t cfo = 0;
 80049a4:	9501      	str	r5, [sp, #4]
    switch( SubgRf.RadioIrq )
 80049a6:	f000 810a 	beq.w	8004bbe <RadioIrqProcess+0x22a>
 80049aa:	d814      	bhi.n	80049d6 <RadioIrqProcess+0x42>
 80049ac:	2b08      	cmp	r3, #8
 80049ae:	d80d      	bhi.n	80049cc <RadioIrqProcess+0x38>
 80049b0:	b17b      	cbz	r3, 80049d2 <RadioIrqProcess+0x3e>
 80049b2:	3b01      	subs	r3, #1
 80049b4:	2b07      	cmp	r3, #7
 80049b6:	d80c      	bhi.n	80049d2 <RadioIrqProcess+0x3e>
 80049b8:	e8df f013 	tbh	[pc, r3, lsl #1]
 80049bc:	0052003d 	.word	0x0052003d
 80049c0:	00bc000b 	.word	0x00bc000b
 80049c4:	000b000b 	.word	0x000b000b
 80049c8:	00ec000b 	.word	0x00ec000b
 80049cc:	2b10      	cmp	r3, #16
 80049ce:	f000 80ef 	beq.w	8004bb0 <RadioIrqProcess+0x21c>
}
 80049d2:	b002      	add	sp, #8
 80049d4:	bd70      	pop	{r4, r5, r6, pc}
    switch( SubgRf.RadioIrq )
 80049d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049da:	f000 808b 	beq.w	8004af4 <RadioIrqProcess+0x160>
 80049de:	d811      	bhi.n	8004a04 <RadioIrqProcess+0x70>
 80049e0:	2b40      	cmp	r3, #64	@ 0x40
 80049e2:	f000 80ff 	beq.w	8004be4 <RadioIrqProcess+0x250>
 80049e6:	2b80      	cmp	r3, #128	@ 0x80
 80049e8:	d1f3      	bne.n	80049d2 <RadioIrqProcess+0x3e>
        SUBGRF_SetStandby( STDBY_RC );
 80049ea:	4628      	mov	r0, r5
 80049ec:	f000 fa30 	bl	8004e50 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 80049f0:	4b86      	ldr	r3, [pc, #536]	@ (8004c0c <RadioIrqProcess+0x278>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d0ec      	beq.n	80049d2 <RadioIrqProcess+0x3e>
 80049f8:	699b      	ldr	r3, [r3, #24]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d0e9      	beq.n	80049d2 <RadioIrqProcess+0x3e>
            RadioEvents->CadDone( false );
 80049fe:	4628      	mov	r0, r5
            RadioEvents->CadDone( true );
 8004a00:	4798      	blx	r3
 8004a02:	e7e6      	b.n	80049d2 <RadioIrqProcess+0x3e>
    switch( SubgRf.RadioIrq )
 8004a04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a08:	d1e3      	bne.n	80049d2 <RadioIrqProcess+0x3e>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 8004a0a:	4b81      	ldr	r3, [pc, #516]	@ (8004c10 <RadioIrqProcess+0x27c>)
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	4629      	mov	r1, r5
 8004a10:	2002      	movs	r0, #2
 8004a12:	f001 fb79 	bl	8006108 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 8004a16:	f000 f917 	bl	8004c48 <SUBGRF_GetOperatingMode>
 8004a1a:	2804      	cmp	r0, #4
 8004a1c:	d178      	bne.n	8004b10 <RadioIrqProcess+0x17c>
            TimerStop( &TxTimeoutTimer );
 8004a1e:	487d      	ldr	r0, [pc, #500]	@ (8004c14 <RadioIrqProcess+0x280>)
 8004a20:	f001 f9dc 	bl	8005ddc <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8004a24:	4628      	mov	r0, r5
 8004a26:	f000 fa13 	bl	8004e50 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8004a2a:	4b78      	ldr	r3, [pc, #480]	@ (8004c0c <RadioIrqProcess+0x278>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d0cf      	beq.n	80049d2 <RadioIrqProcess+0x3e>
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	e010      	b.n	8004a58 <RadioIrqProcess+0xc4>
        TimerStop( &TxTimeoutTimer );
 8004a36:	4877      	ldr	r0, [pc, #476]	@ (8004c14 <RadioIrqProcess+0x280>)
 8004a38:	f001 f9d0 	bl	8005ddc <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 8004a3c:	2000      	movs	r0, #0
 8004a3e:	f000 fa07 	bl	8004e50 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 8004a42:	f000 fec3 	bl	80057cc <RFW_Is_LongPacketModeEnabled>
 8004a46:	2801      	cmp	r0, #1
 8004a48:	d101      	bne.n	8004a4e <RadioIrqProcess+0xba>
            RFW_DeInit_TxLongPacket( );
 8004a4a:	f000 fec8 	bl	80057de <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8004a4e:	4b6f      	ldr	r3, [pc, #444]	@ (8004c0c <RadioIrqProcess+0x278>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d0bd      	beq.n	80049d2 <RadioIrqProcess+0x3e>
 8004a56:	681b      	ldr	r3, [r3, #0]
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d0ba      	beq.n	80049d2 <RadioIrqProcess+0x3e>
            RadioEvents->RxError( );
 8004a5c:	4798      	blx	r3
}
 8004a5e:	e7b8      	b.n	80049d2 <RadioIrqProcess+0x3e>
        TimerStop( &RxTimeoutTimer );
 8004a60:	486d      	ldr	r0, [pc, #436]	@ (8004c18 <RadioIrqProcess+0x284>)
 8004a62:	f001 f9bb 	bl	8005ddc <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8004a66:	7865      	ldrb	r5, [r4, #1]
 8004a68:	b995      	cbnz	r5, 8004a90 <RadioIrqProcess+0xfc>
            SUBGRF_SetStandby( STDBY_RC );
 8004a6a:	4628      	mov	r0, r5
 8004a6c:	f000 f9f0 	bl	8004e50 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 8004a70:	4629      	mov	r1, r5
 8004a72:	f640 1002 	movw	r0, #2306	@ 0x902
 8004a76:	f000 f8ed 	bl	8004c54 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 8004a7a:	f640 1044 	movw	r0, #2372	@ 0x944
 8004a7e:	f000 f8fd 	bl	8004c7c <SUBGRF_ReadRegister>
 8004a82:	f040 0102 	orr.w	r1, r0, #2
 8004a86:	b2c9      	uxtb	r1, r1
 8004a88:	f640 1044 	movw	r0, #2372	@ 0x944
 8004a8c:	f000 f8e2 	bl	8004c54 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 8004a90:	22ff      	movs	r2, #255	@ 0xff
 8004a92:	f10d 0103 	add.w	r1, sp, #3
 8004a96:	4861      	ldr	r0, [pc, #388]	@ (8004c1c <RadioIrqProcess+0x288>)
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8004a98:	4d5c      	ldr	r5, [pc, #368]	@ (8004c0c <RadioIrqProcess+0x278>)
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 8004a9a:	f000 fd6f 	bl	800557c <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 8004a9e:	4860      	ldr	r0, [pc, #384]	@ (8004c20 <RadioIrqProcess+0x28c>)
 8004aa0:	f000 fd82 	bl	80055a8 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8004aa4:	682b      	ldr	r3, [r5, #0]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d093      	beq.n	80049d2 <RadioIrqProcess+0x3e>
 8004aaa:	689e      	ldr	r6, [r3, #8]
 8004aac:	2e00      	cmp	r6, #0
 8004aae:	d090      	beq.n	80049d2 <RadioIrqProcess+0x3e>
            switch( SubgRf.PacketStatus.packetType )
 8004ab0:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d108      	bne.n	8004aca <RadioIrqProcess+0x136>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 8004ab8:	f994 3031 	ldrsb.w	r3, [r4, #49]	@ 0x31
 8004abc:	f994 2030 	ldrsb.w	r2, [r4, #48]	@ 0x30
 8004ac0:	f89d 1003 	ldrb.w	r1, [sp, #3]
 8004ac4:	4855      	ldr	r0, [pc, #340]	@ (8004c1c <RadioIrqProcess+0x288>)
 8004ac6:	47b0      	blx	r6
                break;
 8004ac8:	e783      	b.n	80049d2 <RadioIrqProcess+0x3e>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 8004aca:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8004acc:	a901      	add	r1, sp, #4
 8004ace:	f000 fe31 	bl	8005734 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 8004ad2:	9b01      	ldr	r3, [sp, #4]
 8004ad4:	f89d 1003 	ldrb.w	r1, [sp, #3]
 8004ad8:	4850      	ldr	r0, [pc, #320]	@ (8004c1c <RadioIrqProcess+0x288>)
 8004ada:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004ade:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8004ae2:	fb93 f3f2 	sdiv	r3, r3, r2
 8004ae6:	682a      	ldr	r2, [r5, #0]
 8004ae8:	b25b      	sxtb	r3, r3
 8004aea:	6895      	ldr	r5, [r2, #8]
 8004aec:	f994 2029 	ldrsb.w	r2, [r4, #41]	@ 0x29
 8004af0:	47a8      	blx	r5
                break;
 8004af2:	e76e      	b.n	80049d2 <RadioIrqProcess+0x3e>
        SUBGRF_SetStandby( STDBY_RC );
 8004af4:	4628      	mov	r0, r5
 8004af6:	f000 f9ab 	bl	8004e50 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8004afa:	4b44      	ldr	r3, [pc, #272]	@ (8004c0c <RadioIrqProcess+0x278>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	f43f af67 	beq.w	80049d2 <RadioIrqProcess+0x3e>
 8004b04:	699b      	ldr	r3, [r3, #24]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	f43f af63 	beq.w	80049d2 <RadioIrqProcess+0x3e>
            RadioEvents->CadDone( true );
 8004b0c:	2001      	movs	r0, #1
 8004b0e:	e777      	b.n	8004a00 <RadioIrqProcess+0x6c>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8004b10:	f000 f89a 	bl	8004c48 <SUBGRF_GetOperatingMode>
 8004b14:	2805      	cmp	r0, #5
 8004b16:	f47f af5c 	bne.w	80049d2 <RadioIrqProcess+0x3e>
            TimerStop( &RxTimeoutTimer );
 8004b1a:	483f      	ldr	r0, [pc, #252]	@ (8004c18 <RadioIrqProcess+0x284>)
 8004b1c:	f001 f95e 	bl	8005ddc <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8004b20:	4628      	mov	r0, r5
 8004b22:	f000 f995 	bl	8004e50 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8004b26:	4b39      	ldr	r3, [pc, #228]	@ (8004c0c <RadioIrqProcess+0x278>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	f43f af51 	beq.w	80049d2 <RadioIrqProcess+0x3e>
 8004b30:	68db      	ldr	r3, [r3, #12]
 8004b32:	e791      	b.n	8004a58 <RadioIrqProcess+0xc4>
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 8004b34:	2100      	movs	r1, #0
 8004b36:	4b3b      	ldr	r3, [pc, #236]	@ (8004c24 <RadioIrqProcess+0x290>)
 8004b38:	2201      	movs	r2, #1
 8004b3a:	2002      	movs	r0, #2
 8004b3c:	f001 fae4 	bl	8006108 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 8004b40:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8004b42:	2900      	cmp	r1, #0
 8004b44:	f43f af45 	beq.w	80049d2 <RadioIrqProcess+0x3e>
    SUBGRF_WriteRegister( addr, data );
 8004b48:	f3c1 4107 	ubfx	r1, r1, #16, #8
 8004b4c:	f640 1003 	movw	r0, #2307	@ 0x903
 8004b50:	f000 f880 	bl	8004c54 <SUBGRF_WriteRegister>
 8004b54:	f894 1059 	ldrb.w	r1, [r4, #89]	@ 0x59
 8004b58:	f640 1004 	movw	r0, #2308	@ 0x904
 8004b5c:	f000 f87a 	bl	8004c54 <SUBGRF_WriteRegister>
 8004b60:	f894 1058 	ldrb.w	r1, [r4, #88]	@ 0x58
 8004b64:	f640 1005 	movw	r0, #2309	@ 0x905
 8004b68:	f000 f874 	bl	8004c54 <SUBGRF_WriteRegister>
    return SUBGRF_ReadRegister( addr );
 8004b6c:	f640 1002 	movw	r0, #2306	@ 0x902
 8004b70:	f000 f884 	bl	8004c7c <SUBGRF_ReadRegister>
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 8004b74:	f040 0101 	orr.w	r1, r0, #1
    SUBGRF_WriteRegister( addr, data );
 8004b78:	b2c9      	uxtb	r1, r1
 8004b7a:	f640 1002 	movw	r0, #2306	@ 0x902
 8004b7e:	f000 f869 	bl	8004c54 <SUBGRF_WriteRegister>
            SubgRf.RxDcPreambleDetectTimeout = 0;
 8004b82:	2300      	movs	r3, #0
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8004b84:	f240 2162 	movw	r1, #610	@ 0x262
 8004b88:	461a      	mov	r2, r3
 8004b8a:	4608      	mov	r0, r1
            SubgRf.RxDcPreambleDetectTimeout = 0;
 8004b8c:	65a3      	str	r3, [r4, #88]	@ 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8004b8e:	f000 facb 	bl	8005128 <SUBGRF_SetDioIrqParams>
 8004b92:	e71e      	b.n	80049d2 <RadioIrqProcess+0x3e>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 8004b94:	4b24      	ldr	r3, [pc, #144]	@ (8004c28 <RadioIrqProcess+0x294>)
 8004b96:	2201      	movs	r2, #1
 8004b98:	2100      	movs	r1, #0
 8004b9a:	2002      	movs	r0, #2
 8004b9c:	f001 fab4 	bl	8006108 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 8004ba0:	f000 fe12 	bl	80057c8 <RFW_Is_Init>
 8004ba4:	2801      	cmp	r0, #1
 8004ba6:	f47f af14 	bne.w	80049d2 <RadioIrqProcess+0x3e>
            RFW_ReceivePayload( );
 8004baa:	f000 fe19 	bl	80057e0 <RFW_ReceivePayload>
 8004bae:	e710      	b.n	80049d2 <RadioIrqProcess+0x3e>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 8004bb0:	4b1e      	ldr	r3, [pc, #120]	@ (8004c2c <RadioIrqProcess+0x298>)
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	2100      	movs	r1, #0
 8004bb6:	2002      	movs	r0, #2
 8004bb8:	f001 faa6 	bl	8006108 <UTIL_ADV_TRACE_COND_FSend>
 8004bbc:	e709      	b.n	80049d2 <RadioIrqProcess+0x3e>
        TimerStop( &RxTimeoutTimer );
 8004bbe:	4816      	ldr	r0, [pc, #88]	@ (8004c18 <RadioIrqProcess+0x284>)
 8004bc0:	f001 f90c 	bl	8005ddc <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8004bc4:	7860      	ldrb	r0, [r4, #1]
 8004bc6:	b908      	cbnz	r0, 8004bcc <RadioIrqProcess+0x238>
            SUBGRF_SetStandby( STDBY_RC );
 8004bc8:	f000 f942 	bl	8004e50 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8004bcc:	4b0f      	ldr	r3, [pc, #60]	@ (8004c0c <RadioIrqProcess+0x278>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	f43f aefe 	beq.w	80049d2 <RadioIrqProcess+0x3e>
 8004bd6:	68db      	ldr	r3, [r3, #12]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	f43f aefa 	beq.w	80049d2 <RadioIrqProcess+0x3e>
            RadioEvents->RxTimeout( );
 8004bde:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 8004be0:	4b13      	ldr	r3, [pc, #76]	@ (8004c30 <RadioIrqProcess+0x29c>)
 8004be2:	e7e6      	b.n	8004bb2 <RadioIrqProcess+0x21e>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 8004be4:	4b13      	ldr	r3, [pc, #76]	@ (8004c34 <RadioIrqProcess+0x2a0>)
 8004be6:	2201      	movs	r2, #1
 8004be8:	4629      	mov	r1, r5
 8004bea:	2002      	movs	r0, #2
 8004bec:	f001 fa8c 	bl	8006108 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 8004bf0:	7860      	ldrb	r0, [r4, #1]
 8004bf2:	b908      	cbnz	r0, 8004bf8 <RadioIrqProcess+0x264>
            SUBGRF_SetStandby( STDBY_RC );
 8004bf4:	f000 f92c 	bl	8004e50 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 8004bf8:	4b04      	ldr	r3, [pc, #16]	@ (8004c0c <RadioIrqProcess+0x278>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	f43f aee8 	beq.w	80049d2 <RadioIrqProcess+0x3e>
 8004c02:	691b      	ldr	r3, [r3, #16]
 8004c04:	e728      	b.n	8004a58 <RadioIrqProcess+0xc4>
 8004c06:	bf00      	nop
 8004c08:	200001d8 	.word	0x200001d8
 8004c0c:	20000234 	.word	0x20000234
 8004c10:	0800632a 	.word	0x0800632a
 8004c14:	200001c0 	.word	0x200001c0
 8004c18:	200001a8 	.word	0x200001a8
 8004c1c:	20000238 	.word	0x20000238
 8004c20:	200001fc 	.word	0x200001fc
 8004c24:	0800633e 	.word	0x0800633e
 8004c28:	08006347 	.word	0x08006347
 8004c2c:	08006351 	.word	0x08006351
 8004c30:	0800635a 	.word	0x0800635a
 8004c34:	08006363 	.word	0x08006363

08004c38 <RadioOnDioIrq>:
    SubgRf.RadioIrq = radioIrq;
 8004c38:	4b02      	ldr	r3, [pc, #8]	@ (8004c44 <RadioOnDioIrq+0xc>)
 8004c3a:	f8a3 0054 	strh.w	r0, [r3, #84]	@ 0x54
    RADIO_IRQ_PROCESS();
 8004c3e:	f7ff bea9 	b.w	8004994 <RadioIrqProcess>
 8004c42:	bf00      	nop
 8004c44:	200001d8 	.word	0x200001d8

08004c48 <SUBGRF_GetOperatingMode>:
}

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
    return OperatingMode;
}
 8004c48:	4b01      	ldr	r3, [pc, #4]	@ (8004c50 <SUBGRF_GetOperatingMode+0x8>)
 8004c4a:	7818      	ldrb	r0, [r3, #0]
 8004c4c:	4770      	bx	lr
 8004c4e:	bf00      	nop
 8004c50:	20000346 	.word	0x20000346

08004c54 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 8004c54:	b513      	push	{r0, r1, r4, lr}
 8004c56:	f88d 1007 	strb.w	r1, [sp, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c5a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004c5e:	b672      	cpsid	i
    CRITICAL_SECTION_BEGIN();
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 8004c60:	2301      	movs	r3, #1
 8004c62:	4601      	mov	r1, r0
 8004c64:	f10d 0207 	add.w	r2, sp, #7
 8004c68:	4803      	ldr	r0, [pc, #12]	@ (8004c78 <SUBGRF_WriteRegister+0x24>)
 8004c6a:	f7fd fe3d 	bl	80028e8 <HAL_SUBGHZ_WriteRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c6e:	f384 8810 	msr	PRIMASK, r4
    CRITICAL_SECTION_END();
}
 8004c72:	b002      	add	sp, #8
 8004c74:	bd10      	pop	{r4, pc}
 8004c76:	bf00      	nop
 8004c78:	20000090 	.word	0x20000090

08004c7c <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 8004c7c:	b513      	push	{r0, r1, r4, lr}
 8004c7e:	4601      	mov	r1, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c80:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004c84:	b672      	cpsid	i
    uint8_t data;
    CRITICAL_SECTION_BEGIN();
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 8004c86:	2301      	movs	r3, #1
 8004c88:	f10d 0207 	add.w	r2, sp, #7
 8004c8c:	4804      	ldr	r0, [pc, #16]	@ (8004ca0 <SUBGRF_ReadRegister+0x24>)
 8004c8e:	f7fd fe64 	bl	800295a <HAL_SUBGHZ_ReadRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c92:	f384 8810 	msr	PRIMASK, r4
    CRITICAL_SECTION_END();
    return data;
}
 8004c96:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8004c9a:	b002      	add	sp, #8
 8004c9c:	bd10      	pop	{r4, pc}
 8004c9e:	bf00      	nop
 8004ca0:	20000090 	.word	0x20000090

08004ca4 <Radio_SMPS_Set>:
{
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
}

static void Radio_SMPS_Set(uint8_t level)
{
 8004ca4:	b510      	push	{r4, lr}
 8004ca6:	4604      	mov	r4, r0
  if ( 1U == RBI_IsDCDC() )
 8004ca8:	f000 fdd0 	bl	800584c <RBI_IsDCDC>
 8004cac:	2801      	cmp	r0, #1
 8004cae:	d10c      	bne.n	8004cca <Radio_SMPS_Set+0x26>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 8004cb0:	f640 1023 	movw	r0, #2339	@ 0x923
 8004cb4:	f7ff ffe2 	bl	8004c7c <SUBGRF_ReadRegister>
    modReg&= (~SMPS_DRV_MASK);
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 8004cb8:	f000 01f9 	and.w	r1, r0, #249	@ 0xf9
 8004cbc:	4321      	orrs	r1, r4
 8004cbe:	f640 1023 	movw	r0, #2339	@ 0x923
  }
}
 8004cc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 8004cc6:	f7ff bfc5 	b.w	8004c54 <SUBGRF_WriteRegister>
}
 8004cca:	bd10      	pop	{r4, pc}

08004ccc <SUBGRF_SetWhiteningSeed>:
{
 8004ccc:	b510      	push	{r4, lr}
    return PacketType;
 8004cce:	4b0c      	ldr	r3, [pc, #48]	@ (8004d00 <SUBGRF_SetWhiteningSeed+0x34>)
    switch( SUBGRF_GetPacketType( ) )
 8004cd0:	781b      	ldrb	r3, [r3, #0]
{
 8004cd2:	4604      	mov	r4, r0
    switch( SUBGRF_GetPacketType( ) )
 8004cd4:	b99b      	cbnz	r3, 8004cfe <SUBGRF_SetWhiteningSeed+0x32>
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8004cd6:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8004cda:	f7ff ffcf 	bl	8004c7c <SUBGRF_ReadRegister>
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 8004cde:	f3c4 2100 	ubfx	r1, r4, #8, #1
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8004ce2:	f000 00fe 	and.w	r0, r0, #254	@ 0xfe
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 8004ce6:	4301      	orrs	r1, r0
 8004ce8:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8004cec:	f7ff ffb2 	bl	8004c54 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 8004cf0:	b2e1      	uxtb	r1, r4
 8004cf2:	f240 60b9 	movw	r0, #1721	@ 0x6b9
}
 8004cf6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 8004cfa:	f7ff bfab 	b.w	8004c54 <SUBGRF_WriteRegister>
}
 8004cfe:	bd10      	pop	{r4, pc}
 8004d00:	20000345 	.word	0x20000345

08004d04 <SUBGRF_WriteRegisters>:
{
 8004d04:	b510      	push	{r4, lr}
 8004d06:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d08:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004d0c:	b672      	cpsid	i
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 8004d0e:	460a      	mov	r2, r1
 8004d10:	4601      	mov	r1, r0
 8004d12:	4803      	ldr	r0, [pc, #12]	@ (8004d20 <SUBGRF_WriteRegisters+0x1c>)
 8004d14:	f7fd fde8 	bl	80028e8 <HAL_SUBGHZ_WriteRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d18:	f384 8810 	msr	PRIMASK, r4
}
 8004d1c:	bd10      	pop	{r4, pc}
 8004d1e:	bf00      	nop
 8004d20:	20000090 	.word	0x20000090

08004d24 <SUBGRF_SetSyncWord>:
{
 8004d24:	b508      	push	{r3, lr}
 8004d26:	4601      	mov	r1, r0
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 8004d28:	2208      	movs	r2, #8
 8004d2a:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 8004d2e:	f7ff ffe9 	bl	8004d04 <SUBGRF_WriteRegisters>
}
 8004d32:	2000      	movs	r0, #0
 8004d34:	bd08      	pop	{r3, pc}
	...

08004d38 <SUBGRF_SetCrcSeed>:
{
 8004d38:	b507      	push	{r0, r1, r2, lr}
    return PacketType;
 8004d3a:	4b07      	ldr	r3, [pc, #28]	@ (8004d58 <SUBGRF_SetCrcSeed+0x20>)
    switch( SUBGRF_GetPacketType( ) )
 8004d3c:	781b      	ldrb	r3, [r3, #0]
    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 8004d3e:	ba40      	rev16	r0, r0
 8004d40:	f8ad 0004 	strh.w	r0, [sp, #4]
    switch( SUBGRF_GetPacketType( ) )
 8004d44:	b92b      	cbnz	r3, 8004d52 <SUBGRF_SetCrcSeed+0x1a>
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8004d46:	2202      	movs	r2, #2
 8004d48:	a901      	add	r1, sp, #4
 8004d4a:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 8004d4e:	f7ff ffd9 	bl	8004d04 <SUBGRF_WriteRegisters>
}
 8004d52:	b003      	add	sp, #12
 8004d54:	f85d fb04 	ldr.w	pc, [sp], #4
 8004d58:	20000345 	.word	0x20000345

08004d5c <SUBGRF_SetCrcPolynomial>:
{
 8004d5c:	b507      	push	{r0, r1, r2, lr}
    return PacketType;
 8004d5e:	4b07      	ldr	r3, [pc, #28]	@ (8004d7c <SUBGRF_SetCrcPolynomial+0x20>)
    switch( SUBGRF_GetPacketType( ) )
 8004d60:	781b      	ldrb	r3, [r3, #0]
    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 8004d62:	ba40      	rev16	r0, r0
 8004d64:	f8ad 0004 	strh.w	r0, [sp, #4]
    switch( SUBGRF_GetPacketType( ) )
 8004d68:	b92b      	cbnz	r3, 8004d76 <SUBGRF_SetCrcPolynomial+0x1a>
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8004d6a:	2202      	movs	r2, #2
 8004d6c:	a901      	add	r1, sp, #4
 8004d6e:	f240 60be 	movw	r0, #1726	@ 0x6be
 8004d72:	f7ff ffc7 	bl	8004d04 <SUBGRF_WriteRegisters>
}
 8004d76:	b003      	add	sp, #12
 8004d78:	f85d fb04 	ldr.w	pc, [sp], #4
 8004d7c:	20000345 	.word	0x20000345

08004d80 <SUBGRF_ReadRegisters>:
{
 8004d80:	b510      	push	{r4, lr}
 8004d82:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d84:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004d88:	b672      	cpsid	i
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 8004d8a:	460a      	mov	r2, r1
 8004d8c:	4601      	mov	r1, r0
 8004d8e:	4803      	ldr	r0, [pc, #12]	@ (8004d9c <SUBGRF_ReadRegisters+0x1c>)
 8004d90:	f7fd fde3 	bl	800295a <HAL_SUBGHZ_ReadRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d94:	f384 8810 	msr	PRIMASK, r4
}
 8004d98:	bd10      	pop	{r4, pc}
 8004d9a:	bf00      	nop
 8004d9c:	20000090 	.word	0x20000090

08004da0 <SUBGRF_WriteBuffer>:
{
 8004da0:	b510      	push	{r4, lr}
 8004da2:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004da4:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004da8:	b672      	cpsid	i
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 8004daa:	460a      	mov	r2, r1
 8004dac:	4601      	mov	r1, r0
 8004dae:	4803      	ldr	r0, [pc, #12]	@ (8004dbc <SUBGRF_WriteBuffer+0x1c>)
 8004db0:	f7fd fec7 	bl	8002b42 <HAL_SUBGHZ_WriteBuffer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004db4:	f384 8810 	msr	PRIMASK, r4
}
 8004db8:	bd10      	pop	{r4, pc}
 8004dba:	bf00      	nop
 8004dbc:	20000090 	.word	0x20000090

08004dc0 <SUBGRF_SetPayload>:
{
 8004dc0:	460a      	mov	r2, r1
    SUBGRF_WriteBuffer( 0x00, payload, size );
 8004dc2:	4601      	mov	r1, r0
 8004dc4:	2000      	movs	r0, #0
 8004dc6:	f7ff bfeb 	b.w	8004da0 <SUBGRF_WriteBuffer>
	...

08004dcc <SUBGRF_ReadBuffer>:
{
 8004dcc:	b510      	push	{r4, lr}
 8004dce:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dd0:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004dd4:	b672      	cpsid	i
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 8004dd6:	460a      	mov	r2, r1
 8004dd8:	4601      	mov	r1, r0
 8004dda:	4803      	ldr	r0, [pc, #12]	@ (8004de8 <SUBGRF_ReadBuffer+0x1c>)
 8004ddc:	f7fd fee4 	bl	8002ba8 <HAL_SUBGHZ_ReadBuffer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004de0:	f384 8810 	msr	PRIMASK, r4
}
 8004de4:	bd10      	pop	{r4, pc}
 8004de6:	bf00      	nop
 8004de8:	20000090 	.word	0x20000090

08004dec <SUBGRF_WriteCommand>:
{
 8004dec:	b510      	push	{r4, lr}
 8004dee:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004df0:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004df4:	b672      	cpsid	i
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 8004df6:	460a      	mov	r2, r1
 8004df8:	4601      	mov	r1, r0
 8004dfa:	4803      	ldr	r0, [pc, #12]	@ (8004e08 <SUBGRF_WriteCommand+0x1c>)
 8004dfc:	f7fd fde8 	bl	80029d0 <HAL_SUBGHZ_ExecSetCmd>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e00:	f384 8810 	msr	PRIMASK, r4
}
 8004e04:	bd10      	pop	{r4, pc}
 8004e06:	bf00      	nop
 8004e08:	20000090 	.word	0x20000090

08004e0c <SUBGRF_SetSleep>:
{
 8004e0c:	b513      	push	{r0, r1, r4, lr}
 8004e0e:	4604      	mov	r4, r0
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 8004e10:	2000      	movs	r0, #0
 8004e12:	f000 fd15 	bl	8005840 <RBI_ConfigRFSwitch>
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8004e16:	2002      	movs	r0, #2
 8004e18:	f7ff ff44 	bl	8004ca4 <Radio_SMPS_Set>
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8004e1c:	f3c4 0340 	ubfx	r3, r4, #1, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8004e20:	f3c4 0280 	ubfx	r2, r4, #2, #1
 8004e24:	005b      	lsls	r3, r3, #1
 8004e26:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 8004e2a:	f3c4 0400 	ubfx	r4, r4, #0, #1
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8004e2e:	4323      	orrs	r3, r4
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 8004e30:	2201      	movs	r2, #1
 8004e32:	f10d 0107 	add.w	r1, sp, #7
 8004e36:	2084      	movs	r0, #132	@ 0x84
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8004e38:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 8004e3c:	f7ff ffd6 	bl	8004dec <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 8004e40:	4b02      	ldr	r3, [pc, #8]	@ (8004e4c <SUBGRF_SetSleep+0x40>)
 8004e42:	2200      	movs	r2, #0
 8004e44:	701a      	strb	r2, [r3, #0]
}
 8004e46:	b002      	add	sp, #8
 8004e48:	bd10      	pop	{r4, pc}
 8004e4a:	bf00      	nop
 8004e4c:	20000346 	.word	0x20000346

08004e50 <SUBGRF_SetStandby>:
{
 8004e50:	b507      	push	{r0, r1, r2, lr}
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 8004e52:	2201      	movs	r2, #1
{
 8004e54:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 8004e58:	f10d 0107 	add.w	r1, sp, #7
 8004e5c:	2080      	movs	r0, #128	@ 0x80
 8004e5e:	f7ff ffc5 	bl	8004dec <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 8004e62:	f89d 3007 	ldrb.w	r3, [sp, #7]
        OperatingMode = MODE_STDBY_RC;
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	4b03      	ldr	r3, [pc, #12]	@ (8004e78 <SUBGRF_SetStandby+0x28>)
 8004e6a:	bf14      	ite	ne
 8004e6c:	2202      	movne	r2, #2
 8004e6e:	2201      	moveq	r2, #1
 8004e70:	701a      	strb	r2, [r3, #0]
}
 8004e72:	b003      	add	sp, #12
 8004e74:	f85d fb04 	ldr.w	pc, [sp], #4
 8004e78:	20000346 	.word	0x20000346

08004e7c <SUBGRF_SetTx>:
{
 8004e7c:	b507      	push	{r0, r1, r2, lr}
    OperatingMode = MODE_TX;
 8004e7e:	4b09      	ldr	r3, [pc, #36]	@ (8004ea4 <SUBGRF_SetTx+0x28>)
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8004e80:	f88d 0006 	strb.w	r0, [sp, #6]
    OperatingMode = MODE_TX;
 8004e84:	2204      	movs	r2, #4
 8004e86:	701a      	strb	r2, [r3, #0]
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8004e88:	0c03      	lsrs	r3, r0, #16
 8004e8a:	f88d 3004 	strb.w	r3, [sp, #4]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 8004e8e:	2203      	movs	r2, #3
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8004e90:	0a03      	lsrs	r3, r0, #8
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 8004e92:	a901      	add	r1, sp, #4
 8004e94:	2083      	movs	r0, #131	@ 0x83
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8004e96:	f88d 3005 	strb.w	r3, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 8004e9a:	f7ff ffa7 	bl	8004dec <SUBGRF_WriteCommand>
}
 8004e9e:	b003      	add	sp, #12
 8004ea0:	f85d fb04 	ldr.w	pc, [sp], #4
 8004ea4:	20000346 	.word	0x20000346

08004ea8 <SUBGRF_SendPayload>:
{
 8004ea8:	b510      	push	{r4, lr}
 8004eaa:	4614      	mov	r4, r2
    SUBGRF_SetPayload( payload, size );
 8004eac:	f7ff ff88 	bl	8004dc0 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 8004eb0:	4620      	mov	r0, r4
}
 8004eb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    SUBGRF_SetTx( timeout );
 8004eb6:	f7ff bfe1 	b.w	8004e7c <SUBGRF_SetTx>
	...

08004ebc <SUBGRF_SetRx>:
{
 8004ebc:	b507      	push	{r0, r1, r2, lr}
    OperatingMode = MODE_RX;
 8004ebe:	4b09      	ldr	r3, [pc, #36]	@ (8004ee4 <SUBGRF_SetRx+0x28>)
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8004ec0:	f88d 0006 	strb.w	r0, [sp, #6]
    OperatingMode = MODE_RX;
 8004ec4:	2205      	movs	r2, #5
 8004ec6:	701a      	strb	r2, [r3, #0]
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8004ec8:	0c03      	lsrs	r3, r0, #16
 8004eca:	f88d 3004 	strb.w	r3, [sp, #4]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8004ece:	2203      	movs	r2, #3
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8004ed0:	0a03      	lsrs	r3, r0, #8
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8004ed2:	a901      	add	r1, sp, #4
 8004ed4:	2082      	movs	r0, #130	@ 0x82
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8004ed6:	f88d 3005 	strb.w	r3, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8004eda:	f7ff ff87 	bl	8004dec <SUBGRF_WriteCommand>
}
 8004ede:	b003      	add	sp, #12
 8004ee0:	f85d fb04 	ldr.w	pc, [sp], #4
 8004ee4:	20000346 	.word	0x20000346

08004ee8 <SUBGRF_GetRandom>:
{
 8004ee8:	b573      	push	{r0, r1, r4, r5, r6, lr}
    uint32_t number = 0;
 8004eea:	2600      	movs	r6, #0
    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8004eec:	f640 00e2 	movw	r0, #2274	@ 0x8e2
    uint32_t number = 0;
 8004ef0:	9601      	str	r6, [sp, #4]
    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8004ef2:	f7ff fec3 	bl	8004c7c <SUBGRF_ReadRegister>
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 8004ef6:	f000 01fe 	and.w	r1, r0, #254	@ 0xfe
    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8004efa:	4605      	mov	r5, r0
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 8004efc:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8004f00:	f7ff fea8 	bl	8004c54 <SUBGRF_WriteRegister>
    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 8004f04:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8004f08:	f7ff feb8 	bl	8004c7c <SUBGRF_ReadRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 8004f0c:	f000 017f 	and.w	r1, r0, #127	@ 0x7f
    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 8004f10:	4604      	mov	r4, r0
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 8004f12:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8004f16:	f7ff fe9d 	bl	8004c54 <SUBGRF_WriteRegister>
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8004f1a:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8004f1e:	f7ff ffcd 	bl	8004ebc <SUBGRF_SetRx>
    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8004f22:	2204      	movs	r2, #4
 8004f24:	eb0d 0102 	add.w	r1, sp, r2
 8004f28:	f640 0019 	movw	r0, #2073	@ 0x819
 8004f2c:	f7ff ff28 	bl	8004d80 <SUBGRF_ReadRegisters>
    SUBGRF_SetStandby( STDBY_RC );
 8004f30:	4630      	mov	r0, r6
 8004f32:	f7ff ff8d 	bl	8004e50 <SUBGRF_SetStandby>
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 8004f36:	4629      	mov	r1, r5
 8004f38:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8004f3c:	f7ff fe8a 	bl	8004c54 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 8004f40:	4621      	mov	r1, r4
 8004f42:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8004f46:	f7ff fe85 	bl	8004c54 <SUBGRF_WriteRegister>
}
 8004f4a:	9801      	ldr	r0, [sp, #4]
 8004f4c:	b002      	add	sp, #8
 8004f4e:	bd70      	pop	{r4, r5, r6, pc}

08004f50 <SUBGRF_SetRxBoosted>:
{
 8004f50:	b513      	push	{r0, r1, r4, lr}
    OperatingMode = MODE_RX;
 8004f52:	4b0c      	ldr	r3, [pc, #48]	@ (8004f84 <SUBGRF_SetRxBoosted+0x34>)
{
 8004f54:	4604      	mov	r4, r0
    OperatingMode = MODE_RX;
 8004f56:	2205      	movs	r2, #5
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 8004f58:	2197      	movs	r1, #151	@ 0x97
 8004f5a:	f640 00ac 	movw	r0, #2220	@ 0x8ac
    OperatingMode = MODE_RX;
 8004f5e:	701a      	strb	r2, [r3, #0]
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 8004f60:	f7ff fe78 	bl	8004c54 <SUBGRF_WriteRegister>
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8004f64:	0c23      	lsrs	r3, r4, #16
 8004f66:	f88d 3004 	strb.w	r3, [sp, #4]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8004f6a:	2203      	movs	r2, #3
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8004f6c:	0a23      	lsrs	r3, r4, #8
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8004f6e:	a901      	add	r1, sp, #4
 8004f70:	2082      	movs	r0, #130	@ 0x82
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8004f72:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8004f76:	f88d 4006 	strb.w	r4, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8004f7a:	f7ff ff37 	bl	8004dec <SUBGRF_WriteCommand>
}
 8004f7e:	b002      	add	sp, #8
 8004f80:	bd10      	pop	{r4, pc}
 8004f82:	bf00      	nop
 8004f84:	20000346 	.word	0x20000346

08004f88 <SUBGRF_SetRxDutyCycle>:
{
 8004f88:	b507      	push	{r0, r1, r2, lr}
    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 8004f8a:	0c03      	lsrs	r3, r0, #16
 8004f8c:	f88d 3000 	strb.w	r3, [sp]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 8004f90:	0a03      	lsrs	r3, r0, #8
 8004f92:	f88d 3001 	strb.w	r3, [sp, #1]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8004f96:	0c0b      	lsrs	r3, r1, #16
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 8004f98:	ba49      	rev16	r1, r1
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 8004f9a:	f88d 0002 	strb.w	r0, [sp, #2]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 8004f9e:	f8ad 1004 	strh.w	r1, [sp, #4]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 8004fa2:	2206      	movs	r2, #6
 8004fa4:	4669      	mov	r1, sp
 8004fa6:	2094      	movs	r0, #148	@ 0x94
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8004fa8:	f88d 3003 	strb.w	r3, [sp, #3]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 8004fac:	f7ff ff1e 	bl	8004dec <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 8004fb0:	4b02      	ldr	r3, [pc, #8]	@ (8004fbc <SUBGRF_SetRxDutyCycle+0x34>)
 8004fb2:	2206      	movs	r2, #6
 8004fb4:	701a      	strb	r2, [r3, #0]
}
 8004fb6:	b003      	add	sp, #12
 8004fb8:	f85d fb04 	ldr.w	pc, [sp], #4
 8004fbc:	20000346 	.word	0x20000346

08004fc0 <SUBGRF_SetCad>:
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 8004fc0:	2200      	movs	r2, #0
{
 8004fc2:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 8004fc4:	4611      	mov	r1, r2
 8004fc6:	20c5      	movs	r0, #197	@ 0xc5
 8004fc8:	f7ff ff10 	bl	8004dec <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 8004fcc:	4b01      	ldr	r3, [pc, #4]	@ (8004fd4 <SUBGRF_SetCad+0x14>)
 8004fce:	2207      	movs	r2, #7
 8004fd0:	701a      	strb	r2, [r3, #0]
}
 8004fd2:	bd08      	pop	{r3, pc}
 8004fd4:	20000346 	.word	0x20000346

08004fd8 <SUBGRF_SetTxContinuousWave>:
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8004fd8:	2200      	movs	r2, #0
 8004fda:	4611      	mov	r1, r2
 8004fdc:	20d1      	movs	r0, #209	@ 0xd1
 8004fde:	f7ff bf05 	b.w	8004dec <SUBGRF_WriteCommand>

08004fe2 <SUBGRF_SetTxInfinitePreamble>:
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	4611      	mov	r1, r2
 8004fe6:	20d2      	movs	r0, #210	@ 0xd2
 8004fe8:	f7ff bf00 	b.w	8004dec <SUBGRF_WriteCommand>

08004fec <SUBGRF_SetStopRxTimerOnPreambleDetect>:
{
 8004fec:	b507      	push	{r0, r1, r2, lr}
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8004fee:	2201      	movs	r2, #1
{
 8004ff0:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8004ff4:	f10d 0107 	add.w	r1, sp, #7
 8004ff8:	209f      	movs	r0, #159	@ 0x9f
 8004ffa:	f7ff fef7 	bl	8004dec <SUBGRF_WriteCommand>
}
 8004ffe:	b003      	add	sp, #12
 8005000:	f85d fb04 	ldr.w	pc, [sp], #4

08005004 <SUBGRF_SetLoRaSymbNumTimeout>:
{
 8005004:	b507      	push	{r0, r1, r2, lr}
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 8005006:	2201      	movs	r2, #1
{
 8005008:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 800500c:	f10d 0107 	add.w	r1, sp, #7
 8005010:	20a0      	movs	r0, #160	@ 0xa0
 8005012:	f7ff feeb 	bl	8004dec <SUBGRF_WriteCommand>
    if( symbNum >= 64 )
 8005016:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800501a:	293f      	cmp	r1, #63	@ 0x3f
 800501c:	d907      	bls.n	800502e <SUBGRF_SetLoRaSymbNumTimeout+0x2a>
        reg = exp + ( mant << 3 );
 800501e:	f001 01f8 	and.w	r1, r1, #248	@ 0xf8
 8005022:	3101      	adds	r1, #1
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 8005024:	b2c9      	uxtb	r1, r1
 8005026:	f240 7006 	movw	r0, #1798	@ 0x706
 800502a:	f7ff fe13 	bl	8004c54 <SUBGRF_WriteRegister>
}
 800502e:	b003      	add	sp, #12
 8005030:	f85d fb04 	ldr.w	pc, [sp], #4

08005034 <SUBGRF_SetRegulatorMode>:
{
 8005034:	b507      	push	{r0, r1, r2, lr}
    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 8005036:	f000 fc09 	bl	800584c <RBI_IsDCDC>
 800503a:	1e43      	subs	r3, r0, #1
 800503c:	4258      	negs	r0, r3
 800503e:	4158      	adcs	r0, r3
 8005040:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 8005044:	2201      	movs	r2, #1
 8005046:	f10d 0107 	add.w	r1, sp, #7
 800504a:	2096      	movs	r0, #150	@ 0x96
 800504c:	f7ff fece 	bl	8004dec <SUBGRF_WriteCommand>
}
 8005050:	b003      	add	sp, #12
 8005052:	f85d fb04 	ldr.w	pc, [sp], #4

08005056 <SUBGRF_Calibrate>:
{
 8005056:	b507      	push	{r0, r1, r2, lr}
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8005058:	f000 0360 	and.w	r3, r0, #96	@ 0x60
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 800505c:	f3c0 0200 	ubfx	r2, r0, #0, #1
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8005060:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8005062:	f3c0 1200 	ubfx	r2, r0, #4, #1
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8005066:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800506a:	f3c0 02c0 	ubfx	r2, r0, #3, #1
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800506e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8005072:	f3c0 0280 	ubfx	r2, r0, #2, #1
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8005076:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
 800507a:	f3c0 0040 	ubfx	r0, r0, #1, #1
 800507e:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 8005082:	2201      	movs	r2, #1
 8005084:	f10d 0107 	add.w	r1, sp, #7
 8005088:	2089      	movs	r0, #137	@ 0x89
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800508a:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 800508e:	f7ff fead 	bl	8004dec <SUBGRF_WriteCommand>
}
 8005092:	b003      	add	sp, #12
 8005094:	f85d fb04 	ldr.w	pc, [sp], #4

08005098 <SUBGRF_CalibrateImage>:
    if( freq > 900000000 )
 8005098:	4b15      	ldr	r3, [pc, #84]	@ (80050f0 <SUBGRF_CalibrateImage+0x58>)
 800509a:	4298      	cmp	r0, r3
{
 800509c:	b507      	push	{r0, r1, r2, lr}
    if( freq > 900000000 )
 800509e:	d81b      	bhi.n	80050d8 <SUBGRF_CalibrateImage+0x40>
    else if( freq > 850000000 )
 80050a0:	4b14      	ldr	r3, [pc, #80]	@ (80050f4 <SUBGRF_CalibrateImage+0x5c>)
 80050a2:	4298      	cmp	r0, r3
 80050a4:	d81b      	bhi.n	80050de <SUBGRF_CalibrateImage+0x46>
    else if( freq > 770000000 )
 80050a6:	4b14      	ldr	r3, [pc, #80]	@ (80050f8 <SUBGRF_CalibrateImage+0x60>)
 80050a8:	4298      	cmp	r0, r3
 80050aa:	d81b      	bhi.n	80050e4 <SUBGRF_CalibrateImage+0x4c>
    else if( freq > 460000000 )
 80050ac:	4b13      	ldr	r3, [pc, #76]	@ (80050fc <SUBGRF_CalibrateImage+0x64>)
 80050ae:	4298      	cmp	r0, r3
 80050b0:	d81b      	bhi.n	80050ea <SUBGRF_CalibrateImage+0x52>
    else if( freq > 425000000 )
 80050b2:	4b13      	ldr	r3, [pc, #76]	@ (8005100 <SUBGRF_CalibrateImage+0x68>)
 80050b4:	4298      	cmp	r0, r3
 80050b6:	bf8b      	itete	hi
 80050b8:	226b      	movhi	r2, #107	@ 0x6b
 80050ba:	2229      	movls	r2, #41	@ 0x29
 80050bc:	236f      	movhi	r3, #111	@ 0x6f
 80050be:	232b      	movls	r3, #43	@ 0x2b
        calFreq[0] = 0xE1;
 80050c0:	f88d 2004 	strb.w	r2, [sp, #4]
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 80050c4:	a901      	add	r1, sp, #4
 80050c6:	2202      	movs	r2, #2
 80050c8:	2098      	movs	r0, #152	@ 0x98
        calFreq[1] = 0xE9;
 80050ca:	f88d 3005 	strb.w	r3, [sp, #5]
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 80050ce:	f7ff fe8d 	bl	8004dec <SUBGRF_WriteCommand>
}
 80050d2:	b003      	add	sp, #12
 80050d4:	f85d fb04 	ldr.w	pc, [sp], #4
 80050d8:	22e1      	movs	r2, #225	@ 0xe1
 80050da:	23e9      	movs	r3, #233	@ 0xe9
 80050dc:	e7f0      	b.n	80050c0 <SUBGRF_CalibrateImage+0x28>
 80050de:	22d7      	movs	r2, #215	@ 0xd7
 80050e0:	23db      	movs	r3, #219	@ 0xdb
 80050e2:	e7ed      	b.n	80050c0 <SUBGRF_CalibrateImage+0x28>
 80050e4:	22c1      	movs	r2, #193	@ 0xc1
 80050e6:	23c5      	movs	r3, #197	@ 0xc5
 80050e8:	e7ea      	b.n	80050c0 <SUBGRF_CalibrateImage+0x28>
 80050ea:	2275      	movs	r2, #117	@ 0x75
 80050ec:	2381      	movs	r3, #129	@ 0x81
 80050ee:	e7e7      	b.n	80050c0 <SUBGRF_CalibrateImage+0x28>
 80050f0:	35a4e900 	.word	0x35a4e900
 80050f4:	32a9f880 	.word	0x32a9f880
 80050f8:	2de54480 	.word	0x2de54480
 80050fc:	1b6b0b00 	.word	0x1b6b0b00
 8005100:	1954fc40 	.word	0x1954fc40

08005104 <SUBGRF_SetPaConfig>:
{
 8005104:	b507      	push	{r0, r1, r2, lr}
    buf[2] = deviceSel;
 8005106:	f88d 2006 	strb.w	r2, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 800510a:	2204      	movs	r2, #4
    buf[0] = paDutyCycle;
 800510c:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = hpMax;
 8005110:	f88d 1005 	strb.w	r1, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8005114:	2095      	movs	r0, #149	@ 0x95
 8005116:	eb0d 0102 	add.w	r1, sp, r2
    buf[3] = paLut;
 800511a:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 800511e:	f7ff fe65 	bl	8004dec <SUBGRF_WriteCommand>
}
 8005122:	b003      	add	sp, #12
 8005124:	f85d fb04 	ldr.w	pc, [sp], #4

08005128 <SUBGRF_SetDioIrqParams>:
{
 8005128:	b507      	push	{r0, r1, r2, lr}
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 800512a:	ba52      	rev16	r2, r2
 800512c:	f8ad 2004 	strh.w	r2, [sp, #4]
    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8005130:	ba40      	rev16	r0, r0
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8005132:	2208      	movs	r2, #8
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 8005134:	ba49      	rev16	r1, r1
    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8005136:	f8ad 0000 	strh.w	r0, [sp]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 800513a:	f8ad 1002 	strh.w	r1, [sp, #2]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 800513e:	ba5b      	rev16	r3, r3
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8005140:	4669      	mov	r1, sp
 8005142:	4610      	mov	r0, r2
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8005144:	f8ad 3006 	strh.w	r3, [sp, #6]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8005148:	f7ff fe50 	bl	8004dec <SUBGRF_WriteCommand>
}
 800514c:	b003      	add	sp, #12
 800514e:	f85d fb04 	ldr.w	pc, [sp], #4

08005152 <SUBGRF_SetTcxoMode>:
{
 8005152:	b507      	push	{r0, r1, r2, lr}
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8005154:	0c0b      	lsrs	r3, r1, #16
    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8005156:	2204      	movs	r2, #4
    buf[0] = tcxoVoltage & 0x07;
 8005158:	f000 0007 	and.w	r0, r0, #7
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800515c:	ba49      	rev16	r1, r1
    buf[0] = tcxoVoltage & 0x07;
 800515e:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8005162:	f8ad 1006 	strh.w	r1, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8005166:	2097      	movs	r0, #151	@ 0x97
 8005168:	eb0d 0102 	add.w	r1, sp, r2
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800516c:	f88d 3005 	strb.w	r3, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8005170:	f7ff fe3c 	bl	8004dec <SUBGRF_WriteCommand>
}
 8005174:	b003      	add	sp, #12
 8005176:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800517c <SUBGRF_Init>:
{
 800517c:	b510      	push	{r4, lr}
    if ( dioIrq != NULL)
 800517e:	b108      	cbz	r0, 8005184 <SUBGRF_Init+0x8>
        RadioOnDioIrqCb = dioIrq;
 8005180:	4b19      	ldr	r3, [pc, #100]	@ (80051e8 <SUBGRF_Init+0x6c>)
 8005182:	6018      	str	r0, [r3, #0]
    RADIO_INIT();
 8005184:	f7fb fbae 	bl	80008e4 <MX_SUBGHZ_Init>
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8005188:	2002      	movs	r0, #2
 800518a:	f7ff fd8b 	bl	8004ca4 <Radio_SMPS_Set>
    ImageCalibrated = false;
 800518e:	2400      	movs	r4, #0
 8005190:	4b16      	ldr	r3, [pc, #88]	@ (80051ec <SUBGRF_Init+0x70>)
    SUBGRF_SetStandby( STDBY_RC );
 8005192:	4620      	mov	r0, r4
    ImageCalibrated = false;
 8005194:	701c      	strb	r4, [r3, #0]
    SUBGRF_SetStandby( STDBY_RC );
 8005196:	f7ff fe5b 	bl	8004e50 <SUBGRF_SetStandby>
    if (1U == RBI_IsTCXO() )
 800519a:	f000 fb55 	bl	8005848 <RBI_IsTCXO>
 800519e:	2801      	cmp	r0, #1
 80051a0:	d117      	bne.n	80051d2 <SUBGRF_Init+0x56>
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 80051a2:	f44f 7120 	mov.w	r1, #640	@ 0x280
 80051a6:	f7ff ffd4 	bl	8005152 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 80051aa:	f640 1011 	movw	r0, #2321	@ 0x911
 80051ae:	4621      	mov	r1, r4
 80051b0:	f7ff fd50 	bl	8004c54 <SUBGRF_WriteRegister>
        SUBGRF_Calibrate( calibParam );
 80051b4:	f04f 007f 	mov.w	r0, #127	@ 0x7f
 80051b8:	f7ff ff4d 	bl	8005056 <SUBGRF_Calibrate>
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 80051bc:	210e      	movs	r1, #14
 80051be:	f640 101f 	movw	r0, #2335	@ 0x91f
 80051c2:	f7ff fd47 	bl	8004c54 <SUBGRF_WriteRegister>
    RBI_Init();
 80051c6:	f000 fb39 	bl	800583c <RBI_Init>
    OperatingMode = MODE_STDBY_RC;
 80051ca:	4b09      	ldr	r3, [pc, #36]	@ (80051f0 <SUBGRF_Init+0x74>)
 80051cc:	2201      	movs	r2, #1
 80051ce:	701a      	strb	r2, [r3, #0]
}
 80051d0:	bd10      	pop	{r4, pc}
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 80051d2:	2120      	movs	r1, #32
 80051d4:	f640 1011 	movw	r0, #2321	@ 0x911
 80051d8:	f7ff fd3c 	bl	8004c54 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 80051dc:	2120      	movs	r1, #32
 80051de:	f640 1012 	movw	r0, #2322	@ 0x912
 80051e2:	f7ff fd37 	bl	8004c54 <SUBGRF_WriteRegister>
 80051e6:	e7e9      	b.n	80051bc <SUBGRF_Init+0x40>
 80051e8:	20000338 	.word	0x20000338
 80051ec:	2000033c 	.word	0x2000033c
 80051f0:	20000346 	.word	0x20000346

080051f4 <SUBGRF_SetRfFrequency>:
{
 80051f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
    if( ImageCalibrated == false )
 80051f6:	4d0c      	ldr	r5, [pc, #48]	@ (8005228 <SUBGRF_SetRfFrequency+0x34>)
 80051f8:	782b      	ldrb	r3, [r5, #0]
{
 80051fa:	4604      	mov	r4, r0
    if( ImageCalibrated == false )
 80051fc:	b91b      	cbnz	r3, 8005206 <SUBGRF_SetRfFrequency+0x12>
        SUBGRF_CalibrateImage( frequency );
 80051fe:	f7ff ff4b 	bl	8005098 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8005202:	2301      	movs	r3, #1
 8005204:	702b      	strb	r3, [r5, #0]
    SX_FREQ_TO_CHANNEL(chan, frequency);
 8005206:	2300      	movs	r3, #0
 8005208:	4a08      	ldr	r2, [pc, #32]	@ (800522c <SUBGRF_SetRfFrequency+0x38>)
 800520a:	0660      	lsls	r0, r4, #25
 800520c:	09e1      	lsrs	r1, r4, #7
 800520e:	f7fa ffbb 	bl	8000188 <__aeabi_uldivmod>
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8005212:	2204      	movs	r2, #4
 8005214:	ba00      	rev	r0, r0
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8005216:	9001      	str	r0, [sp, #4]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8005218:	eb0d 0102 	add.w	r1, sp, r2
 800521c:	2086      	movs	r0, #134	@ 0x86
 800521e:	f7ff fde5 	bl	8004dec <SUBGRF_WriteCommand>
}
 8005222:	b003      	add	sp, #12
 8005224:	bd30      	pop	{r4, r5, pc}
 8005226:	bf00      	nop
 8005228:	2000033c 	.word	0x2000033c
 800522c:	01e84800 	.word	0x01e84800

08005230 <SUBGRF_SetPacketType>:
{
 8005230:	b507      	push	{r0, r1, r2, lr}
    PacketType = packetType;
 8005232:	4b09      	ldr	r3, [pc, #36]	@ (8005258 <SUBGRF_SetPacketType+0x28>)
{
 8005234:	f88d 0007 	strb.w	r0, [sp, #7]
 8005238:	4601      	mov	r1, r0
    PacketType = packetType;
 800523a:	7018      	strb	r0, [r3, #0]
    if( packetType == PACKET_TYPE_GFSK )
 800523c:	b918      	cbnz	r0, 8005246 <SUBGRF_SetPacketType+0x16>
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 800523e:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8005242:	f7ff fd07 	bl	8004c54 <SUBGRF_WriteRegister>
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8005246:	2201      	movs	r2, #1
 8005248:	f10d 0107 	add.w	r1, sp, #7
 800524c:	208a      	movs	r0, #138	@ 0x8a
 800524e:	f7ff fdcd 	bl	8004dec <SUBGRF_WriteCommand>
}
 8005252:	b003      	add	sp, #12
 8005254:	f85d fb04 	ldr.w	pc, [sp], #4
 8005258:	20000345 	.word	0x20000345

0800525c <SUBGRF_SetTxParams>:
    if (paSelect == RFO_LP)
 800525c:	2801      	cmp	r0, #1
{
 800525e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005260:	460c      	mov	r4, r1
 8005262:	4616      	mov	r6, r2
    if (paSelect == RFO_LP)
 8005264:	d137      	bne.n	80052d6 <SUBGRF_SetTxParams+0x7a>
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 8005266:	2000      	movs	r0, #0
 8005268:	f000 faf2 	bl	8005850 <RBI_GetRFOMaxPowerConfig>
        if (power >  max_power)
 800526c:	42a0      	cmp	r0, r4
          power = max_power;
 800526e:	bfb8      	it	lt
 8005270:	b244      	sxtblt	r4, r0
        if (max_power == 14)
 8005272:	280e      	cmp	r0, #14
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 8005274:	4605      	mov	r5, r0
        if (max_power == 14)
 8005276:	d11a      	bne.n	80052ae <SUBGRF_SetTxParams+0x52>
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 8005278:	2301      	movs	r3, #1
 800527a:	461a      	mov	r2, r3
 800527c:	2100      	movs	r1, #0
 800527e:	2004      	movs	r0, #4
 8005280:	f7ff ff40 	bl	8005104 <SUBGRF_SetPaConfig>
        if (power < -17)
 8005284:	f06f 0310 	mvn.w	r3, #16
 8005288:	429c      	cmp	r4, r3
 800528a:	bfb8      	it	lt
 800528c:	461c      	movlt	r4, r3
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 800528e:	2118      	movs	r1, #24
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 8005290:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 8005294:	f7ff fcde 	bl	8004c54 <SUBGRF_WriteRegister>
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 8005298:	2202      	movs	r2, #2
 800529a:	a901      	add	r1, sp, #4
 800529c:	208e      	movs	r0, #142	@ 0x8e
    buf[0] = power;
 800529e:	f88d 4004 	strb.w	r4, [sp, #4]
    buf[1] = (uint8_t)rampTime;
 80052a2:	f88d 6005 	strb.w	r6, [sp, #5]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 80052a6:	f7ff fda1 	bl	8004dec <SUBGRF_WriteCommand>
}
 80052aa:	b002      	add	sp, #8
 80052ac:	bd70      	pop	{r4, r5, r6, pc}
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 80052ae:	2301      	movs	r3, #1
        else if (max_power == 10)
 80052b0:	280a      	cmp	r0, #10
            power = 0x0D - (max_power - power);
 80052b2:	b2e4      	uxtb	r4, r4
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 80052b4:	461a      	mov	r2, r3
 80052b6:	f04f 0100 	mov.w	r1, #0
        else if (max_power == 10)
 80052ba:	d105      	bne.n	80052c8 <SUBGRF_SetTxParams+0x6c>
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 80052bc:	4618      	mov	r0, r3
 80052be:	f7ff ff21 	bl	8005104 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 80052c2:	3403      	adds	r4, #3
            power = 0x0E - (max_power - power);
 80052c4:	b264      	sxtb	r4, r4
 80052c6:	e7dd      	b.n	8005284 <SUBGRF_SetTxParams+0x28>
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 80052c8:	2007      	movs	r0, #7
            power = 0x0E - (max_power - power);
 80052ca:	f1c5 050e 	rsb	r5, r5, #14
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 80052ce:	f7ff ff19 	bl	8005104 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 80052d2:	442c      	add	r4, r5
 80052d4:	e7f6      	b.n	80052c4 <SUBGRF_SetTxParams+0x68>
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 80052d6:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 80052da:	f7ff fccf 	bl	8004c7c <SUBGRF_ReadRegister>
 80052de:	f040 011e 	orr.w	r1, r0, #30
 80052e2:	b2c9      	uxtb	r1, r1
 80052e4:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 80052e8:	f7ff fcb4 	bl	8004c54 <SUBGRF_WriteRegister>
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 80052ec:	2001      	movs	r0, #1
 80052ee:	f000 faaf 	bl	8005850 <RBI_GetRFOMaxPowerConfig>
        if (power > max_power)
 80052f2:	42a0      	cmp	r0, r4
            power = max_power;
 80052f4:	bfb8      	it	lt
 80052f6:	b244      	sxtblt	r4, r0
        if (max_power == 20)
 80052f8:	2814      	cmp	r0, #20
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 80052fa:	4605      	mov	r5, r0
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 80052fc:	f04f 0301 	mov.w	r3, #1
 8005300:	f04f 0200 	mov.w	r2, #0
        if (max_power == 20)
 8005304:	d10c      	bne.n	8005320 <SUBGRF_SetTxParams+0xc4>
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 8005306:	2105      	movs	r1, #5
 8005308:	2003      	movs	r0, #3
 800530a:	f7ff fefb 	bl	8005104 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800530e:	3402      	adds	r4, #2
            power = 0x16 - (max_power - power);
 8005310:	b264      	sxtb	r4, r4
        if (power < -9)
 8005312:	f06f 0308 	mvn.w	r3, #8
 8005316:	429c      	cmp	r4, r3
 8005318:	bfb8      	it	lt
 800531a:	461c      	movlt	r4, r3
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 800531c:	2138      	movs	r1, #56	@ 0x38
 800531e:	e7b7      	b.n	8005290 <SUBGRF_SetTxParams+0x34>
        else if (max_power == 17)
 8005320:	2811      	cmp	r0, #17
 8005322:	d105      	bne.n	8005330 <SUBGRF_SetTxParams+0xd4>
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 8005324:	2103      	movs	r1, #3
 8005326:	2002      	movs	r0, #2
 8005328:	f7ff feec 	bl	8005104 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800532c:	3405      	adds	r4, #5
 800532e:	e7ef      	b.n	8005310 <SUBGRF_SetTxParams+0xb4>
        else if (max_power == 14)
 8005330:	280e      	cmp	r0, #14
 8005332:	d104      	bne.n	800533e <SUBGRF_SetTxParams+0xe2>
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 8005334:	2102      	movs	r1, #2
 8005336:	4608      	mov	r0, r1
 8005338:	f7ff fee4 	bl	8005104 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800533c:	e7e9      	b.n	8005312 <SUBGRF_SetTxParams+0xb6>
            power = 0x16 - (max_power - power);
 800533e:	f1c5 0516 	rsb	r5, r5, #22
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 8005342:	2107      	movs	r1, #7
 8005344:	2004      	movs	r0, #4
            power = 0x16 - (max_power - power);
 8005346:	4425      	add	r5, r4
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 8005348:	f7ff fedc 	bl	8005104 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800534c:	b26c      	sxtb	r4, r5
 800534e:	e7e0      	b.n	8005312 <SUBGRF_SetTxParams+0xb6>

08005350 <SUBGRF_SetModulationParams>:
{
 8005350:	b513      	push	{r0, r1, r4, lr}
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8005352:	2300      	movs	r3, #0
 8005354:	e9cd 3300 	strd	r3, r3, [sp]
    if( PacketType != modulationParams->PacketType )
 8005358:	4b2e      	ldr	r3, [pc, #184]	@ (8005414 <SUBGRF_SetModulationParams+0xc4>)
{
 800535a:	4604      	mov	r4, r0
    if( PacketType != modulationParams->PacketType )
 800535c:	781b      	ldrb	r3, [r3, #0]
 800535e:	7800      	ldrb	r0, [r0, #0]
 8005360:	4283      	cmp	r3, r0
 8005362:	d001      	beq.n	8005368 <SUBGRF_SetModulationParams+0x18>
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8005364:	f7ff ff64 	bl	8005230 <SUBGRF_SetPacketType>
    switch( modulationParams->PacketType )
 8005368:	7823      	ldrb	r3, [r4, #0]
 800536a:	2b03      	cmp	r3, #3
 800536c:	d827      	bhi.n	80053be <SUBGRF_SetModulationParams+0x6e>
 800536e:	e8df f003 	tbb	[pc, r3]
 8005372:	3902      	.short	0x3902
 8005374:	3c28      	.short	0x3c28
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8005376:	6862      	ldr	r2, [r4, #4]
 8005378:	4b27      	ldr	r3, [pc, #156]	@ (8005418 <SUBGRF_SetModulationParams+0xc8>)
 800537a:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800537e:	0c1a      	lsrs	r2, r3, #16
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8005380:	68a1      	ldr	r1, [r4, #8]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8005382:	f88d 2000 	strb.w	r2, [sp]
        buf[2] = tempVal & 0xFF;
 8005386:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800538a:	0a1a      	lsrs	r2, r3, #8
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800538c:	7b23      	ldrb	r3, [r4, #12]
 800538e:	f88d 3003 	strb.w	r3, [sp, #3]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8005392:	7b63      	ldrb	r3, [r4, #13]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8005394:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8005398:	f88d 3004 	strb.w	r3, [sp, #4]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 800539c:	4a1f      	ldr	r2, [pc, #124]	@ (800541c <SUBGRF_SetModulationParams+0xcc>)
 800539e:	2300      	movs	r3, #0
 80053a0:	0648      	lsls	r0, r1, #25
 80053a2:	09c9      	lsrs	r1, r1, #7
 80053a4:	f7fa fef0 	bl	8000188 <__aeabi_uldivmod>
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 80053a8:	0c03      	lsrs	r3, r0, #16
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 80053aa:	ba40      	rev16	r0, r0
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 80053ac:	f88d 3005 	strb.w	r3, [sp, #5]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 80053b0:	f8ad 0006 	strh.w	r0, [sp, #6]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80053b4:	2208      	movs	r2, #8
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80053b6:	4669      	mov	r1, sp
 80053b8:	208b      	movs	r0, #139	@ 0x8b
 80053ba:	f7ff fd17 	bl	8004dec <SUBGRF_WriteCommand>
}
 80053be:	b002      	add	sp, #8
 80053c0:	bd10      	pop	{r4, pc}
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 80053c2:	6922      	ldr	r2, [r4, #16]
 80053c4:	4b14      	ldr	r3, [pc, #80]	@ (8005418 <SUBGRF_SetModulationParams+0xc8>)
 80053c6:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 80053ca:	0c1a      	lsrs	r2, r3, #16
 80053cc:	f88d 2000 	strb.w	r2, [sp]
        buf[2] = tempVal & 0xFF;
 80053d0:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 80053d4:	0a1a      	lsrs	r2, r3, #8
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 80053d6:	7d23      	ldrb	r3, [r4, #20]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 80053d8:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 80053dc:	f88d 3003 	strb.w	r3, [sp, #3]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80053e0:	2204      	movs	r2, #4
 80053e2:	e7e8      	b.n	80053b6 <SUBGRF_SetModulationParams+0x66>
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 80053e4:	69a3      	ldr	r3, [r4, #24]
 80053e6:	9300      	str	r3, [sp, #0]
 80053e8:	e7fa      	b.n	80053e0 <SUBGRF_SetModulationParams+0x90>
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 80053ea:	6862      	ldr	r2, [r4, #4]
 80053ec:	4b0a      	ldr	r3, [pc, #40]	@ (8005418 <SUBGRF_SetModulationParams+0xc8>)
 80053ee:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 80053f2:	0c1a      	lsrs	r2, r3, #16
 80053f4:	f88d 2000 	strb.w	r2, [sp]
        buf[2] = tempVal & 0xFF;
 80053f8:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 80053fc:	0a1a      	lsrs	r2, r3, #8
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 80053fe:	7b23      	ldrb	r3, [r4, #12]
 8005400:	f88d 3003 	strb.w	r3, [sp, #3]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8005404:	7b63      	ldrb	r3, [r4, #13]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8005406:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800540a:	f88d 3004 	strb.w	r3, [sp, #4]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800540e:	2205      	movs	r2, #5
 8005410:	e7d1      	b.n	80053b6 <SUBGRF_SetModulationParams+0x66>
 8005412:	bf00      	nop
 8005414:	20000345 	.word	0x20000345
 8005418:	3d090000 	.word	0x3d090000
 800541c:	01e84800 	.word	0x01e84800

08005420 <SUBGRF_SetPacketParams>:
{
 8005420:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8005422:	2300      	movs	r3, #0
 8005424:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8005428:	f88d 300c 	strb.w	r3, [sp, #12]
    if( PacketType != packetParams->PacketType )
 800542c:	4b2a      	ldr	r3, [pc, #168]	@ (80054d8 <SUBGRF_SetPacketParams+0xb8>)
{
 800542e:	4604      	mov	r4, r0
    if( PacketType != packetParams->PacketType )
 8005430:	781b      	ldrb	r3, [r3, #0]
 8005432:	7800      	ldrb	r0, [r0, #0]
 8005434:	4283      	cmp	r3, r0
 8005436:	d001      	beq.n	800543c <SUBGRF_SetPacketParams+0x1c>
        SUBGRF_SetPacketType( packetParams->PacketType );
 8005438:	f7ff fefa 	bl	8005230 <SUBGRF_SetPacketType>
    switch( packetParams->PacketType )
 800543c:	7823      	ldrb	r3, [r4, #0]
 800543e:	2b03      	cmp	r3, #3
 8005440:	d826      	bhi.n	8005490 <SUBGRF_SetPacketParams+0x70>
 8005442:	e8df f003 	tbb	[pc, r3]
 8005446:	3802      	.short	0x3802
 8005448:	0233      	.short	0x0233
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 800544a:	7a63      	ldrb	r3, [r4, #9]
 800544c:	2bf1      	cmp	r3, #241	@ 0xf1
 800544e:	d121      	bne.n	8005494 <SUBGRF_SetPacketParams+0x74>
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8005450:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8005454:	f7ff fc70 	bl	8004d38 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8005458:	f248 0005 	movw	r0, #32773	@ 0x8005
 800545c:	f7ff fc7e 	bl	8004d5c <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 8005460:	2302      	movs	r3, #2
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 8005462:	8862      	ldrh	r2, [r4, #2]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8005464:	88a1      	ldrh	r1, [r4, #4]
 8005466:	f8ad 1006 	strh.w	r1, [sp, #6]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 800546a:	ba52      	rev16	r2, r2
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 800546c:	88e1      	ldrh	r1, [r4, #6]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 800546e:	f8ad 2004 	strh.w	r2, [sp, #4]
        buf[7] = crcVal;
 8005472:	f88d 300b 	strb.w	r3, [sp, #11]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 8005476:	7a22      	ldrb	r2, [r4, #8]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8005478:	7aa3      	ldrb	r3, [r4, #10]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 800547a:	f88d 200a 	strb.w	r2, [sp, #10]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 800547e:	f8ad 1008 	strh.w	r1, [sp, #8]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8005482:	f88d 300c 	strb.w	r3, [sp, #12]
        n = 9;
 8005486:	2209      	movs	r2, #9
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 8005488:	a901      	add	r1, sp, #4
 800548a:	208c      	movs	r0, #140	@ 0x8c
 800548c:	f7ff fcae 	bl	8004dec <SUBGRF_WriteCommand>
}
 8005490:	b004      	add	sp, #16
 8005492:	bd10      	pop	{r4, pc}
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 8005494:	2bf2      	cmp	r3, #242	@ 0xf2
 8005496:	d1e4      	bne.n	8005462 <SUBGRF_SetPacketParams+0x42>
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 8005498:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 800549c:	f7ff fc4c 	bl	8004d38 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 80054a0:	f241 0021 	movw	r0, #4129	@ 0x1021
 80054a4:	f7ff fc5a 	bl	8004d5c <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 80054a8:	2306      	movs	r3, #6
 80054aa:	e7da      	b.n	8005462 <SUBGRF_SetPacketParams+0x42>
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 80054ac:	7b23      	ldrb	r3, [r4, #12]
 80054ae:	f88d 3004 	strb.w	r3, [sp, #4]
        n = 1;
 80054b2:	2201      	movs	r2, #1
        break;
 80054b4:	e7e8      	b.n	8005488 <SUBGRF_SetPacketParams+0x68>
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 80054b6:	89e3      	ldrh	r3, [r4, #14]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 80054b8:	4a08      	ldr	r2, [pc, #32]	@ (80054dc <SUBGRF_SetPacketParams+0xbc>)
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 80054ba:	ba5b      	rev16	r3, r3
 80054bc:	f8ad 3004 	strh.w	r3, [sp, #4]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 80054c0:	7c23      	ldrb	r3, [r4, #16]
 80054c2:	7013      	strb	r3, [r2, #0]
 80054c4:	f88d 3006 	strb.w	r3, [sp, #6]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 80054c8:	7c63      	ldrb	r3, [r4, #17]
 80054ca:	f88d 3007 	strb.w	r3, [sp, #7]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 80054ce:	8a63      	ldrh	r3, [r4, #18]
 80054d0:	f8ad 3008 	strh.w	r3, [sp, #8]
        n = 6;
 80054d4:	2206      	movs	r2, #6
        break;
 80054d6:	e7d7      	b.n	8005488 <SUBGRF_SetPacketParams+0x68>
 80054d8:	20000345 	.word	0x20000345
 80054dc:	20000344 	.word	0x20000344

080054e0 <SUBGRF_SetBufferBaseAddress>:
{
 80054e0:	b507      	push	{r0, r1, r2, lr}
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 80054e2:	2202      	movs	r2, #2
    buf[0] = txBaseAddress;
 80054e4:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = rxBaseAddress;
 80054e8:	f88d 1005 	strb.w	r1, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 80054ec:	208f      	movs	r0, #143	@ 0x8f
 80054ee:	a901      	add	r1, sp, #4
 80054f0:	f7ff fc7c 	bl	8004dec <SUBGRF_WriteCommand>
}
 80054f4:	b003      	add	sp, #12
 80054f6:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080054fc <SUBGRF_ReadCommand>:
{
 80054fc:	b510      	push	{r4, lr}
 80054fe:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005500:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005504:	b672      	cpsid	i
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 8005506:	460a      	mov	r2, r1
 8005508:	4601      	mov	r1, r0
 800550a:	4803      	ldr	r0, [pc, #12]	@ (8005518 <SUBGRF_ReadCommand+0x1c>)
 800550c:	f7fd fa98 	bl	8002a40 <HAL_SUBGHZ_ExecGetCmd>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005510:	f384 8810 	msr	PRIMASK, r4
}
 8005514:	bd10      	pop	{r4, pc}
 8005516:	bf00      	nop
 8005518:	20000090 	.word	0x20000090

0800551c <SUBGRF_GetRssiInst>:
{
 800551c:	b507      	push	{r0, r1, r2, lr}
    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 800551e:	2201      	movs	r2, #1
 8005520:	a901      	add	r1, sp, #4
 8005522:	2015      	movs	r0, #21
 8005524:	f7ff ffea 	bl	80054fc <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 8005528:	f89d 0004 	ldrb.w	r0, [sp, #4]
 800552c:	4240      	negs	r0, r0
}
 800552e:	1040      	asrs	r0, r0, #1
 8005530:	b003      	add	sp, #12
 8005532:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08005538 <SUBGRF_GetRxBufferStatus>:
{
 8005538:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800553a:	4605      	mov	r5, r0
 800553c:	460c      	mov	r4, r1
    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 800553e:	2202      	movs	r2, #2
 8005540:	a901      	add	r1, sp, #4
 8005542:	2013      	movs	r0, #19
 8005544:	f7ff ffda 	bl	80054fc <SUBGRF_ReadCommand>
    return PacketType;
 8005548:	4b0a      	ldr	r3, [pc, #40]	@ (8005574 <SUBGRF_GetRxBufferStatus+0x3c>)
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 800554a:	781b      	ldrb	r3, [r3, #0]
 800554c:	2b01      	cmp	r3, #1
 800554e:	d10d      	bne.n	800556c <SUBGRF_GetRxBufferStatus+0x34>
 8005550:	4b09      	ldr	r3, [pc, #36]	@ (8005578 <SUBGRF_GetRxBufferStatus+0x40>)
 8005552:	781b      	ldrb	r3, [r3, #0]
 8005554:	2b01      	cmp	r3, #1
 8005556:	d109      	bne.n	800556c <SUBGRF_GetRxBufferStatus+0x34>
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8005558:	f240 7002 	movw	r0, #1794	@ 0x702
 800555c:	f7ff fb8e 	bl	8004c7c <SUBGRF_ReadRegister>
    *rxStartBufferPointer = status[1];
 8005560:	f89d 3005 	ldrb.w	r3, [sp, #5]
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8005564:	7028      	strb	r0, [r5, #0]
    *rxStartBufferPointer = status[1];
 8005566:	7023      	strb	r3, [r4, #0]
}
 8005568:	b003      	add	sp, #12
 800556a:	bd30      	pop	{r4, r5, pc}
        *payloadLength = status[0];
 800556c:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8005570:	e7f6      	b.n	8005560 <SUBGRF_GetRxBufferStatus+0x28>
 8005572:	bf00      	nop
 8005574:	20000345 	.word	0x20000345
 8005578:	20000344 	.word	0x20000344

0800557c <SUBGRF_GetPayload>:
{
 800557c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800557e:	460c      	mov	r4, r1
 8005580:	4605      	mov	r5, r0
    SUBGRF_GetRxBufferStatus( size, &offset );
 8005582:	f10d 0107 	add.w	r1, sp, #7
 8005586:	4620      	mov	r0, r4
{
 8005588:	4616      	mov	r6, r2
    SUBGRF_GetRxBufferStatus( size, &offset );
 800558a:	f7ff ffd5 	bl	8005538 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 800558e:	7822      	ldrb	r2, [r4, #0]
 8005590:	42b2      	cmp	r2, r6
 8005592:	d807      	bhi.n	80055a4 <SUBGRF_GetPayload+0x28>
    SUBGRF_ReadBuffer( offset, buffer, *size );
 8005594:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8005598:	4629      	mov	r1, r5
 800559a:	f7ff fc17 	bl	8004dcc <SUBGRF_ReadBuffer>
    return 0;
 800559e:	2000      	movs	r0, #0
}
 80055a0:	b002      	add	sp, #8
 80055a2:	bd70      	pop	{r4, r5, r6, pc}
        return 1;
 80055a4:	2001      	movs	r0, #1
 80055a6:	e7fb      	b.n	80055a0 <SUBGRF_GetPayload+0x24>

080055a8 <SUBGRF_GetPacketStatus>:
{
 80055a8:	b513      	push	{r0, r1, r4, lr}
    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 80055aa:	2203      	movs	r2, #3
{
 80055ac:	4604      	mov	r4, r0
    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 80055ae:	a901      	add	r1, sp, #4
 80055b0:	2014      	movs	r0, #20
 80055b2:	f7ff ffa3 	bl	80054fc <SUBGRF_ReadCommand>
    return PacketType;
 80055b6:	4b18      	ldr	r3, [pc, #96]	@ (8005618 <SUBGRF_GetPacketStatus+0x70>)
 80055b8:	781a      	ldrb	r2, [r3, #0]
    pktStatus->packetType = SUBGRF_GetPacketType( );
 80055ba:	7022      	strb	r2, [r4, #0]
    switch( pktStatus->packetType )
 80055bc:	b14a      	cbz	r2, 80055d2 <SUBGRF_GetPacketStatus+0x2a>
 80055be:	2a01      	cmp	r2, #1
 80055c0:	d017      	beq.n	80055f2 <SUBGRF_GetPacketStatus+0x4a>
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 80055c2:	2214      	movs	r2, #20
 80055c4:	2100      	movs	r1, #0
 80055c6:	4620      	mov	r0, r4
 80055c8:	f000 f9a8 	bl	800591c <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 80055cc:	230f      	movs	r3, #15
 80055ce:	7023      	strb	r3, [r4, #0]
}
 80055d0:	e00d      	b.n	80055ee <SUBGRF_GetPacketStatus+0x46>
            pktStatus->Params.Gfsk.RxStatus = status[0];
 80055d2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80055d6:	7123      	strb	r3, [r4, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 80055d8:	f89d 3005 	ldrb.w	r3, [sp, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 80055dc:	60a2      	str	r2, [r4, #8]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 80055de:	425b      	negs	r3, r3
 80055e0:	105b      	asrs	r3, r3, #1
 80055e2:	71a3      	strb	r3, [r4, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 80055e4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80055e8:	425b      	negs	r3, r3
 80055ea:	105b      	asrs	r3, r3, #1
 80055ec:	7163      	strb	r3, [r4, #5]
}
 80055ee:	b002      	add	sp, #8
 80055f0:	bd10      	pop	{r4, pc}
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 80055f2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80055f6:	425b      	negs	r3, r3
 80055f8:	105b      	asrs	r3, r3, #1
 80055fa:	7323      	strb	r3, [r4, #12]
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 80055fc:	f99d 3005 	ldrsb.w	r3, [sp, #5]
 8005600:	3302      	adds	r3, #2
 8005602:	109b      	asrs	r3, r3, #2
 8005604:	7363      	strb	r3, [r4, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 8005606:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800560a:	425b      	negs	r3, r3
 800560c:	105b      	asrs	r3, r3, #1
 800560e:	73a3      	strb	r3, [r4, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 8005610:	4b02      	ldr	r3, [pc, #8]	@ (800561c <SUBGRF_GetPacketStatus+0x74>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	6123      	str	r3, [r4, #16]
            break;
 8005616:	e7ea      	b.n	80055ee <SUBGRF_GetPacketStatus+0x46>
 8005618:	20000345 	.word	0x20000345
 800561c:	20000340 	.word	0x20000340

08005620 <SUBGRF_SetSwitch>:
    if (rxtx == RFSWITCH_TX)
 8005620:	2901      	cmp	r1, #1
{
 8005622:	b508      	push	{r3, lr}
    if (rxtx == RFSWITCH_TX)
 8005624:	d10e      	bne.n	8005644 <SUBGRF_SetSwitch+0x24>
        if (paSelect == RFO_LP)
 8005626:	2801      	cmp	r0, #1
 8005628:	d107      	bne.n	800563a <SUBGRF_SetSwitch+0x1a>
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 800562a:	2004      	movs	r0, #4
 800562c:	f7ff fb3a 	bl	8004ca4 <Radio_SMPS_Set>
            state = RBI_SWITCH_RFO_LP;
 8005630:	2002      	movs	r0, #2
}
 8005632:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RBI_ConfigRFSwitch(state);
 8005636:	f000 b903 	b.w	8005840 <RBI_ConfigRFSwitch>
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 800563a:	2802      	cmp	r0, #2
 800563c:	bf0c      	ite	eq
 800563e:	2003      	moveq	r0, #3
 8005640:	2001      	movne	r0, #1
 8005642:	e7f6      	b.n	8005632 <SUBGRF_SetSwitch+0x12>
 8005644:	2001      	movs	r0, #1
 8005646:	e7f4      	b.n	8005632 <SUBGRF_SetSwitch+0x12>

08005648 <SUBGRF_SetRfTxPower>:
{
 8005648:	b538      	push	{r3, r4, r5, lr}
 800564a:	4604      	mov	r4, r0
    int32_t TxConfig = RBI_GetTxConfig();
 800564c:	f000 f8fa 	bl	8005844 <RBI_GetTxConfig>
    switch (TxConfig)
 8005650:	b150      	cbz	r0, 8005668 <SUBGRF_SetRfTxPower+0x20>
                paSelect = RFO_HP;
 8005652:	2802      	cmp	r0, #2
 8005654:	bf14      	ite	ne
 8005656:	2501      	movne	r5, #1
 8005658:	2502      	moveq	r5, #2
    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 800565a:	4628      	mov	r0, r5
 800565c:	2202      	movs	r2, #2
 800565e:	4621      	mov	r1, r4
 8005660:	f7ff fdfc 	bl	800525c <SUBGRF_SetTxParams>
}
 8005664:	4628      	mov	r0, r5
 8005666:	bd38      	pop	{r3, r4, r5, pc}
            if (power > 15)
 8005668:	2c0f      	cmp	r4, #15
 800566a:	bfcc      	ite	gt
 800566c:	2502      	movgt	r5, #2
 800566e:	2501      	movle	r5, #1
 8005670:	e7f3      	b.n	800565a <SUBGRF_SetRfTxPower+0x12>

08005672 <SUBGRF_GetRadioWakeUpTime>:
}
 8005672:	200a      	movs	r0, #10
 8005674:	4770      	bx	lr
	...

08005678 <HAL_SUBGHZ_TxCpltCallback>:
    RadioOnDioIrqCb( IRQ_TX_DONE );
 8005678:	4b01      	ldr	r3, [pc, #4]	@ (8005680 <HAL_SUBGHZ_TxCpltCallback+0x8>)
 800567a:	2001      	movs	r0, #1
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4718      	bx	r3
 8005680:	20000338 	.word	0x20000338

08005684 <HAL_SUBGHZ_RxCpltCallback>:
    RadioOnDioIrqCb( IRQ_RX_DONE );
 8005684:	4b01      	ldr	r3, [pc, #4]	@ (800568c <HAL_SUBGHZ_RxCpltCallback+0x8>)
 8005686:	2002      	movs	r0, #2
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4718      	bx	r3
 800568c:	20000338 	.word	0x20000338

08005690 <HAL_SUBGHZ_CRCErrorCallback>:
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 8005690:	4b01      	ldr	r3, [pc, #4]	@ (8005698 <HAL_SUBGHZ_CRCErrorCallback+0x8>)
 8005692:	2040      	movs	r0, #64	@ 0x40
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4718      	bx	r3
 8005698:	20000338 	.word	0x20000338

0800569c <HAL_SUBGHZ_CADStatusCallback>:
    switch (cadstatus)
 800569c:	b111      	cbz	r1, 80056a4 <HAL_SUBGHZ_CADStatusCallback+0x8>
 800569e:	2901      	cmp	r1, #1
 80056a0:	d004      	beq.n	80056ac <HAL_SUBGHZ_CADStatusCallback+0x10>
 80056a2:	4770      	bx	lr
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 80056a4:	4b04      	ldr	r3, [pc, #16]	@ (80056b8 <HAL_SUBGHZ_CADStatusCallback+0x1c>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	2080      	movs	r0, #128	@ 0x80
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 80056aa:	4718      	bx	r3
 80056ac:	4b02      	ldr	r3, [pc, #8]	@ (80056b8 <HAL_SUBGHZ_CADStatusCallback+0x1c>)
 80056ae:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	e7f9      	b.n	80056aa <HAL_SUBGHZ_CADStatusCallback+0xe>
 80056b6:	bf00      	nop
 80056b8:	20000338 	.word	0x20000338

080056bc <HAL_SUBGHZ_RxTxTimeoutCallback>:
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 80056bc:	4b02      	ldr	r3, [pc, #8]	@ (80056c8 <HAL_SUBGHZ_RxTxTimeoutCallback+0xc>)
 80056be:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4718      	bx	r3
 80056c6:	bf00      	nop
 80056c8:	20000338 	.word	0x20000338

080056cc <HAL_SUBGHZ_HeaderErrorCallback>:
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 80056cc:	4b01      	ldr	r3, [pc, #4]	@ (80056d4 <HAL_SUBGHZ_HeaderErrorCallback+0x8>)
 80056ce:	2020      	movs	r0, #32
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4718      	bx	r3
 80056d4:	20000338 	.word	0x20000338

080056d8 <HAL_SUBGHZ_PreambleDetectedCallback>:
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 80056d8:	4b01      	ldr	r3, [pc, #4]	@ (80056e0 <HAL_SUBGHZ_PreambleDetectedCallback+0x8>)
 80056da:	2004      	movs	r0, #4
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	4718      	bx	r3
 80056e0:	20000338 	.word	0x20000338

080056e4 <HAL_SUBGHZ_SyncWordValidCallback>:
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 80056e4:	4b01      	ldr	r3, [pc, #4]	@ (80056ec <HAL_SUBGHZ_SyncWordValidCallback+0x8>)
 80056e6:	2008      	movs	r0, #8
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4718      	bx	r3
 80056ec:	20000338 	.word	0x20000338

080056f0 <HAL_SUBGHZ_HeaderValidCallback>:
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 80056f0:	4b01      	ldr	r3, [pc, #4]	@ (80056f8 <HAL_SUBGHZ_HeaderValidCallback+0x8>)
 80056f2:	2010      	movs	r0, #16
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4718      	bx	r3
 80056f8:	20000338 	.word	0x20000338

080056fc <HAL_SUBGHZ_LrFhssHopCallback>:
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 80056fc:	4b02      	ldr	r3, [pc, #8]	@ (8005708 <HAL_SUBGHZ_LrFhssHopCallback+0xc>)
 80056fe:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4718      	bx	r3
 8005706:	bf00      	nop
 8005708:	20000338 	.word	0x20000338

0800570c <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 800570c:	b510      	push	{r4, lr}
    uint8_t i;

    if( bandwidth == 0 )
 800570e:	b168      	cbz	r0, 800572c <SUBGRF_GetFskBandwidthRegValue+0x20>
        return( 0x1F );
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 8005710:	4a07      	ldr	r2, [pc, #28]	@ (8005730 <SUBGRF_GetFskBandwidthRegValue+0x24>)
 8005712:	2300      	movs	r3, #0
 8005714:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
 8005718:	4284      	cmp	r4, r0
 800571a:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800571e:	d901      	bls.n	8005724 <SUBGRF_GetFskBandwidthRegValue+0x18>
        {
            return FskBandwidths[i].RegValue;
 8005720:	7908      	ldrb	r0, [r1, #4]
        }
    }
    // ERROR: Value not found
    while( 1 );
}
 8005722:	bd10      	pop	{r4, pc}
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8005724:	3301      	adds	r3, #1
 8005726:	2b16      	cmp	r3, #22
 8005728:	d1f4      	bne.n	8005714 <SUBGRF_GetFskBandwidthRegValue+0x8>
    while( 1 );
 800572a:	e7fe      	b.n	800572a <SUBGRF_GetFskBandwidthRegValue+0x1e>
        return( 0x1F );
 800572c:	201f      	movs	r0, #31
 800572e:	e7f8      	b.n	8005722 <SUBGRF_GetFskBandwidthRegValue+0x16>
 8005730:	0800659c 	.word	0x0800659c

08005734 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 8005734:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint8_t BwMant[] = {4, 8, 10, 12};
 8005736:	4b1d      	ldr	r3, [pc, #116]	@ (80057ac <SUBGRF_GetCFO+0x78>)
 8005738:	9301      	str	r3, [sp, #4]
{
 800573a:	4604      	mov	r4, r0
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 800573c:	f640 0007 	movw	r0, #2055	@ 0x807
{
 8005740:	460d      	mov	r5, r1
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 8005742:	f7ff fa9b 	bl	8004c7c <SUBGRF_ReadRegister>
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 8005746:	f3c0 03c1 	ubfx	r3, r0, #3, #2
 800574a:	3308      	adds	r3, #8
 800574c:	446b      	add	r3, sp
  uint8_t bandwidth_exp = reg & 0x7;
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 800574e:	f813 2c04 	ldrb.w	r2, [r3, #-4]
  uint8_t bandwidth_exp = reg & 0x7;
 8005752:	f000 0307 	and.w	r3, r0, #7
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 8005756:	3301      	adds	r3, #1
 8005758:	fa02 f303 	lsl.w	r3, r2, r3
 800575c:	4a14      	ldr	r2, [pc, #80]	@ (80057b0 <SUBGRF_GetCFO+0x7c>)
 800575e:	fbb2 f2f3 	udiv	r2, r2, r3
  uint32_t cf_osr = cf_fs / bitRate;
 8005762:	fbb2 f0f4 	udiv	r0, r2, r4
  uint8_t interp = 1;
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 8005766:	2807      	cmp	r0, #7
 8005768:	d81e      	bhi.n	80057a8 <SUBGRF_GetCFO+0x74>
  {
    interp = 2;
  }
  if (cf_osr * interp < 4)
 800576a:	0040      	lsls	r0, r0, #1
 800576c:	2804      	cmp	r0, #4
 800576e:	bf34      	ite	cc
 8005770:	2304      	movcc	r3, #4
 8005772:	2302      	movcs	r3, #2
    interp = 4;
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 8005774:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
  uint32_t fs = cf_fs* interp;
 8005778:	fb02 f403 	mul.w	r4, r2, r3
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 800577c:	f7ff fa7e 	bl	8004c7c <SUBGRF_ReadRegister>
 8005780:	0206      	lsls	r6, r0, #8
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 8005782:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 8005786:	f7ff fa79 	bl	8004c7c <SUBGRF_ReadRegister>
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 800578a:	f406 6670 	and.w	r6, r6, #3840	@ 0xf00
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 800578e:	4330      	orrs	r0, r6
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 8005790:	0503      	lsls	r3, r0, #20
  {
    cfo_bin |= 0xFFFFF000;
 8005792:	bf44      	itt	mi
 8005794:	ea6f 5000 	mvnmi.w	r0, r0, lsl #20
 8005798:	ea6f 5010 	mvnmi.w	r0, r0, lsr #20
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 800579c:	0963      	lsrs	r3, r4, #5
 800579e:	4343      	muls	r3, r0
 80057a0:	11db      	asrs	r3, r3, #7
 80057a2:	602b      	str	r3, [r5, #0]
}
 80057a4:	b002      	add	sp, #8
 80057a6:	bd70      	pop	{r4, r5, r6, pc}
  uint8_t interp = 1;
 80057a8:	2301      	movs	r3, #1
 80057aa:	e7e3      	b.n	8005774 <SUBGRF_GetCFO+0x40>
 80057ac:	0c0a0804 	.word	0x0c0a0804
 80057b0:	01e84800 	.word	0x01e84800

080057b4 <RFW_TransmitLongPacket>:
    }
#else
    status = -1;
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
}
 80057b4:	f04f 30ff 	mov.w	r0, #4294967295
 80057b8:	4770      	bx	lr

080057ba <RFW_ReceiveLongPacket>:
    }
#else
    status = -1;
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
}
 80057ba:	f04f 30ff 	mov.w	r0, #4294967295
 80057be:	4770      	bx	lr

080057c0 <RFW_Init>:
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
#endif /* RFW_ENABLE == 1 */
}
 80057c0:	f04f 30ff 	mov.w	r0, #4294967295
 80057c4:	4770      	bx	lr

080057c6 <RFW_DeInit>:
void RFW_DeInit( void )
{
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 80057c6:	4770      	bx	lr

080057c8 <RFW_Is_Init>:
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
#endif /* RFW_ENABLE == 1 */
}
 80057c8:	2000      	movs	r0, #0
 80057ca:	4770      	bx	lr

080057cc <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void )
 80057cc:	2000      	movs	r0, #0
 80057ce:	4770      	bx	lr

080057d0 <RFW_SetAntSwitch>:
#else
    return 0;
#endif /* RFW_ENABLE == 1 */
}

void RFW_SetAntSwitch( uint8_t AntSwitch )
 80057d0:	4770      	bx	lr

080057d2 <RFW_TransmitInit>:

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
}
 80057d2:	f04f 30ff 	mov.w	r0, #4294967295
 80057d6:	4770      	bx	lr

080057d8 <RFW_ReceiveInit>:
    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
#endif /* RFW_ENABLE == 1 */
}
 80057d8:	f04f 30ff 	mov.w	r0, #4294967295
 80057dc:	4770      	bx	lr

080057de <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket( void )
 80057de:	4770      	bx	lr

080057e0 <RFW_ReceivePayload>:
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}

void RFW_ReceivePayload( void )
 80057e0:	4770      	bx	lr

080057e2 <RFW_SetRadioModem>:
void RFW_SetRadioModem( RadioModems_t Modem )
{
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 80057e2:	4770      	bx	lr

080057e4 <MX_SubGHz_Phy_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_SubGHz_Phy_Init(void)
{
 80057e4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1 */
  SystemApp_Init();
 80057e6:	f7fb f8cb 	bl	8000980 <SystemApp_Init>
  /* USER CODE END MX_SubGHz_Phy_Init_1_1 */
  SubghzApp_Init();
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_2 */

  /* USER CODE END MX_SubGHz_Phy_Init_2 */
}
 80057ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SubghzApp_Init();
 80057ee:	f000 b809 	b.w	8005804 <SubghzApp_Init>

080057f2 <MX_SubGHz_Phy_Process>:
void MX_SubGHz_Phy_Process(void)
{
  /* USER CODE BEGIN MX_SubGHz_Phy_Process_1 */

  /* USER CODE END MX_SubGHz_Phy_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80057f2:	f04f 30ff 	mov.w	r0, #4294967295
 80057f6:	f000 ba05 	b.w	8005c04 <UTIL_SEQ_Run>

080057fa <OnTxDone>:
/* Private functions ---------------------------------------------------------*/
static void OnTxDone(void)
{
  /* USER CODE BEGIN OnTxDone */
  /* USER CODE END OnTxDone */
}
 80057fa:	4770      	bx	lr

080057fc <OnRxDone>:

static void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t LoraSnr_FskCfo)
{
  /* USER CODE BEGIN OnRxDone */
  /* USER CODE END OnRxDone */
}
 80057fc:	4770      	bx	lr

080057fe <OnRxError>:
{
  /* USER CODE BEGIN OnRxTimeout */
  /* USER CODE END OnRxTimeout */
}

static void OnRxError(void)
 80057fe:	4770      	bx	lr

08005800 <OnTxTimeout>:
static void OnTxTimeout(void)
 8005800:	4770      	bx	lr

08005802 <OnRxTimeout>:
static void OnRxTimeout(void)
 8005802:	4770      	bx	lr

08005804 <SubghzApp_Init>:
  RadioEvents.TxDone = OnTxDone;
 8005804:	4806      	ldr	r0, [pc, #24]	@ (8005820 <SubghzApp_Init+0x1c>)
 8005806:	4b07      	ldr	r3, [pc, #28]	@ (8005824 <SubghzApp_Init+0x20>)
 8005808:	6003      	str	r3, [r0, #0]
  RadioEvents.RxDone = OnRxDone;
 800580a:	4b07      	ldr	r3, [pc, #28]	@ (8005828 <SubghzApp_Init+0x24>)
 800580c:	6083      	str	r3, [r0, #8]
  RadioEvents.TxTimeout = OnTxTimeout;
 800580e:	4b07      	ldr	r3, [pc, #28]	@ (800582c <SubghzApp_Init+0x28>)
 8005810:	6043      	str	r3, [r0, #4]
  RadioEvents.RxTimeout = OnRxTimeout;
 8005812:	4b07      	ldr	r3, [pc, #28]	@ (8005830 <SubghzApp_Init+0x2c>)
 8005814:	60c3      	str	r3, [r0, #12]
  RadioEvents.RxError = OnRxError;
 8005816:	4b07      	ldr	r3, [pc, #28]	@ (8005834 <SubghzApp_Init+0x30>)
 8005818:	6103      	str	r3, [r0, #16]
  Radio.Init(&RadioEvents);
 800581a:	4b07      	ldr	r3, [pc, #28]	@ (8005838 <SubghzApp_Init+0x34>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4718      	bx	r3
 8005820:	20000348 	.word	0x20000348
 8005824:	080057fb 	.word	0x080057fb
 8005828:	080057fd 	.word	0x080057fd
 800582c:	08005801 	.word	0x08005801
 8005830:	08005803 	.word	0x08005803
 8005834:	080057ff 	.word	0x080057ff
 8005838:	08006510 	.word	0x08006510

0800583c <RBI_Init>:
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800583c:	2000      	movs	r0, #0
 800583e:	4770      	bx	lr

08005840 <RBI_ConfigRFSwitch>:
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 8005840:	2000      	movs	r0, #0
 8005842:	4770      	bx	lr

08005844 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
 8005844:	2000      	movs	r0, #0
 8005846:	4770      	bx	lr

08005848 <RBI_IsTCXO>:
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8005848:	2001      	movs	r0, #1
 800584a:	4770      	bx	lr

0800584c <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
 800584c:	2001      	movs	r0, #1
 800584e:	4770      	bx	lr

08005850 <RBI_GetRFOMaxPowerConfig>:
  int32_t ret = 0;
  /* USER CODE BEGIN RBI_GetRFOMaxPowerConfig_2 */
#warning user to provide its board code or to call his board driver functions
  if (Config == RBI_RFO_LP_MAXPOWER)
  {
    ret = 15; /*dBm*/
 8005850:	2800      	cmp	r0, #0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 8005852:	bf14      	ite	ne
 8005854:	2016      	movne	r0, #22
 8005856:	200f      	moveq	r0, #15
 8005858:	4770      	bx	lr
	...

0800585c <UTIL_LPM_Init>:
/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800585c:	4a02      	ldr	r2, [pc, #8]	@ (8005868 <UTIL_LPM_Init+0xc>)
 800585e:	2300      	movs	r3, #0
 8005860:	6013      	str	r3, [r2, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8005862:	4a02      	ldr	r2, [pc, #8]	@ (800586c <UTIL_LPM_Init+0x10>)
 8005864:	6013      	str	r3, [r2, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8005866:	4770      	bx	lr
 8005868:	20000368 	.word	0x20000368
 800586c:	20000364 	.word	0x20000364

08005870 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8005870:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005872:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005876:	b672      	cpsid	i
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch( state )
 8005878:	b141      	cbz	r1, 800588c <UTIL_LPM_SetStopMode+0x1c>
 800587a:	2901      	cmp	r1, #1
 800587c:	d103      	bne.n	8005886 <UTIL_LPM_SetStopMode+0x16>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 800587e:	4a06      	ldr	r2, [pc, #24]	@ (8005898 <UTIL_LPM_SetStopMode+0x28>)
 8005880:	6813      	ldr	r3, [r2, #0]
 8005882:	4303      	orrs	r3, r0
      break;
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 8005884:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005886:	f384 8810 	msr	PRIMASK, r4
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800588a:	bd10      	pop	{r4, pc}
      StopModeDisable &= ( ~lpm_id_bm );
 800588c:	4a02      	ldr	r2, [pc, #8]	@ (8005898 <UTIL_LPM_SetStopMode+0x28>)
 800588e:	6813      	ldr	r3, [r2, #0]
 8005890:	ea23 0300 	bic.w	r3, r3, r0
 8005894:	e7f6      	b.n	8005884 <UTIL_LPM_SetStopMode+0x14>
 8005896:	bf00      	nop
 8005898:	20000368 	.word	0x20000368

0800589c <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800589c:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800589e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80058a2:	b672      	cpsid	i
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch(state)
 80058a4:	b141      	cbz	r1, 80058b8 <UTIL_LPM_SetOffMode+0x1c>
 80058a6:	2901      	cmp	r1, #1
 80058a8:	d103      	bne.n	80058b2 <UTIL_LPM_SetOffMode+0x16>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 80058aa:	4a06      	ldr	r2, [pc, #24]	@ (80058c4 <UTIL_LPM_SetOffMode+0x28>)
 80058ac:	6813      	ldr	r3, [r2, #0]
 80058ae:	4303      	orrs	r3, r0
      break;
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 80058b0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058b2:	f384 8810 	msr	PRIMASK, r4
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 80058b6:	bd10      	pop	{r4, pc}
      OffModeDisable &= ( ~lpm_id_bm );
 80058b8:	4a02      	ldr	r2, [pc, #8]	@ (80058c4 <UTIL_LPM_SetOffMode+0x28>)
 80058ba:	6813      	ldr	r3, [r2, #0]
 80058bc:	ea23 0300 	bic.w	r3, r3, r0
 80058c0:	e7f6      	b.n	80058b0 <UTIL_LPM_SetOffMode+0x14>
 80058c2:	bf00      	nop
 80058c4:	20000364 	.word	0x20000364

080058c8 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 80058c8:	b538      	push	{r3, r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058ca:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80058ce:	b672      	cpsid	i
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 80058d0:	4b0a      	ldr	r3, [pc, #40]	@ (80058fc <UTIL_LPM_EnterLowPower+0x34>)
 80058d2:	4c0b      	ldr	r4, [pc, #44]	@ (8005900 <UTIL_LPM_EnterLowPower+0x38>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	b133      	cbz	r3, 80058e6 <UTIL_LPM_EnterLowPower+0x1e>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 80058d8:	6823      	ldr	r3, [r4, #0]
 80058da:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 80058dc:	6863      	ldr	r3, [r4, #4]
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
      UTIL_PowerDriver.ExitOffMode( );
 80058de:	4798      	blx	r3
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058e0:	f385 8810 	msr	PRIMASK, r5
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 80058e4:	bd38      	pop	{r3, r4, r5, pc}
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 80058e6:	4b07      	ldr	r3, [pc, #28]	@ (8005904 <UTIL_LPM_EnterLowPower+0x3c>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	b11b      	cbz	r3, 80058f4 <UTIL_LPM_EnterLowPower+0x2c>
        UTIL_PowerDriver.EnterStopMode( );
 80058ec:	68a3      	ldr	r3, [r4, #8]
 80058ee:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 80058f0:	68e3      	ldr	r3, [r4, #12]
 80058f2:	e7f4      	b.n	80058de <UTIL_LPM_EnterLowPower+0x16>
      UTIL_PowerDriver.EnterOffMode( );
 80058f4:	6923      	ldr	r3, [r4, #16]
 80058f6:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 80058f8:	6963      	ldr	r3, [r4, #20]
 80058fa:	e7f0      	b.n	80058de <UTIL_LPM_EnterLowPower+0x16>
 80058fc:	20000368 	.word	0x20000368
 8005900:	080062f4 	.word	0x080062f4
 8005904:	20000364 	.word	0x20000364

08005908 <UTIL_MEM_cpy_8>:
void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
  uint8_t* dst8= (uint8_t *) dst;
  uint8_t* src8= (uint8_t *) src;

  while( size-- )
 8005908:	3801      	subs	r0, #1
 800590a:	440a      	add	r2, r1
 800590c:	4291      	cmp	r1, r2
 800590e:	d100      	bne.n	8005912 <UTIL_MEM_cpy_8+0xa>
    {
        *dst8++ = *src8++;
    }
}
 8005910:	4770      	bx	lr
        *dst8++ = *src8++;
 8005912:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005916:	f800 3f01 	strb.w	r3, [r0, #1]!
 800591a:	e7f7      	b.n	800590c <UTIL_MEM_cpy_8+0x4>

0800591c <UTIL_MEM_set_8>:
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
  uint8_t* dst8= (uint8_t *) dst;
  while( size-- )
 800591c:	4402      	add	r2, r0
 800591e:	4290      	cmp	r0, r2
 8005920:	d100      	bne.n	8005924 <UTIL_MEM_set_8+0x8>
  {
    *dst8++ = value;
  }
}
 8005922:	4770      	bx	lr
    *dst8++ = value;
 8005924:	f800 1b01 	strb.w	r1, [r0], #1
 8005928:	e7f9      	b.n	800591e <UTIL_MEM_set_8+0x2>
	...

0800592c <SysTimeGet>:
  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
}

SysTime_t SysTimeGet( void )
{
 800592c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 800592e:	4e11      	ldr	r6, [pc, #68]	@ (8005974 <SysTimeGet+0x48>)
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8005930:	2300      	movs	r3, #0
{
 8005932:	4605      	mov	r5, r0
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8005934:	9300      	str	r3, [sp, #0]
 8005936:	f8ad 3004 	strh.w	r3, [sp, #4]
  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 800593a:	a801      	add	r0, sp, #4
 800593c:	6933      	ldr	r3, [r6, #16]
 800593e:	4798      	blx	r3

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8005940:	68f3      	ldr	r3, [r6, #12]
  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8005942:	9000      	str	r0, [sp, #0]
  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8005944:	4798      	blx	r3
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8005946:	6873      	ldr	r3, [r6, #4]
  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8005948:	4604      	mov	r4, r0
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 800594a:	4798      	blx	r3
  c.Seconds = a.Seconds + b.Seconds;
 800594c:	9b00      	ldr	r3, [sp, #0]
 800594e:	4418      	add	r0, r3
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 8005950:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8005954:	4423      	add	r3, r4
 8005956:	b29a      	uxth	r2, r3
 8005958:	b21b      	sxth	r3, r3
  if( c.SubSeconds >= 1000 )
 800595a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
    c.Seconds++;
 800595e:	bfa2      	ittt	ge
 8005960:	3001      	addge	r0, #1
    c.SubSeconds -= 1000;
 8005962:	f5a2 737a 	subge.w	r3, r2, #1000	@ 0x3e8
 8005966:	b21b      	sxthge	r3, r3

  sysTime = SysTimeAdd( DeltaTime, calendarTime );

  return sysTime;
 8005968:	6028      	str	r0, [r5, #0]
}
 800596a:	4628      	mov	r0, r5
  return sysTime;
 800596c:	80ab      	strh	r3, [r5, #4]
}
 800596e:	b002      	add	sp, #8
 8005970:	bd70      	pop	{r4, r5, r6, pc}
 8005972:	bf00      	nop
 8005974:	08006464 	.word	0x08006464

08005978 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 8005978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 800597c:	2900      	cmp	r1, #0
{
 800597e:	b097      	sub	sp, #92	@ 0x5c
 8005980:	4680      	mov	r8, r0
  if (size <= 0)
 8005982:	f340 8115 	ble.w	8005bb0 <tiny_vsnprintf_like+0x238>
  {
    return 0;
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8005986:	4604      	mov	r4, r0
  {
    CHECK_STR_SIZE(buf, str, size);
 8005988:	1e4e      	subs	r6, r1, #1
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800598a:	7811      	ldrb	r1, [r2, #0]
    CHECK_STR_SIZE(buf, str, size);
 800598c:	eba4 0008 	sub.w	r0, r4, r8
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8005990:	b921      	cbnz	r1, 800599c <tiny_vsnprintf_like+0x24>
      num = va_arg(args, unsigned int);

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
  }

  *str = '\0';
 8005992:	2300      	movs	r3, #0
 8005994:	7023      	strb	r3, [r4, #0]
  return str - buf;
}
 8005996:	b017      	add	sp, #92	@ 0x5c
 8005998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    CHECK_STR_SIZE(buf, str, size);
 800599c:	4286      	cmp	r6, r0
 800599e:	ddf8      	ble.n	8005992 <tiny_vsnprintf_like+0x1a>
    if (*fmt != '%')
 80059a0:	2925      	cmp	r1, #37	@ 0x25
 80059a2:	d004      	beq.n	80059ae <tiny_vsnprintf_like+0x36>
      *str++ = *fmt;
 80059a4:	f804 1b01 	strb.w	r1, [r4], #1
      continue;
 80059a8:	4617      	mov	r7, r2
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 80059aa:	1c7a      	adds	r2, r7, #1
 80059ac:	e7ed      	b.n	800598a <tiny_vsnprintf_like+0x12>
    fmt++;
 80059ae:	1c57      	adds	r7, r2, #1
    if (*fmt == '0')
 80059b0:	7852      	ldrb	r2, [r2, #1]
 80059b2:	2a30      	cmp	r2, #48	@ 0x30
 80059b4:	d025      	beq.n	8005a02 <tiny_vsnprintf_like+0x8a>
    if (is_digit(*fmt))
 80059b6:	3a30      	subs	r2, #48	@ 0x30
 80059b8:	2a09      	cmp	r2, #9
 80059ba:	f04f 0100 	mov.w	r1, #0
 80059be:	d828      	bhi.n	8005a12 <tiny_vsnprintf_like+0x9a>
 80059c0:	4638      	mov	r0, r7
  int i = 0;
 80059c2:	2500      	movs	r5, #0
 80059c4:	4607      	mov	r7, r0
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 80059c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059ca:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 80059ce:	f1bc 0f09 	cmp.w	ip, #9
 80059d2:	d918      	bls.n	8005a06 <tiny_vsnprintf_like+0x8e>
    switch (*fmt)
 80059d4:	783a      	ldrb	r2, [r7, #0]
 80059d6:	2a69      	cmp	r2, #105	@ 0x69
 80059d8:	d074      	beq.n	8005ac4 <tiny_vsnprintf_like+0x14c>
 80059da:	d81d      	bhi.n	8005a18 <tiny_vsnprintf_like+0xa0>
 80059dc:	2a63      	cmp	r2, #99	@ 0x63
 80059de:	d02b      	beq.n	8005a38 <tiny_vsnprintf_like+0xc0>
 80059e0:	2a64      	cmp	r2, #100	@ 0x64
 80059e2:	d06f      	beq.n	8005ac4 <tiny_vsnprintf_like+0x14c>
 80059e4:	2a58      	cmp	r2, #88	@ 0x58
 80059e6:	d066      	beq.n	8005ab6 <tiny_vsnprintf_like+0x13e>
        if (*fmt != '%') *str++ = '%';
 80059e8:	2a25      	cmp	r2, #37	@ 0x25
 80059ea:	d11b      	bne.n	8005a24 <tiny_vsnprintf_like+0xac>
        if (*fmt)
 80059ec:	783a      	ldrb	r2, [r7, #0]
 80059ee:	2a00      	cmp	r2, #0
 80059f0:	f000 80a3 	beq.w	8005b3a <tiny_vsnprintf_like+0x1c2>
          *str++ = *fmt;
 80059f4:	f804 2b01 	strb.w	r2, [r4], #1
        CHECK_STR_SIZE(buf, str, size);
 80059f8:	eba4 0208 	sub.w	r2, r4, r8
 80059fc:	42b2      	cmp	r2, r6
 80059fe:	da18      	bge.n	8005a32 <tiny_vsnprintf_like+0xba>
 8005a00:	e7d3      	b.n	80059aa <tiny_vsnprintf_like+0x32>
      flags |= ZEROPAD;
 8005a02:	2101      	movs	r1, #1
 8005a04:	e7dc      	b.n	80059c0 <tiny_vsnprintf_like+0x48>
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 8005a06:	270a      	movs	r7, #10
 8005a08:	fb07 2205 	mla	r2, r7, r5, r2
 8005a0c:	f1a2 0530 	sub.w	r5, r2, #48	@ 0x30
 8005a10:	e7d8      	b.n	80059c4 <tiny_vsnprintf_like+0x4c>
    field_width = -1;
 8005a12:	f04f 35ff 	mov.w	r5, #4294967295
 8005a16:	e7dd      	b.n	80059d4 <tiny_vsnprintf_like+0x5c>
    switch (*fmt)
 8005a18:	2a75      	cmp	r2, #117	@ 0x75
 8005a1a:	d00a      	beq.n	8005a32 <tiny_vsnprintf_like+0xba>
 8005a1c:	2a78      	cmp	r2, #120	@ 0x78
 8005a1e:	d04c      	beq.n	8005aba <tiny_vsnprintf_like+0x142>
 8005a20:	2a73      	cmp	r2, #115	@ 0x73
 8005a22:	d023      	beq.n	8005a6c <tiny_vsnprintf_like+0xf4>
        if (*fmt != '%') *str++ = '%';
 8005a24:	2225      	movs	r2, #37	@ 0x25
 8005a26:	f804 2b01 	strb.w	r2, [r4], #1
        CHECK_STR_SIZE(buf, str, size);
 8005a2a:	eba4 0208 	sub.w	r2, r4, r8
 8005a2e:	42b2      	cmp	r2, r6
 8005a30:	dbdc      	blt.n	80059ec <tiny_vsnprintf_like+0x74>
    base = 10;
 8005a32:	f04f 0c0a 	mov.w	ip, #10
 8005a36:	e042      	b.n	8005abe <tiny_vsnprintf_like+0x146>
 8005a38:	1e61      	subs	r1, r4, #1
    switch (*fmt)
 8005a3a:	462a      	mov	r2, r5
          while (--field_width > 0) *str++ = ' ';
 8005a3c:	2020      	movs	r0, #32
 8005a3e:	3a01      	subs	r2, #1
 8005a40:	2a00      	cmp	r2, #0
 8005a42:	dc10      	bgt.n	8005a66 <tiny_vsnprintf_like+0xee>
 8005a44:	2d00      	cmp	r5, #0
 8005a46:	bfd4      	ite	le
 8005a48:	2100      	movle	r1, #0
 8005a4a:	2101      	movgt	r1, #1
 8005a4c:	2900      	cmp	r1, #0
 8005a4e:	f105 32ff 	add.w	r2, r5, #4294967295
 8005a52:	bf08      	it	eq
 8005a54:	2200      	moveq	r2, #0
 8005a56:	4422      	add	r2, r4
        *str++ = (unsigned char) va_arg(args, int);
 8005a58:	f853 1b04 	ldr.w	r1, [r3], #4
 8005a5c:	7011      	strb	r1, [r2, #0]
 8005a5e:	bf08      	it	eq
 8005a60:	2501      	moveq	r5, #1
 8005a62:	442c      	add	r4, r5
        continue;
 8005a64:	e7a1      	b.n	80059aa <tiny_vsnprintf_like+0x32>
          while (--field_width > 0) *str++ = ' ';
 8005a66:	f801 0f01 	strb.w	r0, [r1, #1]!
 8005a6a:	e7e8      	b.n	8005a3e <tiny_vsnprintf_like+0xc6>
        s = va_arg(args, char *);
 8005a6c:	469a      	mov	sl, r3
        if (!s) s = "<NULL>";
 8005a6e:	4b51      	ldr	r3, [pc, #324]	@ (8005bb4 <tiny_vsnprintf_like+0x23c>)
        s = va_arg(args, char *);
 8005a70:	f85a 9b04 	ldr.w	r9, [sl], #4
        if (!s) s = "<NULL>";
 8005a74:	f1b9 0f00 	cmp.w	r9, #0
 8005a78:	bf08      	it	eq
 8005a7a:	4699      	moveq	r9, r3
        len = strlen(s);
 8005a7c:	4648      	mov	r0, r9
 8005a7e:	f7fa fb7b 	bl	8000178 <strlen>
          while (len < field_width--) *str++ = ' ';
 8005a82:	4623      	mov	r3, r4
 8005a84:	1961      	adds	r1, r4, r5
 8005a86:	f04f 0c20 	mov.w	ip, #32
 8005a8a:	1aca      	subs	r2, r1, r3
 8005a8c:	4290      	cmp	r0, r2
 8005a8e:	db0a      	blt.n	8005aa6 <tiny_vsnprintf_like+0x12e>
 8005a90:	1a2b      	subs	r3, r5, r0
 8005a92:	4285      	cmp	r5, r0
 8005a94:	bfb8      	it	lt
 8005a96:	2300      	movlt	r3, #0
 8005a98:	4423      	add	r3, r4
        for (i = 0; i < len; ++i) *str++ = *s++;
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	4282      	cmp	r2, r0
 8005a9e:	db05      	blt.n	8005aac <tiny_vsnprintf_like+0x134>
 8005aa0:	181c      	adds	r4, r3, r0
        s = va_arg(args, char *);
 8005aa2:	4653      	mov	r3, sl
 8005aa4:	e781      	b.n	80059aa <tiny_vsnprintf_like+0x32>
          while (len < field_width--) *str++ = ' ';
 8005aa6:	f803 cb01 	strb.w	ip, [r3], #1
 8005aaa:	e7ee      	b.n	8005a8a <tiny_vsnprintf_like+0x112>
        for (i = 0; i < len; ++i) *str++ = *s++;
 8005aac:	f819 1002 	ldrb.w	r1, [r9, r2]
 8005ab0:	5499      	strb	r1, [r3, r2]
 8005ab2:	3201      	adds	r2, #1
 8005ab4:	e7f2      	b.n	8005a9c <tiny_vsnprintf_like+0x124>
        flags |= UPPERCASE;
 8005ab6:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
    switch (*fmt)
 8005aba:	f04f 0c10 	mov.w	ip, #16
      num = va_arg(args, unsigned int);
 8005abe:	f853 0b04 	ldr.w	r0, [r3], #4
 8005ac2:	e005      	b.n	8005ad0 <tiny_vsnprintf_like+0x158>
      num = va_arg(args, int);
 8005ac4:	f853 0b04 	ldr.w	r0, [r3], #4
        flags |= SIGN;
 8005ac8:	f041 0102 	orr.w	r1, r1, #2
      num = va_arg(args, int);
 8005acc:	f04f 0c0a 	mov.w	ip, #10
  char *dig = lower_digits;
 8005ad0:	f8df a0e4 	ldr.w	sl, [pc, #228]	@ 8005bb8 <tiny_vsnprintf_like+0x240>
 8005ad4:	f8df 90e4 	ldr.w	r9, [pc, #228]	@ 8005bbc <tiny_vsnprintf_like+0x244>
 8005ad8:	f011 0f40 	tst.w	r1, #64	@ 0x40
 8005adc:	bf08      	it	eq
 8005ade:	46d1      	moveq	r9, sl
 8005ae0:	f8cd 900c 	str.w	r9, [sp, #12]
  c = (type & ZEROPAD) ? '0' : ' ';
 8005ae4:	f011 0901 	ands.w	r9, r1, #1
 8005ae8:	f8cd 9004 	str.w	r9, [sp, #4]
    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 8005aec:	eba4 0208 	sub.w	r2, r4, r8
  c = (type & ZEROPAD) ? '0' : ' ';
 8005af0:	bf0c      	ite	eq
 8005af2:	f04f 0920 	moveq.w	r9, #32
 8005af6:	f04f 0930 	movne.w	r9, #48	@ 0x30
  if (type & SIGN)
 8005afa:	0789      	lsls	r1, r1, #30
    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 8005afc:	eba6 0202 	sub.w	r2, r6, r2
 8005b00:	4686      	mov	lr, r0
  c = (type & ZEROPAD) ? '0' : ' ';
 8005b02:	f8cd 9008 	str.w	r9, [sp, #8]
  if (type & SIGN)
 8005b06:	d51a      	bpl.n	8005b3e <tiny_vsnprintf_like+0x1c6>
    if (num < 0)
 8005b08:	2800      	cmp	r0, #0
 8005b0a:	da18      	bge.n	8005b3e <tiny_vsnprintf_like+0x1c6>
      num = -num;
 8005b0c:	f1c0 0e00 	rsb	lr, r0, #0
      size--;
 8005b10:	3d01      	subs	r5, #1
 8005b12:	212d      	movs	r1, #45	@ 0x2d
 8005b14:	9100      	str	r1, [sp, #0]
 8005b16:	f10d 0a14 	add.w	sl, sp, #20
  i = 0;
 8005b1a:	2100      	movs	r1, #0
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 8005b1c:	46f1      	mov	r9, lr
 8005b1e:	9803      	ldr	r0, [sp, #12]
 8005b20:	fbbe fefc 	udiv	lr, lr, ip
 8005b24:	fb0c 9b1e 	mls	fp, ip, lr, r9
    while (num != 0)
 8005b28:	45cc      	cmp	ip, r9
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 8005b2a:	f810 b00b 	ldrb.w	fp, [r0, fp]
 8005b2e:	f80a bb01 	strb.w	fp, [sl], #1
 8005b32:	f101 0101 	add.w	r1, r1, #1
    while (num != 0)
 8005b36:	d9f1      	bls.n	8005b1c <tiny_vsnprintf_like+0x1a4>
 8005b38:	e007      	b.n	8005b4a <tiny_vsnprintf_like+0x1d2>
          --fmt;
 8005b3a:	3f01      	subs	r7, #1
        CHECK_STR_SIZE(buf, str, size);
 8005b3c:	e735      	b.n	80059aa <tiny_vsnprintf_like+0x32>
  if (num == 0)
 8005b3e:	b990      	cbnz	r0, 8005b66 <tiny_vsnprintf_like+0x1ee>
    tmp[i++] = '0';
 8005b40:	2130      	movs	r1, #48	@ 0x30
 8005b42:	f88d 1014 	strb.w	r1, [sp, #20]
 8005b46:	9000      	str	r0, [sp, #0]
 8005b48:	2101      	movs	r1, #1
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 8005b4a:	9801      	ldr	r0, [sp, #4]
  size -= precision;
 8005b4c:	1a6d      	subs	r5, r5, r1
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 8005b4e:	b198      	cbz	r0, 8005b78 <tiny_vsnprintf_like+0x200>
  if (sign) ASSIGN_STR(sign);
 8005b50:	9800      	ldr	r0, [sp, #0]
 8005b52:	b130      	cbz	r0, 8005b62 <tiny_vsnprintf_like+0x1ea>
 8005b54:	f04f 002d 	mov.w	r0, #45	@ 0x2d
 8005b58:	3a01      	subs	r2, #1
 8005b5a:	f804 0b01 	strb.w	r0, [r4], #1
 8005b5e:	f43f af24 	beq.w	80059aa <tiny_vsnprintf_like+0x32>
 8005b62:	4425      	add	r5, r4
 8005b64:	e013      	b.n	8005b8e <tiny_vsnprintf_like+0x216>
 8005b66:	2100      	movs	r1, #0
 8005b68:	e7d4      	b.n	8005b14 <tiny_vsnprintf_like+0x19c>
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 8005b6a:	f04f 0020 	mov.w	r0, #32
 8005b6e:	3a01      	subs	r2, #1
 8005b70:	f804 0b01 	strb.w	r0, [r4], #1
 8005b74:	f43f af19 	beq.w	80059aa <tiny_vsnprintf_like+0x32>
 8005b78:	2d00      	cmp	r5, #0
 8005b7a:	f105 35ff 	add.w	r5, r5, #4294967295
 8005b7e:	dcf4      	bgt.n	8005b6a <tiny_vsnprintf_like+0x1f2>
 8005b80:	e7e6      	b.n	8005b50 <tiny_vsnprintf_like+0x1d8>
  while (size-- > 0) ASSIGN_STR(c);
 8005b82:	9802      	ldr	r0, [sp, #8]
 8005b84:	f804 0b01 	strb.w	r0, [r4], #1
 8005b88:	3a01      	subs	r2, #1
 8005b8a:	f43f af0e 	beq.w	80059aa <tiny_vsnprintf_like+0x32>
 8005b8e:	1b28      	subs	r0, r5, r4
 8005b90:	2800      	cmp	r0, #0
 8005b92:	dcf6      	bgt.n	8005b82 <tiny_vsnprintf_like+0x20a>
 8005b94:	a805      	add	r0, sp, #20
 8005b96:	4408      	add	r0, r1
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 8005b98:	4422      	add	r2, r4
 8005b9a:	4421      	add	r1, r4
 8005b9c:	428c      	cmp	r4, r1
 8005b9e:	f43f af04 	beq.w	80059aa <tiny_vsnprintf_like+0x32>
 8005ba2:	f810 5d01 	ldrb.w	r5, [r0, #-1]!
 8005ba6:	f804 5b01 	strb.w	r5, [r4], #1
 8005baa:	4294      	cmp	r4, r2
 8005bac:	d1f6      	bne.n	8005b9c <tiny_vsnprintf_like+0x224>
 8005bae:	e6fc      	b.n	80059aa <tiny_vsnprintf_like+0x32>
    return 0;
 8005bb0:	2000      	movs	r0, #0
 8005bb2:	e6f0      	b.n	8005996 <tiny_vsnprintf_like+0x1e>
 8005bb4:	08006373 	.word	0x08006373
 8005bb8:	0800637a 	.word	0x0800637a
 8005bbc:	0800639f 	.word	0x0800639f

08005bc0 <UTIL_SEQ_PreIdle>:
__WEAK void UTIL_SEQ_Idle( void )
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
 8005bc0:	4770      	bx	lr

08005bc2 <UTIL_SEQ_PostIdle>:
   * Unless specified by the application, there is nothing to be done
   */
  return;
}

__WEAK void UTIL_SEQ_PostIdle( void )
 8005bc2:	4770      	bx	lr

08005bc4 <SEQ_BitPosition>:
uint8_t SEQ_BitPosition(uint32_t Value)
{
uint8_t n = 0U;
uint32_t lvalue = Value;

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 8005bc4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005bc8:	bf3a      	itte	cc
 8005bca:	0400      	lslcc	r0, r0, #16
 8005bcc:	2310      	movcc	r3, #16
uint8_t n = 0U;
 8005bce:	2300      	movcs	r3, #0
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 8005bd0:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8005bd4:	bf3e      	ittt	cc
 8005bd6:	3308      	addcc	r3, #8
 8005bd8:	0200      	lslcc	r0, r0, #8
 8005bda:	b2db      	uxtbcc	r3, r3
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 8005bdc:	f1b0 5f80 	cmp.w	r0, #268435456	@ 0x10000000
 8005be0:	bf38      	it	cc
 8005be2:	0100      	lslcc	r0, r0, #4

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 8005be4:	ea4f 7010 	mov.w	r0, r0, lsr #28

  return (uint8_t)(31U-n);
 8005be8:	4a05      	ldr	r2, [pc, #20]	@ (8005c00 <SEQ_BitPosition+0x3c>)
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 8005bea:	bf38      	it	cc
 8005bec:	3304      	addcc	r3, #4
  return (uint8_t)(31U-n);
 8005bee:	5c12      	ldrb	r2, [r2, r0]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 8005bf0:	bf38      	it	cc
 8005bf2:	b2db      	uxtbcc	r3, r3
  return (uint8_t)(31U-n);
 8005bf4:	f1c3 031f 	rsb	r3, r3, #31
 8005bf8:	1a98      	subs	r0, r3, r2
}
 8005bfa:	b2c0      	uxtb	r0, r0
 8005bfc:	4770      	bx	lr
 8005bfe:	bf00      	nop
 8005c00:	0800664c 	.word	0x0800664c

08005c04 <UTIL_SEQ_Run>:
{
 8005c04:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  super_mask_backup = SuperMask;
 8005c08:	4d38      	ldr	r5, [pc, #224]	@ (8005cec <UTIL_SEQ_Run+0xe8>)
  local_taskset = TaskSet;
 8005c0a:	4e39      	ldr	r6, [pc, #228]	@ (8005cf0 <UTIL_SEQ_Run+0xec>)
  super_mask_backup = SuperMask;
 8005c0c:	f8d5 8000 	ldr.w	r8, [r5]
  local_evtset = EvtSet;
 8005c10:	f8df a0e0 	ldr.w	sl, [pc, #224]	@ 8005cf4 <UTIL_SEQ_Run+0xf0>
  local_taskmask = TaskMask;
 8005c14:	f8df b0e0 	ldr.w	fp, [pc, #224]	@ 8005cf8 <UTIL_SEQ_Run+0xf4>
  local_evtwaited =  EvtWaited;
 8005c18:	f8df 90e0 	ldr.w	r9, [pc, #224]	@ 8005cfc <UTIL_SEQ_Run+0xf8>
  local_taskset = TaskSet;
 8005c1c:	f8d6 c000 	ldr.w	ip, [r6]
 8005c20:	4f37      	ldr	r7, [pc, #220]	@ (8005d00 <UTIL_SEQ_Run+0xfc>)
  local_evtset = EvtSet;
 8005c22:	f8da 1000 	ldr.w	r1, [sl]
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8005c26:	4c37      	ldr	r4, [pc, #220]	@ (8005d04 <UTIL_SEQ_Run+0x100>)
  local_taskmask = TaskMask;
 8005c28:	f8db 2000 	ldr.w	r2, [fp]
  local_evtwaited =  EvtWaited;
 8005c2c:	f8d9 3000 	ldr.w	r3, [r9]
  SuperMask &= Mask_bm;
 8005c30:	ea08 0000 	and.w	r0, r8, r0
 8005c34:	6028      	str	r0, [r5, #0]
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8005c36:	6828      	ldr	r0, [r5, #0]
 8005c38:	ea00 0e02 	and.w	lr, r0, r2
 8005c3c:	ea1e 0f0c 	tst.w	lr, ip
 8005c40:	d118      	bne.n	8005c74 <UTIL_SEQ_Run+0x70>
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8005c42:	f04f 33ff 	mov.w	r3, #4294967295
 8005c46:	603b      	str	r3, [r7, #0]
  UTIL_SEQ_PreIdle( );
 8005c48:	f7ff ffba 	bl	8005bc0 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c4c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005c50:	b672      	cpsid	i
  local_taskset = TaskSet;
 8005c52:	6833      	ldr	r3, [r6, #0]
  local_evtset = EvtSet;
 8005c54:	f8da 2000 	ldr.w	r2, [sl]
  local_taskmask = TaskMask;
 8005c58:	f8db 1000 	ldr.w	r1, [fp]
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 8005c5c:	400b      	ands	r3, r1
 8005c5e:	6829      	ldr	r1, [r5, #0]
 8005c60:	420b      	tst	r3, r1
 8005c62:	d03c      	beq.n	8005cde <UTIL_SEQ_Run+0xda>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c64:	f384 8810 	msr	PRIMASK, r4
  UTIL_SEQ_PostIdle( );
 8005c68:	f7ff ffab 	bl	8005bc2 <UTIL_SEQ_PostIdle>
  SuperMask = super_mask_backup;
 8005c6c:	f8c5 8000 	str.w	r8, [r5]
}
 8005c70:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8005c74:	4219      	tst	r1, r3
 8005c76:	d1e4      	bne.n	8005c42 <UTIL_SEQ_Run+0x3e>
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8005c78:	6823      	ldr	r3, [r4, #0]
    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 8005c7a:	6823      	ldr	r3, [r4, #0]
 8005c7c:	4003      	ands	r3, r0
 8005c7e:	4013      	ands	r3, r2
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8005c80:	6862      	ldr	r2, [r4, #4]
 8005c82:	421a      	tst	r2, r3
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8005c84:	bf04      	itt	eq
 8005c86:	f04f 32ff 	moveq.w	r2, #4294967295
 8005c8a:	6062      	streq	r2, [r4, #4]
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8005c8c:	6860      	ldr	r0, [r4, #4]
 8005c8e:	4018      	ands	r0, r3
 8005c90:	f7ff ff98 	bl	8005bc4 <SEQ_BitPosition>
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8005c94:	6862      	ldr	r2, [r4, #4]
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8005c96:	6038      	str	r0, [r7, #0]
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8005c98:	2301      	movs	r3, #1
 8005c9a:	fa03 f000 	lsl.w	r0, r3, r0
 8005c9e:	ea22 0200 	bic.w	r2, r2, r0
 8005ca2:	6062      	str	r2, [r4, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ca4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005ca8:	b672      	cpsid	i
    TaskSet &= ~(1U << CurrentTaskIdx);
 8005caa:	683a      	ldr	r2, [r7, #0]
 8005cac:	4093      	lsls	r3, r2
 8005cae:	6832      	ldr	r2, [r6, #0]
 8005cb0:	ea22 0203 	bic.w	r2, r2, r3
 8005cb4:	6032      	str	r2, [r6, #0]
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 8005cb6:	6822      	ldr	r2, [r4, #0]
 8005cb8:	ea22 0303 	bic.w	r3, r2, r3
 8005cbc:	6023      	str	r3, [r4, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cbe:	f381 8810 	msr	PRIMASK, r1
    TaskCb[CurrentTaskIdx]( );
 8005cc2:	4a11      	ldr	r2, [pc, #68]	@ (8005d08 <UTIL_SEQ_Run+0x104>)
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cca:	4798      	blx	r3
    local_taskset = TaskSet;
 8005ccc:	f8d6 c000 	ldr.w	ip, [r6]
    local_evtset = EvtSet;
 8005cd0:	f8da 1000 	ldr.w	r1, [sl]
    local_taskmask = TaskMask;
 8005cd4:	f8db 2000 	ldr.w	r2, [fp]
    local_evtwaited = EvtWaited;
 8005cd8:	f8d9 3000 	ldr.w	r3, [r9]
 8005cdc:	e7ab      	b.n	8005c36 <UTIL_SEQ_Run+0x32>
    if ((local_evtset & EvtWaited)== 0U)
 8005cde:	f8d9 3000 	ldr.w	r3, [r9]
 8005ce2:	4213      	tst	r3, r2
 8005ce4:	d1be      	bne.n	8005c64 <UTIL_SEQ_Run+0x60>
      UTIL_SEQ_Idle( );
 8005ce6:	f7fa fe6d 	bl	80009c4 <UTIL_SEQ_Idle>
 8005cea:	e7bb      	b.n	8005c64 <UTIL_SEQ_Run+0x60>
 8005cec:	20000010 	.word	0x20000010
 8005cf0:	20000384 	.word	0x20000384
 8005cf4:	20000380 	.word	0x20000380
 8005cf8:	20000014 	.word	0x20000014
 8005cfc:	2000037c 	.word	0x2000037c
 8005d00:	20000378 	.word	0x20000378
 8005d04:	2000036c 	.word	0x2000036c
 8005d08:	20000374 	.word	0x20000374

08005d0c <UTIL_TIMER_Init>:
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 8005d0c:	4b02      	ldr	r3, [pc, #8]	@ (8005d18 <UTIL_TIMER_Init+0xc>)
 8005d0e:	2200      	movs	r2, #0
 8005d10:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 8005d12:	4b02      	ldr	r3, [pc, #8]	@ (8005d1c <UTIL_TIMER_Init+0x10>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4718      	bx	r3
 8005d18:	20000388 	.word	0x20000388
 8005d1c:	08006478 	.word	0x08006478

08005d20 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 8005d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d22:	4604      	mov	r4, r0
 8005d24:	4617      	mov	r7, r2
 8005d26:	4608      	mov	r0, r1
 8005d28:	461e      	mov	r6, r3
  if((TimerObject != NULL) && (Callback != NULL))
 8005d2a:	b17c      	cbz	r4, 8005d4c <UTIL_TIMER_Create+0x2c>
 8005d2c:	b173      	cbz	r3, 8005d4c <UTIL_TIMER_Create+0x2c>
  {
    TimerObject->Timestamp = 0U;
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 8005d2e:	4b08      	ldr	r3, [pc, #32]	@ (8005d50 <UTIL_TIMER_Create+0x30>)
    TimerObject->Timestamp = 0U;
 8005d30:	2500      	movs	r5, #0
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 8005d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    TimerObject->Timestamp = 0U;
 8005d34:	6025      	str	r5, [r4, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 8005d36:	4798      	blx	r3
    TimerObject->IsPending = 0U;
    TimerObject->IsRunning = 0U;
    TimerObject->IsReloadStopped = 0U;
    TimerObject->Callback = Callback;
    TimerObject->argument = Argument;
 8005d38:	9b06      	ldr	r3, [sp, #24]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 8005d3a:	6060      	str	r0, [r4, #4]
    TimerObject->IsPending = 0U;
 8005d3c:	8125      	strh	r5, [r4, #8]
    TimerObject->IsReloadStopped = 0U;
 8005d3e:	72a5      	strb	r5, [r4, #10]
    TimerObject->Callback = Callback;
 8005d40:	60e6      	str	r6, [r4, #12]
    TimerObject->argument = Argument;
 8005d42:	6123      	str	r3, [r4, #16]
    TimerObject->Mode = Mode;
 8005d44:	72e7      	strb	r7, [r4, #11]
    TimerObject->Next = NULL;
 8005d46:	6165      	str	r5, [r4, #20]
    return UTIL_TIMER_OK;
 8005d48:	4628      	mov	r0, r5
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
  }
}
 8005d4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return UTIL_TIMER_INVALID_PARAM;
 8005d4c:	2001      	movs	r0, #1
 8005d4e:	e7fc      	b.n	8005d4a <UTIL_TIMER_Create+0x2a>
 8005d50:	08006478 	.word	0x08006478

08005d54 <UTIL_TIMER_GetCurrentTime>:
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 8005d54:	b510      	push	{r4, lr}
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 8005d56:	4c03      	ldr	r4, [pc, #12]	@ (8005d64 <UTIL_TIMER_GetCurrentTime+0x10>)
 8005d58:	69e3      	ldr	r3, [r4, #28]
 8005d5a:	4798      	blx	r3
  return  UTIL_TimerDriver.Tick2ms(now);
 8005d5c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
}
 8005d5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return  UTIL_TimerDriver.Tick2ms(now);
 8005d62:	4718      	bx	r3
 8005d64:	08006478 	.word	0x08006478

08005d68 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 8005d68:	b570      	push	{r4, r5, r6, lr}
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8005d6a:	4d06      	ldr	r5, [pc, #24]	@ (8005d84 <UTIL_TIMER_GetElapsedTime+0x1c>)
 8005d6c:	69eb      	ldr	r3, [r5, #28]
{
 8005d6e:	4606      	mov	r6, r0
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8005d70:	4798      	blx	r3
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 8005d72:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8005d74:	4604      	mov	r4, r0
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 8005d76:	4630      	mov	r0, r6
 8005d78:	4798      	blx	r3
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 8005d7a:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8005d7c:	1a20      	subs	r0, r4, r0
}
 8005d7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 8005d82:	4718      	bx	r3
 8005d84:	08006478 	.word	0x08006478

08005d88 <TimerExists>:
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8005d88:	4b05      	ldr	r3, [pc, #20]	@ (8005da0 <TimerExists+0x18>)
 8005d8a:	681b      	ldr	r3, [r3, #0]

  while( cur != NULL )
 8005d8c:	b90b      	cbnz	r3, 8005d92 <TimerExists+0xa>
    {
      return true;
    }
    cur = cur->Next;
  }
  return false;
 8005d8e:	4618      	mov	r0, r3
 8005d90:	4770      	bx	lr
    if( cur == TimerObject )
 8005d92:	4283      	cmp	r3, r0
 8005d94:	d001      	beq.n	8005d9a <TimerExists+0x12>
    cur = cur->Next;
 8005d96:	695b      	ldr	r3, [r3, #20]
 8005d98:	e7f8      	b.n	8005d8c <TimerExists+0x4>
      return true;
 8005d9a:	2001      	movs	r0, #1
}
 8005d9c:	4770      	bx	lr
 8005d9e:	bf00      	nop
 8005da0:	20000388 	.word	0x20000388

08005da4 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 8005da4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 8005da8:	4e0b      	ldr	r6, [pc, #44]	@ (8005dd8 <TimerSetTimeout+0x34>)
 8005daa:	6a33      	ldr	r3, [r6, #32]
{
 8005dac:	4604      	mov	r4, r0
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 8005dae:	4798      	blx	r3
  TimerObject->IsPending = 1;
 8005db0:	2301      	movs	r3, #1

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 8005db2:	69b7      	ldr	r7, [r6, #24]
  TimerObject->IsPending = 1;
 8005db4:	7223      	strb	r3, [r4, #8]
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 8005db6:	f8d4 8000 	ldr.w	r8, [r4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 8005dba:	4605      	mov	r5, r0
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 8005dbc:	47b8      	blx	r7
 8005dbe:	4428      	add	r0, r5
 8005dc0:	4580      	cmp	r8, r0
 8005dc2:	d202      	bcs.n	8005dca <TimerSetTimeout+0x26>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 8005dc4:	47b8      	blx	r7
 8005dc6:	4428      	add	r0, r5
 8005dc8:	6020      	str	r0, [r4, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 8005dca:	68b3      	ldr	r3, [r6, #8]
 8005dcc:	6820      	ldr	r0, [r4, #0]
 8005dce:	9301      	str	r3, [sp, #4]
}
 8005dd0:	b002      	add	sp, #8
 8005dd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 8005dd6:	4718      	bx	r3
 8005dd8:	08006478 	.word	0x08006478

08005ddc <UTIL_TIMER_Stop>:
{
 8005ddc:	b570      	push	{r4, r5, r6, lr}
  if (NULL != TimerObject)
 8005dde:	b320      	cbz	r0, 8005e2a <UTIL_TIMER_Stop+0x4e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005de0:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005de4:	b672      	cpsid	i
    UTIL_TIMER_Object_t* prev = TimerListHead;
 8005de6:	4d12      	ldr	r5, [pc, #72]	@ (8005e30 <UTIL_TIMER_Stop+0x54>)
 8005de8:	682b      	ldr	r3, [r5, #0]
    TimerObject->IsReloadStopped = 1U;
 8005dea:	2201      	movs	r2, #1
 8005dec:	7282      	strb	r2, [r0, #10]
    if(NULL != TimerListHead)
 8005dee:	b153      	cbz	r3, 8005e06 <UTIL_TIMER_Stop+0x2a>
      TimerObject->IsRunning = 0U;
 8005df0:	2200      	movs	r2, #0
 8005df2:	7242      	strb	r2, [r0, #9]
      if( TimerListHead == TimerObject ) /* Stop the Head */
 8005df4:	4298      	cmp	r0, r3
          if( TimerListHead->Next != NULL )
 8005df6:	695c      	ldr	r4, [r3, #20]
      if( TimerListHead == TimerObject ) /* Stop the Head */
 8005df8:	d10e      	bne.n	8005e18 <UTIL_TIMER_Stop+0x3c>
          TimerListHead->IsPending = 0;
 8005dfa:	7202      	strb	r2, [r0, #8]
          if( TimerListHead->Next != NULL )
 8005dfc:	b13c      	cbz	r4, 8005e0e <UTIL_TIMER_Stop+0x32>
            TimerSetTimeout( TimerListHead );
 8005dfe:	4620      	mov	r0, r4
            TimerListHead = TimerListHead->Next;
 8005e00:	602c      	str	r4, [r5, #0]
            TimerSetTimeout( TimerListHead );
 8005e02:	f7ff ffcf 	bl	8005da4 <TimerSetTimeout>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e06:	f386 8810 	msr	PRIMASK, r6
}
 8005e0a:	2000      	movs	r0, #0
}
 8005e0c:	bd70      	pop	{r4, r5, r6, pc}
            UTIL_TimerDriver.StopTimerEvt( );
 8005e0e:	4b09      	ldr	r3, [pc, #36]	@ (8005e34 <UTIL_TIMER_Stop+0x58>)
 8005e10:	68db      	ldr	r3, [r3, #12]
 8005e12:	4798      	blx	r3
            TimerListHead = NULL;
 8005e14:	602c      	str	r4, [r5, #0]
 8005e16:	e7f6      	b.n	8005e06 <UTIL_TIMER_Stop+0x2a>
            cur = cur->Next;
 8005e18:	461a      	mov	r2, r3
 8005e1a:	695b      	ldr	r3, [r3, #20]
        while( cur != NULL )
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d0f2      	beq.n	8005e06 <UTIL_TIMER_Stop+0x2a>
          if( cur == TimerObject )
 8005e20:	4298      	cmp	r0, r3
 8005e22:	d1f9      	bne.n	8005e18 <UTIL_TIMER_Stop+0x3c>
            if( cur->Next != NULL )
 8005e24:	6943      	ldr	r3, [r0, #20]
              prev->Next = cur;
 8005e26:	6153      	str	r3, [r2, #20]
 8005e28:	e7ed      	b.n	8005e06 <UTIL_TIMER_Stop+0x2a>
    ret = UTIL_TIMER_INVALID_PARAM;
 8005e2a:	2001      	movs	r0, #1
 8005e2c:	e7ee      	b.n	8005e0c <UTIL_TIMER_Stop+0x30>
 8005e2e:	bf00      	nop
 8005e30:	20000388 	.word	0x20000388
 8005e34:	08006478 	.word	0x08006478

08005e38 <TimerInsertTimer>:
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8005e38:	4b08      	ldr	r3, [pc, #32]	@ (8005e5c <TimerInsertTimer+0x24>)
{
 8005e3a:	b510      	push	{r4, lr}
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8005e3c:	681a      	ldr	r2, [r3, #0]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 8005e3e:	6953      	ldr	r3, [r2, #20]

  while (cur->Next != NULL )
 8005e40:	6951      	ldr	r1, [r2, #20]
 8005e42:	b911      	cbnz	r1, 8005e4a <TimerInsertTimer+0x12>
        cur = next;
        next = next->Next;
    }
    else
    {
        cur->Next = TimerObject;
 8005e44:	6150      	str	r0, [r2, #20]
        TimerObject->Next = next;
 8005e46:	6141      	str	r1, [r0, #20]

    }
  }
  cur->Next = TimerObject;
  TimerObject->Next = NULL;
}
 8005e48:	bd10      	pop	{r4, pc}
    if( TimerObject->Timestamp  > next->Timestamp )
 8005e4a:	6804      	ldr	r4, [r0, #0]
 8005e4c:	6819      	ldr	r1, [r3, #0]
 8005e4e:	428c      	cmp	r4, r1
 8005e50:	d902      	bls.n	8005e58 <TimerInsertTimer+0x20>
        cur = next;
 8005e52:	461a      	mov	r2, r3
        next = next->Next;
 8005e54:	695b      	ldr	r3, [r3, #20]
 8005e56:	e7f3      	b.n	8005e40 <TimerInsertTimer+0x8>
 8005e58:	4619      	mov	r1, r3
 8005e5a:	e7f3      	b.n	8005e44 <TimerInsertTimer+0xc>
 8005e5c:	20000388 	.word	0x20000388

08005e60 <TimerInsertNewHeadTimer>:
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8005e60:	4a04      	ldr	r2, [pc, #16]	@ (8005e74 <TimerInsertNewHeadTimer+0x14>)
 8005e62:	6813      	ldr	r3, [r2, #0]

  if( cur != NULL )
 8005e64:	b10b      	cbz	r3, 8005e6a <TimerInsertNewHeadTimer+0xa>
  {
    cur->IsPending = 0;
 8005e66:	2100      	movs	r1, #0
 8005e68:	7219      	strb	r1, [r3, #8]
  }

  TimerObject->Next = cur;
 8005e6a:	6143      	str	r3, [r0, #20]
  TimerListHead = TimerObject;
 8005e6c:	6010      	str	r0, [r2, #0]
  TimerSetTimeout( TimerListHead );
 8005e6e:	f7ff bf99 	b.w	8005da4 <TimerSetTimeout>
 8005e72:	bf00      	nop
 8005e74:	20000388 	.word	0x20000388

08005e78 <UTIL_TIMER_Start>:
{
 8005e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 8005e7c:	4604      	mov	r4, r0
 8005e7e:	2800      	cmp	r0, #0
 8005e80:	d02d      	beq.n	8005ede <UTIL_TIMER_Start+0x66>
 8005e82:	f7ff ff81 	bl	8005d88 <TimerExists>
 8005e86:	bb50      	cbnz	r0, 8005ede <UTIL_TIMER_Start+0x66>
 8005e88:	7a65      	ldrb	r5, [r4, #9]
 8005e8a:	bb45      	cbnz	r5, 8005ede <UTIL_TIMER_Start+0x66>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e8c:	f3ef 8810 	mrs	r8, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005e90:	b672      	cpsid	i
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 8005e92:	4e14      	ldr	r6, [pc, #80]	@ (8005ee4 <UTIL_TIMER_Start+0x6c>)
    ticks = TimerObject->ReloadValue;
 8005e94:	6867      	ldr	r7, [r4, #4]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 8005e96:	6a33      	ldr	r3, [r6, #32]
 8005e98:	4798      	blx	r3
    TimerObject->Timestamp = ticks;
 8005e9a:	4287      	cmp	r7, r0
 8005e9c:	bf2c      	ite	cs
 8005e9e:	6027      	strcs	r7, [r4, #0]
 8005ea0:	6020      	strcc	r0, [r4, #0]
    if( TimerListHead == NULL )
 8005ea2:	4f11      	ldr	r7, [pc, #68]	@ (8005ee8 <UTIL_TIMER_Start+0x70>)
    TimerObject->IsReloadStopped = 0U;
 8005ea4:	72a5      	strb	r5, [r4, #10]
    TimerObject->IsPending = 0U;
 8005ea6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005eaa:	8123      	strh	r3, [r4, #8]
    if( TimerListHead == NULL )
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	b94b      	cbnz	r3, 8005ec4 <UTIL_TIMER_Start+0x4c>
      UTIL_TimerDriver.SetTimerContext();
 8005eb0:	6933      	ldr	r3, [r6, #16]
 8005eb2:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 8005eb4:	4620      	mov	r0, r4
        TimerInsertNewHeadTimer( TimerObject);
 8005eb6:	f7ff ffd3 	bl	8005e60 <TimerInsertNewHeadTimer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005eba:	f388 8810 	msr	PRIMASK, r8
}
 8005ebe:	4628      	mov	r0, r5
 8005ec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 8005ec4:	69b3      	ldr	r3, [r6, #24]
 8005ec6:	4798      	blx	r3
      TimerObject->Timestamp += elapsedTime;
 8005ec8:	6823      	ldr	r3, [r4, #0]
 8005eca:	4418      	add	r0, r3
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 8005ecc:	683b      	ldr	r3, [r7, #0]
      TimerObject->Timestamp += elapsedTime;
 8005ece:	6020      	str	r0, [r4, #0]
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4298      	cmp	r0, r3
        TimerInsertNewHeadTimer( TimerObject);
 8005ed4:	4620      	mov	r0, r4
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 8005ed6:	d3ee      	bcc.n	8005eb6 <UTIL_TIMER_Start+0x3e>
        TimerInsertTimer( TimerObject);
 8005ed8:	f7ff ffae 	bl	8005e38 <TimerInsertTimer>
 8005edc:	e7ed      	b.n	8005eba <UTIL_TIMER_Start+0x42>
    ret =  UTIL_TIMER_INVALID_PARAM;
 8005ede:	2501      	movs	r5, #1
 8005ee0:	e7ed      	b.n	8005ebe <UTIL_TIMER_Start+0x46>
 8005ee2:	bf00      	nop
 8005ee4:	08006478 	.word	0x08006478
 8005ee8:	20000388 	.word	0x20000388

08005eec <UTIL_TIMER_SetPeriod>:
{
 8005eec:	b510      	push	{r4, lr}
 8005eee:	4604      	mov	r4, r0
 8005ef0:	4608      	mov	r0, r1
  if(NULL == TimerObject)
 8005ef2:	b17c      	cbz	r4, 8005f14 <UTIL_TIMER_SetPeriod+0x28>
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 8005ef4:	4b08      	ldr	r3, [pc, #32]	@ (8005f18 <UTIL_TIMER_SetPeriod+0x2c>)
 8005ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ef8:	4798      	blx	r3
 8005efa:	6060      	str	r0, [r4, #4]
    if(TimerExists(TimerObject))
 8005efc:	4620      	mov	r0, r4
 8005efe:	f7ff ff43 	bl	8005d88 <TimerExists>
 8005f02:	b140      	cbz	r0, 8005f16 <UTIL_TIMER_SetPeriod+0x2a>
      (void)UTIL_TIMER_Stop(TimerObject);
 8005f04:	4620      	mov	r0, r4
 8005f06:	f7ff ff69 	bl	8005ddc <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 8005f0a:	4620      	mov	r0, r4
}
 8005f0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      ret = UTIL_TIMER_Start(TimerObject);
 8005f10:	f7ff bfb2 	b.w	8005e78 <UTIL_TIMER_Start>
	  ret = UTIL_TIMER_INVALID_PARAM;
 8005f14:	2001      	movs	r0, #1
}
 8005f16:	bd10      	pop	{r4, pc}
 8005f18:	08006478 	.word	0x08006478

08005f1c <UTIL_TIMER_IRQ_Handler>:
{
 8005f1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f20:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005f24:	b672      	cpsid	i
  old  =  UTIL_TimerDriver.GetTimerContext( );
 8005f26:	4e1d      	ldr	r6, [pc, #116]	@ (8005f9c <UTIL_TIMER_IRQ_Handler+0x80>)
  if ( TimerListHead != NULL )
 8005f28:	4d1d      	ldr	r5, [pc, #116]	@ (8005fa0 <UTIL_TIMER_IRQ_Handler+0x84>)
  old  =  UTIL_TimerDriver.GetTimerContext( );
 8005f2a:	6973      	ldr	r3, [r6, #20]
 8005f2c:	4798      	blx	r3
  now  =  UTIL_TimerDriver.SetTimerContext( );
 8005f2e:	6933      	ldr	r3, [r6, #16]
  old  =  UTIL_TimerDriver.GetTimerContext( );
 8005f30:	4604      	mov	r4, r0
  now  =  UTIL_TimerDriver.SetTimerContext( );
 8005f32:	4798      	blx	r3
  if ( TimerListHead != NULL )
 8005f34:	682b      	ldr	r3, [r5, #0]
 8005f36:	b94b      	cbnz	r3, 8005f4c <UTIL_TIMER_IRQ_Handler+0x30>
      cur->IsPending = 0;
 8005f38:	f04f 0800 	mov.w	r8, #0
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8005f3c:	682b      	ldr	r3, [r5, #0]
 8005f3e:	b98b      	cbnz	r3, 8005f64 <UTIL_TIMER_IRQ_Handler+0x48>
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 8005f40:	6828      	ldr	r0, [r5, #0]
 8005f42:	bb28      	cbnz	r0, 8005f90 <UTIL_TIMER_IRQ_Handler+0x74>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f44:	f387 8810 	msr	PRIMASK, r7
}
 8005f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  DeltaContext = now  - old; /*intentional wrap around */
 8005f4c:	1b01      	subs	r1, r0, r4
        cur->Timestamp -= DeltaContext;
 8005f4e:	1a24      	subs	r4, r4, r0
      if (cur->Timestamp > DeltaContext)
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	428a      	cmp	r2, r1
        cur->Timestamp -= DeltaContext;
 8005f54:	bf8c      	ite	hi
 8005f56:	1912      	addhi	r2, r2, r4
        cur->Timestamp = 0;
 8005f58:	2200      	movls	r2, #0
 8005f5a:	601a      	str	r2, [r3, #0]
      cur = cur->Next;
 8005f5c:	695b      	ldr	r3, [r3, #20]
    } while(cur != NULL);
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d1f6      	bne.n	8005f50 <UTIL_TIMER_IRQ_Handler+0x34>
 8005f62:	e7e9      	b.n	8005f38 <UTIL_TIMER_IRQ_Handler+0x1c>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8005f64:	681c      	ldr	r4, [r3, #0]
 8005f66:	b11c      	cbz	r4, 8005f70 <UTIL_TIMER_IRQ_Handler+0x54>
 8005f68:	69b3      	ldr	r3, [r6, #24]
 8005f6a:	4798      	blx	r3
 8005f6c:	4284      	cmp	r4, r0
 8005f6e:	d2e7      	bcs.n	8005f40 <UTIL_TIMER_IRQ_Handler+0x24>
      cur = TimerListHead;
 8005f70:	682c      	ldr	r4, [r5, #0]
      TimerListHead = TimerListHead->Next;
 8005f72:	6963      	ldr	r3, [r4, #20]
 8005f74:	602b      	str	r3, [r5, #0]
      cur->IsPending = 0;
 8005f76:	f8a4 8008 	strh.w	r8, [r4, #8]
      cur->Callback(cur->argument);
 8005f7a:	e9d4 3003 	ldrd	r3, r0, [r4, #12]
 8005f7e:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 8005f80:	8963      	ldrh	r3, [r4, #10]
 8005f82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f86:	d1d9      	bne.n	8005f3c <UTIL_TIMER_IRQ_Handler+0x20>
        (void)UTIL_TIMER_Start(cur);
 8005f88:	4620      	mov	r0, r4
 8005f8a:	f7ff ff75 	bl	8005e78 <UTIL_TIMER_Start>
 8005f8e:	e7d5      	b.n	8005f3c <UTIL_TIMER_IRQ_Handler+0x20>
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 8005f90:	7a03      	ldrb	r3, [r0, #8]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d1d6      	bne.n	8005f44 <UTIL_TIMER_IRQ_Handler+0x28>
    TimerSetTimeout( TimerListHead );
 8005f96:	f7ff ff05 	bl	8005da4 <TimerSetTimeout>
 8005f9a:	e7d3      	b.n	8005f44 <UTIL_TIMER_IRQ_Handler+0x28>
 8005f9c:	08006478 	.word	0x08006478
 8005fa0:	20000388 	.word	0x20000388

08005fa4 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 8005fa4:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fa6:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005faa:	b672      	cpsid	i
  uint16_t freesize;
  int16_t ret = -1;

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 8005fac:	4b14      	ldr	r3, [pc, #80]	@ (8006000 <TRACE_AllocateBufer+0x5c>)
 8005fae:	8a5c      	ldrh	r4, [r3, #18]
 8005fb0:	8a1a      	ldrh	r2, [r3, #16]
 8005fb2:	4294      	cmp	r4, r2
 8005fb4:	d113      	bne.n	8005fde <TRACE_AllocateBufer+0x3a>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8005fb6:	f5c4 7200 	rsb	r2, r4, #512	@ 0x200
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 8005fba:	b292      	uxth	r2, r2
 8005fbc:	4290      	cmp	r0, r2
 8005fbe:	d306      	bcc.n	8005fce <TRACE_AllocateBufer+0x2a>
 8005fc0:	4284      	cmp	r4, r0
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 8005fc2:	d918      	bls.n	8005ff6 <TRACE_AllocateBufer+0x52>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 8005fc8:	2200      	movs	r2, #0
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 8005fca:	801c      	strh	r4, [r3, #0]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 8005fcc:	825a      	strh	r2, [r3, #18]
#endif
  }

  if(freesize > Size)
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 8005fce:	8a5a      	ldrh	r2, [r3, #18]
 8005fd0:	800a      	strh	r2, [r1, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 8005fd2:	4402      	add	r2, r0
 8005fd4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fd8:	825a      	strh	r2, [r3, #18]
    ret = 0;
 8005fda:	2000      	movs	r0, #0
 8005fdc:	e00d      	b.n	8005ffa <TRACE_AllocateBufer+0x56>
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8005fde:	d906      	bls.n	8005fee <TRACE_AllocateBufer+0x4a>
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8005fe0:	f5c4 7500 	rsb	r5, r4, #512	@ 0x200
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 8005fe4:	b2ad      	uxth	r5, r5
 8005fe6:	4285      	cmp	r5, r0
 8005fe8:	d8f1      	bhi.n	8005fce <TRACE_AllocateBufer+0x2a>
 8005fea:	4282      	cmp	r2, r0
 8005fec:	e7e9      	b.n	8005fc2 <TRACE_AllocateBufer+0x1e>
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 8005fee:	1b12      	subs	r2, r2, r4
  if(freesize > Size)
 8005ff0:	b292      	uxth	r2, r2
 8005ff2:	4282      	cmp	r2, r0
 8005ff4:	d8eb      	bhi.n	8005fce <TRACE_AllocateBufer+0x2a>
  int16_t ret = -1;
 8005ff6:	f04f 30ff 	mov.w	r0, #4294967295
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ffa:	f386 8810 	msr	PRIMASK, r6
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
}
 8005ffe:	bd70      	pop	{r4, r5, r6, pc}
 8006000:	2000068c 	.word	0x2000068c

08006004 <TRACE_Lock>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006004:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8006008:	b672      	cpsid	i
 * @retval None.
 */
static void TRACE_Lock(void)
{
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
  ADV_TRACE_Ctx.TraceLock++;
 800600a:	4a03      	ldr	r2, [pc, #12]	@ (8006018 <TRACE_Lock+0x14>)
 800600c:	8ad3      	ldrh	r3, [r2, #22]
 800600e:	3301      	adds	r3, #1
 8006010:	82d3      	strh	r3, [r2, #22]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006012:	f381 8810 	msr	PRIMASK, r1
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8006016:	4770      	bx	lr
 8006018:	2000068c 	.word	0x2000068c

0800601c <TRACE_UnLock>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800601c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8006020:	b672      	cpsid	i
 * @retval None.
 */
static void TRACE_UnLock(void)
{
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
  ADV_TRACE_Ctx.TraceLock--;
 8006022:	4a03      	ldr	r2, [pc, #12]	@ (8006030 <TRACE_UnLock+0x14>)
 8006024:	8ad3      	ldrh	r3, [r2, #22]
 8006026:	3b01      	subs	r3, #1
 8006028:	82d3      	strh	r3, [r2, #22]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800602a:	f381 8810 	msr	PRIMASK, r1
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800602e:	4770      	bx	lr
 8006030:	2000068c 	.word	0x2000068c

08006034 <UTIL_ADV_TRACE_Init>:
{
 8006034:	b510      	push	{r4, lr}
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 8006036:	4808      	ldr	r0, [pc, #32]	@ (8006058 <UTIL_ADV_TRACE_Init+0x24>)
 8006038:	2218      	movs	r2, #24
 800603a:	2100      	movs	r1, #0
 800603c:	f7ff fc6e 	bl	800591c <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 8006040:	4806      	ldr	r0, [pc, #24]	@ (800605c <UTIL_ADV_TRACE_Init+0x28>)
 8006042:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006046:	2100      	movs	r1, #0
 8006048:	f7ff fc68 	bl	800591c <UTIL_MEM_set_8>
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 800604c:	4b04      	ldr	r3, [pc, #16]	@ (8006060 <UTIL_ADV_TRACE_Init+0x2c>)
 800604e:	4805      	ldr	r0, [pc, #20]	@ (8006064 <UTIL_ADV_TRACE_Init+0x30>)
 8006050:	681b      	ldr	r3, [r3, #0]
}
 8006052:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 8006056:	4718      	bx	r3
 8006058:	2000068c 	.word	0x2000068c
 800605c:	2000048c 	.word	0x2000048c
 8006060:	080064a4 	.word	0x080064a4
 8006064:	080061d1 	.word	0x080061d1

08006068 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
  ADV_TRACE_Ctx.timestamp_func = *cb;
 8006068:	4b01      	ldr	r3, [pc, #4]	@ (8006070 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x8>)
 800606a:	6058      	str	r0, [r3, #4]
}
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	2000068c 	.word	0x2000068c

08006074 <UTIL_ADV_TRACE_SetVerboseLevel>:
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 8006074:	4b01      	ldr	r3, [pc, #4]	@ (800607c <UTIL_ADV_TRACE_SetVerboseLevel+0x8>)
 8006076:	7218      	strb	r0, [r3, #8]
}
 8006078:	4770      	bx	lr
 800607a:	bf00      	nop
 800607c:	2000068c 	.word	0x2000068c

08006080 <TRACE_Send>:
{
 8006080:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006082:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8006086:	b672      	cpsid	i
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 8006088:	4c1c      	ldr	r4, [pc, #112]	@ (80060fc <TRACE_Send+0x7c>)
  if(TRACE_IsLocked() == 0u)
 800608a:	8ae0      	ldrh	r0, [r4, #22]
 800608c:	2800      	cmp	r0, #0
 800608e:	d12f      	bne.n	80060f0 <TRACE_Send+0x70>
    TRACE_Lock();
 8006090:	f7ff ffb8 	bl	8006004 <TRACE_Lock>
    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 8006094:	8a21      	ldrh	r1, [r4, #16]
 8006096:	8a62      	ldrh	r2, [r4, #18]
 8006098:	4291      	cmp	r1, r2
 800609a:	d027      	beq.n	80060ec <TRACE_Send+0x6c>
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800609c:	78a3      	ldrb	r3, [r4, #2]
 800609e:	2b01      	cmp	r3, #1
 80060a0:	d112      	bne.n	80060c8 <TRACE_Send+0x48>
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 80060a2:	8823      	ldrh	r3, [r4, #0]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 80060a4:	8020      	strh	r0, [r4, #0]
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 80060a6:	1a5b      	subs	r3, r3, r1
 80060a8:	b29b      	uxth	r3, r3
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 80060aa:	2102      	movs	r1, #2
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 80060ac:	82a3      	strh	r3, [r4, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 80060ae:	70a1      	strb	r1, [r4, #2]
        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 80060b0:	b963      	cbnz	r3, 80060cc <TRACE_Send+0x4c>
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 80060b2:	70a3      	strb	r3, [r4, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 80060b4:	8223      	strh	r3, [r4, #16]
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 80060b6:	8a23      	ldrh	r3, [r4, #16]
 80060b8:	429a      	cmp	r2, r3
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 80060ba:	bf8b      	itete	hi
 80060bc:	1ad2      	subhi	r2, r2, r3
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 80060be:	f5c3 7300 	rsbls	r3, r3, #512	@ 0x200
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 80060c2:	82a2      	strhhi	r2, [r4, #20]
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 80060c4:	82a3      	strhls	r3, [r4, #20]
 80060c6:	e001      	b.n	80060cc <TRACE_Send+0x4c>
      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d0f4      	beq.n	80060b6 <TRACE_Send+0x36>
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 80060cc:	8a26      	ldrh	r6, [r4, #16]
 80060ce:	4b0c      	ldr	r3, [pc, #48]	@ (8006100 <TRACE_Send+0x80>)
 80060d0:	441e      	add	r6, r3
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060d2:	f385 8810 	msr	PRIMASK, r5
      UTIL_ADV_TRACE_PreSendHook();
 80060d6:	f7fa fc77 	bl	80009c8 <UTIL_ADV_TRACE_PreSendHook>
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 80060da:	4b0a      	ldr	r3, [pc, #40]	@ (8006104 <TRACE_Send+0x84>)
 80060dc:	8aa1      	ldrh	r1, [r4, #20]
 80060de:	68db      	ldr	r3, [r3, #12]
 80060e0:	9301      	str	r3, [sp, #4]
 80060e2:	4630      	mov	r0, r6
}
 80060e4:	b002      	add	sp, #8
 80060e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 80060ea:	4718      	bx	r3
      TRACE_UnLock();
 80060ec:	f7ff ff96 	bl	800601c <TRACE_UnLock>
 80060f0:	f385 8810 	msr	PRIMASK, r5
}
 80060f4:	2000      	movs	r0, #0
 80060f6:	b002      	add	sp, #8
 80060f8:	bd70      	pop	{r4, r5, r6, pc}
 80060fa:	bf00      	nop
 80060fc:	2000068c 	.word	0x2000068c
 8006100:	2000048c 	.word	0x2000048c
 8006104:	080064a4 	.word	0x080064a4

08006108 <UTIL_ADV_TRACE_COND_FSend>:
{
 8006108:	b408      	push	{r3}
 800610a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800610c:	b086      	sub	sp, #24
  uint16_t timestamp_size = 0u;
 800610e:	2300      	movs	r3, #0
 8006110:	f8ad 3000 	strh.w	r3, [sp]
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 8006114:	4b2b      	ldr	r3, [pc, #172]	@ (80061c4 <UTIL_ADV_TRACE_COND_FSend+0xbc>)
{
 8006116:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 8006118:	7a1d      	ldrb	r5, [r3, #8]
 800611a:	4285      	cmp	r5, r0
 800611c:	d34c      	bcc.n	80061b8 <UTIL_ADV_TRACE_COND_FSend+0xb0>
  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 800611e:	68d8      	ldr	r0, [r3, #12]
 8006120:	4381      	bics	r1, r0
 8006122:	d14c      	bne.n	80061be <UTIL_ADV_TRACE_COND_FSend+0xb6>
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	b11b      	cbz	r3, 8006130 <UTIL_ADV_TRACE_COND_FSend+0x28>
 8006128:	b112      	cbz	r2, 8006130 <UTIL_ADV_TRACE_COND_FSend+0x28>
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 800612a:	4669      	mov	r1, sp
 800612c:	a802      	add	r0, sp, #8
 800612e:	4798      	blx	r3
  va_start( vaArgs, strFormat);
 8006130:	ab0c      	add	r3, sp, #48	@ 0x30
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8006132:	4622      	mov	r2, r4
 8006134:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006138:	4823      	ldr	r0, [pc, #140]	@ (80061c8 <UTIL_ADV_TRACE_COND_FSend+0xc0>)
  va_start( vaArgs, strFormat);
 800613a:	9301      	str	r3, [sp, #4]
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800613c:	f7ff fc1c 	bl	8005978 <tiny_vsnprintf_like>
  TRACE_Lock();
 8006140:	f7ff ff60 	bl	8006004 <TRACE_Lock>
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 8006144:	f8bd 3000 	ldrh.w	r3, [sp]
 8006148:	4418      	add	r0, r3
 800614a:	f10d 0102 	add.w	r1, sp, #2
 800614e:	b280      	uxth	r0, r0
 8006150:	f7ff ff28 	bl	8005fa4 <TRACE_AllocateBufer>
 8006154:	3001      	adds	r0, #1
 8006156:	d02a      	beq.n	80061ae <UTIL_ADV_TRACE_COND_FSend+0xa6>
    for (idx = 0u; idx < timestamp_size; idx++)
 8006158:	2300      	movs	r3, #0
 800615a:	f8bd 2000 	ldrh.w	r2, [sp]
 800615e:	f8bd 6002 	ldrh.w	r6, [sp, #2]
 8006162:	481a      	ldr	r0, [pc, #104]	@ (80061cc <UTIL_ADV_TRACE_COND_FSend+0xc4>)
 8006164:	f10d 0c08 	add.w	ip, sp, #8
 8006168:	461f      	mov	r7, r3
 800616a:	b299      	uxth	r1, r3
 800616c:	fa16 f583 	uxtah	r5, r6, r3
 8006170:	428a      	cmp	r2, r1
 8006172:	b2ad      	uxth	r5, r5
 8006174:	d815      	bhi.n	80061a2 <UTIL_ADV_TRACE_COND_FSend+0x9a>
 8006176:	b117      	cbz	r7, 800617e <UTIL_ADV_TRACE_COND_FSend+0x76>
 8006178:	4432      	add	r2, r6
 800617a:	f8ad 2002 	strh.w	r2, [sp, #2]
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800617e:	f8bd 5002 	ldrh.w	r5, [sp, #2]
 8006182:	9b01      	ldr	r3, [sp, #4]
 8006184:	4622      	mov	r2, r4
 8006186:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800618a:	4428      	add	r0, r5
 800618c:	f7ff fbf4 	bl	8005978 <tiny_vsnprintf_like>
    TRACE_UnLock();
 8006190:	f7ff ff44 	bl	800601c <TRACE_UnLock>
    return TRACE_Send();
 8006194:	f7ff ff74 	bl	8006080 <TRACE_Send>
}
 8006198:	b006      	add	sp, #24
 800619a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800619e:	b001      	add	sp, #4
 80061a0:	4770      	bx	lr
      ADV_TRACE_Buffer[writepos] = buf[idx];
 80061a2:	f81c 1b01 	ldrb.w	r1, [ip], #1
 80061a6:	5541      	strb	r1, [r0, r5]
    for (idx = 0u; idx < timestamp_size; idx++)
 80061a8:	3301      	adds	r3, #1
      ADV_TRACE_Buffer[writepos] = buf[idx];
 80061aa:	2701      	movs	r7, #1
 80061ac:	e7dd      	b.n	800616a <UTIL_ADV_TRACE_COND_FSend+0x62>
  TRACE_UnLock();
 80061ae:	f7ff ff35 	bl	800601c <TRACE_UnLock>
  return UTIL_ADV_TRACE_MEM_FULL;
 80061b2:	f06f 0002 	mvn.w	r0, #2
 80061b6:	e7ef      	b.n	8006198 <UTIL_ADV_TRACE_COND_FSend+0x90>
    return UTIL_ADV_TRACE_GIVEUP;
 80061b8:	f06f 0004 	mvn.w	r0, #4
 80061bc:	e7ec      	b.n	8006198 <UTIL_ADV_TRACE_COND_FSend+0x90>
    return UTIL_ADV_TRACE_REGIONMASKED;
 80061be:	f06f 0005 	mvn.w	r0, #5
 80061c2:	e7e9      	b.n	8006198 <UTIL_ADV_TRACE_COND_FSend+0x90>
 80061c4:	2000068c 	.word	0x2000068c
 80061c8:	2000038c 	.word	0x2000038c
 80061cc:	2000048c 	.word	0x2000048c

080061d0 <TRACE_TxCpltCallback>:
{
 80061d0:	b513      	push	{r0, r1, r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061d2:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80061d6:	b672      	cpsid	i
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 80061d8:	4b20      	ldr	r3, [pc, #128]	@ (800625c <TRACE_TxCpltCallback+0x8c>)
 80061da:	789a      	ldrb	r2, [r3, #2]
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 80061dc:	8a58      	ldrh	r0, [r3, #18]
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 80061de:	2a02      	cmp	r2, #2
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 80061e0:	bf1d      	ittte	ne
 80061e2:	8a1a      	ldrhne	r2, [r3, #16]
 80061e4:	8a99      	ldrhne	r1, [r3, #20]
 80061e6:	1852      	addne	r2, r2, r1
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 80061e8:	2200      	moveq	r2, #0
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 80061ea:	bf14      	ite	ne
 80061ec:	f3c2 0208 	ubfxne	r2, r2, #0, #9
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 80061f0:	709a      	strbeq	r2, [r3, #2]
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 80061f2:	4290      	cmp	r0, r2
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 80061f4:	821a      	strh	r2, [r3, #16]
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 80061f6:	d028      	beq.n	800624a <TRACE_TxCpltCallback+0x7a>
 80061f8:	8ad9      	ldrh	r1, [r3, #22]
 80061fa:	2901      	cmp	r1, #1
 80061fc:	d125      	bne.n	800624a <TRACE_TxCpltCallback+0x7a>
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 80061fe:	7899      	ldrb	r1, [r3, #2]
 8006200:	2901      	cmp	r1, #1
 8006202:	d113      	bne.n	800622c <TRACE_TxCpltCallback+0x5c>
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 8006204:	8819      	ldrh	r1, [r3, #0]
 8006206:	1a8a      	subs	r2, r1, r2
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8006208:	2102      	movs	r1, #2
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 800620a:	b292      	uxth	r2, r2
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800620c:	7099      	strb	r1, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 800620e:	2100      	movs	r1, #0
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 8006210:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 8006212:	8019      	strh	r1, [r3, #0]
      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 8006214:	b962      	cbnz	r2, 8006230 <TRACE_TxCpltCallback+0x60>
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8006216:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 8006218:	821a      	strh	r2, [r3, #16]
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800621a:	8a1a      	ldrh	r2, [r3, #16]
 800621c:	4290      	cmp	r0, r2
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800621e:	bf8b      	itete	hi
 8006220:	1a80      	subhi	r0, r0, r2
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8006222:	f5c2 7200 	rsbls	r2, r2, #512	@ 0x200
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8006226:	8298      	strhhi	r0, [r3, #20]
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8006228:	829a      	strhls	r2, [r3, #20]
 800622a:	e001      	b.n	8006230 <TRACE_TxCpltCallback+0x60>
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800622c:	2900      	cmp	r1, #0
 800622e:	d0f4      	beq.n	800621a <TRACE_TxCpltCallback+0x4a>
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8006230:	8a18      	ldrh	r0, [r3, #16]
 8006232:	4a0b      	ldr	r2, [pc, #44]	@ (8006260 <TRACE_TxCpltCallback+0x90>)
 8006234:	4410      	add	r0, r2
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006236:	f384 8810 	msr	PRIMASK, r4
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800623a:	4a0a      	ldr	r2, [pc, #40]	@ (8006264 <TRACE_TxCpltCallback+0x94>)
 800623c:	8a99      	ldrh	r1, [r3, #20]
 800623e:	68d3      	ldr	r3, [r2, #12]
 8006240:	9301      	str	r3, [sp, #4]
}
 8006242:	b002      	add	sp, #8
 8006244:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8006248:	4718      	bx	r3
 800624a:	f384 8810 	msr	PRIMASK, r4
    UTIL_ADV_TRACE_PostSendHook();
 800624e:	f7fa fbbf 	bl	80009d0 <UTIL_ADV_TRACE_PostSendHook>
}
 8006252:	b002      	add	sp, #8
 8006254:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    TRACE_UnLock();
 8006258:	f7ff bee0 	b.w	800601c <TRACE_UnLock>
 800625c:	2000068c 	.word	0x2000068c
 8006260:	2000048c 	.word	0x2000048c
 8006264:	080064a4 	.word	0x080064a4

08006268 <memset>:
 8006268:	4402      	add	r2, r0
 800626a:	4603      	mov	r3, r0
 800626c:	4293      	cmp	r3, r2
 800626e:	d100      	bne.n	8006272 <memset+0xa>
 8006270:	4770      	bx	lr
 8006272:	f803 1b01 	strb.w	r1, [r3], #1
 8006276:	e7f9      	b.n	800626c <memset+0x4>

08006278 <__libc_init_array>:
 8006278:	b570      	push	{r4, r5, r6, lr}
 800627a:	4d0d      	ldr	r5, [pc, #52]	@ (80062b0 <__libc_init_array+0x38>)
 800627c:	4c0d      	ldr	r4, [pc, #52]	@ (80062b4 <__libc_init_array+0x3c>)
 800627e:	1b64      	subs	r4, r4, r5
 8006280:	10a4      	asrs	r4, r4, #2
 8006282:	2600      	movs	r6, #0
 8006284:	42a6      	cmp	r6, r4
 8006286:	d109      	bne.n	800629c <__libc_init_array+0x24>
 8006288:	4d0b      	ldr	r5, [pc, #44]	@ (80062b8 <__libc_init_array+0x40>)
 800628a:	4c0c      	ldr	r4, [pc, #48]	@ (80062bc <__libc_init_array+0x44>)
 800628c:	f000 f818 	bl	80062c0 <_init>
 8006290:	1b64      	subs	r4, r4, r5
 8006292:	10a4      	asrs	r4, r4, #2
 8006294:	2600      	movs	r6, #0
 8006296:	42a6      	cmp	r6, r4
 8006298:	d105      	bne.n	80062a6 <__libc_init_array+0x2e>
 800629a:	bd70      	pop	{r4, r5, r6, pc}
 800629c:	f855 3b04 	ldr.w	r3, [r5], #4
 80062a0:	4798      	blx	r3
 80062a2:	3601      	adds	r6, #1
 80062a4:	e7ee      	b.n	8006284 <__libc_init_array+0xc>
 80062a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80062aa:	4798      	blx	r3
 80062ac:	3601      	adds	r6, #1
 80062ae:	e7f2      	b.n	8006296 <__libc_init_array+0x1e>
 80062b0:	08006664 	.word	0x08006664
 80062b4:	08006664 	.word	0x08006664
 80062b8:	08006664 	.word	0x08006664
 80062bc:	08006668 	.word	0x08006668

080062c0 <_init>:
 80062c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062c2:	bf00      	nop
 80062c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062c6:	bc08      	pop	{r3}
 80062c8:	469e      	mov	lr, r3
 80062ca:	4770      	bx	lr

080062cc <_fini>:
 80062cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062ce:	bf00      	nop
 80062d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062d2:	bc08      	pop	{r3}
 80062d4:	469e      	mov	lr, r3
 80062d6:	4770      	bx	lr
