#Build: Fabric Compiler 2021.1-SP7, Build 86875, Dec 07 11:14 2021
#Install: C:\pango\PDS_2021.1-SP7-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.16299
#Hostname: DESKTOP-AF63KB8
Generated by Fabric Compiler (version 2021.1-SP7 build 86875) at Thu Jul 28 16:43:27 2022
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500}
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500} successfully.
C: ConstraintEditor-2009: p:vout_data[23] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[22] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[21] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[20] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[19] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[18] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[17] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[16] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[15] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[14] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[13] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[12] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[11] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[10] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[9] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[8] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[7] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[6] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[5] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[4] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[3] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[2] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[1] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[0] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 189)] | Port vin_data[23] has been placed at location K15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 194)] | Port vin_data[22] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 199)] | Port vin_data[21] has been placed at location H19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 204)] | Port vin_data[20] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 209)] | Port vin_data[19] has been placed at location J18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 214)] | Port vin_data[18] has been placed at location J15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 219)] | Port vin_data[17] has been placed at location J14, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 229)] | Port vin_data[15] has been placed at location G25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 234)] | Port vin_data[14] has been placed at location D25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 239)] | Port vin_data[13] has been placed at location E25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 244)] | Port vin_data[12] has been placed at location D26, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 254)] | Port vin_data[10] has been placed at location K16, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 259)] | Port vin_data[9] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 274)] | Port vin_data[6] has been placed at location E23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 279)] | Port vin_data[5] has been placed at location F23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 299)] | Port vin_data[1] has been placed at location G24, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 304)] | Port vin_data[0] has been placed at location F24, whose type is share pin.
C: ConstraintEditor-2009: p:hdmi_scl is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_sda is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_in_nreset is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_nreset is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_clk is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_de is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_hs is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_vs is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 377)] | Port vin_de has been placed at location F22, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 387)] | Port vin_vs has been placed at location H26, whose type is share pin.
Constraint check end.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add successfully.
Executing : get_ports vin_clk
Executing : get_ports vin_clk successfully.
Executing : create_clock -name vin_clk_Inferred [get_ports vin_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name vin_clk_Inferred [get_ports vin_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group vin_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group vin_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group vin_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group vin_clk_Inferred successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  i2c_config_m0/state[2] i2c_config_m0/state[1] i2c_config_m0/state[0]
I: to  i2c_config_m0/state_3 i2c_config_m0/state_2 i2c_config_m0/state_1 i2c_config_m0/state_0
I: 000 => 0001
I: 001 => 0010
I: 010 => 0100
I: 011 => 1000
I: Encoding type of FSM 'c_state_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'c_state_fsm[4:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0
I: 00000 => 000001
I: 00001 => 000010
I: 00010 => 000100
I: 00100 => 001000
I: 01000 => 010000
I: 10000 => 100000
I: Encoding type of FSM 'c_state_fsm[17:0]' is: onehot.
I: Encoding table of FSM 'c_state_fsm[17:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[17] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[16] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[15] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[14] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[13] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[12] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[11] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[10] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[9] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[8] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[7] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[6] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[5] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0
I: 000000000000000000 => 000000000000000001
I: 000000000000000001 => 000000000000000010
I: 000000000000000010 => 000000000000000100
I: 000000000000000100 => 000000000000001000
I: 000000000000001000 => 000000000000010000
I: 000000000000010000 => 000000000000100000
I: 000000000000100000 => 000000000001000000
I: 000000000001000000 => 000000000010000000
I: 000000000010000000 => 000000000100000000
I: 000000000100000000 => 000000001000000000
I: 000000001000000000 => 000000010000000000
I: 000000010000000000 => 000000100000000000
I: 000000100000000000 => 000001000000000000
I: 000001000000000000 => 000010000000000000
I: 000010000000000000 => 000100000000000000
I: 000100000000000000 => 001000000000000000
I: 001000000000000000 => 010000000000000000
I: 010000000000000000 => 100000000000000000
I: Removed bmsWIDEDFFCPE inst sda_chk that is redundant to c_state_17
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N103 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.039s wall, 0.031s user + 0.000s system = 0.031s CPU (79.9%)

Start mod-gen.
W: Public-4008: Instance 'byte_controller/bit_controller/busy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'byte_controller/bit_controller/sta_condition' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2c_master_top_m0/i2c_read_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N16 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N29 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N57 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/N152_1 (bmsPMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N260 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N262 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N14 (bmsWIDEINV).
I: Constant propagation done on i2c_config_m0/N62 (bmsREDAND).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/N222 (bmsREDAND).
Executing : mod-gen successfully. Time elapsed: 0.128s wall, 0.125s user + 0.000s system = 0.125s CPU (98.0%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.346s wall, 0.219s user + 0.125s system = 0.344s CPU (99.4%)

Start tech-mapping phase 1.
I: Removed GTP_DFF_CE inst i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[0] that is redundant to i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.020s wall, 0.031s user + 0.000s system = 0.031s CPU (157.9%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.339s wall, 0.281s user + 0.047s system = 0.328s CPU (96.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.059s wall, 0.063s user + 0.000s system = 0.063s CPU (106.2%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.026s wall, 0.031s user + 0.000s system = 0.031s CPU (121.2%)


Cell Usage:
GTP_DFF                       3 uses
GTP_DFF_C                   130 uses
GTP_DFF_CE                   78 uses
GTP_DFF_P                     7 uses
GTP_DFF_PE                    9 uses
GTP_GPLL                      1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT2                      3 uses
GTP_LUT3                      5 uses
GTP_LUT4                     12 uses
GTP_LUT5                     25 uses
GTP_LUT6                     47 uses
GTP_LUT6CARRY                53 uses
GTP_LUT6D                    24 uses
GTP_MUX2LUT7                  1 use

I/O ports: 64
GTP_INBUF                  29 uses
GTP_INBUFGDS                1 use
GTP_IOBUF                   2 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 169 of 66600 (0.25%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 169
Total Registers: 227 of 133200 (0.17%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 65 of 300 (21.67%)


Number of unique control sets : 12
  CLK(clk_50m)                                     : 3
  CLK(clk_50m), C(~nt_rst_n)                       : 2
  CLK(clk_50m), CP(~sys_rst_n)                     : 54
      CLK(clk_50m), C(~sys_rst_n)                  : 47
      CLK(clk_50m), P(~sys_rst_n)                  : 7
  CLK(nt_vin_clk), C(~sys_rst_n)                   : 81
  CLK(clk_50m), CP(~sys_rst_n), CE(i2c_config_m0.N72)          : 4
      CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.N72)       : 3
      CLK(clk_50m), P(~sys_rst_n), CE(i2c_config_m0.N72)       : 1
  CLK(clk_50m), P(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N39)    : 6
  CLK(clk_50m), CP(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)           : 9
      CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)  : 8
      CLK(clk_50m), P(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)  : 1
  CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.N70)     : 10
  CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N149)      : 11
  CLK(clk_50m), C(~nt_rst_n), CE(sys_reset_n_u0.N3)      : 13
  CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251)   : 16
  CLK(clk_50m), CP(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)        : 18
      CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)     : 17
      CLK(clk_50m), P(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)     : 1


Number of DFF:CE Signals : 8
  i2c_config_m0.N72(from GTP_LUT5:Z)               : 4
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N39(from GTP_LUT6:Z)  : 6
  i2c_config_m0.i2c_master_top_m0.byte_controller.N179(from GTP_LUT5:Z)    : 9
  i2c_config_m0.N70(from GTP_LUT6:Z)               : 10
  i2c_config_m0.i2c_master_top_m0.byte_controller.N149(from GTP_LUT2:Z)    : 11
  sys_reset_n_u0.N3(from GTP_LUT4:Z)               : 13
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251(from GTP_LUT6:Z)       : 16
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276(from GTP_LUT2:Z)       : 18

Number of DFF:CLK Signals : 2
  nt_vin_clk(from GTP_INBUF:O)                     : 81
  clk_50m(from GTP_GPLL:CLKOUT0)                   : 146

Number of DFF:CP Signals : 2
  ~nt_rst_n(from GTP_INV:Z)                        : 15
  ~sys_rst_n(from GTP_INV:Z)                       : 209

Design 'hdmi_loop' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to hdmi_loop_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared                 0           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)    146           0  {sys_pll_m0/u_gpll/CLKOUT0}
 vin_clk_Inferred         1000.000     {0 500}        Declared                81           1  {vin_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               vin_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     320.718 MHz         20.000          3.118         16.882
 vin_clk_Inferred             1.000 MHz    1353.180 MHz       1000.000          0.739        999.261
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    16.882       0.000              0            229
 vin_clk_Inferred       vin_clk_Inferred           999.261       0.000              0             54
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.579       0.000              0            229
 vin_clk_Inferred       vin_clk_Inferred             0.579       0.000              0             54
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.498       0.000              0            128
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     1.201       0.000              0            128
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0            146
 vin_clk_Inferred                                  499.800       0.000              0             81
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.281 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.281         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [14]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.303 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.303         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [15]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_16/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.371 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_16/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.371         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [15]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/D (GTP_DFF_CE)

 Data arrival time                                                   7.371         Logic Levels: 19 
                                                                                   Logic: 1.093ns(38.595%), Route: 1.739ns(61.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.882                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.281 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.281         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [14]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.349 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.349         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [14]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/D (GTP_DFF_CE)

 Data arrival time                                                   7.349         Logic Levels: 18 
                                                                                   Logic: 1.071ns(38.114%), Route: 1.739ns(61.886%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.904                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.327 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.327         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [13]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/D (GTP_DFF_CE)

 Data arrival time                                                   7.327         Logic Levels: 17 
                                                                                   Logic: 1.049ns(37.626%), Route: 1.739ns(62.374%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.926                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL [1]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[0]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[0]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.362 r       vin_data_d0[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.712         vin_data_d0[0]   
                                                                           r       vin_data_d1[0]/D (GTP_DFF_C)

 Data arrival time                                                   3.712         Logic Levels: 0  
                                                                                   Logic: 0.203ns(36.709%), Route: 0.350ns(63.291%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 vin_clk                                                 0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000    1000.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959    1000.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200    1003.159         nt_vin_clk       
                                                                           r       vin_data_d1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.159                          
 clock uncertainty                                      -0.050    1003.109                          

 Setup time                                             -0.136    1002.973                          

 Data required time                                               1002.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.973                          
 Data arrival time                                                   3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.261                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[1]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[1]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[1]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.362 r       vin_data_d0[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.712         vin_data_d0[1]   
                                                                           r       vin_data_d1[1]/D (GTP_DFF_C)

 Data arrival time                                                   3.712         Logic Levels: 0  
                                                                                   Logic: 0.203ns(36.709%), Route: 0.350ns(63.291%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 vin_clk                                                 0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000    1000.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959    1000.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200    1003.159         nt_vin_clk       
                                                                           r       vin_data_d1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.159                          
 clock uncertainty                                      -0.050    1003.109                          

 Setup time                                             -0.136    1002.973                          

 Data required time                                               1002.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.973                          
 Data arrival time                                                   3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.261                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[2]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[2]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[2]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.362 r       vin_data_d0[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.712         vin_data_d0[2]   
                                                                           r       vin_data_d1[2]/D (GTP_DFF_C)

 Data arrival time                                                   3.712         Logic Levels: 0  
                                                                                   Logic: 0.203ns(36.709%), Route: 0.350ns(63.291%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 vin_clk                                                 0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000    1000.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959    1000.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200    1003.159         nt_vin_clk       
                                                                           r       vin_data_d1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.159                          
 clock uncertainty                                      -0.050    1003.109                          

 Setup time                                             -0.136    1002.973                          

 Data required time                                               1002.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.973                          
 Data arrival time                                                   3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.261                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[0]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[0]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.344 f       vin_data_d0[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.694         vin_data_d0[0]   
                                                                           f       vin_data_d1[0]/D (GTP_DFF_C)

 Data arrival time                                                   3.694         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.159                          
 clock uncertainty                                       0.000       3.159                          

 Hold time                                              -0.044       3.115                          

 Data required time                                                  3.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.115                          
 Data arrival time                                                   3.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[1]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[1]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.344 f       vin_data_d0[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.694         vin_data_d0[1]   
                                                                           f       vin_data_d1[1]/D (GTP_DFF_C)

 Data arrival time                                                   3.694         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.159                          
 clock uncertainty                                       0.000       3.159                          

 Hold time                                              -0.044       3.115                          

 Data required time                                                  3.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.115                          
 Data arrival time                                                   3.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[2]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[2]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[2]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.344 f       vin_data_d0[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.694         vin_data_d0[2]   
                                                                           f       vin_data_d1[2]/D (GTP_DFF_C)

 Data arrival time                                                   3.694         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.159                          
 clock uncertainty                                       0.000       3.159                          

 Hold time                                              -0.044       3.115                          

 Data required time                                                  3.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.115                          
 Data arrival time                                                   3.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/error/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.724         sys_rst_n        
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.724 r       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.941       5.665         N2               
                                                                           r       i2c_config_m0/error/C (GTP_DFF_C)

 Data arrival time                                                   5.665         Logic Levels: 1  
                                                                                   Logic: 0.185ns(16.430%), Route: 0.941ns(83.570%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/error/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Recovery time                                          -0.226      24.163                          

 Data required time                                                 24.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.163                          
 Data arrival time                                                   5.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.498                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.724         sys_rst_n        
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.724 r       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.941       5.665         N2               
                                                                           r       i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)

 Data arrival time                                                   5.665         Logic Levels: 1  
                                                                                   Logic: 0.185ns(16.430%), Route: 0.941ns(83.570%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/ack_in/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Recovery time                                          -0.226      24.163                          

 Data required time                                                 24.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.163                          
 Data arrival time                                                   5.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.498                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.724         sys_rst_n        
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.724 r       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.941       5.665         N2               
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)

 Data arrival time                                                   5.665         Logic Levels: 1  
                                                                                   Logic: 0.185ns(16.430%), Route: 0.941ns(83.570%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Recovery time                                          -0.226      24.163                          

 Data required time                                                 24.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.163                          
 Data arrival time                                                   5.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.498                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/error/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.203       4.742 r       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.742         sys_rst_n        
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.742 f       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.941       5.683         N2               
                                                                           f       i2c_config_m0/error/C (GTP_DFF_C)

 Data arrival time                                                   5.683         Logic Levels: 1  
                                                                                   Logic: 0.203ns(17.745%), Route: 0.941ns(82.255%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/error/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Removal time                                           -0.057       4.482                          

 Data required time                                                  4.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.482                          
 Data arrival time                                                   5.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.201                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.203       4.742 r       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.742         sys_rst_n        
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.742 f       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.941       5.683         N2               
                                                                           f       i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)

 Data arrival time                                                   5.683         Logic Levels: 1  
                                                                                   Logic: 0.203ns(17.745%), Route: 0.941ns(82.255%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/ack_in/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Removal time                                           -0.057       4.482                          

 Data required time                                                  4.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.482                          
 Data arrival time                                                   5.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.201                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.203       4.742 r       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.742         sys_rst_n        
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.742 f       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.941       5.683         N2               
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)

 Data arrival time                                                   5.683         Logic Levels: 1  
                                                                                   Logic: 0.203ns(17.745%), Route: 0.941ns(82.255%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Removal time                                           -0.057       4.482                          

 Data required time                                                  4.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.482                          
 Data arrival time                                                   5.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.201                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/state_3/CLK (GTP_DFF_CE)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/state_3/CLK (GTP_DFF_CE)

                                   tco                   0.185       4.724 f       i2c_config_m0/state_3/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       4.724         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.966       8.690 f       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.690         led[0]           
 led[0]                                                                    f       led[0] (port)    

 Data arrival time                                                   8.690         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/error/CLK (GTP_DFF_C)
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/error/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/error/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.724         nt_led[1]        
                                                                                   led_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.966       8.690 f       led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.690         led[1]           
 led[1]                                                                    f       led[1] (port)    

 Data arrival time                                                   8.690         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/CLK (GTP_DFF_P)
Endpoint    : hdmi_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/CLK (GTP_DFF_P)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/Q (GTP_DFF_P)
                                   net (fanout=7)        0.000       4.742         i2c_config_m0/scl_padoen_o
                                                                                   i2c_config_m0.i2c_scl_tri/T (GTP_IOBUF)
                                   tse                   3.493       8.235 f       i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       8.235         nt_hdmi_scl      
 hdmi_scl                                                                  f       hdmi_scl (port)  

 Data arrival time                                                   8.235         Logic Levels: 1  
                                                                                   Logic: 3.696ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_scl                                                0.000       0.000 f       hdmi_scl (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_scl      
                                                                                   i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_scl_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N0              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_sda                                                0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_sda      
                                                                                   i2c_config_m0.i2c_sda_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N1              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[0] (port)
Endpoint    : vin_data_d0[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 vin_data[0]                                             0.000       0.000 f       vin_data[0] (port)
                                   net (fanout=1)        0.000       0.000         vin_data[0]      
                                                                                   vin_data_ibuf[0]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       vin_data_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_vin_data[0]   
                                                                           f       vin_data_d0[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 9.000 sec
Action synthesize: CPU time elapsed is 7.469 sec
Current time: Thu Jul 28 16:43:35 2022
Action synthesize: Peak memory pool usage is 285,163,520 bytes
