{
	"author": [
		"Yehia Massoud",
		"Steve S. Majors",
		"Tareq Bustami",
		"Jacob White"
	],
	"booktitle": "Proceedings of the 35th Design Automation Conference",
	"booktitleshort": "DAC",
	"dblpkey": "conf/dac/MassoudMBW98",
	"doi": "10.1145/277044.277194",
	"ee": "http://doi.acm.org/10.1145/277044.277194",
	"pages": "566-571",
	"publisher": "ACM Press",
	"stemmed": [
		"layout",
		"techniqu",
		"for",
		"minim",
		"on",
		"chip",
		"interconnect",
		"self",
		"induct"
	],
	"tag": [
		"layout"
	],
	"title": "Layout Techniques for Minimizing On-Chip Interconnect Self Inductance",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1998
}