--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Summator.twx Summator.ncd -o Summator.twr Summator.pcf
-ucf Summator.ucf

Design file:              Summator.ncd
Physical constraint file: Summator.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |led<0>         |    7.523|
A<0>           |led<1>         |    7.506|
A<0>           |led<2>         |    8.137|
A<0>           |led<3>         |    8.962|
A<0>           |led<4>         |    9.300|
A<1>           |led<1>         |    8.050|
A<1>           |led<2>         |    9.262|
A<1>           |led<3>         |   10.087|
A<1>           |led<4>         |   10.425|
A<2>           |led<2>         |    7.835|
A<2>           |led<3>         |    8.665|
A<2>           |led<4>         |    8.470|
A<3>           |led<3>         |    8.129|
A<3>           |led<4>         |    7.977|
B<0>           |led<0>         |    7.466|
B<0>           |led<1>         |    7.814|
B<0>           |led<2>         |    8.864|
B<0>           |led<3>         |    9.689|
B<0>           |led<4>         |   10.027|
B<1>           |led<1>         |    7.649|
B<1>           |led<2>         |    8.523|
B<1>           |led<3>         |    9.348|
B<1>           |led<4>         |    9.686|
B<2>           |led<2>         |    7.072|
B<2>           |led<3>         |    7.689|
B<2>           |led<4>         |    7.670|
B<3>           |led<3>         |    8.697|
B<3>           |led<4>         |    8.709|
---------------+---------------+---------+


Analysis completed Wed Oct 11 10:23:35 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 146 MB



