2
-------Before running-------
REG  Core1     Core2     
X0     0         0         
X1     0         0         
X2     0         0         
X3     0         0         
X4     0         0         
X5     0         0         
X6     0         0         
X7     0         0         
X8     0         0         
X9     0         0         
X10    0         0         
X11    0         0         
X12    0         0         
X13    0         0         
X14    0         0         
X15    0         0         
X16    0         0         
X17    0         0         
X18    0         0         
X19    0         0         
X20    0         0         
X21    0         0         
X22    0         0         
X23    0         0         
X24    0         0         
X25    0         0         
X26    0         0         
X27    0         0         
X28    0         0         
X29    0         0         
X30    0         0         
X31    0         0         

------Data Forwarding Enabled-------

----------New Cycle----------
Pushed pc into cache
IF Latency:4
IF :.data
----------New Cycle----------
IF Latency:3
IF :.data
----------New Cycle----------
IF Latency:2
IF :.data
----------New Cycle----------
IF
IF Latency:1
IF :start: li x1 0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x2 0
----------New Cycle----------
EX
IF Latency:3
IF :li x2 0
History Deleted:
start: li x1 0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x2 0
----------New Cycle----------
WB
IF Latency:1
IF :li x2 0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x3 18
----------New Cycle----------
EX
IF Latency:3
IF :li x3 18
History Deleted:
li x2 0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x3 18
----------New Cycle----------
WB
IF Latency:1
IF :li x3 18
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x17 20
----------New Cycle----------
EX
IF Latency:3
IF :li x17 20
History Deleted:
li x3 18
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x17 20
----------New Cycle----------
WB
IF Latency:1
IF :li x17 20
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :la x16 base
----------New Cycle----------
EX
IF Latency:3
IF :la x16 base
History Deleted:
li x17 20
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :la x16 base
----------New Cycle----------
WB
IF Latency:1
IF :la x16 base
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x16 x16  0
----------New Cycle----------
EX
IF Latency:3
IF :addi x16 x16  0
History Deleted:
la x16 base
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x16 x16  0
----------New Cycle----------
WB
IF Latency:1
IF :addi x16 x16  0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :loop: addi x1 x1 1
----------New Cycle----------
EX
IF Latency:3
IF :loop: addi x1 x1 1
History Deleted:
addi x16 x16  0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :loop: addi x1 x1 1
----------New Cycle----------
WB
IF Latency:1
IF :loop: addi x1 x1 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :la x15 base
----------New Cycle----------
EX
IF Latency:3
IF :la x15 base
History Deleted:
loop: addi x1 x1 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :la x15 base
----------New Cycle----------
WB
IF Latency:1
IF :la x15 base
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15  0
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15  0
History Deleted:
la x15 base
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x15 x15  0
----------New Cycle----------
WB
IF Latency:1
IF :addi x15 x15  0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x8 0
----------New Cycle----------
EX
IF Latency:3
IF :li x8 0
History Deleted:
addi x15 x15  0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x8 0
----------New Cycle----------
WB
IF Latency:1
IF :li x8 0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
EX
IF Latency:3
IF :loop1: bgt x8 x3 exit
History Deleted:
li x8 0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :exit: bne x1 x17 loop
----------New Cycle----------
WB
ID
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop: addi x1 x1 1
----------New Cycle----------
WB
IF Latency:3
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:2
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:1
IF :loop: addi x1 x1 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :la x15 base
----------New Cycle----------
EX
IF Latency:3
IF :la x15 base
History Deleted:
loop: addi x1 x1 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :la x15 base
----------New Cycle----------
WB
IF Latency:1
IF :la x15 base
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15  0
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15  0
History Deleted:
la x15 base
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x15 x15  0
----------New Cycle----------
WB
IF Latency:1
IF :addi x15 x15  0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x8 0
----------New Cycle----------
EX
IF Latency:3
IF :li x8 0
History Deleted:
addi x15 x15  0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x8 0
----------New Cycle----------
WB
IF Latency:1
IF :li x8 0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
History Deleted:
li x8 0
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
WB
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:2
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:1
IF :exit: bne x1 x17 loop
----------New Cycle----------
ID
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop: addi x1 x1 1
----------New Cycle----------
WB
IF Latency:3
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:2
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:1
IF :loop: addi x1 x1 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :la x15 base
----------New Cycle----------
EX
IF Latency:3
IF :la x15 base
History Deleted:
loop: addi x1 x1 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :la x15 base
----------New Cycle----------
WB
IF Latency:1
IF :la x15 base
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15  0
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15  0
History Deleted:
la x15 base
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x15 x15  0
----------New Cycle----------
WB
IF Latency:1
IF :addi x15 x15  0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x8 0
----------New Cycle----------
EX
IF Latency:3
IF :li x8 0
History Deleted:
addi x15 x15  0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x8 0
----------New Cycle----------
WB
IF Latency:1
IF :li x8 0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
History Deleted:
li x8 0
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
WB
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:2
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:1
IF :exit: bne x1 x17 loop
----------New Cycle----------
ID
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop: addi x1 x1 1
----------New Cycle----------
WB
IF Latency:3
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:2
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:1
IF :loop: addi x1 x1 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :la x15 base
----------New Cycle----------
EX
IF Latency:3
IF :la x15 base
History Deleted:
loop: addi x1 x1 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :la x15 base
----------New Cycle----------
WB
IF Latency:1
IF :la x15 base
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15  0
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15  0
History Deleted:
la x15 base
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x15 x15  0
----------New Cycle----------
WB
IF Latency:1
IF :addi x15 x15  0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x8 0
----------New Cycle----------
EX
IF Latency:3
IF :li x8 0
History Deleted:
addi x15 x15  0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x8 0
----------New Cycle----------
WB
IF Latency:1
IF :li x8 0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
History Deleted:
li x8 0
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
WB
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:2
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:1
IF :exit: bne x1 x17 loop
----------New Cycle----------
ID
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop: addi x1 x1 1
----------New Cycle----------
WB
IF Latency:3
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:2
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:1
IF :loop: addi x1 x1 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :la x15 base
----------New Cycle----------
EX
IF Latency:3
IF :la x15 base
History Deleted:
loop: addi x1 x1 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :la x15 base
----------New Cycle----------
WB
IF Latency:1
IF :la x15 base
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15  0
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15  0
History Deleted:
la x15 base
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x15 x15  0
----------New Cycle----------
WB
IF Latency:1
IF :addi x15 x15  0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x8 0
----------New Cycle----------
EX
IF Latency:3
IF :li x8 0
History Deleted:
addi x15 x15  0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x8 0
----------New Cycle----------
WB
IF Latency:1
IF :li x8 0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
History Deleted:
li x8 0
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
WB
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:2
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:1
IF :exit: bne x1 x17 loop
----------New Cycle----------
ID
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop: addi x1 x1 1
----------New Cycle----------
WB
IF Latency:3
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:2
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:1
IF :loop: addi x1 x1 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :la x15 base
----------New Cycle----------
EX
IF Latency:3
IF :la x15 base
History Deleted:
loop: addi x1 x1 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :la x15 base
----------New Cycle----------
WB
IF Latency:1
IF :la x15 base
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15  0
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15  0
History Deleted:
la x15 base
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x15 x15  0
----------New Cycle----------
WB
IF Latency:1
IF :addi x15 x15  0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x8 0
----------New Cycle----------
EX
IF Latency:3
IF :li x8 0
History Deleted:
addi x15 x15  0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x8 0
----------New Cycle----------
WB
IF Latency:1
IF :li x8 0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
History Deleted:
li x8 0
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
WB
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:2
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:1
IF :exit: bne x1 x17 loop
----------New Cycle----------
ID
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop: addi x1 x1 1
----------New Cycle----------
WB
IF Latency:3
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:2
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:1
IF :loop: addi x1 x1 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :la x15 base
----------New Cycle----------
EX
IF Latency:3
IF :la x15 base
History Deleted:
loop: addi x1 x1 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :la x15 base
----------New Cycle----------
WB
IF Latency:1
IF :la x15 base
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15  0
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15  0
History Deleted:
la x15 base
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x15 x15  0
----------New Cycle----------
WB
IF Latency:1
IF :addi x15 x15  0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x8 0
----------New Cycle----------
EX
IF Latency:3
IF :li x8 0
History Deleted:
addi x15 x15  0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x8 0
----------New Cycle----------
WB
IF Latency:1
IF :li x8 0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
History Deleted:
li x8 0
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
WB
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:2
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:1
IF :exit: bne x1 x17 loop
----------New Cycle----------
ID
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop: addi x1 x1 1
----------New Cycle----------
WB
IF Latency:3
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:2
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:1
IF :loop: addi x1 x1 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :la x15 base
----------New Cycle----------
EX
IF Latency:3
IF :la x15 base
History Deleted:
loop: addi x1 x1 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :la x15 base
----------New Cycle----------
WB
IF Latency:1
IF :la x15 base
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15  0
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15  0
History Deleted:
la x15 base
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x15 x15  0
----------New Cycle----------
WB
IF Latency:1
IF :addi x15 x15  0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x8 0
----------New Cycle----------
EX
IF Latency:3
IF :li x8 0
History Deleted:
addi x15 x15  0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x8 0
----------New Cycle----------
WB
IF Latency:1
IF :li x8 0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
History Deleted:
li x8 0
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
WB
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:2
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:1
IF :exit: bne x1 x17 loop
----------New Cycle----------
ID
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop: addi x1 x1 1
----------New Cycle----------
WB
IF Latency:3
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:2
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:1
IF :loop: addi x1 x1 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :la x15 base
----------New Cycle----------
EX
IF Latency:3
IF :la x15 base
History Deleted:
loop: addi x1 x1 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :la x15 base
----------New Cycle----------
WB
IF Latency:1
IF :la x15 base
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15  0
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15  0
History Deleted:
la x15 base
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x15 x15  0
----------New Cycle----------
WB
IF Latency:1
IF :addi x15 x15  0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x8 0
----------New Cycle----------
EX
IF Latency:3
IF :li x8 0
History Deleted:
addi x15 x15  0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x8 0
----------New Cycle----------
WB
IF Latency:1
IF :li x8 0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
History Deleted:
li x8 0
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
WB
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:2
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:1
IF :exit: bne x1 x17 loop
----------New Cycle----------
ID
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop: addi x1 x1 1
----------New Cycle----------
WB
IF Latency:3
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:2
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:1
IF :loop: addi x1 x1 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :la x15 base
----------New Cycle----------
EX
IF Latency:3
IF :la x15 base
History Deleted:
loop: addi x1 x1 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :la x15 base
----------New Cycle----------
WB
IF Latency:1
IF :la x15 base
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15  0
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15  0
History Deleted:
la x15 base
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x15 x15  0
----------New Cycle----------
WB
IF Latency:1
IF :addi x15 x15  0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x8 0
----------New Cycle----------
EX
IF Latency:3
IF :li x8 0
History Deleted:
addi x15 x15  0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x8 0
----------New Cycle----------
WB
IF Latency:1
IF :li x8 0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
History Deleted:
li x8 0
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
WB
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:2
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:1
IF :exit: bne x1 x17 loop
----------New Cycle----------
ID
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop: addi x1 x1 1
----------New Cycle----------
WB
IF Latency:3
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:2
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:1
IF :loop: addi x1 x1 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :la x15 base
----------New Cycle----------
EX
IF Latency:3
IF :la x15 base
History Deleted:
loop: addi x1 x1 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :la x15 base
----------New Cycle----------
WB
IF Latency:1
IF :la x15 base
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15  0
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15  0
History Deleted:
la x15 base
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x15 x15  0
----------New Cycle----------
WB
IF Latency:1
IF :addi x15 x15  0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x8 0
----------New Cycle----------
EX
IF Latency:3
IF :li x8 0
History Deleted:
addi x15 x15  0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x8 0
----------New Cycle----------
WB
IF Latency:1
IF :li x8 0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
History Deleted:
li x8 0
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
WB
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:2
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:1
IF :exit: bne x1 x17 loop
----------New Cycle----------
ID
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop: addi x1 x1 1
----------New Cycle----------
WB
IF Latency:3
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:2
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:1
IF :loop: addi x1 x1 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :la x15 base
----------New Cycle----------
EX
IF Latency:3
IF :la x15 base
History Deleted:
loop: addi x1 x1 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :la x15 base
----------New Cycle----------
WB
IF Latency:1
IF :la x15 base
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15  0
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15  0
History Deleted:
la x15 base
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x15 x15  0
----------New Cycle----------
WB
IF Latency:1
IF :addi x15 x15  0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x8 0
----------New Cycle----------
EX
IF Latency:3
IF :li x8 0
History Deleted:
addi x15 x15  0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x8 0
----------New Cycle----------
WB
IF Latency:1
IF :li x8 0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
History Deleted:
li x8 0
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
WB
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:2
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:1
IF :exit: bne x1 x17 loop
----------New Cycle----------
ID
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop: addi x1 x1 1
----------New Cycle----------
WB
IF Latency:3
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:2
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:1
IF :loop: addi x1 x1 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :la x15 base
----------New Cycle----------
EX
IF Latency:3
IF :la x15 base
History Deleted:
loop: addi x1 x1 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :la x15 base
----------New Cycle----------
WB
IF Latency:1
IF :la x15 base
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15  0
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15  0
History Deleted:
la x15 base
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x15 x15  0
----------New Cycle----------
WB
IF Latency:1
IF :addi x15 x15  0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x8 0
----------New Cycle----------
EX
IF Latency:3
IF :li x8 0
History Deleted:
addi x15 x15  0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x8 0
----------New Cycle----------
WB
IF Latency:1
IF :li x8 0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
History Deleted:
li x8 0
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
WB
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:2
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:1
IF :exit: bne x1 x17 loop
----------New Cycle----------
ID
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop: addi x1 x1 1
----------New Cycle----------
WB
IF Latency:3
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:2
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:1
IF :loop: addi x1 x1 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :la x15 base
----------New Cycle----------
EX
IF Latency:3
IF :la x15 base
History Deleted:
loop: addi x1 x1 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :la x15 base
----------New Cycle----------
WB
IF Latency:1
IF :la x15 base
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15  0
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15  0
History Deleted:
la x15 base
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x15 x15  0
----------New Cycle----------
WB
IF Latency:1
IF :addi x15 x15  0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x8 0
----------New Cycle----------
EX
IF Latency:3
IF :li x8 0
History Deleted:
addi x15 x15  0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x8 0
----------New Cycle----------
WB
IF Latency:1
IF :li x8 0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
History Deleted:
li x8 0
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
WB
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:2
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:1
IF :exit: bne x1 x17 loop
----------New Cycle----------
ID
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop: addi x1 x1 1
----------New Cycle----------
WB
IF Latency:3
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:2
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:1
IF :loop: addi x1 x1 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :la x15 base
----------New Cycle----------
EX
IF Latency:3
IF :la x15 base
History Deleted:
loop: addi x1 x1 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :la x15 base
----------New Cycle----------
WB
IF Latency:1
IF :la x15 base
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15  0
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15  0
History Deleted:
la x15 base
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x15 x15  0
----------New Cycle----------
WB
IF Latency:1
IF :addi x15 x15  0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x8 0
----------New Cycle----------
EX
IF Latency:3
IF :li x8 0
History Deleted:
addi x15 x15  0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x8 0
----------New Cycle----------
WB
IF Latency:1
IF :li x8 0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
History Deleted:
li x8 0
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
WB
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:2
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:1
IF :exit: bne x1 x17 loop
----------New Cycle----------
ID
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop: addi x1 x1 1
----------New Cycle----------
WB
IF Latency:3
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:2
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:1
IF :loop: addi x1 x1 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :la x15 base
----------New Cycle----------
EX
IF Latency:3
IF :la x15 base
History Deleted:
loop: addi x1 x1 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :la x15 base
----------New Cycle----------
WB
IF Latency:1
IF :la x15 base
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15  0
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15  0
History Deleted:
la x15 base
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x15 x15  0
----------New Cycle----------
WB
IF Latency:1
IF :addi x15 x15  0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x8 0
----------New Cycle----------
EX
IF Latency:3
IF :li x8 0
History Deleted:
addi x15 x15  0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x8 0
----------New Cycle----------
WB
IF Latency:1
IF :li x8 0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
History Deleted:
li x8 0
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
WB
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:2
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:1
IF :exit: bne x1 x17 loop
----------New Cycle----------
ID
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop: addi x1 x1 1
----------New Cycle----------
WB
IF Latency:3
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:2
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:1
IF :loop: addi x1 x1 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :la x15 base
----------New Cycle----------
EX
IF Latency:3
IF :la x15 base
History Deleted:
loop: addi x1 x1 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :la x15 base
----------New Cycle----------
WB
IF Latency:1
IF :la x15 base
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15  0
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15  0
History Deleted:
la x15 base
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x15 x15  0
----------New Cycle----------
WB
IF Latency:1
IF :addi x15 x15  0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x8 0
----------New Cycle----------
EX
IF Latency:3
IF :li x8 0
History Deleted:
addi x15 x15  0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x8 0
----------New Cycle----------
WB
IF Latency:1
IF :li x8 0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
History Deleted:
li x8 0
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
WB
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:2
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:1
IF :exit: bne x1 x17 loop
----------New Cycle----------
ID
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop: addi x1 x1 1
----------New Cycle----------
WB
IF Latency:3
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:2
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:1
IF :loop: addi x1 x1 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :la x15 base
----------New Cycle----------
EX
IF Latency:3
IF :la x15 base
History Deleted:
loop: addi x1 x1 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :la x15 base
----------New Cycle----------
WB
IF Latency:1
IF :la x15 base
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15  0
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15  0
History Deleted:
la x15 base
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x15 x15  0
----------New Cycle----------
WB
IF Latency:1
IF :addi x15 x15  0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x8 0
----------New Cycle----------
EX
IF Latency:3
IF :li x8 0
History Deleted:
addi x15 x15  0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x8 0
----------New Cycle----------
WB
IF Latency:1
IF :li x8 0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
History Deleted:
li x8 0
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
WB
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:2
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:1
IF :exit: bne x1 x17 loop
----------New Cycle----------
ID
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop: addi x1 x1 1
----------New Cycle----------
WB
IF Latency:3
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:2
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:1
IF :loop: addi x1 x1 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :la x15 base
----------New Cycle----------
EX
IF Latency:3
IF :la x15 base
History Deleted:
loop: addi x1 x1 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :la x15 base
----------New Cycle----------
WB
IF Latency:1
IF :la x15 base
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15  0
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15  0
History Deleted:
la x15 base
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x15 x15  0
----------New Cycle----------
WB
IF Latency:1
IF :addi x15 x15  0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x8 0
----------New Cycle----------
EX
IF Latency:3
IF :li x8 0
History Deleted:
addi x15 x15  0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x8 0
----------New Cycle----------
WB
IF Latency:1
IF :li x8 0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
History Deleted:
li x8 0
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :sw x6 -4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :sw x6 -4(x15)
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :sw x6 -4(x15)
----------New Cycle----------
WB
IF Latency:1
IF :sw x6 -4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :j loop1
----------New Cycle----------
EX
IF Latency:3
IF :j loop1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :j loop1
----------New Cycle----------
WB
IF Latency:1
IF :j loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
EX
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
PC mem13
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
WB
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:2
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:1
IF :exit: bne x1 x17 loop
----------New Cycle----------
ID
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop: addi x1 x1 1
----------New Cycle----------
WB
IF Latency:3
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:2
IF :loop: addi x1 x1 1
----------New Cycle----------
IF Latency:1
IF :loop: addi x1 x1 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :la x15 base
----------New Cycle----------
EX
IF Latency:3
IF :la x15 base
History Deleted:
loop: addi x1 x1 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :la x15 base
----------New Cycle----------
WB
IF Latency:1
IF :la x15 base
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15  0
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15  0
History Deleted:
la x15 base
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x15 x15  0
----------New Cycle----------
WB
IF Latency:1
IF :addi x15 x15  0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :li x8 0
----------New Cycle----------
EX
IF Latency:3
IF :li x8 0
History Deleted:
addi x15 x15  0
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :li x8 0
----------New Cycle----------
WB
IF Latency:1
IF :li x8 0
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
History Deleted:
li x8 0
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
WB
MEM Latency:0
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:0
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
EX
IF Latency:3
IF :addi x15 x15 4
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :addi x15 x15 4
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:4
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
IF Latency:3
IF :addi x8 x8 1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :addi x8 x8 1
----------New Cycle----------
WB
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
----------New Cycle----------
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:4
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
IF Latency:3
IF :addi x15 x15 4
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:2
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:1
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
----------New Cycle----------
MEM Latency:1
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:4
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
IF Latency:3
IF :blt x5 x6 loop1
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
IF Latency:2
IF :blt x5 x6 loop1
----------New Cycle----------
WB
IF Latency:1
IF :blt x5 x6 loop1
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:4
IF :sw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
IF Latency:3
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:2
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
WB
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
History Deleted:
lw x5 0(x15)
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :lw x5 0(x15)
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x6 4(x15)
----------New Cycle----------
EX
IF Latency:3
IF :lw x6 4(x15)
----------New Cycle----------
Pushed into cache
MEM Latency:3
IF Latency:2
IF :lw x6 4(x15)
History Deleted:
lw x5 0(x15)
----------New Cycle----------
MEM Latency:2
IF Latency:1
IF :lw x6 4(x15)
----------New Cycle----------
MEM Latency:1
ID
Pushed pc into cache
IF Latency:1
IF :addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x8 1
----------New Cycle----------
WB
Pushed into cache
MEM Latency:3
***WAR/WAW***
History Deleted:
lw x6 4(x15)
----------New Cycle----------
MEM Latency:2
***WAR/WAW***
----------New Cycle----------
MEM Latency:1
***WAR/WAW***
----------New Cycle----------
MEM Latency:0
***WAR/WAW***
----------New Cycle----------
WB
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x5 x6 loop1
History Deleted:
addi x15 x15 4
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x5 0(x15)
History Deleted:
addi x8 x8 1
----------New Cycle----------
WB
MEM Latency:0
EX
----------New Cycle----------
WB
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: bgt x8 x3 exit
----------New Cycle----------
WB
ID
Pushed pc into cache
IF Latency:4
IF :lw x5 0(x15)
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:4
IF :exit: bne x1 x17 loop
----------New Cycle----------
WB
IF Latency:3
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:2
IF :exit: bne x1 x17 loop
----------New Cycle----------
IF Latency:1
IF :exit: bne x1 x17 loop
----------New Cycle----------
ID
----------New Cycle----------
EX
----------New Cycle----------
MEM Latency:0
----------New Cycle----------
WB
--------------Core:1---------------
Total No.of Cycles   : 0
Instructions Executed: 0
IPC                  : nan
CPI                  : nan
--------------Core:2---------------
Total No.of Cycles   : 9800
Instructions Executed: 2976
IPC                  : 0.303673
CPI                  : 3.29301

---------After Running---------
REG  Core1     Core2     
X0     0         0         
X1     0         20        
X2     0         0         
X3     0         18        
X4     0         0         
X5     0         19        
X6     0         20        
X7     0         0         
X8     0         19        
X9     0         0         
X10    0         0         
X11    0         0         
X12    0         0         
X13    0         0         
X14    0         0         
X15    0         6797660   
X16    0         6797584   
X17    0         20        
X18    0         0         
X19    0         0         
X20    0         0         
X21    0         0         
X22    0         0         
X23    0         0         
X24    0         0         
X25    0         0         
X26    0         0         
X27    0         0         
X28    0         0         
X29    0         0         
X30    0         0         
X31    0         0         
--------------------------------Memory---------------------------------
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
