#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:55:25 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Mon Oct  7 15:07:06 2019
# Process ID: 2244
# Current directory: C:/Users/Ali/Documents/cmpe_125_lab_5/task_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11300 C:\Users\Ali\Documents\cmpe_125_lab_5\task_1\task_1.xpr
# Log file: C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/vivado.log
# Journal file: C:/Users/Ali/Documents/cmpe_125_lab_5/task_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 704.957 ; gain = 72.844
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multipier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multipier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/cla.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/pp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sim_1/new/multipier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multipier_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
"xelab -wto 7dbb96cd62f44592ac4329061ad00598 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multipier_tb_behav xil_defaultlib.multipier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7dbb96cd62f44592ac4329061ad00598 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multipier_tb_behav xil_defaultlib.multipier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:2]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'a' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/cla.v:5]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:3]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:4]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:5]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pp
Compiling module xil_defaultlib.and2
Compiling module xil_defaultlib.xor2
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.cla
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.multipier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multipier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multipier_tb_behav -key {Behavioral:sim_1:Functional:multipier_tb} -tclbatch {multipier_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source multipier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multipier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 757.379 ; gain = 15.000
run 800 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 512 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multipier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multipier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/cla.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/pp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sim_1/new/multipier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multipier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
"xelab -wto 7dbb96cd62f44592ac4329061ad00598 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multipier_tb_behav xil_defaultlib.multipier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7dbb96cd62f44592ac4329061ad00598 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multipier_tb_behav xil_defaultlib.multipier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:2]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'a' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/cla.v:5]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:3]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:4]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:5]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pp
Compiling module xil_defaultlib.and2
Compiling module xil_defaultlib.xor2
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.cla
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.multipier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multipier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multipier_tb_behav -key {Behavioral:sim_1:Functional:multipier_tb} -tclbatch {multipier_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source multipier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multipier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 771.844 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2560 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multipier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multipier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/cla.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/pp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sim_1/new/multipier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multipier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
"xelab -wto 7dbb96cd62f44592ac4329061ad00598 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multipier_tb_behav xil_defaultlib.multipier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7dbb96cd62f44592ac4329061ad00598 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multipier_tb_behav xil_defaultlib.multipier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:2]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'a' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/cla.v:5]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:3]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:4]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:5]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pp
Compiling module xil_defaultlib.and2
Compiling module xil_defaultlib.xor2
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.cla
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.multipier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multipier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multipier_tb_behav -key {Behavioral:sim_1:Functional:multipier_tb} -tclbatch {multipier_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source multipier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multipier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 790.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multipier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multipier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/cla.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/pp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sim_1/new/multipier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multipier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
"xelab -wto 7dbb96cd62f44592ac4329061ad00598 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multipier_tb_behav xil_defaultlib.multipier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7dbb96cd62f44592ac4329061ad00598 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multipier_tb_behav xil_defaultlib.multipier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:2]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'a' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/cla.v:5]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:3]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:4]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:5]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pp
Compiling module xil_defaultlib.and2
Compiling module xil_defaultlib.xor2
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.cla
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.multipier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multipier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multipier_tb_behav -key {Behavioral:sim_1:Functional:multipier_tb} -tclbatch {multipier_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source multipier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multipier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 790.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multipier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multipier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/cla.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/pp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sim_1/new/multipier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multipier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
"xelab -wto 7dbb96cd62f44592ac4329061ad00598 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multipier_tb_behav xil_defaultlib.multipier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7dbb96cd62f44592ac4329061ad00598 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multipier_tb_behav xil_defaultlib.multipier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:2]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'a' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/cla.v:5]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:3]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:4]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:5]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pp
Compiling module xil_defaultlib.and2
Compiling module xil_defaultlib.xor2
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.cla
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.multipier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multipier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multipier_tb_behav -key {Behavioral:sim_1:Functional:multipier_tb} -tclbatch {multipier_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source multipier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multipier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 841.199 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multipier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multipier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/cla.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/pp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sim_1/new/multipier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multipier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
"xelab -wto 7dbb96cd62f44592ac4329061ad00598 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multipier_tb_behav xil_defaultlib.multipier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7dbb96cd62f44592ac4329061ad00598 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multipier_tb_behav xil_defaultlib.multipier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:2]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'a' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/imports/new/cla.v:5]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:3]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:5]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'shift' [C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.srcs/sources_1/new/multiplier.v:4]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pp
Compiling module xil_defaultlib.and2
Compiling module xil_defaultlib.xor2
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.cla
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.multipier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multipier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ali/Documents/cmpe_125_lab_5/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multipier_tb_behav -key {Behavioral:sim_1:Functional:multipier_tb} -tclbatch {multipier_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source multipier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multipier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 841.199 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  7 15:21:23 2019...
