
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//watch_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017d8 <.init>:
  4017d8:	stp	x29, x30, [sp, #-16]!
  4017dc:	mov	x29, sp
  4017e0:	bl	401cb0 <ferror@plt+0x60>
  4017e4:	ldp	x29, x30, [sp], #16
  4017e8:	ret

Disassembly of section .plt:

00000000004017f0 <memcpy@plt-0x20>:
  4017f0:	stp	x16, x30, [sp, #-16]!
  4017f4:	adrp	x16, 41b000 <ferror@plt+0x193b0>
  4017f8:	ldr	x17, [x16, #4088]
  4017fc:	add	x16, x16, #0xff8
  401800:	br	x17
  401804:	nop
  401808:	nop
  40180c:	nop

0000000000401810 <memcpy@plt>:
  401810:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401814:	ldr	x17, [x16]
  401818:	add	x16, x16, #0x0
  40181c:	br	x17

0000000000401820 <_exit@plt>:
  401820:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401824:	ldr	x17, [x16, #8]
  401828:	add	x16, x16, #0x8
  40182c:	br	x17

0000000000401830 <strlen@plt>:
  401830:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401834:	ldr	x17, [x16, #16]
  401838:	add	x16, x16, #0x10
  40183c:	br	x17

0000000000401840 <fputs@plt>:
  401840:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401844:	ldr	x17, [x16, #24]
  401848:	add	x16, x16, #0x18
  40184c:	br	x17

0000000000401850 <exit@plt>:
  401850:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401854:	ldr	x17, [x16, #32]
  401858:	add	x16, x16, #0x20
  40185c:	br	x17

0000000000401860 <error@plt>:
  401860:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401864:	ldr	x17, [x16, #40]
  401868:	add	x16, x16, #0x28
  40186c:	br	x17

0000000000401870 <use_default_colors@plt>:
  401870:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401874:	ldr	x17, [x16, #48]
  401878:	add	x16, x16, #0x30
  40187c:	br	x17

0000000000401880 <strtod@plt>:
  401880:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401884:	ldr	x17, [x16, #56]
  401888:	add	x16, x16, #0x38
  40188c:	br	x17

0000000000401890 <has_colors@plt>:
  401890:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401894:	ldr	x17, [x16, #64]
  401898:	add	x16, x16, #0x40
  40189c:	br	x17

00000000004018a0 <waddch@plt>:
  4018a0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  4018a4:	ldr	x17, [x16, #72]
  4018a8:	add	x16, x16, #0x48
  4018ac:	br	x17

00000000004018b0 <pipe@plt>:
  4018b0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  4018b4:	ldr	x17, [x16, #80]
  4018b8:	add	x16, x16, #0x50
  4018bc:	br	x17

00000000004018c0 <__cxa_atexit@plt>:
  4018c0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  4018c4:	ldr	x17, [x16, #88]
  4018c8:	add	x16, x16, #0x58
  4018cc:	br	x17

00000000004018d0 <cbreak@plt>:
  4018d0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  4018d4:	ldr	x17, [x16, #96]
  4018d8:	add	x16, x16, #0x60
  4018dc:	br	x17

00000000004018e0 <ctime@plt>:
  4018e0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  4018e4:	ldr	x17, [x16, #104]
  4018e8:	add	x16, x16, #0x68
  4018ec:	br	x17

00000000004018f0 <waddnstr@plt>:
  4018f0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  4018f4:	ldr	x17, [x16, #112]
  4018f8:	add	x16, x16, #0x70
  4018fc:	br	x17

0000000000401900 <asprintf@plt>:
  401900:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401904:	ldr	x17, [x16, #120]
  401908:	add	x16, x16, #0x78
  40190c:	br	x17

0000000000401910 <fork@plt>:
  401910:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401914:	ldr	x17, [x16, #128]
  401918:	add	x16, x16, #0x80
  40191c:	br	x17

0000000000401920 <__fpending@plt>:
  401920:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401924:	ldr	x17, [x16, #136]
  401928:	add	x16, x16, #0x88
  40192c:	br	x17

0000000000401930 <snprintf@plt>:
  401930:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401934:	ldr	x17, [x16, #144]
  401938:	add	x16, x16, #0x90
  40193c:	br	x17

0000000000401940 <init_pair@plt>:
  401940:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401944:	ldr	x17, [x16, #152]
  401948:	add	x16, x16, #0x98
  40194c:	br	x17

0000000000401950 <signal@plt>:
  401950:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401954:	ldr	x17, [x16, #160]
  401958:	add	x16, x16, #0xa0
  40195c:	br	x17

0000000000401960 <fclose@plt>:
  401960:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401964:	ldr	x17, [x16, #168]
  401968:	add	x16, x16, #0xa8
  40196c:	br	x17

0000000000401970 <time@plt>:
  401970:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401974:	ldr	x17, [x16, #176]
  401978:	add	x16, x16, #0xb0
  40197c:	br	x17

0000000000401980 <wrefresh@plt>:
  401980:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401984:	ldr	x17, [x16, #184]
  401988:	add	x16, x16, #0xb8
  40198c:	br	x17

0000000000401990 <initscr@plt>:
  401990:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401994:	ldr	x17, [x16, #192]
  401998:	add	x16, x16, #0xc0
  40199c:	br	x17

00000000004019a0 <start_color@plt>:
  4019a0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  4019a4:	ldr	x17, [x16, #200]
  4019a8:	add	x16, x16, #0xc8
  4019ac:	br	x17

00000000004019b0 <bindtextdomain@plt>:
  4019b0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  4019b4:	ldr	x17, [x16, #208]
  4019b8:	add	x16, x16, #0xd0
  4019bc:	br	x17

00000000004019c0 <__libc_start_main@plt>:
  4019c0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  4019c4:	ldr	x17, [x16, #216]
  4019c8:	add	x16, x16, #0xd8
  4019cc:	br	x17

00000000004019d0 <fgetc@plt>:
  4019d0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  4019d4:	ldr	x17, [x16, #224]
  4019d8:	add	x16, x16, #0xe0
  4019dc:	br	x17

00000000004019e0 <fdopen@plt>:
  4019e0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  4019e4:	ldr	x17, [x16, #232]
  4019e8:	add	x16, x16, #0xe8
  4019ec:	br	x17

00000000004019f0 <gettimeofday@plt>:
  4019f0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  4019f4:	ldr	x17, [x16, #240]
  4019f8:	add	x16, x16, #0xf0
  4019fc:	br	x17

0000000000401a00 <sleep@plt>:
  401a00:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401a04:	ldr	x17, [x16, #248]
  401a08:	add	x16, x16, #0xf8
  401a0c:	br	x17

0000000000401a10 <realloc@plt>:
  401a10:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401a14:	ldr	x17, [x16, #256]
  401a18:	add	x16, x16, #0x100
  401a1c:	br	x17

0000000000401a20 <winch@plt>:
  401a20:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401a24:	ldr	x17, [x16, #264]
  401a28:	add	x16, x16, #0x108
  401a2c:	br	x17

0000000000401a30 <beep@plt>:
  401a30:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401a34:	ldr	x17, [x16, #272]
  401a38:	add	x16, x16, #0x110
  401a3c:	br	x17

0000000000401a40 <getc@plt>:
  401a40:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401a44:	ldr	x17, [x16, #280]
  401a48:	add	x16, x16, #0x118
  401a4c:	br	x17

0000000000401a50 <putenv@plt>:
  401a50:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401a54:	ldr	x17, [x16, #288]
  401a58:	add	x16, x16, #0x120
  401a5c:	br	x17

0000000000401a60 <system@plt>:
  401a60:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401a64:	ldr	x17, [x16, #296]
  401a68:	add	x16, x16, #0x128
  401a6c:	br	x17

0000000000401a70 <strdup@plt>:
  401a70:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401a74:	ldr	x17, [x16, #304]
  401a78:	add	x16, x16, #0x130
  401a7c:	br	x17

0000000000401a80 <close@plt>:
  401a80:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401a84:	ldr	x17, [x16, #312]
  401a88:	add	x16, x16, #0x138
  401a8c:	br	x17

0000000000401a90 <nonl@plt>:
  401a90:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401a94:	ldr	x17, [x16, #320]
  401a98:	add	x16, x16, #0x140
  401a9c:	br	x17

0000000000401aa0 <__gmon_start__@plt>:
  401aa0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401aa4:	ldr	x17, [x16, #328]
  401aa8:	add	x16, x16, #0x148
  401aac:	br	x17

0000000000401ab0 <abort@plt>:
  401ab0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401ab4:	ldr	x17, [x16, #336]
  401ab8:	add	x16, x16, #0x150
  401abc:	br	x17

0000000000401ac0 <textdomain@plt>:
  401ac0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401ac4:	ldr	x17, [x16, #344]
  401ac8:	add	x16, x16, #0x158
  401acc:	br	x17

0000000000401ad0 <getopt_long@plt>:
  401ad0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401ad4:	ldr	x17, [x16, #352]
  401ad8:	add	x16, x16, #0x160
  401adc:	br	x17

0000000000401ae0 <execvp@plt>:
  401ae0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401ae4:	ldr	x17, [x16, #360]
  401ae8:	add	x16, x16, #0x168
  401aec:	br	x17

0000000000401af0 <__ctype_b_loc@plt>:
  401af0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401af4:	ldr	x17, [x16, #368]
  401af8:	add	x16, x16, #0x170
  401afc:	br	x17

0000000000401b00 <strtol@plt>:
  401b00:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401b04:	ldr	x17, [x16, #376]
  401b08:	add	x16, x16, #0x178
  401b0c:	br	x17

0000000000401b10 <free@plt>:
  401b10:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401b14:	ldr	x17, [x16, #384]
  401b18:	add	x16, x16, #0x180
  401b1c:	br	x17

0000000000401b20 <ungetc@plt>:
  401b20:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401b24:	ldr	x17, [x16, #392]
  401b28:	add	x16, x16, #0x188
  401b2c:	br	x17

0000000000401b30 <fflush@plt>:
  401b30:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401b34:	ldr	x17, [x16, #400]
  401b38:	add	x16, x16, #0x190
  401b3c:	br	x17

0000000000401b40 <endwin@plt>:
  401b40:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401b44:	ldr	x17, [x16, #408]
  401b48:	add	x16, x16, #0x198
  401b4c:	br	x17

0000000000401b50 <wclear@plt>:
  401b50:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401b54:	ldr	x17, [x16, #416]
  401b58:	add	x16, x16, #0x1a0
  401b5c:	br	x17

0000000000401b60 <sysconf@plt>:
  401b60:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401b64:	ldr	x17, [x16, #424]
  401b68:	add	x16, x16, #0x1a8
  401b6c:	br	x17

0000000000401b70 <gethostname@plt>:
  401b70:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401b74:	ldr	x17, [x16, #432]
  401b78:	add	x16, x16, #0x1b0
  401b7c:	br	x17

0000000000401b80 <noecho@plt>:
  401b80:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401b84:	ldr	x17, [x16, #440]
  401b88:	add	x16, x16, #0x1b8
  401b8c:	br	x17

0000000000401b90 <usleep@plt>:
  401b90:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401b94:	ldr	x17, [x16, #448]
  401b98:	add	x16, x16, #0x1c0
  401b9c:	br	x17

0000000000401ba0 <dup2@plt>:
  401ba0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401ba4:	ldr	x17, [x16, #456]
  401ba8:	add	x16, x16, #0x1c8
  401bac:	br	x17

0000000000401bb0 <wmove@plt>:
  401bb0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401bb4:	ldr	x17, [x16, #464]
  401bb8:	add	x16, x16, #0x1d0
  401bbc:	br	x17

0000000000401bc0 <printf@plt>:
  401bc0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401bc4:	ldr	x17, [x16, #472]
  401bc8:	add	x16, x16, #0x1d8
  401bcc:	br	x17

0000000000401bd0 <__errno_location@plt>:
  401bd0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401bd4:	ldr	x17, [x16, #480]
  401bd8:	add	x16, x16, #0x1e0
  401bdc:	br	x17

0000000000401be0 <getenv@plt>:
  401be0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401be4:	ldr	x17, [x16, #488]
  401be8:	add	x16, x16, #0x1e8
  401bec:	br	x17

0000000000401bf0 <waitpid@plt>:
  401bf0:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401bf4:	ldr	x17, [x16, #496]
  401bf8:	add	x16, x16, #0x1f0
  401bfc:	br	x17

0000000000401c00 <gettext@plt>:
  401c00:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401c04:	ldr	x17, [x16, #504]
  401c08:	add	x16, x16, #0x1f8
  401c0c:	br	x17

0000000000401c10 <fprintf@plt>:
  401c10:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401c14:	ldr	x17, [x16, #512]
  401c18:	add	x16, x16, #0x200
  401c1c:	br	x17

0000000000401c20 <resizeterm@plt>:
  401c20:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401c24:	ldr	x17, [x16, #520]
  401c28:	add	x16, x16, #0x208
  401c2c:	br	x17

0000000000401c30 <ioctl@plt>:
  401c30:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401c34:	ldr	x17, [x16, #528]
  401c38:	add	x16, x16, #0x210
  401c3c:	br	x17

0000000000401c40 <setlocale@plt>:
  401c40:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401c44:	ldr	x17, [x16, #536]
  401c48:	add	x16, x16, #0x218
  401c4c:	br	x17

0000000000401c50 <ferror@plt>:
  401c50:	adrp	x16, 41c000 <ferror@plt+0x1a3b0>
  401c54:	ldr	x17, [x16, #544]
  401c58:	add	x16, x16, #0x220
  401c5c:	br	x17

Disassembly of section .text:

0000000000401c60 <.text>:
  401c60:	mov	x29, #0x0                   	// #0
  401c64:	mov	x30, #0x0                   	// #0
  401c68:	mov	x5, x0
  401c6c:	ldr	x1, [sp]
  401c70:	add	x2, sp, #0x8
  401c74:	mov	x6, sp
  401c78:	movz	x0, #0x0, lsl #48
  401c7c:	movk	x0, #0x0, lsl #32
  401c80:	movk	x0, #0x40, lsl #16
  401c84:	movk	x0, #0x1e28
  401c88:	movz	x3, #0x0, lsl #48
  401c8c:	movk	x3, #0x0, lsl #32
  401c90:	movk	x3, #0x40, lsl #16
  401c94:	movk	x3, #0xaf90
  401c98:	movz	x4, #0x0, lsl #48
  401c9c:	movk	x4, #0x0, lsl #32
  401ca0:	movk	x4, #0x40, lsl #16
  401ca4:	movk	x4, #0xb010
  401ca8:	bl	4019c0 <__libc_start_main@plt>
  401cac:	bl	401ab0 <abort@plt>
  401cb0:	adrp	x0, 41b000 <ferror@plt+0x193b0>
  401cb4:	ldr	x0, [x0, #4064]
  401cb8:	cbz	x0, 401cc0 <ferror@plt+0x70>
  401cbc:	b	401aa0 <__gmon_start__@plt>
  401cc0:	ret
  401cc4:	stp	x29, x30, [sp, #-32]!
  401cc8:	mov	x29, sp
  401ccc:	adrp	x0, 41c000 <ferror@plt+0x1a3b0>
  401cd0:	add	x0, x0, #0x3d8
  401cd4:	str	x0, [sp, #24]
  401cd8:	ldr	x0, [sp, #24]
  401cdc:	str	x0, [sp, #24]
  401ce0:	ldr	x1, [sp, #24]
  401ce4:	adrp	x0, 41c000 <ferror@plt+0x1a3b0>
  401ce8:	add	x0, x0, #0x3d8
  401cec:	cmp	x1, x0
  401cf0:	b.eq	401d2c <ferror@plt+0xdc>  // b.none
  401cf4:	adrp	x0, 40b000 <ferror@plt+0x93b0>
  401cf8:	add	x0, x0, #0x48
  401cfc:	ldr	x0, [x0]
  401d00:	str	x0, [sp, #16]
  401d04:	ldr	x0, [sp, #16]
  401d08:	str	x0, [sp, #16]
  401d0c:	ldr	x0, [sp, #16]
  401d10:	cmp	x0, #0x0
  401d14:	b.eq	401d30 <ferror@plt+0xe0>  // b.none
  401d18:	ldr	x1, [sp, #16]
  401d1c:	adrp	x0, 41c000 <ferror@plt+0x1a3b0>
  401d20:	add	x0, x0, #0x3d8
  401d24:	blr	x1
  401d28:	b	401d30 <ferror@plt+0xe0>
  401d2c:	nop
  401d30:	ldp	x29, x30, [sp], #32
  401d34:	ret
  401d38:	stp	x29, x30, [sp, #-48]!
  401d3c:	mov	x29, sp
  401d40:	adrp	x0, 41c000 <ferror@plt+0x1a3b0>
  401d44:	add	x0, x0, #0x3d8
  401d48:	str	x0, [sp, #40]
  401d4c:	ldr	x0, [sp, #40]
  401d50:	str	x0, [sp, #40]
  401d54:	ldr	x1, [sp, #40]
  401d58:	adrp	x0, 41c000 <ferror@plt+0x1a3b0>
  401d5c:	add	x0, x0, #0x3d8
  401d60:	sub	x0, x1, x0
  401d64:	asr	x0, x0, #3
  401d68:	lsr	x1, x0, #63
  401d6c:	add	x0, x1, x0
  401d70:	asr	x0, x0, #1
  401d74:	str	x0, [sp, #32]
  401d78:	ldr	x0, [sp, #32]
  401d7c:	cmp	x0, #0x0
  401d80:	b.eq	401dc0 <ferror@plt+0x170>  // b.none
  401d84:	adrp	x0, 40b000 <ferror@plt+0x93b0>
  401d88:	add	x0, x0, #0x50
  401d8c:	ldr	x0, [x0]
  401d90:	str	x0, [sp, #24]
  401d94:	ldr	x0, [sp, #24]
  401d98:	str	x0, [sp, #24]
  401d9c:	ldr	x0, [sp, #24]
  401da0:	cmp	x0, #0x0
  401da4:	b.eq	401dc4 <ferror@plt+0x174>  // b.none
  401da8:	ldr	x2, [sp, #24]
  401dac:	ldr	x1, [sp, #32]
  401db0:	adrp	x0, 41c000 <ferror@plt+0x1a3b0>
  401db4:	add	x0, x0, #0x3d8
  401db8:	blr	x2
  401dbc:	b	401dc4 <ferror@plt+0x174>
  401dc0:	nop
  401dc4:	ldp	x29, x30, [sp], #48
  401dc8:	ret
  401dcc:	stp	x29, x30, [sp, #-16]!
  401dd0:	mov	x29, sp
  401dd4:	adrp	x0, 41c000 <ferror@plt+0x1a3b0>
  401dd8:	add	x0, x0, #0x418
  401ddc:	ldrb	w0, [x0]
  401de0:	and	x0, x0, #0xff
  401de4:	cmp	x0, #0x0
  401de8:	b.ne	401e04 <ferror@plt+0x1b4>  // b.any
  401dec:	bl	401cc4 <ferror@plt+0x74>
  401df0:	adrp	x0, 41c000 <ferror@plt+0x1a3b0>
  401df4:	add	x0, x0, #0x418
  401df8:	mov	w1, #0x1                   	// #1
  401dfc:	strb	w1, [x0]
  401e00:	b	401e08 <ferror@plt+0x1b8>
  401e04:	nop
  401e08:	ldp	x29, x30, [sp], #16
  401e0c:	ret
  401e10:	stp	x29, x30, [sp, #-16]!
  401e14:	mov	x29, sp
  401e18:	bl	401d38 <ferror@plt+0xe8>
  401e1c:	nop
  401e20:	ldp	x29, x30, [sp], #16
  401e24:	ret
  401e28:	sub	sp, sp, #0xd0
  401e2c:	stp	x29, x30, [sp, #192]
  401e30:	add	x29, sp, #0xc0
  401e34:	fmov	d0, #2.000000000000000000e+00
  401e38:	adrp	x8, 41c000 <ferror@plt+0x1a3b0>
  401e3c:	add	x8, x8, #0x410
  401e40:	adrp	x9, 41c000 <ferror@plt+0x1a3b0>
  401e44:	add	x9, x9, #0x3d8
  401e48:	mov	w10, #0x6                   	// #6
  401e4c:	adrp	x11, 40b000 <ferror@plt+0x93b0>
  401e50:	add	x11, x11, #0x4b7
  401e54:	adrp	x12, 40b000 <ferror@plt+0x93b0>
  401e58:	add	x12, x12, #0x1e5
  401e5c:	adrp	x13, 40b000 <ferror@plt+0x93b0>
  401e60:	add	x13, x13, #0x1ef
  401e64:	adrp	x14, 404000 <ferror@plt+0x23b0>
  401e68:	add	x14, x14, #0x1d4
  401e6c:	adrp	x15, 41c000 <ferror@plt+0x1a3b0>
  401e70:	add	x15, x15, #0x3f0
  401e74:	adrp	x16, 402000 <ferror@plt+0x3b0>
  401e78:	add	x16, x16, #0xa94
  401e7c:	adrp	x17, 41c000 <ferror@plt+0x1a3b0>
  401e80:	add	x17, x17, #0x41c
  401e84:	adrp	x18, 41c000 <ferror@plt+0x1a3b0>
  401e88:	add	x18, x18, #0x420
  401e8c:	stur	wzr, [x29, #-4]
  401e90:	stur	w0, [x29, #-8]
  401e94:	stur	x1, [x29, #-16]
  401e98:	stur	d0, [x29, #-32]
  401e9c:	stur	wzr, [x29, #-52]
  401ea0:	ldr	x8, [x8]
  401ea4:	str	x8, [x9]
  401ea8:	mov	w0, w10
  401eac:	mov	x1, x11
  401eb0:	str	x12, [sp, #96]
  401eb4:	str	x13, [sp, #88]
  401eb8:	str	x14, [sp, #80]
  401ebc:	str	x15, [sp, #72]
  401ec0:	str	x16, [sp, #64]
  401ec4:	str	x17, [sp, #56]
  401ec8:	str	x18, [sp, #48]
  401ecc:	bl	401c40 <setlocale@plt>
  401ed0:	ldr	x8, [sp, #96]
  401ed4:	mov	x0, x8
  401ed8:	ldr	x1, [sp, #88]
  401edc:	bl	4019b0 <bindtextdomain@plt>
  401ee0:	ldr	x8, [sp, #96]
  401ee4:	mov	x0, x8
  401ee8:	bl	401ac0 <textdomain@plt>
  401eec:	ldr	x8, [sp, #80]
  401ef0:	mov	x0, x8
  401ef4:	bl	40b018 <ferror@plt+0x93c8>
  401ef8:	ldur	w0, [x29, #-8]
  401efc:	ldur	x1, [x29, #-16]
  401f00:	adrp	x2, 40b000 <ferror@plt+0x93b0>
  401f04:	add	x2, x2, #0x201
  401f08:	adrp	x3, 41c000 <ferror@plt+0x1a3b0>
  401f0c:	add	x3, x3, #0x238
  401f10:	mov	x8, xzr
  401f14:	mov	x4, x8
  401f18:	bl	401ad0 <getopt_long@plt>
  401f1c:	stur	w0, [x29, #-20]
  401f20:	mov	w9, #0xffffffff            	// #-1
  401f24:	cmp	w0, w9
  401f28:	b.eq	40210c <ferror@plt+0x4bc>  // b.none
  401f2c:	ldur	w8, [x29, #-20]
  401f30:	subs	w8, w8, #0x62
  401f34:	mov	w9, w8
  401f38:	ubfx	x9, x9, #0, #32
  401f3c:	cmp	x9, #0x16
  401f40:	str	x9, [sp, #40]
  401f44:	b.hi	4020f8 <ferror@plt+0x4a8>  // b.pmore
  401f48:	adrp	x8, 40b000 <ferror@plt+0x93b0>
  401f4c:	add	x8, x8, #0x58
  401f50:	ldr	x11, [sp, #40]
  401f54:	ldrsw	x10, [x8, x11, lsl #2]
  401f58:	add	x9, x8, x10
  401f5c:	br	x9
  401f60:	ldr	x8, [sp, #56]
  401f64:	ldr	w9, [x8]
  401f68:	orr	w9, w9, #0x10
  401f6c:	str	w9, [x8]
  401f70:	b	402108 <ferror@plt+0x4b8>
  401f74:	ldr	x8, [sp, #56]
  401f78:	ldr	w9, [x8]
  401f7c:	orr	w9, w9, #0x20
  401f80:	str	w9, [x8]
  401f84:	b	402108 <ferror@plt+0x4b8>
  401f88:	ldr	x8, [sp, #56]
  401f8c:	ldr	w9, [x8]
  401f90:	orr	w9, w9, #0x2
  401f94:	str	w9, [x8]
  401f98:	adrp	x10, 41c000 <ferror@plt+0x1a3b0>
  401f9c:	add	x10, x10, #0x3e8
  401fa0:	ldr	x10, [x10]
  401fa4:	cbz	x10, 401fb8 <ferror@plt+0x368>
  401fa8:	ldr	x8, [sp, #56]
  401fac:	ldr	w9, [x8]
  401fb0:	orr	w9, w9, #0x4
  401fb4:	str	w9, [x8]
  401fb8:	b	402108 <ferror@plt+0x4b8>
  401fbc:	ldr	x8, [sp, #56]
  401fc0:	ldr	w9, [x8]
  401fc4:	orr	w9, w9, #0x40
  401fc8:	str	w9, [x8]
  401fcc:	b	402108 <ferror@plt+0x4b8>
  401fd0:	ldr	x8, [sp, #56]
  401fd4:	ldr	w9, [x8]
  401fd8:	orr	w9, w9, #0x80
  401fdc:	str	w9, [x8]
  401fe0:	b	402108 <ferror@plt+0x4b8>
  401fe4:	adrp	x8, 41c000 <ferror@plt+0x1a3b0>
  401fe8:	add	x8, x8, #0x3b8
  401fec:	str	wzr, [x8]
  401ff0:	b	402108 <ferror@plt+0x4b8>
  401ff4:	ldr	x8, [sp, #56]
  401ff8:	ldr	w9, [x8]
  401ffc:	orr	w9, w9, #0x8
  402000:	str	w9, [x8]
  402004:	b	402108 <ferror@plt+0x4b8>
  402008:	adrp	x8, 41c000 <ferror@plt+0x1a3b0>
  40200c:	add	x8, x8, #0x3e8
  402010:	ldr	x0, [x8]
  402014:	adrp	x8, 40b000 <ferror@plt+0x93b0>
  402018:	add	x8, x8, #0x211
  40201c:	str	x0, [sp, #32]
  402020:	mov	x0, x8
  402024:	bl	401c00 <gettext@plt>
  402028:	ldr	x8, [sp, #32]
  40202c:	str	x0, [sp, #24]
  402030:	mov	x0, x8
  402034:	ldr	x1, [sp, #24]
  402038:	bl	403db4 <ferror@plt+0x2164>
  40203c:	stur	d0, [x29, #-32]
  402040:	ldur	d0, [x29, #-32]
  402044:	mov	x8, #0x9999999999999999    	// #-7378697629483820647
  402048:	movk	x8, #0x999a
  40204c:	movk	x8, #0x3fb9, lsl #48
  402050:	fmov	d1, x8
  402054:	fcmp	d0, d1
  402058:	cset	w9, mi  // mi = first
  40205c:	tbnz	w9, #0, 402064 <ferror@plt+0x414>
  402060:	b	402078 <ferror@plt+0x428>
  402064:	mov	x8, #0x9999999999999999    	// #-7378697629483820647
  402068:	movk	x8, #0x999a
  40206c:	movk	x8, #0x3fb9, lsl #48
  402070:	fmov	d0, x8
  402074:	stur	d0, [x29, #-32]
  402078:	ldur	d0, [x29, #-32]
  40207c:	mov	x8, #0xffffffe00000        	// #281474974613504
  402080:	movk	x8, #0x41ef, lsl #48
  402084:	fmov	d1, x8
  402088:	fcmp	d0, d1
  40208c:	cset	w9, gt
  402090:	tbnz	w9, #0, 402098 <ferror@plt+0x448>
  402094:	b	4020a8 <ferror@plt+0x458>
  402098:	mov	x8, #0xffffffe00000        	// #281474974613504
  40209c:	movk	x8, #0x41ef, lsl #48
  4020a0:	fmov	d0, x8
  4020a4:	stur	d0, [x29, #-32]
  4020a8:	b	402108 <ferror@plt+0x4b8>
  4020ac:	mov	w8, #0x1                   	// #1
  4020b0:	ldr	x9, [sp, #48]
  4020b4:	str	w8, [x9]
  4020b8:	b	402108 <ferror@plt+0x4b8>
  4020bc:	adrp	x8, 41c000 <ferror@plt+0x1a3b0>
  4020c0:	add	x8, x8, #0x3f8
  4020c4:	ldr	x0, [x8]
  4020c8:	bl	402480 <ferror@plt+0x830>
  4020cc:	adrp	x0, 40b000 <ferror@plt+0x93b0>
  4020d0:	add	x0, x0, #0x22a
  4020d4:	bl	401c00 <gettext@plt>
  4020d8:	adrp	x8, 41c000 <ferror@plt+0x1a3b0>
  4020dc:	add	x8, x8, #0x410
  4020e0:	ldr	x1, [x8]
  4020e4:	adrp	x2, 40b000 <ferror@plt+0x93b0>
  4020e8:	add	x2, x2, #0x236
  4020ec:	bl	401bc0 <printf@plt>
  4020f0:	stur	wzr, [x29, #-4]
  4020f4:	b	402470 <ferror@plt+0x820>
  4020f8:	adrp	x8, 41c000 <ferror@plt+0x1a3b0>
  4020fc:	add	x8, x8, #0x3e0
  402100:	ldr	x0, [x8]
  402104:	bl	402480 <ferror@plt+0x830>
  402108:	b	401ef8 <ferror@plt+0x2a8>
  40210c:	ldr	x8, [sp, #72]
  402110:	ldr	w9, [x8]
  402114:	ldur	w10, [x29, #-8]
  402118:	cmp	w9, w10
  40211c:	b.lt	402130 <ferror@plt+0x4e0>  // b.tstop
  402120:	adrp	x8, 41c000 <ferror@plt+0x1a3b0>
  402124:	add	x8, x8, #0x3e0
  402128:	ldr	x0, [x8]
  40212c:	bl	402480 <ferror@plt+0x830>
  402130:	ldur	x8, [x29, #-16]
  402134:	ldr	x9, [sp, #72]
  402138:	ldrsw	x10, [x9]
  40213c:	mov	x11, #0x8                   	// #8
  402140:	mul	x10, x11, x10
  402144:	add	x8, x8, x10
  402148:	stur	x8, [x29, #-48]
  40214c:	ldur	x8, [x29, #-16]
  402150:	ldrsw	x10, [x9]
  402154:	mov	w12, w10
  402158:	add	w12, w12, #0x1
  40215c:	str	w12, [x9]
  402160:	mul	x10, x11, x10
  402164:	add	x8, x8, x10
  402168:	ldr	x0, [x8]
  40216c:	bl	40271c <ferror@plt+0xacc>
  402170:	stur	x0, [x29, #-40]
  402174:	ldur	x0, [x29, #-40]
  402178:	bl	401830 <strlen@plt>
  40217c:	stur	w0, [x29, #-52]
  402180:	ldr	x8, [sp, #72]
  402184:	ldr	w9, [x8]
  402188:	ldur	w10, [x29, #-8]
  40218c:	cmp	w9, w10
  402190:	b.ge	402264 <ferror@plt+0x614>  // b.tcont
  402194:	ldur	x8, [x29, #-16]
  402198:	ldr	x9, [sp, #72]
  40219c:	ldrsw	x10, [x9]
  4021a0:	mov	x11, #0x8                   	// #8
  4021a4:	mul	x10, x11, x10
  4021a8:	add	x8, x8, x10
  4021ac:	ldr	x0, [x8]
  4021b0:	str	x11, [sp, #16]
  4021b4:	bl	401830 <strlen@plt>
  4021b8:	stur	w0, [x29, #-76]
  4021bc:	ldur	x0, [x29, #-40]
  4021c0:	ldur	w12, [x29, #-52]
  4021c4:	ldur	w13, [x29, #-76]
  4021c8:	add	w12, w12, w13
  4021cc:	add	w12, w12, #0x2
  4021d0:	mov	w1, w12
  4021d4:	sxtw	x1, w1
  4021d8:	bl	402784 <ferror@plt+0xb34>
  4021dc:	stur	x0, [x29, #-40]
  4021e0:	ldur	x8, [x29, #-40]
  4021e4:	ldursw	x9, [x29, #-52]
  4021e8:	add	x8, x8, x9
  4021ec:	stur	x8, [x29, #-72]
  4021f0:	ldur	x8, [x29, #-72]
  4021f4:	mov	w12, #0x20                  	// #32
  4021f8:	strb	w12, [x8]
  4021fc:	ldur	x8, [x29, #-72]
  402200:	add	x0, x8, #0x1
  402204:	ldur	x8, [x29, #-16]
  402208:	ldr	x9, [sp, #72]
  40220c:	ldrsw	x10, [x9]
  402210:	ldr	x11, [sp, #16]
  402214:	mul	x10, x11, x10
  402218:	add	x8, x8, x10
  40221c:	ldr	x1, [x8]
  402220:	ldursw	x2, [x29, #-76]
  402224:	bl	401810 <memcpy@plt>
  402228:	ldur	w12, [x29, #-76]
  40222c:	add	w12, w12, #0x1
  402230:	ldur	w13, [x29, #-52]
  402234:	add	w12, w13, w12
  402238:	stur	w12, [x29, #-52]
  40223c:	ldur	x8, [x29, #-40]
  402240:	ldursw	x9, [x29, #-52]
  402244:	add	x8, x8, x9
  402248:	mov	w12, #0x0                   	// #0
  40224c:	strb	w12, [x8]
  402250:	ldr	x8, [sp, #72]
  402254:	ldr	w9, [x8]
  402258:	add	w9, w9, #0x1
  40225c:	str	w9, [x8]
  402260:	b	402180 <ferror@plt+0x530>
  402264:	bl	4027e4 <ferror@plt+0xb94>
  402268:	mov	w0, #0x2                   	// #2
  40226c:	ldr	x1, [sp, #64]
  402270:	bl	401950 <signal@plt>
  402274:	mov	w8, #0xf                   	// #15
  402278:	mov	w0, w8
  40227c:	ldr	x1, [sp, #64]
  402280:	bl	401950 <signal@plt>
  402284:	mov	w8, #0x1                   	// #1
  402288:	mov	w0, w8
  40228c:	ldr	x1, [sp, #64]
  402290:	str	w8, [sp, #12]
  402294:	bl	401950 <signal@plt>
  402298:	mov	w8, #0x1c                  	// #28
  40229c:	mov	w0, w8
  4022a0:	adrp	x1, 402000 <ferror@plt+0x3b0>
  4022a4:	add	x1, x1, #0xab0
  4022a8:	bl	401950 <signal@plt>
  4022ac:	adrp	x9, 41c000 <ferror@plt+0x1a3b0>
  4022b0:	add	x9, x9, #0x424
  4022b4:	ldr	w8, [sp, #12]
  4022b8:	str	w8, [x9]
  4022bc:	bl	401990 <initscr@plt>
  4022c0:	ldr	x9, [sp, #56]
  4022c4:	ldr	w8, [x9]
  4022c8:	and	w8, w8, #0x20
  4022cc:	cbz	w8, 4022fc <ferror@plt+0x6ac>
  4022d0:	bl	401890 <has_colors@plt>
  4022d4:	tbnz	w0, #0, 4022dc <ferror@plt+0x68c>
  4022d8:	b	4022ec <ferror@plt+0x69c>
  4022dc:	bl	4019a0 <start_color@plt>
  4022e0:	bl	401870 <use_default_colors@plt>
  4022e4:	bl	402ad0 <ferror@plt+0xe80>
  4022e8:	b	4022fc <ferror@plt+0x6ac>
  4022ec:	ldr	x8, [sp, #56]
  4022f0:	ldr	w9, [x8]
  4022f4:	orr	w9, w9, #0x20
  4022f8:	str	w9, [x8]
  4022fc:	bl	401a90 <nonl@plt>
  402300:	bl	401b80 <noecho@plt>
  402304:	bl	4018d0 <cbreak@plt>
  402308:	ldr	x8, [sp, #48]
  40230c:	ldr	w9, [x8]
  402310:	cbz	w9, 40231c <ferror@plt+0x6cc>
  402314:	bl	403828 <ferror@plt+0x1bd8>
  402318:	stur	x0, [x29, #-64]
  40231c:	adrp	x8, 41c000 <ferror@plt+0x1a3b0>
  402320:	add	x8, x8, #0x428
  402324:	ldr	w9, [x8]
  402328:	cbz	w9, 402384 <ferror@plt+0x734>
  40232c:	bl	4027e4 <ferror@plt+0xb94>
  402330:	adrp	x8, 41c000 <ferror@plt+0x1a3b0>
  402334:	add	x8, x8, #0x3c0
  402338:	ldr	x8, [x8]
  40233c:	adrp	x9, 41c000 <ferror@plt+0x1a3b0>
  402340:	add	x9, x9, #0x3c8
  402344:	ldr	x9, [x9]
  402348:	mov	w0, w8
  40234c:	mov	w1, w9
  402350:	bl	401c20 <resizeterm@plt>
  402354:	adrp	x10, 41c000 <ferror@plt+0x1a3b0>
  402358:	add	x10, x10, #0x408
  40235c:	ldr	x10, [x10]
  402360:	mov	x0, x10
  402364:	bl	401b50 <wclear@plt>
  402368:	adrp	x10, 41c000 <ferror@plt+0x1a3b0>
  40236c:	add	x10, x10, #0x428
  402370:	str	wzr, [x10]
  402374:	adrp	x10, 41c000 <ferror@plt+0x1a3b0>
  402378:	add	x10, x10, #0x3d0
  40237c:	mov	w8, #0x1                   	// #1
  402380:	str	w8, [x10]
  402384:	adrp	x8, 41c000 <ferror@plt+0x1a3b0>
  402388:	add	x8, x8, #0x3b8
  40238c:	ldr	w9, [x8]
  402390:	cbz	w9, 4023a0 <ferror@plt+0x750>
  402394:	ldur	x0, [x29, #-40]
  402398:	ldur	d0, [x29, #-32]
  40239c:	bl	402bd8 <ferror@plt+0xf88>
  4023a0:	ldur	x0, [x29, #-40]
  4023a4:	ldur	x1, [x29, #-48]
  4023a8:	bl	402ff4 <ferror@plt+0x13a4>
  4023ac:	cbz	w0, 4023b4 <ferror@plt+0x764>
  4023b0:	b	402468 <ferror@plt+0x818>
  4023b4:	ldr	x8, [sp, #48]
  4023b8:	ldr	w9, [x8]
  4023bc:	cbz	w9, 402418 <ferror@plt+0x7c8>
  4023c0:	bl	403828 <ferror@plt+0x1bd8>
  4023c4:	stur	x0, [x29, #-88]
  4023c8:	ldur	d0, [x29, #-32]
  4023cc:	mov	x8, #0x848000000000        	// #145685290680320
  4023d0:	movk	x8, #0x412e, lsl #48
  4023d4:	fmov	d1, x8
  4023d8:	fmul	d0, d1, d0
  4023dc:	ldur	x8, [x29, #-64]
  4023e0:	ucvtf	d1, x8
  4023e4:	fadd	d0, d1, d0
  4023e8:	fcvtzu	x8, d0
  4023ec:	stur	x8, [x29, #-64]
  4023f0:	ldur	x8, [x29, #-88]
  4023f4:	ldur	x9, [x29, #-64]
  4023f8:	cmp	x8, x9
  4023fc:	b.cs	402414 <ferror@plt+0x7c4>  // b.hs, b.nlast
  402400:	ldur	x8, [x29, #-64]
  402404:	ldur	x9, [x29, #-88]
  402408:	subs	x8, x8, x9
  40240c:	mov	w0, w8
  402410:	bl	401b90 <usleep@plt>
  402414:	b	402464 <ferror@plt+0x814>
  402418:	ldur	d0, [x29, #-32]
  40241c:	mov	x8, #0xc60000000000        	// #217703302299648
  402420:	movk	x8, #0x40b0, lsl #48
  402424:	fmov	d1, x8
  402428:	fcmp	d0, d1
  40242c:	cset	w9, mi  // mi = first
  402430:	tbnz	w9, #0, 402438 <ferror@plt+0x7e8>
  402434:	b	402458 <ferror@plt+0x808>
  402438:	ldur	d0, [x29, #-32]
  40243c:	mov	x8, #0x848000000000        	// #145685290680320
  402440:	movk	x8, #0x412e, lsl #48
  402444:	fmov	d1, x8
  402448:	fmul	d0, d0, d1
  40244c:	fcvtzu	w0, d0
  402450:	bl	401b90 <usleep@plt>
  402454:	b	402464 <ferror@plt+0x814>
  402458:	ldur	d0, [x29, #-32]
  40245c:	fcvtzu	w0, d0
  402460:	bl	401a00 <sleep@plt>
  402464:	b	40231c <ferror@plt+0x6cc>
  402468:	bl	401b40 <endwin@plt>
  40246c:	stur	wzr, [x29, #-4]
  402470:	ldur	w0, [x29, #-4]
  402474:	ldp	x29, x30, [sp, #192]
  402478:	add	sp, sp, #0xd0
  40247c:	ret
  402480:	sub	sp, sp, #0xf0
  402484:	stp	x29, x30, [sp, #192]
  402488:	stp	x22, x21, [sp, #208]
  40248c:	stp	x20, x19, [sp, #224]
  402490:	add	x29, sp, #0xc0
  402494:	adrp	x8, 40b000 <ferror@plt+0x93b0>
  402498:	add	x8, x8, #0x247
  40249c:	adrp	x9, 40b000 <ferror@plt+0x93b0>
  4024a0:	add	x9, x9, #0x250
  4024a4:	adrp	x10, 41c000 <ferror@plt+0x1a3b0>
  4024a8:	add	x10, x10, #0x410
  4024ac:	adrp	x11, 40b000 <ferror@plt+0x93b0>
  4024b0:	add	x11, x11, #0x267
  4024b4:	adrp	x12, 40b000 <ferror@plt+0x93b0>
  4024b8:	add	x12, x12, #0x272
  4024bc:	adrp	x13, 40b000 <ferror@plt+0x93b0>
  4024c0:	add	x13, x13, #0x2b0
  4024c4:	adrp	x14, 40b000 <ferror@plt+0x93b0>
  4024c8:	add	x14, x14, #0x2f3
  4024cc:	adrp	x15, 40b000 <ferror@plt+0x93b0>
  4024d0:	add	x15, x15, #0x351
  4024d4:	adrp	x16, 40b000 <ferror@plt+0x93b0>
  4024d8:	add	x16, x16, #0x38f
  4024dc:	adrp	x17, 40b000 <ferror@plt+0x93b0>
  4024e0:	add	x17, x17, #0x3cf
  4024e4:	adrp	x18, 40b000 <ferror@plt+0x93b0>
  4024e8:	add	x18, x18, #0x409
  4024ec:	adrp	x1, 40b000 <ferror@plt+0x93b0>
  4024f0:	add	x1, x1, #0x44c
  4024f4:	adrp	x2, 40b000 <ferror@plt+0x93b0>
  4024f8:	add	x2, x2, #0x476
  4024fc:	adrp	x3, 40b000 <ferror@plt+0x93b0>
  402500:	add	x3, x3, #0x4b6
  402504:	adrp	x4, 40b000 <ferror@plt+0x93b0>
  402508:	add	x4, x4, #0x4b8
  40250c:	adrp	x5, 40b000 <ferror@plt+0x93b0>
  402510:	add	x5, x5, #0x4e4
  402514:	adrp	x6, 40b000 <ferror@plt+0x93b0>
  402518:	add	x6, x6, #0x519
  40251c:	adrp	x7, 40b000 <ferror@plt+0x93b0>
  402520:	add	x7, x7, #0x534
  402524:	adrp	x19, 41c000 <ferror@plt+0x1a3b0>
  402528:	add	x19, x19, #0x3e0
  40252c:	mov	w20, #0x1                   	// #1
  402530:	mov	w21, wzr
  402534:	stur	x0, [x29, #-8]
  402538:	mov	x0, x8
  40253c:	stur	x9, [x29, #-16]
  402540:	stur	x10, [x29, #-24]
  402544:	stur	x11, [x29, #-32]
  402548:	stur	x12, [x29, #-40]
  40254c:	stur	x13, [x29, #-48]
  402550:	stur	x14, [x29, #-56]
  402554:	stur	x15, [x29, #-64]
  402558:	stur	x16, [x29, #-72]
  40255c:	stur	x17, [x29, #-80]
  402560:	stur	x18, [x29, #-88]
  402564:	str	x1, [sp, #96]
  402568:	str	x2, [sp, #88]
  40256c:	str	x3, [sp, #80]
  402570:	str	x4, [sp, #72]
  402574:	str	x5, [sp, #64]
  402578:	str	x6, [sp, #56]
  40257c:	str	x7, [sp, #48]
  402580:	str	x19, [sp, #40]
  402584:	str	w20, [sp, #36]
  402588:	str	w21, [sp, #32]
  40258c:	bl	401c00 <gettext@plt>
  402590:	ldur	x1, [x29, #-8]
  402594:	bl	401840 <fputs@plt>
  402598:	ldur	x8, [x29, #-8]
  40259c:	ldur	x9, [x29, #-16]
  4025a0:	mov	x0, x9
  4025a4:	str	x8, [sp, #24]
  4025a8:	bl	401c00 <gettext@plt>
  4025ac:	ldur	x8, [x29, #-24]
  4025b0:	ldr	x2, [x8]
  4025b4:	ldr	x9, [sp, #24]
  4025b8:	str	x0, [sp, #16]
  4025bc:	mov	x0, x9
  4025c0:	ldr	x1, [sp, #16]
  4025c4:	bl	401c10 <fprintf@plt>
  4025c8:	ldur	x8, [x29, #-32]
  4025cc:	mov	x0, x8
  4025d0:	bl	401c00 <gettext@plt>
  4025d4:	ldur	x1, [x29, #-8]
  4025d8:	bl	401840 <fputs@plt>
  4025dc:	ldur	x8, [x29, #-40]
  4025e0:	mov	x0, x8
  4025e4:	bl	401c00 <gettext@plt>
  4025e8:	ldur	x1, [x29, #-8]
  4025ec:	bl	401840 <fputs@plt>
  4025f0:	ldur	x8, [x29, #-48]
  4025f4:	mov	x0, x8
  4025f8:	bl	401c00 <gettext@plt>
  4025fc:	ldur	x1, [x29, #-8]
  402600:	bl	401840 <fputs@plt>
  402604:	ldur	x8, [x29, #-56]
  402608:	mov	x0, x8
  40260c:	bl	401c00 <gettext@plt>
  402610:	ldur	x1, [x29, #-8]
  402614:	bl	401840 <fputs@plt>
  402618:	ldur	x8, [x29, #-64]
  40261c:	mov	x0, x8
  402620:	bl	401c00 <gettext@plt>
  402624:	ldur	x1, [x29, #-8]
  402628:	bl	401840 <fputs@plt>
  40262c:	ldur	x8, [x29, #-72]
  402630:	mov	x0, x8
  402634:	bl	401c00 <gettext@plt>
  402638:	ldur	x1, [x29, #-8]
  40263c:	bl	401840 <fputs@plt>
  402640:	ldur	x8, [x29, #-80]
  402644:	mov	x0, x8
  402648:	bl	401c00 <gettext@plt>
  40264c:	ldur	x1, [x29, #-8]
  402650:	bl	401840 <fputs@plt>
  402654:	ldur	x8, [x29, #-88]
  402658:	mov	x0, x8
  40265c:	bl	401c00 <gettext@plt>
  402660:	ldur	x1, [x29, #-8]
  402664:	bl	401840 <fputs@plt>
  402668:	ldr	x8, [sp, #96]
  40266c:	mov	x0, x8
  402670:	bl	401c00 <gettext@plt>
  402674:	ldur	x1, [x29, #-8]
  402678:	bl	401840 <fputs@plt>
  40267c:	ldr	x8, [sp, #88]
  402680:	mov	x0, x8
  402684:	bl	401c00 <gettext@plt>
  402688:	ldur	x1, [x29, #-8]
  40268c:	bl	401840 <fputs@plt>
  402690:	ldr	x8, [sp, #80]
  402694:	mov	x0, x8
  402698:	bl	401c00 <gettext@plt>
  40269c:	ldur	x1, [x29, #-8]
  4026a0:	bl	401840 <fputs@plt>
  4026a4:	ldr	x8, [sp, #72]
  4026a8:	mov	x0, x8
  4026ac:	bl	401c00 <gettext@plt>
  4026b0:	ldur	x1, [x29, #-8]
  4026b4:	bl	401840 <fputs@plt>
  4026b8:	ldr	x8, [sp, #64]
  4026bc:	mov	x0, x8
  4026c0:	bl	401c00 <gettext@plt>
  4026c4:	ldur	x1, [x29, #-8]
  4026c8:	bl	401840 <fputs@plt>
  4026cc:	ldur	x8, [x29, #-8]
  4026d0:	ldr	x9, [sp, #56]
  4026d4:	mov	x0, x9
  4026d8:	str	x8, [sp, #8]
  4026dc:	bl	401c00 <gettext@plt>
  4026e0:	ldr	x8, [sp, #8]
  4026e4:	str	x0, [sp]
  4026e8:	mov	x0, x8
  4026ec:	ldr	x1, [sp]
  4026f0:	ldr	x2, [sp, #48]
  4026f4:	bl	401c10 <fprintf@plt>
  4026f8:	ldur	x8, [x29, #-8]
  4026fc:	ldr	x9, [sp, #40]
  402700:	ldr	x10, [x9]
  402704:	cmp	x8, x10
  402708:	ldr	w20, [sp, #36]
  40270c:	ldr	w21, [sp, #32]
  402710:	csel	w22, w20, w21, eq  // eq = none
  402714:	mov	w0, w22
  402718:	bl	401850 <exit@plt>
  40271c:	sub	sp, sp, #0x30
  402720:	stp	x29, x30, [sp, #32]
  402724:	add	x29, sp, #0x20
  402728:	str	x0, [sp, #16]
  40272c:	ldr	x8, [sp, #16]
  402730:	cbnz	x8, 402740 <ferror@plt+0xaf0>
  402734:	mov	x8, xzr
  402738:	stur	x8, [x29, #-8]
  40273c:	b	402774 <ferror@plt+0xb24>
  402740:	ldr	x0, [sp, #16]
  402744:	bl	401a70 <strdup@plt>
  402748:	str	x0, [sp, #8]
  40274c:	ldr	x8, [sp, #8]
  402750:	cbnz	x8, 40276c <ferror@plt+0xb1c>
  402754:	mov	w0, #0x1                   	// #1
  402758:	mov	w8, wzr
  40275c:	mov	w1, w8
  402760:	adrp	x2, 40b000 <ferror@plt+0x93b0>
  402764:	add	x2, x2, #0x53d
  402768:	bl	401860 <error@plt>
  40276c:	ldr	x8, [sp, #8]
  402770:	stur	x8, [x29, #-8]
  402774:	ldur	x0, [x29, #-8]
  402778:	ldp	x29, x30, [sp, #32]
  40277c:	add	sp, sp, #0x30
  402780:	ret
  402784:	sub	sp, sp, #0x30
  402788:	stp	x29, x30, [sp, #32]
  40278c:	add	x29, sp, #0x20
  402790:	stur	x0, [x29, #-8]
  402794:	str	x1, [sp, #16]
  402798:	ldur	x0, [x29, #-8]
  40279c:	ldr	x1, [sp, #16]
  4027a0:	bl	401a10 <realloc@plt>
  4027a4:	str	x0, [sp, #8]
  4027a8:	ldr	x8, [sp, #8]
  4027ac:	cbnz	x8, 4027d4 <ferror@plt+0xb84>
  4027b0:	ldr	x8, [sp, #16]
  4027b4:	cbz	x8, 4027d4 <ferror@plt+0xb84>
  4027b8:	ldr	x3, [sp, #16]
  4027bc:	mov	w0, #0x1                   	// #1
  4027c0:	mov	w8, wzr
  4027c4:	mov	w1, w8
  4027c8:	adrp	x2, 40b000 <ferror@plt+0x93b0>
  4027cc:	add	x2, x2, #0x555
  4027d0:	bl	401860 <error@plt>
  4027d4:	ldr	x0, [sp, #8]
  4027d8:	ldp	x29, x30, [sp, #32]
  4027dc:	add	sp, sp, #0x30
  4027e0:	ret
  4027e4:	sub	sp, sp, #0x80
  4027e8:	stp	x29, x30, [sp, #112]
  4027ec:	add	x29, sp, #0x70
  4027f0:	adrp	x8, 41c000 <ferror@plt+0x1a3b0>
  4027f4:	add	x8, x8, #0x42c
  4027f8:	adrp	x9, 41c000 <ferror@plt+0x1a3b0>
  4027fc:	add	x9, x9, #0x3c8
  402800:	adrp	x10, 41c000 <ferror@plt+0x1a3b0>
  402804:	add	x10, x10, #0x430
  402808:	adrp	x11, 41c000 <ferror@plt+0x1a3b0>
  40280c:	add	x11, x11, #0x448
  402810:	adrp	x12, 41c000 <ferror@plt+0x1a3b0>
  402814:	add	x12, x12, #0x3c0
  402818:	adrp	x13, 41c000 <ferror@plt+0x1a3b0>
  40281c:	add	x13, x13, #0x44c
  402820:	ldr	w14, [x8]
  402824:	str	x8, [sp, #48]
  402828:	str	x9, [sp, #40]
  40282c:	str	x10, [sp, #32]
  402830:	str	x11, [sp, #24]
  402834:	str	x12, [sp, #16]
  402838:	str	x13, [sp, #8]
  40283c:	cbnz	w14, 4028e8 <ferror@plt+0xc98>
  402840:	adrp	x0, 40b000 <ferror@plt+0x93b0>
  402844:	add	x0, x0, #0x56f
  402848:	bl	401be0 <getenv@plt>
  40284c:	stur	x0, [x29, #-16]
  402850:	mov	w8, #0xffffffff            	// #-1
  402854:	ldr	x9, [sp, #48]
  402858:	str	w8, [x9]
  40285c:	ldur	x10, [x29, #-16]
  402860:	cbz	x10, 4028e8 <ferror@plt+0xc98>
  402864:	ldur	x8, [x29, #-16]
  402868:	ldrb	w9, [x8]
  40286c:	cbz	w9, 4028e8 <ferror@plt+0xc98>
  402870:	ldur	x0, [x29, #-16]
  402874:	sub	x1, x29, #0x20
  402878:	mov	w8, wzr
  40287c:	mov	w2, w8
  402880:	bl	401b00 <strtol@plt>
  402884:	stur	x0, [x29, #-24]
  402888:	ldur	x9, [x29, #-32]
  40288c:	ldrb	w8, [x9]
  402890:	cbnz	w8, 4028b4 <ferror@plt+0xc64>
  402894:	ldur	x8, [x29, #-24]
  402898:	mov	x9, xzr
  40289c:	cmp	x9, x8
  4028a0:	cset	w10, ge  // ge = tcont
  4028a4:	tbnz	w10, #0, 4028b4 <ferror@plt+0xc64>
  4028a8:	ldur	x8, [x29, #-24]
  4028ac:	ldr	x9, [sp, #48]
  4028b0:	str	w8, [x9]
  4028b4:	ldr	x8, [sp, #48]
  4028b8:	ldrsw	x9, [x8]
  4028bc:	ldr	x10, [sp, #40]
  4028c0:	str	x9, [x10]
  4028c4:	ldr	x3, [x10]
  4028c8:	ldr	x0, [sp, #32]
  4028cc:	mov	x1, #0x18                  	// #24
  4028d0:	adrp	x2, 40b000 <ferror@plt+0x93b0>
  4028d4:	add	x2, x2, #0x577
  4028d8:	bl	401930 <snprintf@plt>
  4028dc:	ldr	x8, [sp, #32]
  4028e0:	mov	x0, x8
  4028e4:	bl	401a50 <putenv@plt>
  4028e8:	ldr	x8, [sp, #24]
  4028ec:	ldr	w9, [x8]
  4028f0:	cbnz	w9, 40299c <ferror@plt+0xd4c>
  4028f4:	adrp	x0, 40b000 <ferror@plt+0x93b0>
  4028f8:	add	x0, x0, #0x583
  4028fc:	bl	401be0 <getenv@plt>
  402900:	stur	x0, [x29, #-40]
  402904:	mov	w8, #0xffffffff            	// #-1
  402908:	ldr	x9, [sp, #24]
  40290c:	str	w8, [x9]
  402910:	ldur	x10, [x29, #-40]
  402914:	cbz	x10, 40299c <ferror@plt+0xd4c>
  402918:	ldur	x8, [x29, #-40]
  40291c:	ldrb	w9, [x8]
  402920:	cbz	w9, 40299c <ferror@plt+0xd4c>
  402924:	ldur	x0, [x29, #-40]
  402928:	add	x1, sp, #0x38
  40292c:	mov	w8, wzr
  402930:	mov	w2, w8
  402934:	bl	401b00 <strtol@plt>
  402938:	stur	x0, [x29, #-48]
  40293c:	ldr	x9, [sp, #56]
  402940:	ldrb	w8, [x9]
  402944:	cbnz	w8, 402968 <ferror@plt+0xd18>
  402948:	ldur	x8, [x29, #-48]
  40294c:	mov	x9, xzr
  402950:	cmp	x9, x8
  402954:	cset	w10, ge  // ge = tcont
  402958:	tbnz	w10, #0, 402968 <ferror@plt+0xd18>
  40295c:	ldur	x8, [x29, #-48]
  402960:	ldr	x9, [sp, #24]
  402964:	str	w8, [x9]
  402968:	ldr	x8, [sp, #24]
  40296c:	ldrsw	x9, [x8]
  402970:	ldr	x10, [sp, #16]
  402974:	str	x9, [x10]
  402978:	ldr	x3, [x10]
  40297c:	ldr	x0, [sp, #8]
  402980:	mov	x1, #0x18                  	// #24
  402984:	adrp	x2, 40b000 <ferror@plt+0x93b0>
  402988:	add	x2, x2, #0x589
  40298c:	bl	401930 <snprintf@plt>
  402990:	ldr	x8, [sp, #8]
  402994:	mov	x0, x8
  402998:	bl	401a50 <putenv@plt>
  40299c:	mov	w0, #0x2                   	// #2
  4029a0:	mov	x1, #0x5413                	// #21523
  4029a4:	sub	x2, x29, #0x8
  4029a8:	bl	401c30 <ioctl@plt>
  4029ac:	cbnz	w0, 402a88 <ferror@plt+0xe38>
  4029b0:	ldr	x8, [sp, #48]
  4029b4:	ldr	w9, [x8]
  4029b8:	cmp	w9, #0x0
  4029bc:	cset	w9, lt  // lt = tstop
  4029c0:	tbnz	w9, #0, 4029d8 <ferror@plt+0xd88>
  4029c4:	ldr	x8, [sp, #24]
  4029c8:	ldr	w9, [x8]
  4029cc:	cmp	w9, #0x0
  4029d0:	cset	w9, ge  // ge = tcont
  4029d4:	tbnz	w9, #0, 402a88 <ferror@plt+0xe38>
  4029d8:	ldr	x8, [sp, #24]
  4029dc:	ldr	w9, [x8]
  4029e0:	cmp	w9, #0x0
  4029e4:	cset	w9, ge  // ge = tcont
  4029e8:	tbnz	w9, #0, 402a30 <ferror@plt+0xde0>
  4029ec:	ldurh	w8, [x29, #-8]
  4029f0:	cmp	w8, #0x0
  4029f4:	cset	w8, le
  4029f8:	tbnz	w8, #0, 402a30 <ferror@plt+0xde0>
  4029fc:	ldurh	w8, [x29, #-8]
  402a00:	mov	w9, w8
  402a04:	ldr	x10, [sp, #16]
  402a08:	str	x9, [x10]
  402a0c:	ldr	x3, [x10]
  402a10:	ldr	x0, [sp, #8]
  402a14:	mov	x1, #0x18                  	// #24
  402a18:	adrp	x2, 40b000 <ferror@plt+0x93b0>
  402a1c:	add	x2, x2, #0x589
  402a20:	bl	401930 <snprintf@plt>
  402a24:	ldr	x9, [sp, #8]
  402a28:	mov	x0, x9
  402a2c:	bl	401a50 <putenv@plt>
  402a30:	ldr	x8, [sp, #48]
  402a34:	ldr	w9, [x8]
  402a38:	cmp	w9, #0x0
  402a3c:	cset	w9, ge  // ge = tcont
  402a40:	tbnz	w9, #0, 402a88 <ferror@plt+0xe38>
  402a44:	ldurh	w8, [x29, #-6]
  402a48:	cmp	w8, #0x0
  402a4c:	cset	w8, le
  402a50:	tbnz	w8, #0, 402a88 <ferror@plt+0xe38>
  402a54:	ldurh	w8, [x29, #-6]
  402a58:	mov	w9, w8
  402a5c:	ldr	x10, [sp, #40]
  402a60:	str	x9, [x10]
  402a64:	ldr	x3, [x10]
  402a68:	ldr	x0, [sp, #32]
  402a6c:	mov	x1, #0x18                  	// #24
  402a70:	adrp	x2, 40b000 <ferror@plt+0x93b0>
  402a74:	add	x2, x2, #0x577
  402a78:	bl	401930 <snprintf@plt>
  402a7c:	ldr	x9, [sp, #32]
  402a80:	mov	x0, x9
  402a84:	bl	401a50 <putenv@plt>
  402a88:	ldp	x29, x30, [sp, #112]
  402a8c:	add	sp, sp, #0x80
  402a90:	ret
  402a94:	sub	sp, sp, #0x20
  402a98:	stp	x29, x30, [sp, #16]
  402a9c:	add	x29, sp, #0x10
  402aa0:	mov	w8, wzr
  402aa4:	stur	w0, [x29, #-4]
  402aa8:	mov	w0, w8
  402aac:	bl	4037d4 <ferror@plt+0x1b84>
  402ab0:	sub	sp, sp, #0x10
  402ab4:	mov	w8, #0x1                   	// #1
  402ab8:	adrp	x9, 41c000 <ferror@plt+0x1a3b0>
  402abc:	add	x9, x9, #0x428
  402ac0:	str	w0, [sp, #12]
  402ac4:	str	w8, [x9]
  402ac8:	add	sp, sp, #0x10
  402acc:	ret
  402ad0:	sub	sp, sp, #0x50
  402ad4:	stp	x29, x30, [sp, #64]
  402ad8:	add	x29, sp, #0x40
  402adc:	adrp	x8, 40b000 <ferror@plt+0x93b0>
  402ae0:	add	x8, x8, #0x180
  402ae4:	mov	w9, #0x9                   	// #9
  402ae8:	adrp	x10, 41c000 <ferror@plt+0x1a3b0>
  402aec:	add	x10, x10, #0x464
  402af0:	adrp	x11, 41c000 <ferror@plt+0x1a3b0>
  402af4:	add	x11, x11, #0x468
  402af8:	adrp	x12, 41c000 <ferror@plt+0x1a3b0>
  402afc:	add	x12, x12, #0x46c
  402b00:	add	x13, sp, #0x20
  402b04:	ldr	q0, [x8]
  402b08:	str	q0, [sp, #32]
  402b0c:	ldrh	w14, [x8, #16]
  402b10:	strh	w14, [x13, #16]
  402b14:	str	w9, [x10]
  402b18:	str	wzr, [x11]
  402b1c:	str	x10, [sp, #24]
  402b20:	str	x11, [sp, #16]
  402b24:	str	x12, [sp, #8]
  402b28:	ldr	x8, [sp, #16]
  402b2c:	ldr	w9, [x8]
  402b30:	ldr	x10, [sp, #24]
  402b34:	ldr	w11, [x10]
  402b38:	cmp	w9, w11
  402b3c:	b.ge	402bc8 <ferror@plt+0xf78>  // b.tcont
  402b40:	ldr	x8, [sp, #8]
  402b44:	str	wzr, [x8]
  402b48:	ldr	x8, [sp, #8]
  402b4c:	ldr	w9, [x8]
  402b50:	ldr	x10, [sp, #24]
  402b54:	ldr	w11, [x10]
  402b58:	cmp	w9, w11
  402b5c:	b.ge	402bb4 <ferror@plt+0xf64>  // b.tcont
  402b60:	ldr	x8, [sp, #16]
  402b64:	ldr	w9, [x8]
  402b68:	ldr	x10, [sp, #24]
  402b6c:	ldr	w11, [x10]
  402b70:	mul	w9, w9, w11
  402b74:	ldr	x12, [sp, #8]
  402b78:	ldr	w11, [x12]
  402b7c:	add	w9, w9, w11
  402b80:	add	w9, w9, #0x1
  402b84:	ldrsw	x13, [x12]
  402b88:	add	x14, sp, #0x20
  402b8c:	ldrh	w1, [x14, x13, lsl #1]
  402b90:	ldrsw	x13, [x8]
  402b94:	ldrh	w2, [x14, x13, lsl #1]
  402b98:	mov	w0, w9
  402b9c:	bl	401940 <init_pair@plt>
  402ba0:	ldr	x8, [sp, #8]
  402ba4:	ldr	w9, [x8]
  402ba8:	add	w9, w9, #0x1
  402bac:	str	w9, [x8]
  402bb0:	b	402b48 <ferror@plt+0xef8>
  402bb4:	ldr	x8, [sp, #16]
  402bb8:	ldr	w9, [x8]
  402bbc:	add	w9, w9, #0x1
  402bc0:	str	w9, [x8]
  402bc4:	b	402b28 <ferror@plt+0xed8>
  402bc8:	bl	403800 <ferror@plt+0x1bb0>
  402bcc:	ldp	x29, x30, [sp, #64]
  402bd0:	add	sp, sp, #0x50
  402bd4:	ret
  402bd8:	stp	x29, x30, [sp, #-16]!
  402bdc:	mov	x29, sp
  402be0:	sub	sp, sp, #0xb0
  402be4:	mov	x8, xzr
  402be8:	mov	w9, #0xb4                  	// #180
  402bec:	adrp	x10, 40b000 <ferror@plt+0x93b0>
  402bf0:	add	x10, x10, #0x593
  402bf4:	adrp	x11, 40b000 <ferror@plt+0x93b0>
  402bf8:	add	x11, x11, #0x5a1
  402bfc:	adrp	x12, 41c000 <ferror@plt+0x1a3b0>
  402c00:	add	x12, x12, #0x3c8
  402c04:	adrp	x13, 41c000 <ferror@plt+0x1a3b0>
  402c08:	add	x13, x13, #0x408
  402c0c:	sub	x14, x29, #0x18
  402c10:	sub	x15, x29, #0x28
  402c14:	sub	x16, x29, #0x30
  402c18:	stur	x0, [x29, #-8]
  402c1c:	stur	d0, [x29, #-16]
  402c20:	mov	x0, x8
  402c24:	stur	w9, [x29, #-92]
  402c28:	stur	x10, [x29, #-104]
  402c2c:	stur	x11, [x29, #-112]
  402c30:	stur	x12, [x29, #-120]
  402c34:	stur	x13, [x29, #-128]
  402c38:	stur	x14, [x29, #-136]
  402c3c:	stur	x15, [x29, #-144]
  402c40:	stur	x16, [x29, #-152]
  402c44:	bl	401970 <time@plt>
  402c48:	stur	x0, [x29, #-24]
  402c4c:	ldur	x0, [x29, #-136]
  402c50:	bl	4018e0 <ctime@plt>
  402c54:	stur	x0, [x29, #-32]
  402c58:	ldur	w0, [x29, #-92]
  402c5c:	bl	401b60 <sysconf@plt>
  402c60:	stur	w0, [x29, #-52]
  402c64:	ldur	w9, [x29, #-52]
  402c68:	add	w9, w9, #0x1
  402c6c:	mov	w8, w9
  402c70:	ubfx	x8, x8, #0, #32
  402c74:	mov	x10, sp
  402c78:	stur	x10, [x29, #-64]
  402c7c:	mov	x10, #0xf                   	// #15
  402c80:	mov	w17, #0x1                   	// #1
  402c84:	umaddl	x10, w9, w17, x10
  402c88:	and	x10, x10, #0xfffffffffffffff0
  402c8c:	mov	x11, sp
  402c90:	subs	x10, x11, x10
  402c94:	mov	sp, x10
  402c98:	stur	x8, [x29, #-72]
  402c9c:	stur	wzr, [x29, #-76]
  402ca0:	mov	x0, x10
  402ca4:	mov	x1, x8
  402ca8:	stur	x10, [x29, #-160]
  402cac:	bl	401b70 <gethostname@plt>
  402cb0:	ldur	x8, [x29, #-104]
  402cb4:	mov	x0, x8
  402cb8:	bl	401c00 <gettext@plt>
  402cbc:	ldur	d0, [x29, #-16]
  402cc0:	ldur	x8, [x29, #-144]
  402cc4:	stur	x0, [x29, #-168]
  402cc8:	mov	x0, x8
  402ccc:	ldur	x1, [x29, #-168]
  402cd0:	bl	401900 <asprintf@plt>
  402cd4:	stur	w0, [x29, #-80]
  402cd8:	ldur	x0, [x29, #-112]
  402cdc:	bl	401c00 <gettext@plt>
  402ce0:	ldur	x3, [x29, #-32]
  402ce4:	ldur	x8, [x29, #-152]
  402ce8:	stur	x0, [x29, #-176]
  402cec:	mov	x0, x8
  402cf0:	ldur	x1, [x29, #-176]
  402cf4:	ldur	x2, [x29, #-160]
  402cf8:	bl	401900 <asprintf@plt>
  402cfc:	stur	w0, [x29, #-84]
  402d00:	ldur	x8, [x29, #-120]
  402d04:	ldr	x10, [x8]
  402d08:	ldursw	x11, [x29, #-84]
  402d0c:	cmp	x10, x11
  402d10:	b.ge	402d30 <ferror@plt+0x10e0>  // b.tcont
  402d14:	ldur	x0, [x29, #-40]
  402d18:	bl	401b10 <free@plt>
  402d1c:	ldur	x0, [x29, #-48]
  402d20:	bl	401b10 <free@plt>
  402d24:	mov	w8, #0x1                   	// #1
  402d28:	stur	w8, [x29, #-88]
  402d2c:	b	402fe0 <ferror@plt+0x1390>
  402d30:	ldur	w8, [x29, #-84]
  402d34:	ldur	w9, [x29, #-80]
  402d38:	add	w8, w8, w9
  402d3c:	add	w8, w8, #0x1
  402d40:	mov	w0, w8
  402d44:	sxtw	x10, w0
  402d48:	ldur	x11, [x29, #-120]
  402d4c:	ldr	x12, [x11]
  402d50:	cmp	x10, x12
  402d54:	b.gt	402f78 <ferror@plt+0x1328>
  402d58:	ldur	x8, [x29, #-128]
  402d5c:	ldr	x0, [x8]
  402d60:	mov	w9, wzr
  402d64:	mov	w1, w9
  402d68:	mov	w2, w9
  402d6c:	bl	401bb0 <wmove@plt>
  402d70:	mov	w9, #0xffffffff            	// #-1
  402d74:	cmp	w0, w9
  402d78:	b.ne	402d80 <ferror@plt+0x1130>  // b.any
  402d7c:	b	402d94 <ferror@plt+0x1144>
  402d80:	ldur	x8, [x29, #-128]
  402d84:	ldr	x0, [x8]
  402d88:	ldur	x1, [x29, #-40]
  402d8c:	mov	w2, #0xffffffff            	// #-1
  402d90:	bl	4018f0 <waddnstr@plt>
  402d94:	ldur	w8, [x29, #-84]
  402d98:	ldur	w9, [x29, #-80]
  402d9c:	add	w8, w8, w9
  402da0:	add	w8, w8, #0x2
  402da4:	mov	w0, w8
  402da8:	sxtw	x10, w0
  402dac:	ldur	x11, [x29, #-120]
  402db0:	ldr	x12, [x11]
  402db4:	cmp	x10, x12
  402db8:	b.gt	402f78 <ferror@plt+0x1328>
  402dbc:	ldur	x8, [x29, #-120]
  402dc0:	ldr	x9, [x8]
  402dc4:	ldur	w10, [x29, #-84]
  402dc8:	ldur	w11, [x29, #-80]
  402dcc:	add	w10, w10, w11
  402dd0:	add	w10, w10, #0x4
  402dd4:	mov	w0, w10
  402dd8:	sxtw	x12, w0
  402ddc:	cmp	x9, x12
  402de0:	b.ge	402e3c <ferror@plt+0x11ec>  // b.tcont
  402de4:	ldur	x8, [x29, #-128]
  402de8:	ldr	x0, [x8]
  402dec:	ldur	x9, [x29, #-120]
  402df0:	ldr	x10, [x9]
  402df4:	ldursw	x11, [x29, #-84]
  402df8:	subs	x10, x10, x11
  402dfc:	subs	x10, x10, #0x4
  402e00:	mov	w12, wzr
  402e04:	mov	w1, w12
  402e08:	mov	w2, w10
  402e0c:	bl	401bb0 <wmove@plt>
  402e10:	mov	w10, #0xffffffff            	// #-1
  402e14:	cmp	w0, w10
  402e18:	b.ne	402e20 <ferror@plt+0x11d0>  // b.any
  402e1c:	b	402e38 <ferror@plt+0x11e8>
  402e20:	ldur	x8, [x29, #-128]
  402e24:	ldr	x0, [x8]
  402e28:	adrp	x1, 40b000 <ferror@plt+0x93b0>
  402e2c:	add	x1, x1, #0x5a8
  402e30:	mov	w2, #0xffffffff            	// #-1
  402e34:	bl	4018f0 <waddnstr@plt>
  402e38:	b	402f78 <ferror@plt+0x1328>
  402e3c:	ldur	x0, [x29, #-8]
  402e40:	bl	401830 <strlen@plt>
  402e44:	stur	w0, [x29, #-76]
  402e48:	ldur	x8, [x29, #-120]
  402e4c:	ldr	x9, [x8]
  402e50:	ldur	w10, [x29, #-84]
  402e54:	ldur	w11, [x29, #-80]
  402e58:	add	w10, w10, w11
  402e5c:	ldur	w11, [x29, #-76]
  402e60:	add	w10, w10, w11
  402e64:	mov	w1, w10
  402e68:	sxtw	x12, w1
  402e6c:	cmp	x9, x12
  402e70:	b.ge	402f24 <ferror@plt+0x12d4>  // b.tcont
  402e74:	ldur	x8, [x29, #-128]
  402e78:	ldr	x0, [x8]
  402e7c:	ldur	w2, [x29, #-80]
  402e80:	mov	w9, wzr
  402e84:	mov	w1, w9
  402e88:	bl	401bb0 <wmove@plt>
  402e8c:	mov	w9, #0xffffffff            	// #-1
  402e90:	cmp	w0, w9
  402e94:	b.ne	402e9c <ferror@plt+0x124c>  // b.any
  402e98:	b	402ecc <ferror@plt+0x127c>
  402e9c:	ldur	x8, [x29, #-128]
  402ea0:	ldr	x0, [x8]
  402ea4:	ldur	x1, [x29, #-8]
  402ea8:	ldur	x9, [x29, #-120]
  402eac:	ldr	x10, [x9]
  402eb0:	ldursw	x11, [x29, #-84]
  402eb4:	subs	x10, x10, x11
  402eb8:	ldursw	x11, [x29, #-80]
  402ebc:	subs	x10, x10, x11
  402ec0:	subs	x10, x10, #0x4
  402ec4:	mov	w2, w10
  402ec8:	bl	4018f0 <waddnstr@plt>
  402ecc:	ldur	x8, [x29, #-128]
  402ed0:	ldr	x0, [x8]
  402ed4:	ldur	x9, [x29, #-120]
  402ed8:	ldr	x10, [x9]
  402edc:	ldursw	x11, [x29, #-84]
  402ee0:	subs	x10, x10, x11
  402ee4:	subs	x10, x10, #0x4
  402ee8:	mov	w12, wzr
  402eec:	mov	w1, w12
  402ef0:	mov	w2, w10
  402ef4:	bl	401bb0 <wmove@plt>
  402ef8:	mov	w10, #0xffffffff            	// #-1
  402efc:	cmp	w0, w10
  402f00:	b.ne	402f08 <ferror@plt+0x12b8>  // b.any
  402f04:	b	402f20 <ferror@plt+0x12d0>
  402f08:	ldur	x8, [x29, #-128]
  402f0c:	ldr	x0, [x8]
  402f10:	adrp	x1, 40b000 <ferror@plt+0x93b0>
  402f14:	add	x1, x1, #0x5a8
  402f18:	mov	w2, #0xffffffff            	// #-1
  402f1c:	bl	4018f0 <waddnstr@plt>
  402f20:	b	402f78 <ferror@plt+0x1328>
  402f24:	ldur	x8, [x29, #-128]
  402f28:	ldr	x0, [x8]
  402f2c:	ldur	w2, [x29, #-80]
  402f30:	mov	w9, wzr
  402f34:	mov	w1, w9
  402f38:	bl	401bb0 <wmove@plt>
  402f3c:	mov	w9, #0xffffffff            	// #-1
  402f40:	cmp	w0, w9
  402f44:	b.ne	402f4c <ferror@plt+0x12fc>  // b.any
  402f48:	b	402f78 <ferror@plt+0x1328>
  402f4c:	ldur	x8, [x29, #-128]
  402f50:	ldr	x0, [x8]
  402f54:	ldur	x1, [x29, #-8]
  402f58:	ldur	x9, [x29, #-120]
  402f5c:	ldr	x10, [x9]
  402f60:	ldursw	x11, [x29, #-84]
  402f64:	subs	x10, x10, x11
  402f68:	ldursw	x11, [x29, #-80]
  402f6c:	subs	x10, x10, x11
  402f70:	mov	w2, w10
  402f74:	bl	4018f0 <waddnstr@plt>
  402f78:	ldur	x8, [x29, #-128]
  402f7c:	ldr	x0, [x8]
  402f80:	ldur	x9, [x29, #-120]
  402f84:	ldr	x10, [x9]
  402f88:	ldursw	x11, [x29, #-84]
  402f8c:	subs	x10, x10, x11
  402f90:	add	x10, x10, #0x1
  402f94:	mov	w12, wzr
  402f98:	mov	w1, w12
  402f9c:	mov	w2, w10
  402fa0:	bl	401bb0 <wmove@plt>
  402fa4:	mov	w10, #0xffffffff            	// #-1
  402fa8:	cmp	w0, w10
  402fac:	b.ne	402fb4 <ferror@plt+0x1364>  // b.any
  402fb0:	b	402fc8 <ferror@plt+0x1378>
  402fb4:	ldur	x8, [x29, #-128]
  402fb8:	ldr	x0, [x8]
  402fbc:	ldur	x1, [x29, #-48]
  402fc0:	mov	w2, #0xffffffff            	// #-1
  402fc4:	bl	4018f0 <waddnstr@plt>
  402fc8:	ldur	x0, [x29, #-40]
  402fcc:	bl	401b10 <free@plt>
  402fd0:	ldur	x0, [x29, #-48]
  402fd4:	bl	401b10 <free@plt>
  402fd8:	mov	w8, #0x1                   	// #1
  402fdc:	stur	w8, [x29, #-88]
  402fe0:	ldur	x8, [x29, #-64]
  402fe4:	mov	sp, x8
  402fe8:	mov	sp, x29
  402fec:	ldp	x29, x30, [sp], #16
  402ff0:	ret
  402ff4:	sub	sp, sp, #0x120
  402ff8:	stp	x29, x30, [sp, #256]
  402ffc:	str	x28, [sp, #272]
  403000:	add	x29, sp, #0x100
  403004:	mov	w8, #0x1                   	// #1
  403008:	adrp	x9, 41c000 <ferror@plt+0x1a3b0>
  40300c:	add	x9, x9, #0x41c
  403010:	adrp	x10, 41c000 <ferror@plt+0x1a3b0>
  403014:	add	x10, x10, #0x3d0
  403018:	adrp	x11, 41c000 <ferror@plt+0x1a3b0>
  40301c:	add	x11, x11, #0x408
  403020:	sub	x12, x29, #0x2c
  403024:	stur	x0, [x29, #-8]
  403028:	stur	x1, [x29, #-16]
  40302c:	stur	w8, [x29, #-36]
  403030:	stur	wzr, [x29, #-52]
  403034:	mov	x0, x12
  403038:	stur	x9, [x29, #-104]
  40303c:	stur	x10, [x29, #-112]
  403040:	stur	x11, [x29, #-120]
  403044:	bl	4018b0 <pipe@plt>
  403048:	cmp	w0, #0x0
  40304c:	cset	w8, ge  // ge = tcont
  403050:	tbnz	w8, #0, 403084 <ferror@plt+0x1434>
  403054:	bl	401bd0 <__errno_location@plt>
  403058:	ldr	w1, [x0]
  40305c:	adrp	x0, 40b000 <ferror@plt+0x93b0>
  403060:	add	x0, x0, #0x5ad
  403064:	stur	w1, [x29, #-124]
  403068:	bl	401c00 <gettext@plt>
  40306c:	mov	w8, #0x7                   	// #7
  403070:	str	x0, [sp, #120]
  403074:	mov	w0, w8
  403078:	ldur	w1, [x29, #-124]
  40307c:	ldr	x2, [sp, #120]
  403080:	bl	401860 <error@plt>
  403084:	adrp	x8, 41c000 <ferror@plt+0x1a3b0>
  403088:	add	x8, x8, #0x3f8
  40308c:	ldr	x0, [x8]
  403090:	bl	401b30 <fflush@plt>
  403094:	adrp	x8, 41c000 <ferror@plt+0x1a3b0>
  403098:	add	x8, x8, #0x3e0
  40309c:	ldr	x8, [x8]
  4030a0:	mov	x0, x8
  4030a4:	bl	401b30 <fflush@plt>
  4030a8:	bl	401910 <fork@plt>
  4030ac:	stur	w0, [x29, #-48]
  4030b0:	ldur	w9, [x29, #-48]
  4030b4:	cmp	w9, #0x0
  4030b8:	cset	w9, ge  // ge = tcont
  4030bc:	tbnz	w9, #0, 4030f4 <ferror@plt+0x14a4>
  4030c0:	bl	401bd0 <__errno_location@plt>
  4030c4:	ldr	w1, [x0]
  4030c8:	adrp	x0, 40b000 <ferror@plt+0x93b0>
  4030cc:	add	x0, x0, #0x5c8
  4030d0:	str	w1, [sp, #116]
  4030d4:	bl	401c00 <gettext@plt>
  4030d8:	mov	w8, #0x2                   	// #2
  4030dc:	str	x0, [sp, #104]
  4030e0:	mov	w0, w8
  4030e4:	ldr	w1, [sp, #116]
  4030e8:	ldr	x2, [sp, #104]
  4030ec:	bl	401860 <error@plt>
  4030f0:	b	403210 <ferror@plt+0x15c0>
  4030f4:	ldur	w8, [x29, #-48]
  4030f8:	cbnz	w8, 403210 <ferror@plt+0x15c0>
  4030fc:	ldur	w0, [x29, #-44]
  403100:	bl	401a80 <close@plt>
  403104:	mov	w8, #0x1                   	// #1
  403108:	mov	w0, w8
  40310c:	str	w8, [sp, #100]
  403110:	bl	401a80 <close@plt>
  403114:	ldur	w8, [x29, #-40]
  403118:	mov	w0, w8
  40311c:	ldr	w1, [sp, #100]
  403120:	bl	401ba0 <dup2@plt>
  403124:	cmp	w0, #0x0
  403128:	cset	w8, ge  // ge = tcont
  40312c:	tbnz	w8, #0, 403160 <ferror@plt+0x1510>
  403130:	bl	401bd0 <__errno_location@plt>
  403134:	ldr	w1, [x0]
  403138:	adrp	x0, 40b000 <ferror@plt+0x93b0>
  40313c:	add	x0, x0, #0x5df
  403140:	str	w1, [sp, #96]
  403144:	bl	401c00 <gettext@plt>
  403148:	mov	w8, #0x3                   	// #3
  40314c:	str	x0, [sp, #88]
  403150:	mov	w0, w8
  403154:	ldr	w1, [sp, #96]
  403158:	ldr	x2, [sp, #88]
  40315c:	bl	401860 <error@plt>
  403160:	ldur	w0, [x29, #-40]
  403164:	bl	401a80 <close@plt>
  403168:	mov	w8, #0x1                   	// #1
  40316c:	mov	w0, w8
  403170:	mov	w1, #0x2                   	// #2
  403174:	bl	401ba0 <dup2@plt>
  403178:	ldur	x9, [x29, #-104]
  40317c:	ldr	w8, [x9]
  403180:	and	w8, w8, #0x8
  403184:	cbz	w8, 4031e0 <ferror@plt+0x1590>
  403188:	ldur	x8, [x29, #-16]
  40318c:	ldr	x0, [x8]
  403190:	ldur	x1, [x29, #-16]
  403194:	bl	401ae0 <execvp@plt>
  403198:	mov	w9, #0xffffffff            	// #-1
  40319c:	cmp	w0, w9
  4031a0:	b.ne	4031dc <ferror@plt+0x158c>  // b.any
  4031a4:	bl	401bd0 <__errno_location@plt>
  4031a8:	ldr	w1, [x0]
  4031ac:	adrp	x0, 40b000 <ferror@plt+0x93b0>
  4031b0:	add	x0, x0, #0x5eb
  4031b4:	str	w1, [sp, #84]
  4031b8:	bl	401c00 <gettext@plt>
  4031bc:	ldur	x8, [x29, #-16]
  4031c0:	ldr	x3, [x8]
  4031c4:	mov	w9, #0x4                   	// #4
  4031c8:	str	x0, [sp, #72]
  4031cc:	mov	w0, w9
  4031d0:	ldr	w1, [sp, #84]
  4031d4:	ldr	x2, [sp, #72]
  4031d8:	bl	401860 <error@plt>
  4031dc:	b	403210 <ferror@plt+0x15c0>
  4031e0:	ldur	x0, [x29, #-8]
  4031e4:	bl	401a60 <system@plt>
  4031e8:	stur	w0, [x29, #-56]
  4031ec:	ldur	w8, [x29, #-56]
  4031f0:	and	w8, w8, #0x7f
  4031f4:	cbz	w8, 403200 <ferror@plt+0x15b0>
  4031f8:	mov	w0, #0x1                   	// #1
  4031fc:	bl	401850 <exit@plt>
  403200:	ldur	w8, [x29, #-56]
  403204:	and	w8, w8, #0xff00
  403208:	asr	w0, w8, #8
  40320c:	bl	401850 <exit@plt>
  403210:	ldur	w0, [x29, #-40]
  403214:	bl	401a80 <close@plt>
  403218:	ldur	w8, [x29, #-44]
  40321c:	mov	w0, w8
  403220:	adrp	x1, 40b000 <ferror@plt+0x93b0>
  403224:	add	x1, x1, #0x196
  403228:	bl	4019e0 <fdopen@plt>
  40322c:	stur	x0, [x29, #-24]
  403230:	cbnz	x0, 403264 <ferror@plt+0x1614>
  403234:	bl	401bd0 <__errno_location@plt>
  403238:	ldr	w1, [x0]
  40323c:	adrp	x0, 40b000 <ferror@plt+0x93b0>
  403240:	add	x0, x0, #0x602
  403244:	str	w1, [sp, #68]
  403248:	bl	401c00 <gettext@plt>
  40324c:	mov	w8, #0x5                   	// #5
  403250:	str	x0, [sp, #56]
  403254:	mov	w0, w8
  403258:	ldr	w1, [sp, #68]
  40325c:	ldr	x2, [sp, #56]
  403260:	bl	401860 <error@plt>
  403264:	bl	403800 <ferror@plt+0x1bb0>
  403268:	adrp	x8, 41c000 <ferror@plt+0x1a3b0>
  40326c:	add	x8, x8, #0x3b8
  403270:	ldr	w9, [x8]
  403274:	stur	w9, [x29, #-32]
  403278:	ldursw	x8, [x29, #-32]
  40327c:	adrp	x9, 41c000 <ferror@plt+0x1a3b0>
  403280:	add	x9, x9, #0x3c0
  403284:	ldr	x9, [x9]
  403288:	cmp	x8, x9
  40328c:	b.ge	403670 <ferror@plt+0x1a20>  // b.tcont
  403290:	stur	wzr, [x29, #-60]
  403294:	stur	wzr, [x29, #-64]
  403298:	stur	wzr, [x29, #-68]
  40329c:	ldur	x8, [x29, #-104]
  4032a0:	ldr	w9, [x8]
  4032a4:	and	w9, w9, #0x20
  4032a8:	cbz	w9, 4032b4 <ferror@plt+0x1664>
  4032ac:	mov	w0, #0xffffffff            	// #-1
  4032b0:	bl	403874 <ferror@plt+0x1c24>
  4032b4:	stur	wzr, [x29, #-28]
  4032b8:	ldursw	x8, [x29, #-28]
  4032bc:	adrp	x9, 41c000 <ferror@plt+0x1a3b0>
  4032c0:	add	x9, x9, #0x3c8
  4032c4:	ldr	x9, [x9]
  4032c8:	cmp	x8, x9
  4032cc:	b.ge	403658 <ferror@plt+0x1a08>  // b.tcont
  4032d0:	mov	w8, #0x20                  	// #32
  4032d4:	stur	w8, [x29, #-72]
  4032d8:	stur	wzr, [x29, #-76]
  4032dc:	ldur	w8, [x29, #-68]
  4032e0:	cbz	w8, 4032fc <ferror@plt+0x16ac>
  4032e4:	ldur	x8, [x29, #-104]
  4032e8:	ldr	w9, [x8]
  4032ec:	and	w9, w9, #0x20
  4032f0:	cbz	w9, 4032fc <ferror@plt+0x16ac>
  4032f4:	mov	w0, #0xffffffff            	// #-1
  4032f8:	bl	403874 <ferror@plt+0x1c24>
  4032fc:	stur	wzr, [x29, #-68]
  403300:	ldur	w8, [x29, #-60]
  403304:	cbnz	w8, 4034c8 <ferror@plt+0x1878>
  403308:	ldur	w8, [x29, #-64]
  40330c:	cbnz	w8, 4033b8 <ferror@plt+0x1768>
  403310:	ldur	x0, [x29, #-24]
  403314:	bl	401a40 <getc@plt>
  403318:	stur	w0, [x29, #-72]
  40331c:	ldur	w8, [x29, #-72]
  403320:	mov	w9, #0xffffffff            	// #-1
  403324:	mov	w10, #0x0                   	// #0
  403328:	cmp	w8, w9
  40332c:	str	w10, [sp, #52]
  403330:	b.eq	4033b0 <ferror@plt+0x1760>  // b.none
  403334:	bl	401af0 <__ctype_b_loc@plt>
  403338:	ldr	x8, [x0]
  40333c:	ldursw	x9, [x29, #-72]
  403340:	ldrh	w10, [x8, x9, lsl #1]
  403344:	and	w10, w10, #0x4000
  403348:	mov	w11, #0x0                   	// #0
  40334c:	str	w11, [sp, #52]
  403350:	cbnz	w10, 4033b0 <ferror@plt+0x1760>
  403354:	ldur	w8, [x29, #-72]
  403358:	mov	w9, #0x0                   	// #0
  40335c:	cmp	w8, #0xa
  403360:	str	w9, [sp, #52]
  403364:	b.eq	4033b0 <ferror@plt+0x1760>  // b.none
  403368:	ldur	w8, [x29, #-72]
  40336c:	mov	w9, #0x0                   	// #0
  403370:	cmp	w8, #0x9
  403374:	str	w9, [sp, #52]
  403378:	b.eq	4033b0 <ferror@plt+0x1760>  // b.none
  40337c:	ldur	w8, [x29, #-72]
  403380:	mov	w9, #0x1                   	// #1
  403384:	cmp	w8, #0x1b
  403388:	str	w9, [sp, #48]
  40338c:	b.ne	4033a8 <ferror@plt+0x1758>  // b.any
  403390:	ldur	x8, [x29, #-104]
  403394:	ldr	w9, [x8]
  403398:	tst	w9, #0x20
  40339c:	cset	w9, ne  // ne = any
  4033a0:	eor	w9, w9, #0x1
  4033a4:	str	w9, [sp, #48]
  4033a8:	ldr	w8, [sp, #48]
  4033ac:	str	w8, [sp, #52]
  4033b0:	ldr	w8, [sp, #52]
  4033b4:	tbnz	w8, #0, 403310 <ferror@plt+0x16c0>
  4033b8:	ldur	w8, [x29, #-72]
  4033bc:	cmp	w8, #0x1b
  4033c0:	b.ne	4033ec <ferror@plt+0x179c>  // b.any
  4033c4:	ldur	x8, [x29, #-104]
  4033c8:	ldr	w9, [x8]
  4033cc:	and	w9, w9, #0x20
  4033d0:	cbz	w9, 4033ec <ferror@plt+0x179c>
  4033d4:	ldur	w8, [x29, #-28]
  4033d8:	subs	w8, w8, #0x1
  4033dc:	stur	w8, [x29, #-28]
  4033e0:	ldur	x0, [x29, #-24]
  4033e4:	bl	403b14 <ferror@plt+0x1ec4>
  4033e8:	b	403648 <ferror@plt+0x19f8>
  4033ec:	ldur	w8, [x29, #-72]
  4033f0:	cmp	w8, #0xa
  4033f4:	b.ne	403420 <ferror@plt+0x17d0>  // b.any
  4033f8:	ldur	w8, [x29, #-36]
  4033fc:	cbnz	w8, 403414 <ferror@plt+0x17c4>
  403400:	ldur	w8, [x29, #-28]
  403404:	cbnz	w8, 403414 <ferror@plt+0x17c4>
  403408:	mov	w8, #0xffffffff            	// #-1
  40340c:	stur	w8, [x29, #-28]
  403410:	b	403648 <ferror@plt+0x19f8>
  403414:	mov	w8, #0x1                   	// #1
  403418:	stur	w8, [x29, #-60]
  40341c:	b	403434 <ferror@plt+0x17e4>
  403420:	ldur	w8, [x29, #-72]
  403424:	cmp	w8, #0x9
  403428:	b.ne	403434 <ferror@plt+0x17e4>  // b.any
  40342c:	mov	w8, #0x1                   	// #1
  403430:	stur	w8, [x29, #-64]
  403434:	ldur	w8, [x29, #-72]
  403438:	mov	w9, #0xffffffff            	// #-1
  40343c:	cmp	w8, w9
  403440:	b.eq	40345c <ferror@plt+0x180c>  // b.none
  403444:	ldur	w8, [x29, #-72]
  403448:	cmp	w8, #0xa
  40344c:	b.eq	40345c <ferror@plt+0x180c>  // b.none
  403450:	ldur	w8, [x29, #-72]
  403454:	cmp	w8, #0x9
  403458:	b.ne	403498 <ferror@plt+0x1848>  // b.any
  40345c:	mov	w8, #0x20                  	// #32
  403460:	stur	w8, [x29, #-72]
  403464:	ldur	x9, [x29, #-104]
  403468:	ldr	w8, [x9]
  40346c:	and	w8, w8, #0x20
  403470:	cbz	w8, 403498 <ferror@plt+0x1848>
  403474:	ldur	x8, [x29, #-120]
  403478:	ldr	x9, [x8]
  40347c:	cbz	x9, 403498 <ferror@plt+0x1848>
  403480:	ldur	x8, [x29, #-120]
  403484:	ldr	x9, [x8]
  403488:	str	wzr, [x9, #116]
  40348c:	ldr	x9, [x8]
  403490:	str	wzr, [x9, #16]
  403494:	b	403498 <ferror@plt+0x1848>
  403498:	ldur	w8, [x29, #-64]
  40349c:	cbz	w8, 4034c8 <ferror@plt+0x1878>
  4034a0:	ldur	w8, [x29, #-28]
  4034a4:	add	w8, w8, #0x1
  4034a8:	mov	w9, #0x8                   	// #8
  4034ac:	sdiv	w10, w8, w9
  4034b0:	mul	w9, w10, w9
  4034b4:	subs	w8, w8, w9
  4034b8:	cbnz	w8, 4034c8 <ferror@plt+0x1878>
  4034bc:	stur	wzr, [x29, #-64]
  4034c0:	mov	w8, #0x1                   	// #1
  4034c4:	stur	w8, [x29, #-68]
  4034c8:	ldur	x8, [x29, #-120]
  4034cc:	ldr	x0, [x8]
  4034d0:	ldur	w1, [x29, #-32]
  4034d4:	ldur	w2, [x29, #-28]
  4034d8:	bl	401bb0 <wmove@plt>
  4034dc:	ldur	x8, [x29, #-112]
  4034e0:	ldr	w9, [x8]
  4034e4:	cbnz	w9, 403538 <ferror@plt+0x18e8>
  4034e8:	ldur	w8, [x29, #-52]
  4034ec:	cbnz	w8, 403538 <ferror@plt+0x18e8>
  4034f0:	ldur	x8, [x29, #-104]
  4034f4:	ldr	w9, [x8]
  4034f8:	and	w9, w9, #0x80
  4034fc:	cbz	w9, 403538 <ferror@plt+0x18e8>
  403500:	ldur	x8, [x29, #-120]
  403504:	ldr	x0, [x8]
  403508:	bl	401a20 <winch@plt>
  40350c:	stur	w0, [x29, #-80]
  403510:	ldur	w9, [x29, #-80]
  403514:	and	w9, w9, #0xff
  403518:	sturb	w9, [x29, #-81]
  40351c:	ldur	w9, [x29, #-72]
  403520:	and	w9, w9, #0xff
  403524:	ldurb	w10, [x29, #-81]
  403528:	cmp	w9, w10
  40352c:	cset	w9, ne  // ne = any
  403530:	and	w9, w9, #0x1
  403534:	stur	w9, [x29, #-52]
  403538:	ldur	x8, [x29, #-104]
  40353c:	ldr	w9, [x8]
  403540:	and	w9, w9, #0x2
  403544:	cbz	w9, 4035dc <ferror@plt+0x198c>
  403548:	ldur	x8, [x29, #-120]
  40354c:	ldr	x0, [x8]
  403550:	bl	401a20 <winch@plt>
  403554:	stur	w0, [x29, #-88]
  403558:	ldur	w9, [x29, #-88]
  40355c:	and	w9, w9, #0xff
  403560:	sturb	w9, [x29, #-89]
  403564:	ldur	x8, [x29, #-112]
  403568:	ldr	w9, [x8]
  40356c:	mov	w10, #0x0                   	// #0
  403570:	str	w10, [sp, #44]
  403574:	cbnz	w9, 4035d0 <ferror@plt+0x1980>
  403578:	ldur	w8, [x29, #-72]
  40357c:	and	w8, w8, #0xff
  403580:	ldurb	w9, [x29, #-89]
  403584:	mov	w10, #0x1                   	// #1
  403588:	cmp	w8, w9
  40358c:	str	w10, [sp, #40]
  403590:	b.ne	4035c8 <ferror@plt+0x1978>  // b.any
  403594:	ldur	x8, [x29, #-104]
  403598:	ldr	w9, [x8]
  40359c:	and	w9, w9, #0x4
  4035a0:	mov	w10, #0x0                   	// #0
  4035a4:	str	w10, [sp, #36]
  4035a8:	cbz	w9, 4035c0 <ferror@plt+0x1970>
  4035ac:	ldur	w8, [x29, #-88]
  4035b0:	mov	w9, #0xffffff00            	// #-256
  4035b4:	tst	w8, w9
  4035b8:	cset	w8, ne  // ne = any
  4035bc:	str	w8, [sp, #36]
  4035c0:	ldr	w8, [sp, #36]
  4035c4:	str	w8, [sp, #40]
  4035c8:	ldr	w8, [sp, #40]
  4035cc:	str	w8, [sp, #44]
  4035d0:	ldr	w8, [sp, #44]
  4035d4:	and	w8, w8, #0x1
  4035d8:	stur	w8, [x29, #-76]
  4035dc:	ldur	w8, [x29, #-76]
  4035e0:	cbz	w8, 40360c <ferror@plt+0x19bc>
  4035e4:	ldur	x8, [x29, #-120]
  4035e8:	ldr	x9, [x8]
  4035ec:	cbz	x9, 40360c <ferror@plt+0x19bc>
  4035f0:	ldur	x8, [x29, #-120]
  4035f4:	ldr	x9, [x8]
  4035f8:	str	wzr, [x9, #116]
  4035fc:	ldr	x9, [x8]
  403600:	mov	w10, #0x10000               	// #65536
  403604:	str	w10, [x9, #16]
  403608:	b	40360c <ferror@plt+0x19bc>
  40360c:	ldur	x8, [x29, #-120]
  403610:	ldr	x0, [x8]
  403614:	ldur	w1, [x29, #-72]
  403618:	bl	4018a0 <waddch@plt>
  40361c:	ldur	w9, [x29, #-76]
  403620:	cbz	w9, 403648 <ferror@plt+0x19f8>
  403624:	ldur	x8, [x29, #-120]
  403628:	ldr	x9, [x8]
  40362c:	cbz	x9, 403648 <ferror@plt+0x19f8>
  403630:	ldur	x8, [x29, #-120]
  403634:	ldr	x9, [x8]
  403638:	str	wzr, [x9, #116]
  40363c:	ldr	x9, [x8]
  403640:	str	wzr, [x9, #16]
  403644:	b	403648 <ferror@plt+0x19f8>
  403648:	ldur	w8, [x29, #-28]
  40364c:	add	w8, w8, #0x1
  403650:	stur	w8, [x29, #-28]
  403654:	b	4032b8 <ferror@plt+0x1668>
  403658:	ldur	w8, [x29, #-60]
  40365c:	stur	w8, [x29, #-36]
  403660:	ldur	w8, [x29, #-32]
  403664:	add	w8, w8, #0x1
  403668:	stur	w8, [x29, #-32]
  40366c:	b	403278 <ferror@plt+0x1628>
  403670:	ldur	x0, [x29, #-24]
  403674:	bl	401960 <fclose@plt>
  403678:	ldur	w8, [x29, #-48]
  40367c:	mov	w0, w8
  403680:	sub	x1, x29, #0x38
  403684:	mov	w8, wzr
  403688:	mov	w2, w8
  40368c:	bl	401bf0 <waitpid@plt>
  403690:	cmp	w0, #0x0
  403694:	cset	w8, ge  // ge = tcont
  403698:	tbnz	w8, #0, 4036cc <ferror@plt+0x1a7c>
  40369c:	bl	401bd0 <__errno_location@plt>
  4036a0:	ldr	w1, [x0]
  4036a4:	adrp	x0, 40b000 <ferror@plt+0x93b0>
  4036a8:	add	x0, x0, #0x609
  4036ac:	str	w1, [sp, #32]
  4036b0:	bl	401c00 <gettext@plt>
  4036b4:	mov	w8, #0x8                   	// #8
  4036b8:	str	x0, [sp, #24]
  4036bc:	mov	w0, w8
  4036c0:	ldr	w1, [sp, #32]
  4036c4:	ldr	x2, [sp, #24]
  4036c8:	bl	401860 <error@plt>
  4036cc:	ldur	w8, [x29, #-56]
  4036d0:	and	w8, w8, #0x7f
  4036d4:	cbnz	w8, 4036e8 <ferror@plt+0x1a98>
  4036d8:	ldur	w8, [x29, #-56]
  4036dc:	and	w8, w8, #0xff00
  4036e0:	asr	w8, w8, #8
  4036e4:	cbz	w8, 4037a8 <ferror@plt+0x1b58>
  4036e8:	ldur	x8, [x29, #-104]
  4036ec:	ldr	w9, [x8]
  4036f0:	and	w9, w9, #0x10
  4036f4:	cbz	w9, 4036fc <ferror@plt+0x1aac>
  4036f8:	bl	401a30 <beep@plt>
  4036fc:	ldur	x8, [x29, #-104]
  403700:	ldr	w9, [x8]
  403704:	and	w9, w9, #0x40
  403708:	cbz	w9, 4037a8 <ferror@plt+0x1b58>
  40370c:	ldur	x8, [x29, #-120]
  403710:	ldr	x0, [x8]
  403714:	adrp	x9, 41c000 <ferror@plt+0x1a3b0>
  403718:	add	x9, x9, #0x3c0
  40371c:	ldr	x9, [x9]
  403720:	subs	x9, x9, #0x1
  403724:	mov	w1, w9
  403728:	mov	w9, wzr
  40372c:	mov	w2, w9
  403730:	bl	401bb0 <wmove@plt>
  403734:	mov	w9, #0xffffffff            	// #-1
  403738:	cmp	w0, w9
  40373c:	b.ne	403744 <ferror@plt+0x1af4>  // b.any
  403740:	b	403778 <ferror@plt+0x1b28>
  403744:	ldur	x8, [x29, #-120]
  403748:	ldr	x0, [x8]
  40374c:	adrp	x9, 40b000 <ferror@plt+0x93b0>
  403750:	add	x9, x9, #0x611
  403754:	str	x0, [sp, #16]
  403758:	mov	x0, x9
  40375c:	bl	401c00 <gettext@plt>
  403760:	ldr	x8, [sp, #16]
  403764:	str	x0, [sp, #8]
  403768:	mov	x0, x8
  40376c:	ldr	x1, [sp, #8]
  403770:	mov	w2, #0xffffffff            	// #-1
  403774:	bl	4018f0 <waddnstr@plt>
  403778:	ldur	x8, [x29, #-120]
  40377c:	ldr	x0, [x8]
  403780:	bl	401980 <wrefresh@plt>
  403784:	adrp	x8, 41c000 <ferror@plt+0x1a3b0>
  403788:	add	x8, x8, #0x400
  40378c:	ldr	x8, [x8]
  403790:	mov	x0, x8
  403794:	bl	4019d0 <fgetc@plt>
  403798:	bl	401b40 <endwin@plt>
  40379c:	mov	w9, #0x8                   	// #8
  4037a0:	mov	w0, w9
  4037a4:	bl	401850 <exit@plt>
  4037a8:	ldur	x8, [x29, #-112]
  4037ac:	str	wzr, [x8]
  4037b0:	ldur	x9, [x29, #-120]
  4037b4:	ldr	x0, [x9]
  4037b8:	bl	401980 <wrefresh@plt>
  4037bc:	ldur	w10, [x29, #-52]
  4037c0:	mov	w0, w10
  4037c4:	ldr	x28, [sp, #272]
  4037c8:	ldp	x29, x30, [sp, #256]
  4037cc:	add	sp, sp, #0x120
  4037d0:	ret
  4037d4:	sub	sp, sp, #0x20
  4037d8:	stp	x29, x30, [sp, #16]
  4037dc:	add	x29, sp, #0x10
  4037e0:	adrp	x8, 41c000 <ferror@plt+0x1a3b0>
  4037e4:	add	x8, x8, #0x424
  4037e8:	stur	w0, [x29, #-4]
  4037ec:	ldr	w9, [x8]
  4037f0:	cbz	w9, 4037f8 <ferror@plt+0x1ba8>
  4037f4:	bl	401b40 <endwin@plt>
  4037f8:	ldur	w0, [x29, #-4]
  4037fc:	bl	401850 <exit@plt>
  403800:	adrp	x8, 41c000 <ferror@plt+0x1a3b0>
  403804:	add	x8, x8, #0x470
  403808:	adrp	x9, 41c000 <ferror@plt+0x1a3b0>
  40380c:	add	x9, x9, #0x46c
  403810:	adrp	x10, 41c000 <ferror@plt+0x1a3b0>
  403814:	add	x10, x10, #0x468
  403818:	str	wzr, [x8]
  40381c:	str	wzr, [x9]
  403820:	str	wzr, [x10]
  403824:	ret
  403828:	sub	sp, sp, #0x30
  40382c:	stp	x29, x30, [sp, #32]
  403830:	add	x29, sp, #0x20
  403834:	mov	x8, xzr
  403838:	mov	x9, #0x4240                	// #16960
  40383c:	movk	x9, #0xf, lsl #16
  403840:	add	x0, sp, #0x10
  403844:	mov	x1, x8
  403848:	str	x9, [sp, #8]
  40384c:	bl	4019f0 <gettimeofday@plt>
  403850:	ldr	x8, [sp, #16]
  403854:	ldr	x9, [sp, #8]
  403858:	mul	x8, x9, x8
  40385c:	ldr	x10, [sp, #24]
  403860:	add	x8, x8, x10
  403864:	mov	x0, x8
  403868:	ldp	x29, x30, [sp, #32]
  40386c:	add	sp, sp, #0x30
  403870:	ret
  403874:	sub	sp, sp, #0x40
  403878:	stp	x29, x30, [sp, #48]
  40387c:	add	x29, sp, #0x30
  403880:	adrp	x8, 41c000 <ferror@plt+0x1a3b0>
  403884:	add	x8, x8, #0x468
  403888:	adrp	x9, 41c000 <ferror@plt+0x1a3b0>
  40388c:	add	x9, x9, #0x46c
  403890:	adrp	x10, 41c000 <ferror@plt+0x1a3b0>
  403894:	add	x10, x10, #0x470
  403898:	adrp	x11, 41c000 <ferror@plt+0x1a3b0>
  40389c:	add	x11, x11, #0x408
  4038a0:	stur	w0, [x29, #-8]
  4038a4:	ldur	w12, [x29, #-8]
  4038a8:	add	w12, w12, #0x1
  4038ac:	mov	w13, w12
  4038b0:	ubfx	x13, x13, #0, #32
  4038b4:	cmp	x13, #0x32
  4038b8:	stur	x8, [x29, #-16]
  4038bc:	str	x9, [sp, #24]
  4038c0:	str	x10, [sp, #16]
  4038c4:	str	x11, [sp, #8]
  4038c8:	str	x13, [sp]
  4038cc:	b.hi	4039fc <ferror@plt+0x1dac>  // b.pmore
  4038d0:	adrp	x8, 40b000 <ferror@plt+0x93b0>
  4038d4:	add	x8, x8, #0xb4
  4038d8:	ldr	x11, [sp]
  4038dc:	ldrsw	x10, [x8, x11, lsl #2]
  4038e0:	add	x9, x8, x10
  4038e4:	br	x9
  4038e8:	b	403a64 <ferror@plt+0x1e14>
  4038ec:	bl	403800 <ferror@plt+0x1bb0>
  4038f0:	b	403a64 <ferror@plt+0x1e14>
  4038f4:	ldr	x8, [sp, #16]
  4038f8:	ldr	w9, [x8]
  4038fc:	orr	w9, w9, #0x200000
  403900:	str	w9, [x8]
  403904:	b	403a64 <ferror@plt+0x1e14>
  403908:	ldr	x8, [sp, #16]
  40390c:	ldr	w9, [x8]
  403910:	orr	w9, w9, #0x100000
  403914:	str	w9, [x8]
  403918:	b	403a64 <ferror@plt+0x1e14>
  40391c:	ldr	x8, [sp, #16]
  403920:	ldr	w9, [x8]
  403924:	orr	w9, w9, #0x80000000
  403928:	str	w9, [x8]
  40392c:	b	403a64 <ferror@plt+0x1e14>
  403930:	ldr	x8, [sp, #16]
  403934:	ldr	w9, [x8]
  403938:	orr	w9, w9, #0x20000
  40393c:	str	w9, [x8]
  403940:	b	403a64 <ferror@plt+0x1e14>
  403944:	ldr	x8, [sp, #16]
  403948:	ldr	w9, [x8]
  40394c:	orr	w9, w9, #0x80000
  403950:	str	w9, [x8]
  403954:	b	403a64 <ferror@plt+0x1e14>
  403958:	ldr	x8, [sp, #16]
  40395c:	ldr	w9, [x8]
  403960:	orr	w9, w9, #0x40000
  403964:	str	w9, [x8]
  403968:	b	403a64 <ferror@plt+0x1e14>
  40396c:	ldr	x8, [sp, #16]
  403970:	ldr	w9, [x8]
  403974:	and	w9, w9, #0xffdfffff
  403978:	str	w9, [x8]
  40397c:	b	403a64 <ferror@plt+0x1e14>
  403980:	ldr	x8, [sp, #16]
  403984:	ldr	w9, [x8]
  403988:	and	w9, w9, #0xffcfffff
  40398c:	str	w9, [x8]
  403990:	b	403a64 <ferror@plt+0x1e14>
  403994:	ldr	x8, [sp, #16]
  403998:	ldr	w9, [x8]
  40399c:	and	w9, w9, #0x7fffffff
  4039a0:	str	w9, [x8]
  4039a4:	b	403a64 <ferror@plt+0x1e14>
  4039a8:	ldr	x8, [sp, #16]
  4039ac:	ldr	w9, [x8]
  4039b0:	and	w9, w9, #0xfffdffff
  4039b4:	str	w9, [x8]
  4039b8:	b	403a64 <ferror@plt+0x1e14>
  4039bc:	ldr	x8, [sp, #16]
  4039c0:	ldr	w9, [x8]
  4039c4:	and	w9, w9, #0xfff7ffff
  4039c8:	str	w9, [x8]
  4039cc:	b	403a64 <ferror@plt+0x1e14>
  4039d0:	ldr	x8, [sp, #16]
  4039d4:	ldr	w9, [x8]
  4039d8:	and	w9, w9, #0xfffbffff
  4039dc:	str	w9, [x8]
  4039e0:	b	403a64 <ferror@plt+0x1e14>
  4039e4:	ldr	x8, [sp, #24]
  4039e8:	str	wzr, [x8]
  4039ec:	b	403a64 <ferror@plt+0x1e14>
  4039f0:	ldur	x8, [x29, #-16]
  4039f4:	str	wzr, [x8]
  4039f8:	b	403a64 <ferror@plt+0x1e14>
  4039fc:	ldur	w8, [x29, #-8]
  403a00:	cmp	w8, #0x1e
  403a04:	b.lt	403a2c <ferror@plt+0x1ddc>  // b.tstop
  403a08:	ldur	w8, [x29, #-8]
  403a0c:	cmp	w8, #0x25
  403a10:	b.gt	403a2c <ferror@plt+0x1ddc>
  403a14:	ldur	w8, [x29, #-8]
  403a18:	subs	w8, w8, #0x1e
  403a1c:	add	w8, w8, #0x1
  403a20:	ldr	x9, [sp, #24]
  403a24:	str	w8, [x9]
  403a28:	b	403a64 <ferror@plt+0x1e14>
  403a2c:	ldur	w8, [x29, #-8]
  403a30:	cmp	w8, #0x28
  403a34:	b.lt	403a5c <ferror@plt+0x1e0c>  // b.tstop
  403a38:	ldur	w8, [x29, #-8]
  403a3c:	cmp	w8, #0x2f
  403a40:	b.gt	403a5c <ferror@plt+0x1e0c>
  403a44:	ldur	w8, [x29, #-8]
  403a48:	subs	w8, w8, #0x28
  403a4c:	add	w8, w8, #0x1
  403a50:	ldur	x9, [x29, #-16]
  403a54:	str	w8, [x9]
  403a58:	b	403a64 <ferror@plt+0x1e14>
  403a5c:	stur	wzr, [x29, #-4]
  403a60:	b	403b04 <ferror@plt+0x1eb4>
  403a64:	ldr	x8, [sp, #8]
  403a68:	ldr	x9, [x8]
  403a6c:	cbz	x9, 403afc <ferror@plt+0x1eac>
  403a70:	ldr	x8, [sp, #16]
  403a74:	ldr	w9, [x8]
  403a78:	ldur	x10, [x29, #-16]
  403a7c:	ldr	w11, [x10]
  403a80:	adrp	x12, 41c000 <ferror@plt+0x1a3b0>
  403a84:	add	x12, x12, #0x464
  403a88:	ldr	w13, [x12]
  403a8c:	mul	w11, w11, w13
  403a90:	ldr	x14, [sp, #24]
  403a94:	ldr	w13, [x14]
  403a98:	add	w11, w11, w13
  403a9c:	add	w11, w11, #0x1
  403aa0:	lsl	w11, w11, #8
  403aa4:	and	w11, w11, #0xff00
  403aa8:	orr	w9, w9, w11
  403aac:	mov	w15, w9
  403ab0:	ubfx	x15, x15, #0, #32
  403ab4:	and	x15, x15, #0xff00
  403ab8:	lsr	x15, x15, #8
  403abc:	ldr	x16, [sp, #8]
  403ac0:	ldr	x17, [x16]
  403ac4:	str	w15, [x17, #116]
  403ac8:	ldr	w9, [x8]
  403acc:	ldr	w11, [x10]
  403ad0:	ldr	w13, [x12]
  403ad4:	mul	w11, w11, w13
  403ad8:	ldr	w13, [x14]
  403adc:	add	w11, w11, w13
  403ae0:	add	w11, w11, #0x1
  403ae4:	lsl	w11, w11, #8
  403ae8:	and	w11, w11, #0xff00
  403aec:	orr	w9, w9, w11
  403af0:	ldr	x12, [x16]
  403af4:	str	w9, [x12, #16]
  403af8:	b	403afc <ferror@plt+0x1eac>
  403afc:	mov	w8, #0x1                   	// #1
  403b00:	stur	w8, [x29, #-4]
  403b04:	ldur	w0, [x29, #-4]
  403b08:	ldp	x29, x30, [sp, #48]
  403b0c:	add	sp, sp, #0x40
  403b10:	ret
  403b14:	sub	sp, sp, #0xa0
  403b18:	stp	x29, x30, [sp, #144]
  403b1c:	add	x29, sp, #0x90
  403b20:	stur	x0, [x29, #-8]
  403b24:	ldur	x0, [x29, #-8]
  403b28:	bl	401a40 <getc@plt>
  403b2c:	stur	w0, [x29, #-16]
  403b30:	ldur	w8, [x29, #-16]
  403b34:	cmp	w8, #0x5b
  403b38:	b.eq	403b4c <ferror@plt+0x1efc>  // b.none
  403b3c:	ldur	w0, [x29, #-16]
  403b40:	ldur	x1, [x29, #-8]
  403b44:	bl	401b20 <ungetc@plt>
  403b48:	b	403c30 <ferror@plt+0x1fe0>
  403b4c:	stur	wzr, [x29, #-12]
  403b50:	ldur	w8, [x29, #-12]
  403b54:	cmp	w8, #0x64
  403b58:	b.ge	403bd8 <ferror@plt+0x1f88>  // b.tcont
  403b5c:	ldur	x0, [x29, #-8]
  403b60:	bl	401a40 <getc@plt>
  403b64:	stur	w0, [x29, #-16]
  403b68:	ldur	w8, [x29, #-16]
  403b6c:	cmp	w8, #0x6d
  403b70:	b.ne	403b8c <ferror@plt+0x1f3c>  // b.any
  403b74:	ldursw	x8, [x29, #-12]
  403b78:	add	x9, sp, #0x1c
  403b7c:	add	x8, x9, x8
  403b80:	mov	w10, #0x0                   	// #0
  403b84:	strb	w10, [x8]
  403b88:	b	403bd8 <ferror@plt+0x1f88>
  403b8c:	ldur	w8, [x29, #-16]
  403b90:	cmp	w8, #0x30
  403b94:	b.lt	403ba4 <ferror@plt+0x1f54>  // b.tstop
  403b98:	ldur	w8, [x29, #-16]
  403b9c:	cmp	w8, #0x39
  403ba0:	b.le	403bb4 <ferror@plt+0x1f64>
  403ba4:	ldur	w8, [x29, #-16]
  403ba8:	cmp	w8, #0x3b
  403bac:	b.eq	403bb4 <ferror@plt+0x1f64>  // b.none
  403bb0:	b	403c30 <ferror@plt+0x1fe0>
  403bb4:	ldur	w8, [x29, #-16]
  403bb8:	ldursw	x9, [x29, #-12]
  403bbc:	add	x10, sp, #0x1c
  403bc0:	add	x9, x10, x9
  403bc4:	strb	w8, [x9]
  403bc8:	ldur	w8, [x29, #-12]
  403bcc:	add	w8, w8, #0x1
  403bd0:	stur	w8, [x29, #-12]
  403bd4:	b	403b50 <ferror@plt+0x1f00>
  403bd8:	ldrb	w8, [sp, #28]
  403bdc:	cbnz	w8, 403bec <ferror@plt+0x1f9c>
  403be0:	mov	w8, wzr
  403be4:	mov	w0, w8
  403be8:	bl	403874 <ferror@plt+0x1c24>
  403bec:	add	x8, sp, #0x1c
  403bf0:	str	x8, [sp, #16]
  403bf4:	str	x8, [sp, #8]
  403bf8:	ldr	x8, [sp, #8]
  403bfc:	ldrb	w9, [x8]
  403c00:	cbz	w9, 403c30 <ferror@plt+0x1fe0>
  403c04:	ldr	x0, [sp, #16]
  403c08:	add	x1, sp, #0x8
  403c0c:	mov	w2, #0xa                   	// #10
  403c10:	bl	401b00 <strtol@plt>
  403c14:	bl	403874 <ferror@plt+0x1c24>
  403c18:	cbnz	w0, 403c20 <ferror@plt+0x1fd0>
  403c1c:	b	403c30 <ferror@plt+0x1fe0>
  403c20:	ldr	x8, [sp, #8]
  403c24:	add	x8, x8, #0x1
  403c28:	str	x8, [sp, #16]
  403c2c:	b	403bf8 <ferror@plt+0x1fa8>
  403c30:	ldp	x29, x30, [sp, #144]
  403c34:	add	sp, sp, #0xa0
  403c38:	ret
  403c3c:	sub	sp, sp, #0x40
  403c40:	stp	x29, x30, [sp, #48]
  403c44:	add	x29, sp, #0x30
  403c48:	mov	x8, xzr
  403c4c:	stur	x0, [x29, #-16]
  403c50:	str	x1, [sp, #24]
  403c54:	str	x8, [sp, #8]
  403c58:	ldur	x8, [x29, #-16]
  403c5c:	cbz	x8, 403cc4 <ferror@plt+0x2074>
  403c60:	ldur	x8, [x29, #-16]
  403c64:	ldrb	w9, [x8]
  403c68:	cbz	w9, 403cc4 <ferror@plt+0x2074>
  403c6c:	bl	401bd0 <__errno_location@plt>
  403c70:	str	wzr, [x0]
  403c74:	ldur	x0, [x29, #-16]
  403c78:	add	x1, sp, #0x8
  403c7c:	mov	w2, #0xa                   	// #10
  403c80:	bl	401b00 <strtol@plt>
  403c84:	str	x0, [sp, #16]
  403c88:	bl	401bd0 <__errno_location@plt>
  403c8c:	ldr	w8, [x0]
  403c90:	cbnz	w8, 403cc4 <ferror@plt+0x2074>
  403c94:	ldur	x8, [x29, #-16]
  403c98:	ldr	x9, [sp, #8]
  403c9c:	cmp	x8, x9
  403ca0:	b.eq	403cc4 <ferror@plt+0x2074>  // b.none
  403ca4:	ldr	x8, [sp, #8]
  403ca8:	cbz	x8, 403cc4 <ferror@plt+0x2074>
  403cac:	ldr	x8, [sp, #8]
  403cb0:	ldrb	w9, [x8]
  403cb4:	cbnz	w9, 403cc4 <ferror@plt+0x2074>
  403cb8:	ldr	x8, [sp, #16]
  403cbc:	stur	x8, [x29, #-8]
  403cc0:	b	403ce8 <ferror@plt+0x2098>
  403cc4:	bl	401bd0 <__errno_location@plt>
  403cc8:	ldr	w1, [x0]
  403ccc:	ldr	x3, [sp, #24]
  403cd0:	ldur	x4, [x29, #-16]
  403cd4:	mov	w0, #0x1                   	// #1
  403cd8:	adrp	x2, 40b000 <ferror@plt+0x93b0>
  403cdc:	add	x2, x2, #0x690
  403ce0:	bl	401860 <error@plt>
  403ce4:	stur	xzr, [x29, #-8]
  403ce8:	ldur	x0, [x29, #-8]
  403cec:	ldp	x29, x30, [sp, #48]
  403cf0:	add	sp, sp, #0x40
  403cf4:	ret
  403cf8:	sub	sp, sp, #0x40
  403cfc:	stp	x29, x30, [sp, #48]
  403d00:	add	x29, sp, #0x30
  403d04:	mov	x8, xzr
  403d08:	stur	x0, [x29, #-16]
  403d0c:	str	x1, [sp, #24]
  403d10:	str	x8, [sp, #8]
  403d14:	ldur	x8, [x29, #-16]
  403d18:	cbz	x8, 403d7c <ferror@plt+0x212c>
  403d1c:	ldur	x8, [x29, #-16]
  403d20:	ldrb	w9, [x8]
  403d24:	cbz	w9, 403d7c <ferror@plt+0x212c>
  403d28:	bl	401bd0 <__errno_location@plt>
  403d2c:	str	wzr, [x0]
  403d30:	ldur	x0, [x29, #-16]
  403d34:	add	x1, sp, #0x8
  403d38:	bl	401880 <strtod@plt>
  403d3c:	str	d0, [sp, #16]
  403d40:	bl	401bd0 <__errno_location@plt>
  403d44:	ldr	w8, [x0]
  403d48:	cbnz	w8, 403d7c <ferror@plt+0x212c>
  403d4c:	ldur	x8, [x29, #-16]
  403d50:	ldr	x9, [sp, #8]
  403d54:	cmp	x8, x9
  403d58:	b.eq	403d7c <ferror@plt+0x212c>  // b.none
  403d5c:	ldr	x8, [sp, #8]
  403d60:	cbz	x8, 403d7c <ferror@plt+0x212c>
  403d64:	ldr	x8, [sp, #8]
  403d68:	ldrb	w9, [x8]
  403d6c:	cbnz	w9, 403d7c <ferror@plt+0x212c>
  403d70:	ldr	x8, [sp, #16]
  403d74:	stur	x8, [x29, #-8]
  403d78:	b	403da4 <ferror@plt+0x2154>
  403d7c:	bl	401bd0 <__errno_location@plt>
  403d80:	ldr	w1, [x0]
  403d84:	ldr	x3, [sp, #24]
  403d88:	ldur	x4, [x29, #-16]
  403d8c:	mov	w0, #0x1                   	// #1
  403d90:	adrp	x2, 40b000 <ferror@plt+0x93b0>
  403d94:	add	x2, x2, #0x690
  403d98:	bl	401860 <error@plt>
  403d9c:	fmov	d0, xzr
  403da0:	stur	d0, [x29, #-8]
  403da4:	ldur	d0, [x29, #-8]
  403da8:	ldp	x29, x30, [sp, #48]
  403dac:	add	sp, sp, #0x40
  403db0:	ret
  403db4:	sub	sp, sp, #0xb0
  403db8:	stp	x29, x30, [sp, #160]
  403dbc:	add	x29, sp, #0xa0
  403dc0:	stur	x0, [x29, #-16]
  403dc4:	stur	x1, [x29, #-24]
  403dc8:	mov	w8, wzr
  403dcc:	str	w8, [sp, #76]
  403dd0:	ldur	x9, [x29, #-16]
  403dd4:	cbz	x9, 4040d8 <ferror@plt+0x2488>
  403dd8:	b	403ddc <ferror@plt+0x218c>
  403ddc:	ldur	x8, [x29, #-16]
  403de0:	ldrb	w9, [x8]
  403de4:	cbz	w9, 4040d8 <ferror@plt+0x2488>
  403de8:	b	403dec <ferror@plt+0x219c>
  403dec:	adrp	x8, 40b000 <ferror@plt+0x93b0>
  403df0:	ldr	q0, [x8, #1616]
  403df4:	stur	q0, [x29, #-48]
  403df8:	ldur	x8, [x29, #-16]
  403dfc:	stur	x8, [x29, #-56]
  403e00:	b	403e04 <ferror@plt+0x21b4>
  403e04:	bl	401af0 <__ctype_b_loc@plt>
  403e08:	ldr	x8, [x0]
  403e0c:	ldur	x9, [x29, #-56]
  403e10:	ldrb	w10, [x9]
  403e14:	mov	w9, w10
  403e18:	ldrh	w10, [x8, x9, lsl #1]
  403e1c:	tbz	w10, #13, 403e34 <ferror@plt+0x21e4>
  403e20:	b	403e24 <ferror@plt+0x21d4>
  403e24:	ldur	x8, [x29, #-56]
  403e28:	add	x8, x8, #0x1
  403e2c:	stur	x8, [x29, #-56]
  403e30:	b	403e04 <ferror@plt+0x21b4>
  403e34:	ldur	x8, [x29, #-56]
  403e38:	ldrb	w9, [x8]
  403e3c:	subs	w9, w9, #0x2d
  403e40:	b.ne	403e60 <ferror@plt+0x2210>  // b.any
  403e44:	b	403e48 <ferror@plt+0x21f8>
  403e48:	mov	w8, #0x1                   	// #1
  403e4c:	str	w8, [sp, #76]
  403e50:	ldur	x9, [x29, #-56]
  403e54:	add	x9, x9, #0x1
  403e58:	stur	x9, [x29, #-56]
  403e5c:	b	403e88 <ferror@plt+0x2238>
  403e60:	ldur	x8, [x29, #-56]
  403e64:	ldrb	w9, [x8]
  403e68:	subs	w9, w9, #0x2b
  403e6c:	b.ne	403e84 <ferror@plt+0x2234>  // b.any
  403e70:	b	403e74 <ferror@plt+0x2224>
  403e74:	ldur	x8, [x29, #-56]
  403e78:	add	x8, x8, #0x1
  403e7c:	stur	x8, [x29, #-56]
  403e80:	b	403e84 <ferror@plt+0x2234>
  403e84:	b	403e88 <ferror@plt+0x2238>
  403e88:	ldur	x8, [x29, #-56]
  403e8c:	stur	x8, [x29, #-64]
  403e90:	adrp	x8, 40b000 <ferror@plt+0x93b0>
  403e94:	ldr	q0, [x8, #1632]
  403e98:	str	q0, [sp, #80]
  403e9c:	b	403ea0 <ferror@plt+0x2250>
  403ea0:	bl	401af0 <__ctype_b_loc@plt>
  403ea4:	ldr	x8, [x0]
  403ea8:	ldur	x9, [x29, #-64]
  403eac:	ldrb	w10, [x9]
  403eb0:	mov	w9, w10
  403eb4:	ldrh	w10, [x8, x9, lsl #1]
  403eb8:	tbz	w10, #11, 403ee4 <ferror@plt+0x2294>
  403ebc:	b	403ec0 <ferror@plt+0x2270>
  403ec0:	ldur	x8, [x29, #-64]
  403ec4:	add	x8, x8, #0x1
  403ec8:	stur	x8, [x29, #-64]
  403ecc:	ldr	q0, [sp, #80]
  403ed0:	adrp	x8, 40b000 <ferror@plt+0x93b0>
  403ed4:	ldr	q1, [x8, #1664]
  403ed8:	bl	407570 <ferror@plt+0x5920>
  403edc:	str	q0, [sp, #80]
  403ee0:	b	403ea0 <ferror@plt+0x2250>
  403ee4:	b	403ee8 <ferror@plt+0x2298>
  403ee8:	bl	401af0 <__ctype_b_loc@plt>
  403eec:	ldr	x8, [x0]
  403ef0:	ldur	x9, [x29, #-56]
  403ef4:	ldrb	w10, [x9]
  403ef8:	mov	w9, w10
  403efc:	ldrh	w10, [x8, x9, lsl #1]
  403f00:	tbz	w10, #11, 403f5c <ferror@plt+0x230c>
  403f04:	b	403f08 <ferror@plt+0x22b8>
  403f08:	ldur	x8, [x29, #-56]
  403f0c:	ldrb	w9, [x8]
  403f10:	subs	w0, w9, #0x30
  403f14:	bl	40a6e0 <ferror@plt+0x8a90>
  403f18:	ldr	q1, [sp, #80]
  403f1c:	bl	407570 <ferror@plt+0x5920>
  403f20:	ldur	q1, [x29, #-48]
  403f24:	str	q0, [sp, #48]
  403f28:	mov	v0.16b, v1.16b
  403f2c:	ldr	q1, [sp, #48]
  403f30:	bl	404264 <ferror@plt+0x2614>
  403f34:	stur	q0, [x29, #-48]
  403f38:	ldr	q0, [sp, #80]
  403f3c:	adrp	x8, 40b000 <ferror@plt+0x93b0>
  403f40:	ldr	q1, [x8, #1664]
  403f44:	bl	405e70 <ferror@plt+0x4220>
  403f48:	str	q0, [sp, #80]
  403f4c:	ldur	x8, [x29, #-56]
  403f50:	add	x8, x8, #0x1
  403f54:	stur	x8, [x29, #-56]
  403f58:	b	403ee8 <ferror@plt+0x2298>
  403f5c:	ldur	x8, [x29, #-56]
  403f60:	ldrb	w9, [x8]
  403f64:	cbnz	w9, 403fac <ferror@plt+0x235c>
  403f68:	b	403f6c <ferror@plt+0x231c>
  403f6c:	ldr	w8, [sp, #76]
  403f70:	cbz	w8, 403f90 <ferror@plt+0x2340>
  403f74:	b	403f78 <ferror@plt+0x2328>
  403f78:	ldur	q1, [x29, #-48]
  403f7c:	adrp	x8, 40b000 <ferror@plt+0x93b0>
  403f80:	ldr	q0, [x8, #1648]
  403f84:	bl	408aa4 <ferror@plt+0x6e54>
  403f88:	str	q0, [sp, #32]
  403f8c:	b	403f9c <ferror@plt+0x234c>
  403f90:	ldur	q0, [x29, #-48]
  403f94:	str	q0, [sp, #32]
  403f98:	b	403f9c <ferror@plt+0x234c>
  403f9c:	ldr	q0, [sp, #32]
  403fa0:	bl	40a868 <ferror@plt+0x8c18>
  403fa4:	stur	d0, [x29, #-8]
  403fa8:	b	404104 <ferror@plt+0x24b4>
  403fac:	ldur	x8, [x29, #-56]
  403fb0:	ldrb	w9, [x8]
  403fb4:	subs	w9, w9, #0x2e
  403fb8:	b.eq	403ff4 <ferror@plt+0x23a4>  // b.none
  403fbc:	b	403fc0 <ferror@plt+0x2370>
  403fc0:	ldur	x8, [x29, #-56]
  403fc4:	ldrb	w9, [x8]
  403fc8:	subs	w9, w9, #0x2c
  403fcc:	b.eq	403ff4 <ferror@plt+0x23a4>  // b.none
  403fd0:	b	403fd4 <ferror@plt+0x2384>
  403fd4:	ldur	x3, [x29, #-24]
  403fd8:	ldur	x4, [x29, #-16]
  403fdc:	adrp	x2, 40b000 <ferror@plt+0x93b0>
  403fe0:	add	x2, x2, #0x690
  403fe4:	mov	w0, #0x1                   	// #1
  403fe8:	mov	w1, #0x16                  	// #22
  403fec:	bl	401860 <error@plt>
  403ff0:	b	403ff4 <ferror@plt+0x23a4>
  403ff4:	ldur	x8, [x29, #-56]
  403ff8:	add	x8, x8, #0x1
  403ffc:	stur	x8, [x29, #-56]
  404000:	adrp	x8, 40b000 <ferror@plt+0x93b0>
  404004:	ldr	q0, [x8, #1632]
  404008:	str	q0, [sp, #80]
  40400c:	b	404010 <ferror@plt+0x23c0>
  404010:	bl	401af0 <__ctype_b_loc@plt>
  404014:	ldr	x8, [x0]
  404018:	ldur	x9, [x29, #-56]
  40401c:	ldrb	w10, [x9]
  404020:	mov	w9, w10
  404024:	ldrh	w10, [x8, x9, lsl #1]
  404028:	tbz	w10, #11, 404084 <ferror@plt+0x2434>
  40402c:	b	404030 <ferror@plt+0x23e0>
  404030:	ldur	x8, [x29, #-56]
  404034:	ldrb	w9, [x8]
  404038:	subs	w0, w9, #0x30
  40403c:	bl	40a6e0 <ferror@plt+0x8a90>
  404040:	ldr	q1, [sp, #80]
  404044:	bl	407570 <ferror@plt+0x5920>
  404048:	ldur	q1, [x29, #-48]
  40404c:	str	q0, [sp, #16]
  404050:	mov	v0.16b, v1.16b
  404054:	ldr	q1, [sp, #16]
  404058:	bl	404264 <ferror@plt+0x2614>
  40405c:	stur	q0, [x29, #-48]
  404060:	ldr	q0, [sp, #80]
  404064:	adrp	x8, 40b000 <ferror@plt+0x93b0>
  404068:	ldr	q1, [x8, #1664]
  40406c:	bl	405e70 <ferror@plt+0x4220>
  404070:	str	q0, [sp, #80]
  404074:	ldur	x8, [x29, #-56]
  404078:	add	x8, x8, #0x1
  40407c:	stur	x8, [x29, #-56]
  404080:	b	404010 <ferror@plt+0x23c0>
  404084:	ldur	x8, [x29, #-56]
  404088:	ldrb	w9, [x8]
  40408c:	cbnz	w9, 4040d4 <ferror@plt+0x2484>
  404090:	b	404094 <ferror@plt+0x2444>
  404094:	ldr	w8, [sp, #76]
  404098:	cbz	w8, 4040b8 <ferror@plt+0x2468>
  40409c:	b	4040a0 <ferror@plt+0x2450>
  4040a0:	ldur	q1, [x29, #-48]
  4040a4:	adrp	x8, 40b000 <ferror@plt+0x93b0>
  4040a8:	ldr	q0, [x8, #1648]
  4040ac:	bl	408aa4 <ferror@plt+0x6e54>
  4040b0:	str	q0, [sp]
  4040b4:	b	4040c4 <ferror@plt+0x2474>
  4040b8:	ldur	q0, [x29, #-48]
  4040bc:	str	q0, [sp]
  4040c0:	b	4040c4 <ferror@plt+0x2474>
  4040c4:	ldr	q0, [sp]
  4040c8:	bl	40a868 <ferror@plt+0x8c18>
  4040cc:	stur	d0, [x29, #-8]
  4040d0:	b	404104 <ferror@plt+0x24b4>
  4040d4:	b	4040d8 <ferror@plt+0x2488>
  4040d8:	bl	401bd0 <__errno_location@plt>
  4040dc:	ldr	w1, [x0]
  4040e0:	ldur	x3, [x29, #-24]
  4040e4:	ldur	x4, [x29, #-16]
  4040e8:	adrp	x2, 40b000 <ferror@plt+0x93b0>
  4040ec:	add	x2, x2, #0x690
  4040f0:	mov	w0, #0x1                   	// #1
  4040f4:	bl	401860 <error@plt>
  4040f8:	mov	x8, xzr
  4040fc:	stur	x8, [x29, #-8]
  404100:	b	404104 <ferror@plt+0x24b4>
  404104:	ldur	d0, [x29, #-8]
  404108:	ldp	x29, x30, [sp, #160]
  40410c:	add	sp, sp, #0xb0
  404110:	ret
  404114:	sub	sp, sp, #0x30
  404118:	stp	x29, x30, [sp, #32]
  40411c:	add	x29, sp, #0x20
  404120:	str	x0, [sp, #16]
  404124:	ldr	x0, [sp, #16]
  404128:	bl	401920 <__fpending@plt>
  40412c:	cmp	x0, #0x0
  404130:	cset	w8, ne  // ne = any
  404134:	and	w8, w8, #0x1
  404138:	str	w8, [sp, #12]
  40413c:	ldr	x0, [sp, #16]
  404140:	bl	401c50 <ferror@plt>
  404144:	cmp	w0, #0x0
  404148:	cset	w8, ne  // ne = any
  40414c:	and	w8, w8, #0x1
  404150:	str	w8, [sp, #8]
  404154:	ldr	x0, [sp, #16]
  404158:	bl	401960 <fclose@plt>
  40415c:	cmp	w0, #0x0
  404160:	cset	w8, ne  // ne = any
  404164:	and	w8, w8, #0x1
  404168:	str	w8, [sp, #4]
  40416c:	ldr	w8, [sp, #8]
  404170:	cbnz	w8, 404194 <ferror@plt+0x2544>
  404174:	ldr	w8, [sp, #4]
  404178:	cbz	w8, 4041c0 <ferror@plt+0x2570>
  40417c:	ldr	w8, [sp, #12]
  404180:	cbnz	w8, 404194 <ferror@plt+0x2544>
  404184:	bl	401bd0 <__errno_location@plt>
  404188:	ldr	w8, [x0]
  40418c:	cmp	w8, #0x9
  404190:	b.eq	4041c0 <ferror@plt+0x2570>  // b.none
  404194:	ldr	w8, [sp, #4]
  404198:	cbnz	w8, 4041b4 <ferror@plt+0x2564>
  40419c:	bl	401bd0 <__errno_location@plt>
  4041a0:	ldr	w8, [x0]
  4041a4:	cmp	w8, #0x20
  4041a8:	b.eq	4041b4 <ferror@plt+0x2564>  // b.none
  4041ac:	bl	401bd0 <__errno_location@plt>
  4041b0:	str	wzr, [x0]
  4041b4:	mov	w8, #0xffffffff            	// #-1
  4041b8:	stur	w8, [x29, #-4]
  4041bc:	b	4041c4 <ferror@plt+0x2574>
  4041c0:	stur	wzr, [x29, #-4]
  4041c4:	ldur	w0, [x29, #-4]
  4041c8:	ldp	x29, x30, [sp, #32]
  4041cc:	add	sp, sp, #0x30
  4041d0:	ret
  4041d4:	sub	sp, sp, #0x20
  4041d8:	stp	x29, x30, [sp, #16]
  4041dc:	add	x29, sp, #0x10
  4041e0:	adrp	x8, 41c000 <ferror@plt+0x1a3b0>
  4041e4:	add	x8, x8, #0x3f8
  4041e8:	ldr	x0, [x8]
  4041ec:	bl	404114 <ferror@plt+0x24c4>
  4041f0:	cbz	w0, 40423c <ferror@plt+0x25ec>
  4041f4:	bl	401bd0 <__errno_location@plt>
  4041f8:	ldr	w8, [x0]
  4041fc:	cmp	w8, #0x20
  404200:	b.eq	40423c <ferror@plt+0x25ec>  // b.none
  404204:	adrp	x0, 40b000 <ferror@plt+0x93b0>
  404208:	add	x0, x0, #0x699
  40420c:	bl	401c00 <gettext@plt>
  404210:	str	x0, [sp, #8]
  404214:	bl	401bd0 <__errno_location@plt>
  404218:	ldr	w1, [x0]
  40421c:	ldr	x3, [sp, #8]
  404220:	mov	w8, wzr
  404224:	mov	w0, w8
  404228:	adrp	x2, 40b000 <ferror@plt+0x93b0>
  40422c:	add	x2, x2, #0x5a5
  404230:	bl	401860 <error@plt>
  404234:	mov	w0, #0x1                   	// #1
  404238:	bl	401820 <_exit@plt>
  40423c:	adrp	x8, 41c000 <ferror@plt+0x1a3b0>
  404240:	add	x8, x8, #0x3e0
  404244:	ldr	x0, [x8]
  404248:	bl	404114 <ferror@plt+0x24c4>
  40424c:	cbz	w0, 404258 <ferror@plt+0x2608>
  404250:	mov	w0, #0x1                   	// #1
  404254:	bl	401820 <_exit@plt>
  404258:	ldp	x29, x30, [sp, #16]
  40425c:	add	sp, sp, #0x20
  404260:	ret
  404264:	stp	x29, x30, [sp, #-400]!
  404268:	mov	x29, sp
  40426c:	str	q0, [sp, #32]
  404270:	str	q1, [sp, #16]
  404274:	str	wzr, [sp, #356]
  404278:	str	xzr, [sp, #304]
  40427c:	mrs	x0, fpcr
  404280:	str	x0, [sp, #304]
  404284:	ldr	q0, [sp, #32]
  404288:	str	q0, [sp, #80]
  40428c:	ldr	x0, [sp, #80]
  404290:	str	x0, [sp, #360]
  404294:	ldr	x0, [sp, #88]
  404298:	ubfx	x0, x0, #0, #48
  40429c:	str	x0, [sp, #376]
  4042a0:	ldrh	w0, [sp, #94]
  4042a4:	ubfx	x0, x0, #0, #15
  4042a8:	and	w0, w0, #0xffff
  4042ac:	and	x0, x0, #0xffff
  4042b0:	str	x0, [sp, #296]
  4042b4:	ldrb	w0, [sp, #95]
  4042b8:	ubfx	x0, x0, #7, #1
  4042bc:	and	w0, w0, #0xff
  4042c0:	and	x0, x0, #0xff
  4042c4:	str	x0, [sp, #288]
  4042c8:	ldr	x0, [sp, #376]
  4042cc:	lsl	x1, x0, #3
  4042d0:	ldr	x0, [sp, #360]
  4042d4:	lsr	x0, x0, #61
  4042d8:	orr	x0, x1, x0
  4042dc:	str	x0, [sp, #376]
  4042e0:	ldr	x0, [sp, #360]
  4042e4:	lsl	x0, x0, #3
  4042e8:	str	x0, [sp, #360]
  4042ec:	ldr	q0, [sp, #16]
  4042f0:	str	q0, [sp, #64]
  4042f4:	ldr	x0, [sp, #64]
  4042f8:	str	x0, [sp, #368]
  4042fc:	ldr	x0, [sp, #72]
  404300:	ubfx	x0, x0, #0, #48
  404304:	str	x0, [sp, #392]
  404308:	ldrh	w0, [sp, #78]
  40430c:	ubfx	x0, x0, #0, #15
  404310:	and	w0, w0, #0xffff
  404314:	and	x0, x0, #0xffff
  404318:	str	x0, [sp, #280]
  40431c:	ldrb	w0, [sp, #79]
  404320:	ubfx	x0, x0, #7, #1
  404324:	and	w0, w0, #0xff
  404328:	and	x0, x0, #0xff
  40432c:	str	x0, [sp, #272]
  404330:	ldr	x0, [sp, #392]
  404334:	lsl	x1, x0, #3
  404338:	ldr	x0, [sp, #368]
  40433c:	lsr	x0, x0, #61
  404340:	orr	x0, x1, x0
  404344:	str	x0, [sp, #392]
  404348:	ldr	x0, [sp, #368]
  40434c:	lsl	x0, x0, #3
  404350:	str	x0, [sp, #368]
  404354:	ldr	x1, [sp, #288]
  404358:	ldr	x0, [sp, #272]
  40435c:	cmp	x1, x0
  404360:	b.ne	404e48 <ferror@plt+0x31f8>  // b.any
  404364:	ldr	x0, [sp, #288]
  404368:	str	x0, [sp, #384]
  40436c:	ldr	x0, [sp, #296]
  404370:	mov	w1, w0
  404374:	ldr	x0, [sp, #280]
  404378:	sub	w0, w1, w0
  40437c:	str	w0, [sp, #324]
  404380:	ldr	w0, [sp, #324]
  404384:	cmp	w0, #0x0
  404388:	b.le	404688 <ferror@plt+0x2a38>
  40438c:	ldr	x0, [sp, #296]
  404390:	str	x0, [sp, #344]
  404394:	ldr	x0, [sp, #280]
  404398:	cmp	x0, #0x0
  40439c:	b.ne	4044cc <ferror@plt+0x287c>  // b.any
  4043a0:	ldr	x1, [sp, #392]
  4043a4:	ldr	x0, [sp, #368]
  4043a8:	orr	x0, x1, x0
  4043ac:	cmp	x0, #0x0
  4043b0:	b.ne	404408 <ferror@plt+0x27b8>  // b.any
  4043b4:	ldr	x1, [sp, #296]
  4043b8:	mov	x0, #0x7fff                	// #32767
  4043bc:	cmp	x1, x0
  4043c0:	b.ne	4043f4 <ferror@plt+0x27a4>  // b.any
  4043c4:	ldr	x1, [sp, #376]
  4043c8:	ldr	x0, [sp, #360]
  4043cc:	orr	x0, x1, x0
  4043d0:	cmp	x0, #0x0
  4043d4:	b.eq	4043f4 <ferror@plt+0x27a4>  // b.none
  4043d8:	ldr	x0, [sp, #376]
  4043dc:	and	x0, x0, #0x4000000000000
  4043e0:	cmp	x0, #0x0
  4043e4:	b.ne	4043f4 <ferror@plt+0x27a4>  // b.any
  4043e8:	ldr	w0, [sp, #356]
  4043ec:	orr	w0, w0, #0x1
  4043f0:	str	w0, [sp, #356]
  4043f4:	ldr	x0, [sp, #360]
  4043f8:	str	x0, [sp, #336]
  4043fc:	ldr	x0, [sp, #376]
  404400:	str	x0, [sp, #328]
  404404:	b	405b1c <ferror@plt+0x3ecc>
  404408:	ldr	w0, [sp, #324]
  40440c:	sub	w0, w0, #0x1
  404410:	str	w0, [sp, #324]
  404414:	ldr	w0, [sp, #324]
  404418:	cmp	w0, #0x0
  40441c:	b.ne	404468 <ferror@plt+0x2818>  // b.any
  404420:	ldr	x1, [sp, #360]
  404424:	ldr	x0, [sp, #368]
  404428:	add	x0, x1, x0
  40442c:	str	x0, [sp, #160]
  404430:	ldr	x1, [sp, #376]
  404434:	ldr	x0, [sp, #392]
  404438:	add	x1, x1, x0
  40443c:	ldr	x2, [sp, #160]
  404440:	ldr	x0, [sp, #360]
  404444:	cmp	x2, x0
  404448:	cset	w0, cc  // cc = lo, ul, last
  40444c:	and	w0, w0, #0xff
  404450:	and	x0, x0, #0xff
  404454:	add	x0, x1, x0
  404458:	str	x0, [sp, #328]
  40445c:	ldr	x0, [sp, #160]
  404460:	str	x0, [sp, #336]
  404464:	b	404d50 <ferror@plt+0x3100>
  404468:	ldr	x1, [sp, #296]
  40446c:	mov	x0, #0x7fff                	// #32767
  404470:	cmp	x1, x0
  404474:	b.ne	404540 <ferror@plt+0x28f0>  // b.any
  404478:	ldr	x1, [sp, #296]
  40447c:	mov	x0, #0x7fff                	// #32767
  404480:	cmp	x1, x0
  404484:	b.ne	4044b8 <ferror@plt+0x2868>  // b.any
  404488:	ldr	x1, [sp, #376]
  40448c:	ldr	x0, [sp, #360]
  404490:	orr	x0, x1, x0
  404494:	cmp	x0, #0x0
  404498:	b.eq	4044b8 <ferror@plt+0x2868>  // b.none
  40449c:	ldr	x0, [sp, #376]
  4044a0:	and	x0, x0, #0x4000000000000
  4044a4:	cmp	x0, #0x0
  4044a8:	b.ne	4044b8 <ferror@plt+0x2868>  // b.any
  4044ac:	ldr	w0, [sp, #356]
  4044b0:	orr	w0, w0, #0x1
  4044b4:	str	w0, [sp, #356]
  4044b8:	ldr	x0, [sp, #360]
  4044bc:	str	x0, [sp, #336]
  4044c0:	ldr	x0, [sp, #376]
  4044c4:	str	x0, [sp, #328]
  4044c8:	b	405b1c <ferror@plt+0x3ecc>
  4044cc:	ldr	x1, [sp, #296]
  4044d0:	mov	x0, #0x7fff                	// #32767
  4044d4:	cmp	x1, x0
  4044d8:	b.ne	404530 <ferror@plt+0x28e0>  // b.any
  4044dc:	ldr	x1, [sp, #296]
  4044e0:	mov	x0, #0x7fff                	// #32767
  4044e4:	cmp	x1, x0
  4044e8:	b.ne	40451c <ferror@plt+0x28cc>  // b.any
  4044ec:	ldr	x1, [sp, #376]
  4044f0:	ldr	x0, [sp, #360]
  4044f4:	orr	x0, x1, x0
  4044f8:	cmp	x0, #0x0
  4044fc:	b.eq	40451c <ferror@plt+0x28cc>  // b.none
  404500:	ldr	x0, [sp, #376]
  404504:	and	x0, x0, #0x4000000000000
  404508:	cmp	x0, #0x0
  40450c:	b.ne	40451c <ferror@plt+0x28cc>  // b.any
  404510:	ldr	w0, [sp, #356]
  404514:	orr	w0, w0, #0x1
  404518:	str	w0, [sp, #356]
  40451c:	ldr	x0, [sp, #360]
  404520:	str	x0, [sp, #336]
  404524:	ldr	x0, [sp, #376]
  404528:	str	x0, [sp, #328]
  40452c:	b	405b1c <ferror@plt+0x3ecc>
  404530:	ldr	x0, [sp, #392]
  404534:	orr	x0, x0, #0x8000000000000
  404538:	str	x0, [sp, #392]
  40453c:	b	404544 <ferror@plt+0x28f4>
  404540:	nop
  404544:	ldr	w0, [sp, #324]
  404548:	cmp	w0, #0x74
  40454c:	b.gt	404620 <ferror@plt+0x29d0>
  404550:	ldr	w0, [sp, #324]
  404554:	cmp	w0, #0x3f
  404558:	b.gt	4045c0 <ferror@plt+0x2970>
  40455c:	mov	w1, #0x40                  	// #64
  404560:	ldr	w0, [sp, #324]
  404564:	sub	w0, w1, w0
  404568:	ldr	x1, [sp, #392]
  40456c:	lsl	x1, x1, x0
  404570:	ldr	w0, [sp, #324]
  404574:	ldr	x2, [sp, #368]
  404578:	lsr	x0, x2, x0
  40457c:	orr	x1, x1, x0
  404580:	mov	w2, #0x40                  	// #64
  404584:	ldr	w0, [sp, #324]
  404588:	sub	w0, w2, w0
  40458c:	ldr	x2, [sp, #368]
  404590:	lsl	x0, x2, x0
  404594:	cmp	x0, #0x0
  404598:	cset	w0, ne  // ne = any
  40459c:	and	w0, w0, #0xff
  4045a0:	sxtw	x0, w0
  4045a4:	orr	x0, x1, x0
  4045a8:	str	x0, [sp, #368]
  4045ac:	ldr	w0, [sp, #324]
  4045b0:	ldr	x1, [sp, #392]
  4045b4:	lsr	x0, x1, x0
  4045b8:	str	x0, [sp, #392]
  4045bc:	b	404640 <ferror@plt+0x29f0>
  4045c0:	ldr	w0, [sp, #324]
  4045c4:	sub	w0, w0, #0x40
  4045c8:	ldr	x1, [sp, #392]
  4045cc:	lsr	x1, x1, x0
  4045d0:	ldr	w0, [sp, #324]
  4045d4:	cmp	w0, #0x40
  4045d8:	b.eq	4045f4 <ferror@plt+0x29a4>  // b.none
  4045dc:	mov	w2, #0x80                  	// #128
  4045e0:	ldr	w0, [sp, #324]
  4045e4:	sub	w0, w2, w0
  4045e8:	ldr	x2, [sp, #392]
  4045ec:	lsl	x0, x2, x0
  4045f0:	b	4045f8 <ferror@plt+0x29a8>
  4045f4:	mov	x0, #0x0                   	// #0
  4045f8:	ldr	x2, [sp, #368]
  4045fc:	orr	x0, x0, x2
  404600:	cmp	x0, #0x0
  404604:	cset	w0, ne  // ne = any
  404608:	and	w0, w0, #0xff
  40460c:	and	x0, x0, #0xff
  404610:	orr	x0, x1, x0
  404614:	str	x0, [sp, #368]
  404618:	str	xzr, [sp, #392]
  40461c:	b	404640 <ferror@plt+0x29f0>
  404620:	ldr	x1, [sp, #392]
  404624:	ldr	x0, [sp, #368]
  404628:	orr	x0, x1, x0
  40462c:	cmp	x0, #0x0
  404630:	b.eq	404640 <ferror@plt+0x29f0>  // b.none
  404634:	mov	x0, #0x1                   	// #1
  404638:	str	x0, [sp, #368]
  40463c:	str	xzr, [sp, #392]
  404640:	ldr	x1, [sp, #360]
  404644:	ldr	x0, [sp, #368]
  404648:	add	x0, x1, x0
  40464c:	str	x0, [sp, #152]
  404650:	ldr	x1, [sp, #376]
  404654:	ldr	x0, [sp, #392]
  404658:	add	x1, x1, x0
  40465c:	ldr	x2, [sp, #152]
  404660:	ldr	x0, [sp, #360]
  404664:	cmp	x2, x0
  404668:	cset	w0, cc  // cc = lo, ul, last
  40466c:	and	w0, w0, #0xff
  404670:	and	x0, x0, #0xff
  404674:	add	x0, x1, x0
  404678:	str	x0, [sp, #328]
  40467c:	ldr	x0, [sp, #152]
  404680:	str	x0, [sp, #336]
  404684:	b	404d50 <ferror@plt+0x3100>
  404688:	ldr	w0, [sp, #324]
  40468c:	cmp	w0, #0x0
  404690:	b.ge	40499c <ferror@plt+0x2d4c>  // b.tcont
  404694:	ldr	w0, [sp, #324]
  404698:	neg	w0, w0
  40469c:	str	w0, [sp, #324]
  4046a0:	ldr	x0, [sp, #280]
  4046a4:	str	x0, [sp, #344]
  4046a8:	ldr	x0, [sp, #296]
  4046ac:	cmp	x0, #0x0
  4046b0:	b.ne	4047e0 <ferror@plt+0x2b90>  // b.any
  4046b4:	ldr	x1, [sp, #376]
  4046b8:	ldr	x0, [sp, #360]
  4046bc:	orr	x0, x1, x0
  4046c0:	cmp	x0, #0x0
  4046c4:	b.ne	40471c <ferror@plt+0x2acc>  // b.any
  4046c8:	ldr	x1, [sp, #280]
  4046cc:	mov	x0, #0x7fff                	// #32767
  4046d0:	cmp	x1, x0
  4046d4:	b.ne	404708 <ferror@plt+0x2ab8>  // b.any
  4046d8:	ldr	x1, [sp, #392]
  4046dc:	ldr	x0, [sp, #368]
  4046e0:	orr	x0, x1, x0
  4046e4:	cmp	x0, #0x0
  4046e8:	b.eq	404708 <ferror@plt+0x2ab8>  // b.none
  4046ec:	ldr	x0, [sp, #392]
  4046f0:	and	x0, x0, #0x4000000000000
  4046f4:	cmp	x0, #0x0
  4046f8:	b.ne	404708 <ferror@plt+0x2ab8>  // b.any
  4046fc:	ldr	w0, [sp, #356]
  404700:	orr	w0, w0, #0x1
  404704:	str	w0, [sp, #356]
  404708:	ldr	x0, [sp, #368]
  40470c:	str	x0, [sp, #336]
  404710:	ldr	x0, [sp, #392]
  404714:	str	x0, [sp, #328]
  404718:	b	405b1c <ferror@plt+0x3ecc>
  40471c:	ldr	w0, [sp, #324]
  404720:	sub	w0, w0, #0x1
  404724:	str	w0, [sp, #324]
  404728:	ldr	w0, [sp, #324]
  40472c:	cmp	w0, #0x0
  404730:	b.ne	40477c <ferror@plt+0x2b2c>  // b.any
  404734:	ldr	x1, [sp, #368]
  404738:	ldr	x0, [sp, #360]
  40473c:	add	x0, x1, x0
  404740:	str	x0, [sp, #176]
  404744:	ldr	x1, [sp, #392]
  404748:	ldr	x0, [sp, #376]
  40474c:	add	x1, x1, x0
  404750:	ldr	x2, [sp, #176]
  404754:	ldr	x0, [sp, #368]
  404758:	cmp	x2, x0
  40475c:	cset	w0, cc  // cc = lo, ul, last
  404760:	and	w0, w0, #0xff
  404764:	and	x0, x0, #0xff
  404768:	add	x0, x1, x0
  40476c:	str	x0, [sp, #328]
  404770:	ldr	x0, [sp, #176]
  404774:	str	x0, [sp, #336]
  404778:	b	404d50 <ferror@plt+0x3100>
  40477c:	ldr	x1, [sp, #280]
  404780:	mov	x0, #0x7fff                	// #32767
  404784:	cmp	x1, x0
  404788:	b.ne	404854 <ferror@plt+0x2c04>  // b.any
  40478c:	ldr	x1, [sp, #280]
  404790:	mov	x0, #0x7fff                	// #32767
  404794:	cmp	x1, x0
  404798:	b.ne	4047cc <ferror@plt+0x2b7c>  // b.any
  40479c:	ldr	x1, [sp, #392]
  4047a0:	ldr	x0, [sp, #368]
  4047a4:	orr	x0, x1, x0
  4047a8:	cmp	x0, #0x0
  4047ac:	b.eq	4047cc <ferror@plt+0x2b7c>  // b.none
  4047b0:	ldr	x0, [sp, #392]
  4047b4:	and	x0, x0, #0x4000000000000
  4047b8:	cmp	x0, #0x0
  4047bc:	b.ne	4047cc <ferror@plt+0x2b7c>  // b.any
  4047c0:	ldr	w0, [sp, #356]
  4047c4:	orr	w0, w0, #0x1
  4047c8:	str	w0, [sp, #356]
  4047cc:	ldr	x0, [sp, #368]
  4047d0:	str	x0, [sp, #336]
  4047d4:	ldr	x0, [sp, #392]
  4047d8:	str	x0, [sp, #328]
  4047dc:	b	405b1c <ferror@plt+0x3ecc>
  4047e0:	ldr	x1, [sp, #280]
  4047e4:	mov	x0, #0x7fff                	// #32767
  4047e8:	cmp	x1, x0
  4047ec:	b.ne	404844 <ferror@plt+0x2bf4>  // b.any
  4047f0:	ldr	x1, [sp, #280]
  4047f4:	mov	x0, #0x7fff                	// #32767
  4047f8:	cmp	x1, x0
  4047fc:	b.ne	404830 <ferror@plt+0x2be0>  // b.any
  404800:	ldr	x1, [sp, #392]
  404804:	ldr	x0, [sp, #368]
  404808:	orr	x0, x1, x0
  40480c:	cmp	x0, #0x0
  404810:	b.eq	404830 <ferror@plt+0x2be0>  // b.none
  404814:	ldr	x0, [sp, #392]
  404818:	and	x0, x0, #0x4000000000000
  40481c:	cmp	x0, #0x0
  404820:	b.ne	404830 <ferror@plt+0x2be0>  // b.any
  404824:	ldr	w0, [sp, #356]
  404828:	orr	w0, w0, #0x1
  40482c:	str	w0, [sp, #356]
  404830:	ldr	x0, [sp, #368]
  404834:	str	x0, [sp, #336]
  404838:	ldr	x0, [sp, #392]
  40483c:	str	x0, [sp, #328]
  404840:	b	405b1c <ferror@plt+0x3ecc>
  404844:	ldr	x0, [sp, #376]
  404848:	orr	x0, x0, #0x8000000000000
  40484c:	str	x0, [sp, #376]
  404850:	b	404858 <ferror@plt+0x2c08>
  404854:	nop
  404858:	ldr	w0, [sp, #324]
  40485c:	cmp	w0, #0x74
  404860:	b.gt	404934 <ferror@plt+0x2ce4>
  404864:	ldr	w0, [sp, #324]
  404868:	cmp	w0, #0x3f
  40486c:	b.gt	4048d4 <ferror@plt+0x2c84>
  404870:	mov	w1, #0x40                  	// #64
  404874:	ldr	w0, [sp, #324]
  404878:	sub	w0, w1, w0
  40487c:	ldr	x1, [sp, #376]
  404880:	lsl	x1, x1, x0
  404884:	ldr	w0, [sp, #324]
  404888:	ldr	x2, [sp, #360]
  40488c:	lsr	x0, x2, x0
  404890:	orr	x1, x1, x0
  404894:	mov	w2, #0x40                  	// #64
  404898:	ldr	w0, [sp, #324]
  40489c:	sub	w0, w2, w0
  4048a0:	ldr	x2, [sp, #360]
  4048a4:	lsl	x0, x2, x0
  4048a8:	cmp	x0, #0x0
  4048ac:	cset	w0, ne  // ne = any
  4048b0:	and	w0, w0, #0xff
  4048b4:	sxtw	x0, w0
  4048b8:	orr	x0, x1, x0
  4048bc:	str	x0, [sp, #360]
  4048c0:	ldr	w0, [sp, #324]
  4048c4:	ldr	x1, [sp, #376]
  4048c8:	lsr	x0, x1, x0
  4048cc:	str	x0, [sp, #376]
  4048d0:	b	404954 <ferror@plt+0x2d04>
  4048d4:	ldr	w0, [sp, #324]
  4048d8:	sub	w0, w0, #0x40
  4048dc:	ldr	x1, [sp, #376]
  4048e0:	lsr	x1, x1, x0
  4048e4:	ldr	w0, [sp, #324]
  4048e8:	cmp	w0, #0x40
  4048ec:	b.eq	404908 <ferror@plt+0x2cb8>  // b.none
  4048f0:	mov	w2, #0x80                  	// #128
  4048f4:	ldr	w0, [sp, #324]
  4048f8:	sub	w0, w2, w0
  4048fc:	ldr	x2, [sp, #376]
  404900:	lsl	x0, x2, x0
  404904:	b	40490c <ferror@plt+0x2cbc>
  404908:	mov	x0, #0x0                   	// #0
  40490c:	ldr	x2, [sp, #360]
  404910:	orr	x0, x0, x2
  404914:	cmp	x0, #0x0
  404918:	cset	w0, ne  // ne = any
  40491c:	and	w0, w0, #0xff
  404920:	and	x0, x0, #0xff
  404924:	orr	x0, x1, x0
  404928:	str	x0, [sp, #360]
  40492c:	str	xzr, [sp, #376]
  404930:	b	404954 <ferror@plt+0x2d04>
  404934:	ldr	x1, [sp, #376]
  404938:	ldr	x0, [sp, #360]
  40493c:	orr	x0, x1, x0
  404940:	cmp	x0, #0x0
  404944:	b.eq	404954 <ferror@plt+0x2d04>  // b.none
  404948:	mov	x0, #0x1                   	// #1
  40494c:	str	x0, [sp, #360]
  404950:	str	xzr, [sp, #376]
  404954:	ldr	x1, [sp, #368]
  404958:	ldr	x0, [sp, #360]
  40495c:	add	x0, x1, x0
  404960:	str	x0, [sp, #168]
  404964:	ldr	x1, [sp, #392]
  404968:	ldr	x0, [sp, #376]
  40496c:	add	x1, x1, x0
  404970:	ldr	x2, [sp, #168]
  404974:	ldr	x0, [sp, #368]
  404978:	cmp	x2, x0
  40497c:	cset	w0, cc  // cc = lo, ul, last
  404980:	and	w0, w0, #0xff
  404984:	and	x0, x0, #0xff
  404988:	add	x0, x1, x0
  40498c:	str	x0, [sp, #328]
  404990:	ldr	x0, [sp, #168]
  404994:	str	x0, [sp, #336]
  404998:	b	404d50 <ferror@plt+0x3100>
  40499c:	ldr	x0, [sp, #296]
  4049a0:	add	x0, x0, #0x1
  4049a4:	and	x0, x0, #0x7ffe
  4049a8:	cmp	x0, #0x0
  4049ac:	b.ne	404c30 <ferror@plt+0x2fe0>  // b.any
  4049b0:	ldr	x0, [sp, #296]
  4049b4:	cmp	x0, #0x0
  4049b8:	b.ne	404a8c <ferror@plt+0x2e3c>  // b.any
  4049bc:	str	xzr, [sp, #344]
  4049c0:	ldr	x1, [sp, #376]
  4049c4:	ldr	x0, [sp, #360]
  4049c8:	orr	x0, x1, x0
  4049cc:	cmp	x0, #0x0
  4049d0:	b.ne	4049f8 <ferror@plt+0x2da8>  // b.any
  4049d4:	ldr	x1, [sp, #392]
  4049d8:	ldr	x0, [sp, #368]
  4049dc:	orr	x0, x1, x0
  4049e0:	cmp	x0, #0x0
  4049e4:	ldr	x0, [sp, #368]
  4049e8:	str	x0, [sp, #336]
  4049ec:	ldr	x0, [sp, #392]
  4049f0:	str	x0, [sp, #328]
  4049f4:	b	405b1c <ferror@plt+0x3ecc>
  4049f8:	ldr	x1, [sp, #392]
  4049fc:	ldr	x0, [sp, #368]
  404a00:	orr	x0, x1, x0
  404a04:	cmp	x0, #0x0
  404a08:	b.ne	404a20 <ferror@plt+0x2dd0>  // b.any
  404a0c:	ldr	x0, [sp, #360]
  404a10:	str	x0, [sp, #336]
  404a14:	ldr	x0, [sp, #376]
  404a18:	str	x0, [sp, #328]
  404a1c:	b	405b1c <ferror@plt+0x3ecc>
  404a20:	ldr	x1, [sp, #360]
  404a24:	ldr	x0, [sp, #368]
  404a28:	add	x0, x1, x0
  404a2c:	str	x0, [sp, #184]
  404a30:	ldr	x1, [sp, #376]
  404a34:	ldr	x0, [sp, #392]
  404a38:	add	x1, x1, x0
  404a3c:	ldr	x2, [sp, #184]
  404a40:	ldr	x0, [sp, #360]
  404a44:	cmp	x2, x0
  404a48:	cset	w0, cc  // cc = lo, ul, last
  404a4c:	and	w0, w0, #0xff
  404a50:	and	x0, x0, #0xff
  404a54:	add	x0, x1, x0
  404a58:	str	x0, [sp, #328]
  404a5c:	ldr	x0, [sp, #184]
  404a60:	str	x0, [sp, #336]
  404a64:	ldr	x0, [sp, #328]
  404a68:	and	x0, x0, #0x8000000000000
  404a6c:	cmp	x0, #0x0
  404a70:	b.eq	405af8 <ferror@plt+0x3ea8>  // b.none
  404a74:	ldr	x0, [sp, #328]
  404a78:	and	x0, x0, #0xfff7ffffffffffff
  404a7c:	str	x0, [sp, #328]
  404a80:	mov	x0, #0x1                   	// #1
  404a84:	str	x0, [sp, #344]
  404a88:	b	405af8 <ferror@plt+0x3ea8>
  404a8c:	ldr	x1, [sp, #296]
  404a90:	mov	x0, #0x7fff                	// #32767
  404a94:	cmp	x1, x0
  404a98:	b.ne	404acc <ferror@plt+0x2e7c>  // b.any
  404a9c:	ldr	x1, [sp, #376]
  404aa0:	ldr	x0, [sp, #360]
  404aa4:	orr	x0, x1, x0
  404aa8:	cmp	x0, #0x0
  404aac:	b.eq	404acc <ferror@plt+0x2e7c>  // b.none
  404ab0:	ldr	x0, [sp, #376]
  404ab4:	and	x0, x0, #0x4000000000000
  404ab8:	cmp	x0, #0x0
  404abc:	b.ne	404acc <ferror@plt+0x2e7c>  // b.any
  404ac0:	ldr	w0, [sp, #356]
  404ac4:	orr	w0, w0, #0x1
  404ac8:	str	w0, [sp, #356]
  404acc:	ldr	x1, [sp, #280]
  404ad0:	mov	x0, #0x7fff                	// #32767
  404ad4:	cmp	x1, x0
  404ad8:	b.ne	404b0c <ferror@plt+0x2ebc>  // b.any
  404adc:	ldr	x1, [sp, #392]
  404ae0:	ldr	x0, [sp, #368]
  404ae4:	orr	x0, x1, x0
  404ae8:	cmp	x0, #0x0
  404aec:	b.eq	404b0c <ferror@plt+0x2ebc>  // b.none
  404af0:	ldr	x0, [sp, #392]
  404af4:	and	x0, x0, #0x4000000000000
  404af8:	cmp	x0, #0x0
  404afc:	b.ne	404b0c <ferror@plt+0x2ebc>  // b.any
  404b00:	ldr	w0, [sp, #356]
  404b04:	orr	w0, w0, #0x1
  404b08:	str	w0, [sp, #356]
  404b0c:	mov	x0, #0x7fff                	// #32767
  404b10:	str	x0, [sp, #344]
  404b14:	ldr	x1, [sp, #376]
  404b18:	ldr	x0, [sp, #360]
  404b1c:	orr	x0, x1, x0
  404b20:	cmp	x0, #0x0
  404b24:	b.ne	404b3c <ferror@plt+0x2eec>  // b.any
  404b28:	ldr	x0, [sp, #368]
  404b2c:	str	x0, [sp, #336]
  404b30:	ldr	x0, [sp, #392]
  404b34:	str	x0, [sp, #328]
  404b38:	b	405b1c <ferror@plt+0x3ecc>
  404b3c:	ldr	x1, [sp, #392]
  404b40:	ldr	x0, [sp, #368]
  404b44:	orr	x0, x1, x0
  404b48:	cmp	x0, #0x0
  404b4c:	b.ne	404b64 <ferror@plt+0x2f14>  // b.any
  404b50:	ldr	x0, [sp, #360]
  404b54:	str	x0, [sp, #336]
  404b58:	ldr	x0, [sp, #376]
  404b5c:	str	x0, [sp, #328]
  404b60:	b	405b1c <ferror@plt+0x3ecc>
  404b64:	ldr	x0, [sp, #360]
  404b68:	lsr	x1, x0, #3
  404b6c:	ldr	x0, [sp, #376]
  404b70:	lsl	x0, x0, #61
  404b74:	orr	x0, x1, x0
  404b78:	str	x0, [sp, #360]
  404b7c:	ldr	x0, [sp, #376]
  404b80:	lsr	x0, x0, #3
  404b84:	str	x0, [sp, #376]
  404b88:	ldr	x0, [sp, #368]
  404b8c:	lsr	x1, x0, #3
  404b90:	ldr	x0, [sp, #392]
  404b94:	lsl	x0, x0, #61
  404b98:	orr	x0, x1, x0
  404b9c:	str	x0, [sp, #368]
  404ba0:	ldr	x0, [sp, #392]
  404ba4:	lsr	x0, x0, #3
  404ba8:	str	x0, [sp, #392]
  404bac:	ldr	x0, [sp, #376]
  404bb0:	and	x0, x0, #0x800000000000
  404bb4:	cmp	x0, #0x0
  404bb8:	b.eq	404be8 <ferror@plt+0x2f98>  // b.none
  404bbc:	ldr	x0, [sp, #392]
  404bc0:	and	x0, x0, #0x800000000000
  404bc4:	cmp	x0, #0x0
  404bc8:	b.ne	404be8 <ferror@plt+0x2f98>  // b.any
  404bcc:	ldr	x0, [sp, #272]
  404bd0:	str	x0, [sp, #384]
  404bd4:	ldr	x0, [sp, #368]
  404bd8:	str	x0, [sp, #336]
  404bdc:	ldr	x0, [sp, #392]
  404be0:	str	x0, [sp, #328]
  404be4:	b	404c00 <ferror@plt+0x2fb0>
  404be8:	ldr	x0, [sp, #288]
  404bec:	str	x0, [sp, #384]
  404bf0:	ldr	x0, [sp, #360]
  404bf4:	str	x0, [sp, #336]
  404bf8:	ldr	x0, [sp, #376]
  404bfc:	str	x0, [sp, #328]
  404c00:	mov	x0, #0x3                   	// #3
  404c04:	str	x0, [sp, #248]
  404c08:	ldr	x0, [sp, #328]
  404c0c:	lsl	x1, x0, #3
  404c10:	ldr	x0, [sp, #336]
  404c14:	lsr	x0, x0, #61
  404c18:	orr	x0, x1, x0
  404c1c:	str	x0, [sp, #328]
  404c20:	ldr	x0, [sp, #336]
  404c24:	lsl	x0, x0, #3
  404c28:	str	x0, [sp, #336]
  404c2c:	b	405b1c <ferror@plt+0x3ecc>
  404c30:	ldr	x1, [sp, #360]
  404c34:	ldr	x0, [sp, #368]
  404c38:	add	x0, x1, x0
  404c3c:	str	x0, [sp, #192]
  404c40:	ldr	x1, [sp, #376]
  404c44:	ldr	x0, [sp, #392]
  404c48:	add	x1, x1, x0
  404c4c:	ldr	x2, [sp, #192]
  404c50:	ldr	x0, [sp, #360]
  404c54:	cmp	x2, x0
  404c58:	cset	w0, cc  // cc = lo, ul, last
  404c5c:	and	w0, w0, #0xff
  404c60:	and	x0, x0, #0xff
  404c64:	add	x0, x1, x0
  404c68:	str	x0, [sp, #328]
  404c6c:	ldr	x0, [sp, #192]
  404c70:	str	x0, [sp, #336]
  404c74:	ldr	x0, [sp, #296]
  404c78:	add	x0, x0, #0x1
  404c7c:	str	x0, [sp, #344]
  404c80:	ldr	x0, [sp, #328]
  404c84:	lsl	x1, x0, #63
  404c88:	ldr	x0, [sp, #336]
  404c8c:	lsr	x0, x0, #1
  404c90:	orr	x1, x1, x0
  404c94:	ldr	x0, [sp, #336]
  404c98:	and	x0, x0, #0x1
  404c9c:	orr	x0, x1, x0
  404ca0:	str	x0, [sp, #336]
  404ca4:	ldr	x0, [sp, #328]
  404ca8:	lsr	x0, x0, #1
  404cac:	str	x0, [sp, #328]
  404cb0:	ldr	x1, [sp, #344]
  404cb4:	mov	x0, #0x7fff                	// #32767
  404cb8:	cmp	x1, x0
  404cbc:	b.ne	405b00 <ferror@plt+0x3eb0>  // b.any
  404cc0:	ldr	x0, [sp, #304]
  404cc4:	and	x0, x0, #0xc00000
  404cc8:	cmp	x0, #0x0
  404ccc:	b.eq	404d08 <ferror@plt+0x30b8>  // b.none
  404cd0:	ldr	x0, [sp, #304]
  404cd4:	and	x0, x0, #0xc00000
  404cd8:	cmp	x0, #0x400, lsl #12
  404cdc:	b.ne	404cec <ferror@plt+0x309c>  // b.any
  404ce0:	ldr	x0, [sp, #384]
  404ce4:	cmp	x0, #0x0
  404ce8:	b.eq	404d08 <ferror@plt+0x30b8>  // b.none
  404cec:	ldr	x0, [sp, #304]
  404cf0:	and	x0, x0, #0xc00000
  404cf4:	cmp	x0, #0x800, lsl #12
  404cf8:	b.ne	404d1c <ferror@plt+0x30cc>  // b.any
  404cfc:	ldr	x0, [sp, #384]
  404d00:	cmp	x0, #0x0
  404d04:	b.eq	404d1c <ferror@plt+0x30cc>  // b.none
  404d08:	mov	x0, #0x7fff                	// #32767
  404d0c:	str	x0, [sp, #344]
  404d10:	str	xzr, [sp, #336]
  404d14:	str	xzr, [sp, #328]
  404d18:	b	404d34 <ferror@plt+0x30e4>
  404d1c:	mov	x0, #0x7ffe                	// #32766
  404d20:	str	x0, [sp, #344]
  404d24:	mov	x0, #0xffffffffffffffff    	// #-1
  404d28:	str	x0, [sp, #336]
  404d2c:	mov	x0, #0xffffffffffffffff    	// #-1
  404d30:	str	x0, [sp, #328]
  404d34:	ldr	w0, [sp, #356]
  404d38:	orr	w0, w0, #0x10
  404d3c:	str	w0, [sp, #356]
  404d40:	ldr	w0, [sp, #356]
  404d44:	orr	w0, w0, #0x4
  404d48:	str	w0, [sp, #356]
  404d4c:	b	405b00 <ferror@plt+0x3eb0>
  404d50:	ldr	x0, [sp, #328]
  404d54:	and	x0, x0, #0x8000000000000
  404d58:	cmp	x0, #0x0
  404d5c:	b.eq	405b08 <ferror@plt+0x3eb8>  // b.none
  404d60:	ldr	x0, [sp, #328]
  404d64:	and	x0, x0, #0xfff7ffffffffffff
  404d68:	str	x0, [sp, #328]
  404d6c:	ldr	x0, [sp, #344]
  404d70:	add	x0, x0, #0x1
  404d74:	str	x0, [sp, #344]
  404d78:	ldr	x0, [sp, #328]
  404d7c:	lsl	x1, x0, #63
  404d80:	ldr	x0, [sp, #336]
  404d84:	lsr	x0, x0, #1
  404d88:	orr	x1, x1, x0
  404d8c:	ldr	x0, [sp, #336]
  404d90:	and	x0, x0, #0x1
  404d94:	orr	x0, x1, x0
  404d98:	str	x0, [sp, #336]
  404d9c:	ldr	x0, [sp, #328]
  404da0:	lsr	x0, x0, #1
  404da4:	str	x0, [sp, #328]
  404da8:	ldr	x1, [sp, #344]
  404dac:	mov	x0, #0x7fff                	// #32767
  404db0:	cmp	x1, x0
  404db4:	b.ne	405b08 <ferror@plt+0x3eb8>  // b.any
  404db8:	ldr	x0, [sp, #304]
  404dbc:	and	x0, x0, #0xc00000
  404dc0:	cmp	x0, #0x0
  404dc4:	b.eq	404e00 <ferror@plt+0x31b0>  // b.none
  404dc8:	ldr	x0, [sp, #304]
  404dcc:	and	x0, x0, #0xc00000
  404dd0:	cmp	x0, #0x400, lsl #12
  404dd4:	b.ne	404de4 <ferror@plt+0x3194>  // b.any
  404dd8:	ldr	x0, [sp, #384]
  404ddc:	cmp	x0, #0x0
  404de0:	b.eq	404e00 <ferror@plt+0x31b0>  // b.none
  404de4:	ldr	x0, [sp, #304]
  404de8:	and	x0, x0, #0xc00000
  404dec:	cmp	x0, #0x800, lsl #12
  404df0:	b.ne	404e14 <ferror@plt+0x31c4>  // b.any
  404df4:	ldr	x0, [sp, #384]
  404df8:	cmp	x0, #0x0
  404dfc:	b.eq	404e14 <ferror@plt+0x31c4>  // b.none
  404e00:	mov	x0, #0x7fff                	// #32767
  404e04:	str	x0, [sp, #344]
  404e08:	str	xzr, [sp, #336]
  404e0c:	str	xzr, [sp, #328]
  404e10:	b	404e2c <ferror@plt+0x31dc>
  404e14:	mov	x0, #0x7ffe                	// #32766
  404e18:	str	x0, [sp, #344]
  404e1c:	mov	x0, #0xffffffffffffffff    	// #-1
  404e20:	str	x0, [sp, #336]
  404e24:	mov	x0, #0xffffffffffffffff    	// #-1
  404e28:	str	x0, [sp, #328]
  404e2c:	ldr	w0, [sp, #356]
  404e30:	orr	w0, w0, #0x10
  404e34:	str	w0, [sp, #356]
  404e38:	ldr	w0, [sp, #356]
  404e3c:	orr	w0, w0, #0x4
  404e40:	str	w0, [sp, #356]
  404e44:	b	405b1c <ferror@plt+0x3ecc>
  404e48:	ldr	x0, [sp, #296]
  404e4c:	mov	w1, w0
  404e50:	ldr	x0, [sp, #280]
  404e54:	sub	w0, w1, w0
  404e58:	str	w0, [sp, #320]
  404e5c:	ldr	w0, [sp, #320]
  404e60:	cmp	w0, #0x0
  404e64:	b.le	40516c <ferror@plt+0x351c>
  404e68:	ldr	x0, [sp, #296]
  404e6c:	str	x0, [sp, #344]
  404e70:	ldr	x0, [sp, #288]
  404e74:	str	x0, [sp, #384]
  404e78:	ldr	x0, [sp, #280]
  404e7c:	cmp	x0, #0x0
  404e80:	b.ne	404fb0 <ferror@plt+0x3360>  // b.any
  404e84:	ldr	x1, [sp, #392]
  404e88:	ldr	x0, [sp, #368]
  404e8c:	orr	x0, x1, x0
  404e90:	cmp	x0, #0x0
  404e94:	b.ne	404eec <ferror@plt+0x329c>  // b.any
  404e98:	ldr	x1, [sp, #296]
  404e9c:	mov	x0, #0x7fff                	// #32767
  404ea0:	cmp	x1, x0
  404ea4:	b.ne	404ed8 <ferror@plt+0x3288>  // b.any
  404ea8:	ldr	x1, [sp, #376]
  404eac:	ldr	x0, [sp, #360]
  404eb0:	orr	x0, x1, x0
  404eb4:	cmp	x0, #0x0
  404eb8:	b.eq	404ed8 <ferror@plt+0x3288>  // b.none
  404ebc:	ldr	x0, [sp, #376]
  404ec0:	and	x0, x0, #0x4000000000000
  404ec4:	cmp	x0, #0x0
  404ec8:	b.ne	404ed8 <ferror@plt+0x3288>  // b.any
  404ecc:	ldr	w0, [sp, #356]
  404ed0:	orr	w0, w0, #0x1
  404ed4:	str	w0, [sp, #356]
  404ed8:	ldr	x0, [sp, #360]
  404edc:	str	x0, [sp, #336]
  404ee0:	ldr	x0, [sp, #376]
  404ee4:	str	x0, [sp, #328]
  404ee8:	b	405b1c <ferror@plt+0x3ecc>
  404eec:	ldr	w0, [sp, #320]
  404ef0:	sub	w0, w0, #0x1
  404ef4:	str	w0, [sp, #320]
  404ef8:	ldr	w0, [sp, #320]
  404efc:	cmp	w0, #0x0
  404f00:	b.ne	404f4c <ferror@plt+0x32fc>  // b.any
  404f04:	ldr	x1, [sp, #360]
  404f08:	ldr	x0, [sp, #368]
  404f0c:	sub	x0, x1, x0
  404f10:	str	x0, [sp, #208]
  404f14:	ldr	x1, [sp, #376]
  404f18:	ldr	x0, [sp, #392]
  404f1c:	sub	x1, x1, x0
  404f20:	ldr	x2, [sp, #208]
  404f24:	ldr	x0, [sp, #360]
  404f28:	cmp	x2, x0
  404f2c:	cset	w0, hi  // hi = pmore
  404f30:	and	w0, w0, #0xff
  404f34:	and	x0, x0, #0xff
  404f38:	sub	x0, x1, x0
  404f3c:	str	x0, [sp, #328]
  404f40:	ldr	x0, [sp, #208]
  404f44:	str	x0, [sp, #336]
  404f48:	b	40591c <ferror@plt+0x3ccc>
  404f4c:	ldr	x1, [sp, #296]
  404f50:	mov	x0, #0x7fff                	// #32767
  404f54:	cmp	x1, x0
  404f58:	b.ne	405024 <ferror@plt+0x33d4>  // b.any
  404f5c:	ldr	x1, [sp, #296]
  404f60:	mov	x0, #0x7fff                	// #32767
  404f64:	cmp	x1, x0
  404f68:	b.ne	404f9c <ferror@plt+0x334c>  // b.any
  404f6c:	ldr	x1, [sp, #376]
  404f70:	ldr	x0, [sp, #360]
  404f74:	orr	x0, x1, x0
  404f78:	cmp	x0, #0x0
  404f7c:	b.eq	404f9c <ferror@plt+0x334c>  // b.none
  404f80:	ldr	x0, [sp, #376]
  404f84:	and	x0, x0, #0x4000000000000
  404f88:	cmp	x0, #0x0
  404f8c:	b.ne	404f9c <ferror@plt+0x334c>  // b.any
  404f90:	ldr	w0, [sp, #356]
  404f94:	orr	w0, w0, #0x1
  404f98:	str	w0, [sp, #356]
  404f9c:	ldr	x0, [sp, #360]
  404fa0:	str	x0, [sp, #336]
  404fa4:	ldr	x0, [sp, #376]
  404fa8:	str	x0, [sp, #328]
  404fac:	b	405b1c <ferror@plt+0x3ecc>
  404fb0:	ldr	x1, [sp, #296]
  404fb4:	mov	x0, #0x7fff                	// #32767
  404fb8:	cmp	x1, x0
  404fbc:	b.ne	405014 <ferror@plt+0x33c4>  // b.any
  404fc0:	ldr	x1, [sp, #296]
  404fc4:	mov	x0, #0x7fff                	// #32767
  404fc8:	cmp	x1, x0
  404fcc:	b.ne	405000 <ferror@plt+0x33b0>  // b.any
  404fd0:	ldr	x1, [sp, #376]
  404fd4:	ldr	x0, [sp, #360]
  404fd8:	orr	x0, x1, x0
  404fdc:	cmp	x0, #0x0
  404fe0:	b.eq	405000 <ferror@plt+0x33b0>  // b.none
  404fe4:	ldr	x0, [sp, #376]
  404fe8:	and	x0, x0, #0x4000000000000
  404fec:	cmp	x0, #0x0
  404ff0:	b.ne	405000 <ferror@plt+0x33b0>  // b.any
  404ff4:	ldr	w0, [sp, #356]
  404ff8:	orr	w0, w0, #0x1
  404ffc:	str	w0, [sp, #356]
  405000:	ldr	x0, [sp, #360]
  405004:	str	x0, [sp, #336]
  405008:	ldr	x0, [sp, #376]
  40500c:	str	x0, [sp, #328]
  405010:	b	405b1c <ferror@plt+0x3ecc>
  405014:	ldr	x0, [sp, #392]
  405018:	orr	x0, x0, #0x8000000000000
  40501c:	str	x0, [sp, #392]
  405020:	b	405028 <ferror@plt+0x33d8>
  405024:	nop
  405028:	ldr	w0, [sp, #320]
  40502c:	cmp	w0, #0x74
  405030:	b.gt	405104 <ferror@plt+0x34b4>
  405034:	ldr	w0, [sp, #320]
  405038:	cmp	w0, #0x3f
  40503c:	b.gt	4050a4 <ferror@plt+0x3454>
  405040:	mov	w1, #0x40                  	// #64
  405044:	ldr	w0, [sp, #320]
  405048:	sub	w0, w1, w0
  40504c:	ldr	x1, [sp, #392]
  405050:	lsl	x1, x1, x0
  405054:	ldr	w0, [sp, #320]
  405058:	ldr	x2, [sp, #368]
  40505c:	lsr	x0, x2, x0
  405060:	orr	x1, x1, x0
  405064:	mov	w2, #0x40                  	// #64
  405068:	ldr	w0, [sp, #320]
  40506c:	sub	w0, w2, w0
  405070:	ldr	x2, [sp, #368]
  405074:	lsl	x0, x2, x0
  405078:	cmp	x0, #0x0
  40507c:	cset	w0, ne  // ne = any
  405080:	and	w0, w0, #0xff
  405084:	sxtw	x0, w0
  405088:	orr	x0, x1, x0
  40508c:	str	x0, [sp, #368]
  405090:	ldr	w0, [sp, #320]
  405094:	ldr	x1, [sp, #392]
  405098:	lsr	x0, x1, x0
  40509c:	str	x0, [sp, #392]
  4050a0:	b	405124 <ferror@plt+0x34d4>
  4050a4:	ldr	w0, [sp, #320]
  4050a8:	sub	w0, w0, #0x40
  4050ac:	ldr	x1, [sp, #392]
  4050b0:	lsr	x1, x1, x0
  4050b4:	ldr	w0, [sp, #320]
  4050b8:	cmp	w0, #0x40
  4050bc:	b.eq	4050d8 <ferror@plt+0x3488>  // b.none
  4050c0:	mov	w2, #0x80                  	// #128
  4050c4:	ldr	w0, [sp, #320]
  4050c8:	sub	w0, w2, w0
  4050cc:	ldr	x2, [sp, #392]
  4050d0:	lsl	x0, x2, x0
  4050d4:	b	4050dc <ferror@plt+0x348c>
  4050d8:	mov	x0, #0x0                   	// #0
  4050dc:	ldr	x2, [sp, #368]
  4050e0:	orr	x0, x0, x2
  4050e4:	cmp	x0, #0x0
  4050e8:	cset	w0, ne  // ne = any
  4050ec:	and	w0, w0, #0xff
  4050f0:	and	x0, x0, #0xff
  4050f4:	orr	x0, x1, x0
  4050f8:	str	x0, [sp, #368]
  4050fc:	str	xzr, [sp, #392]
  405100:	b	405124 <ferror@plt+0x34d4>
  405104:	ldr	x1, [sp, #392]
  405108:	ldr	x0, [sp, #368]
  40510c:	orr	x0, x1, x0
  405110:	cmp	x0, #0x0
  405114:	b.eq	405124 <ferror@plt+0x34d4>  // b.none
  405118:	mov	x0, #0x1                   	// #1
  40511c:	str	x0, [sp, #368]
  405120:	str	xzr, [sp, #392]
  405124:	ldr	x1, [sp, #360]
  405128:	ldr	x0, [sp, #368]
  40512c:	sub	x0, x1, x0
  405130:	str	x0, [sp, #200]
  405134:	ldr	x1, [sp, #376]
  405138:	ldr	x0, [sp, #392]
  40513c:	sub	x1, x1, x0
  405140:	ldr	x2, [sp, #200]
  405144:	ldr	x0, [sp, #360]
  405148:	cmp	x2, x0
  40514c:	cset	w0, hi  // hi = pmore
  405150:	and	w0, w0, #0xff
  405154:	and	x0, x0, #0xff
  405158:	sub	x0, x1, x0
  40515c:	str	x0, [sp, #328]
  405160:	ldr	x0, [sp, #200]
  405164:	str	x0, [sp, #336]
  405168:	b	40591c <ferror@plt+0x3ccc>
  40516c:	ldr	w0, [sp, #320]
  405170:	cmp	w0, #0x0
  405174:	b.ge	405488 <ferror@plt+0x3838>  // b.tcont
  405178:	ldr	w0, [sp, #320]
  40517c:	neg	w0, w0
  405180:	str	w0, [sp, #320]
  405184:	ldr	x0, [sp, #280]
  405188:	str	x0, [sp, #344]
  40518c:	ldr	x0, [sp, #272]
  405190:	str	x0, [sp, #384]
  405194:	ldr	x0, [sp, #296]
  405198:	cmp	x0, #0x0
  40519c:	b.ne	4052cc <ferror@plt+0x367c>  // b.any
  4051a0:	ldr	x1, [sp, #376]
  4051a4:	ldr	x0, [sp, #360]
  4051a8:	orr	x0, x1, x0
  4051ac:	cmp	x0, #0x0
  4051b0:	b.ne	405208 <ferror@plt+0x35b8>  // b.any
  4051b4:	ldr	x1, [sp, #280]
  4051b8:	mov	x0, #0x7fff                	// #32767
  4051bc:	cmp	x1, x0
  4051c0:	b.ne	4051f4 <ferror@plt+0x35a4>  // b.any
  4051c4:	ldr	x1, [sp, #392]
  4051c8:	ldr	x0, [sp, #368]
  4051cc:	orr	x0, x1, x0
  4051d0:	cmp	x0, #0x0
  4051d4:	b.eq	4051f4 <ferror@plt+0x35a4>  // b.none
  4051d8:	ldr	x0, [sp, #392]
  4051dc:	and	x0, x0, #0x4000000000000
  4051e0:	cmp	x0, #0x0
  4051e4:	b.ne	4051f4 <ferror@plt+0x35a4>  // b.any
  4051e8:	ldr	w0, [sp, #356]
  4051ec:	orr	w0, w0, #0x1
  4051f0:	str	w0, [sp, #356]
  4051f4:	ldr	x0, [sp, #368]
  4051f8:	str	x0, [sp, #336]
  4051fc:	ldr	x0, [sp, #392]
  405200:	str	x0, [sp, #328]
  405204:	b	405b1c <ferror@plt+0x3ecc>
  405208:	ldr	w0, [sp, #320]
  40520c:	sub	w0, w0, #0x1
  405210:	str	w0, [sp, #320]
  405214:	ldr	w0, [sp, #320]
  405218:	cmp	w0, #0x0
  40521c:	b.ne	405268 <ferror@plt+0x3618>  // b.any
  405220:	ldr	x1, [sp, #368]
  405224:	ldr	x0, [sp, #360]
  405228:	sub	x0, x1, x0
  40522c:	str	x0, [sp, #224]
  405230:	ldr	x1, [sp, #392]
  405234:	ldr	x0, [sp, #376]
  405238:	sub	x1, x1, x0
  40523c:	ldr	x2, [sp, #224]
  405240:	ldr	x0, [sp, #368]
  405244:	cmp	x2, x0
  405248:	cset	w0, hi  // hi = pmore
  40524c:	and	w0, w0, #0xff
  405250:	and	x0, x0, #0xff
  405254:	sub	x0, x1, x0
  405258:	str	x0, [sp, #328]
  40525c:	ldr	x0, [sp, #224]
  405260:	str	x0, [sp, #336]
  405264:	b	40591c <ferror@plt+0x3ccc>
  405268:	ldr	x1, [sp, #280]
  40526c:	mov	x0, #0x7fff                	// #32767
  405270:	cmp	x1, x0
  405274:	b.ne	405340 <ferror@plt+0x36f0>  // b.any
  405278:	ldr	x1, [sp, #280]
  40527c:	mov	x0, #0x7fff                	// #32767
  405280:	cmp	x1, x0
  405284:	b.ne	4052b8 <ferror@plt+0x3668>  // b.any
  405288:	ldr	x1, [sp, #392]
  40528c:	ldr	x0, [sp, #368]
  405290:	orr	x0, x1, x0
  405294:	cmp	x0, #0x0
  405298:	b.eq	4052b8 <ferror@plt+0x3668>  // b.none
  40529c:	ldr	x0, [sp, #392]
  4052a0:	and	x0, x0, #0x4000000000000
  4052a4:	cmp	x0, #0x0
  4052a8:	b.ne	4052b8 <ferror@plt+0x3668>  // b.any
  4052ac:	ldr	w0, [sp, #356]
  4052b0:	orr	w0, w0, #0x1
  4052b4:	str	w0, [sp, #356]
  4052b8:	ldr	x0, [sp, #368]
  4052bc:	str	x0, [sp, #336]
  4052c0:	ldr	x0, [sp, #392]
  4052c4:	str	x0, [sp, #328]
  4052c8:	b	405b1c <ferror@plt+0x3ecc>
  4052cc:	ldr	x1, [sp, #280]
  4052d0:	mov	x0, #0x7fff                	// #32767
  4052d4:	cmp	x1, x0
  4052d8:	b.ne	405330 <ferror@plt+0x36e0>  // b.any
  4052dc:	ldr	x1, [sp, #280]
  4052e0:	mov	x0, #0x7fff                	// #32767
  4052e4:	cmp	x1, x0
  4052e8:	b.ne	40531c <ferror@plt+0x36cc>  // b.any
  4052ec:	ldr	x1, [sp, #392]
  4052f0:	ldr	x0, [sp, #368]
  4052f4:	orr	x0, x1, x0
  4052f8:	cmp	x0, #0x0
  4052fc:	b.eq	40531c <ferror@plt+0x36cc>  // b.none
  405300:	ldr	x0, [sp, #392]
  405304:	and	x0, x0, #0x4000000000000
  405308:	cmp	x0, #0x0
  40530c:	b.ne	40531c <ferror@plt+0x36cc>  // b.any
  405310:	ldr	w0, [sp, #356]
  405314:	orr	w0, w0, #0x1
  405318:	str	w0, [sp, #356]
  40531c:	ldr	x0, [sp, #368]
  405320:	str	x0, [sp, #336]
  405324:	ldr	x0, [sp, #392]
  405328:	str	x0, [sp, #328]
  40532c:	b	405b1c <ferror@plt+0x3ecc>
  405330:	ldr	x0, [sp, #376]
  405334:	orr	x0, x0, #0x8000000000000
  405338:	str	x0, [sp, #376]
  40533c:	b	405344 <ferror@plt+0x36f4>
  405340:	nop
  405344:	ldr	w0, [sp, #320]
  405348:	cmp	w0, #0x74
  40534c:	b.gt	405420 <ferror@plt+0x37d0>
  405350:	ldr	w0, [sp, #320]
  405354:	cmp	w0, #0x3f
  405358:	b.gt	4053c0 <ferror@plt+0x3770>
  40535c:	mov	w1, #0x40                  	// #64
  405360:	ldr	w0, [sp, #320]
  405364:	sub	w0, w1, w0
  405368:	ldr	x1, [sp, #376]
  40536c:	lsl	x1, x1, x0
  405370:	ldr	w0, [sp, #320]
  405374:	ldr	x2, [sp, #360]
  405378:	lsr	x0, x2, x0
  40537c:	orr	x1, x1, x0
  405380:	mov	w2, #0x40                  	// #64
  405384:	ldr	w0, [sp, #320]
  405388:	sub	w0, w2, w0
  40538c:	ldr	x2, [sp, #360]
  405390:	lsl	x0, x2, x0
  405394:	cmp	x0, #0x0
  405398:	cset	w0, ne  // ne = any
  40539c:	and	w0, w0, #0xff
  4053a0:	sxtw	x0, w0
  4053a4:	orr	x0, x1, x0
  4053a8:	str	x0, [sp, #360]
  4053ac:	ldr	w0, [sp, #320]
  4053b0:	ldr	x1, [sp, #376]
  4053b4:	lsr	x0, x1, x0
  4053b8:	str	x0, [sp, #376]
  4053bc:	b	405440 <ferror@plt+0x37f0>
  4053c0:	ldr	w0, [sp, #320]
  4053c4:	sub	w0, w0, #0x40
  4053c8:	ldr	x1, [sp, #376]
  4053cc:	lsr	x1, x1, x0
  4053d0:	ldr	w0, [sp, #320]
  4053d4:	cmp	w0, #0x40
  4053d8:	b.eq	4053f4 <ferror@plt+0x37a4>  // b.none
  4053dc:	mov	w2, #0x80                  	// #128
  4053e0:	ldr	w0, [sp, #320]
  4053e4:	sub	w0, w2, w0
  4053e8:	ldr	x2, [sp, #376]
  4053ec:	lsl	x0, x2, x0
  4053f0:	b	4053f8 <ferror@plt+0x37a8>
  4053f4:	mov	x0, #0x0                   	// #0
  4053f8:	ldr	x2, [sp, #360]
  4053fc:	orr	x0, x0, x2
  405400:	cmp	x0, #0x0
  405404:	cset	w0, ne  // ne = any
  405408:	and	w0, w0, #0xff
  40540c:	and	x0, x0, #0xff
  405410:	orr	x0, x1, x0
  405414:	str	x0, [sp, #360]
  405418:	str	xzr, [sp, #376]
  40541c:	b	405440 <ferror@plt+0x37f0>
  405420:	ldr	x1, [sp, #376]
  405424:	ldr	x0, [sp, #360]
  405428:	orr	x0, x1, x0
  40542c:	cmp	x0, #0x0
  405430:	b.eq	405440 <ferror@plt+0x37f0>  // b.none
  405434:	mov	x0, #0x1                   	// #1
  405438:	str	x0, [sp, #360]
  40543c:	str	xzr, [sp, #376]
  405440:	ldr	x1, [sp, #368]
  405444:	ldr	x0, [sp, #360]
  405448:	sub	x0, x1, x0
  40544c:	str	x0, [sp, #216]
  405450:	ldr	x1, [sp, #392]
  405454:	ldr	x0, [sp, #376]
  405458:	sub	x1, x1, x0
  40545c:	ldr	x2, [sp, #216]
  405460:	ldr	x0, [sp, #368]
  405464:	cmp	x2, x0
  405468:	cset	w0, hi  // hi = pmore
  40546c:	and	w0, w0, #0xff
  405470:	and	x0, x0, #0xff
  405474:	sub	x0, x1, x0
  405478:	str	x0, [sp, #328]
  40547c:	ldr	x0, [sp, #216]
  405480:	str	x0, [sp, #336]
  405484:	b	40591c <ferror@plt+0x3ccc>
  405488:	ldr	x0, [sp, #296]
  40548c:	add	x0, x0, #0x1
  405490:	and	x0, x0, #0x7ffe
  405494:	cmp	x0, #0x0
  405498:	b.ne	405830 <ferror@plt+0x3be0>  // b.any
  40549c:	ldr	x0, [sp, #296]
  4054a0:	cmp	x0, #0x0
  4054a4:	b.ne	405620 <ferror@plt+0x39d0>  // b.any
  4054a8:	str	xzr, [sp, #344]
  4054ac:	ldr	x1, [sp, #376]
  4054b0:	ldr	x0, [sp, #360]
  4054b4:	orr	x0, x1, x0
  4054b8:	cmp	x0, #0x0
  4054bc:	b.ne	405510 <ferror@plt+0x38c0>  // b.any
  4054c0:	ldr	x0, [sp, #368]
  4054c4:	str	x0, [sp, #336]
  4054c8:	ldr	x0, [sp, #392]
  4054cc:	str	x0, [sp, #328]
  4054d0:	ldr	x1, [sp, #392]
  4054d4:	ldr	x0, [sp, #368]
  4054d8:	orr	x0, x1, x0
  4054dc:	cmp	x0, #0x0
  4054e0:	b.ne	405504 <ferror@plt+0x38b4>  // b.any
  4054e4:	ldr	x0, [sp, #304]
  4054e8:	and	x0, x0, #0xc00000
  4054ec:	cmp	x0, #0x800, lsl #12
  4054f0:	cset	w0, eq  // eq = none
  4054f4:	and	w0, w0, #0xff
  4054f8:	and	x0, x0, #0xff
  4054fc:	str	x0, [sp, #384]
  405500:	b	405b1c <ferror@plt+0x3ecc>
  405504:	ldr	x0, [sp, #272]
  405508:	str	x0, [sp, #384]
  40550c:	b	405b1c <ferror@plt+0x3ecc>
  405510:	ldr	x1, [sp, #392]
  405514:	ldr	x0, [sp, #368]
  405518:	orr	x0, x1, x0
  40551c:	cmp	x0, #0x0
  405520:	b.ne	405540 <ferror@plt+0x38f0>  // b.any
  405524:	ldr	x0, [sp, #360]
  405528:	str	x0, [sp, #336]
  40552c:	ldr	x0, [sp, #376]
  405530:	str	x0, [sp, #328]
  405534:	ldr	x0, [sp, #288]
  405538:	str	x0, [sp, #384]
  40553c:	b	405b1c <ferror@plt+0x3ecc>
  405540:	ldr	x1, [sp, #360]
  405544:	ldr	x0, [sp, #368]
  405548:	sub	x0, x1, x0
  40554c:	str	x0, [sp, #240]
  405550:	ldr	x1, [sp, #376]
  405554:	ldr	x0, [sp, #392]
  405558:	sub	x1, x1, x0
  40555c:	ldr	x2, [sp, #240]
  405560:	ldr	x0, [sp, #360]
  405564:	cmp	x2, x0
  405568:	cset	w0, hi  // hi = pmore
  40556c:	and	w0, w0, #0xff
  405570:	and	x0, x0, #0xff
  405574:	sub	x0, x1, x0
  405578:	str	x0, [sp, #328]
  40557c:	ldr	x0, [sp, #240]
  405580:	str	x0, [sp, #336]
  405584:	ldr	x0, [sp, #288]
  405588:	str	x0, [sp, #384]
  40558c:	ldr	x0, [sp, #328]
  405590:	and	x0, x0, #0x8000000000000
  405594:	cmp	x0, #0x0
  405598:	b.eq	4055ec <ferror@plt+0x399c>  // b.none
  40559c:	ldr	x1, [sp, #368]
  4055a0:	ldr	x0, [sp, #360]
  4055a4:	sub	x0, x1, x0
  4055a8:	str	x0, [sp, #232]
  4055ac:	ldr	x1, [sp, #392]
  4055b0:	ldr	x0, [sp, #376]
  4055b4:	sub	x1, x1, x0
  4055b8:	ldr	x2, [sp, #232]
  4055bc:	ldr	x0, [sp, #368]
  4055c0:	cmp	x2, x0
  4055c4:	cset	w0, hi  // hi = pmore
  4055c8:	and	w0, w0, #0xff
  4055cc:	and	x0, x0, #0xff
  4055d0:	sub	x0, x1, x0
  4055d4:	str	x0, [sp, #328]
  4055d8:	ldr	x0, [sp, #232]
  4055dc:	str	x0, [sp, #336]
  4055e0:	ldr	x0, [sp, #272]
  4055e4:	str	x0, [sp, #384]
  4055e8:	b	405b10 <ferror@plt+0x3ec0>
  4055ec:	ldr	x1, [sp, #328]
  4055f0:	ldr	x0, [sp, #336]
  4055f4:	orr	x0, x1, x0
  4055f8:	cmp	x0, #0x0
  4055fc:	b.ne	405b10 <ferror@plt+0x3ec0>  // b.any
  405600:	ldr	x0, [sp, #304]
  405604:	and	x0, x0, #0xc00000
  405608:	cmp	x0, #0x800, lsl #12
  40560c:	cset	w0, eq  // eq = none
  405610:	and	w0, w0, #0xff
  405614:	and	x0, x0, #0xff
  405618:	str	x0, [sp, #384]
  40561c:	b	405b10 <ferror@plt+0x3ec0>
  405620:	ldr	x1, [sp, #296]
  405624:	mov	x0, #0x7fff                	// #32767
  405628:	cmp	x1, x0
  40562c:	b.ne	405660 <ferror@plt+0x3a10>  // b.any
  405630:	ldr	x1, [sp, #376]
  405634:	ldr	x0, [sp, #360]
  405638:	orr	x0, x1, x0
  40563c:	cmp	x0, #0x0
  405640:	b.eq	405660 <ferror@plt+0x3a10>  // b.none
  405644:	ldr	x0, [sp, #376]
  405648:	and	x0, x0, #0x4000000000000
  40564c:	cmp	x0, #0x0
  405650:	b.ne	405660 <ferror@plt+0x3a10>  // b.any
  405654:	ldr	w0, [sp, #356]
  405658:	orr	w0, w0, #0x1
  40565c:	str	w0, [sp, #356]
  405660:	ldr	x1, [sp, #280]
  405664:	mov	x0, #0x7fff                	// #32767
  405668:	cmp	x1, x0
  40566c:	b.ne	4056a0 <ferror@plt+0x3a50>  // b.any
  405670:	ldr	x1, [sp, #392]
  405674:	ldr	x0, [sp, #368]
  405678:	orr	x0, x1, x0
  40567c:	cmp	x0, #0x0
  405680:	b.eq	4056a0 <ferror@plt+0x3a50>  // b.none
  405684:	ldr	x0, [sp, #392]
  405688:	and	x0, x0, #0x4000000000000
  40568c:	cmp	x0, #0x0
  405690:	b.ne	4056a0 <ferror@plt+0x3a50>  // b.any
  405694:	ldr	w0, [sp, #356]
  405698:	orr	w0, w0, #0x1
  40569c:	str	w0, [sp, #356]
  4056a0:	mov	x0, #0x7fff                	// #32767
  4056a4:	str	x0, [sp, #344]
  4056a8:	ldr	x1, [sp, #376]
  4056ac:	ldr	x0, [sp, #360]
  4056b0:	orr	x0, x1, x0
  4056b4:	cmp	x0, #0x0
  4056b8:	b.ne	405734 <ferror@plt+0x3ae4>  // b.any
  4056bc:	ldr	x1, [sp, #392]
  4056c0:	ldr	x0, [sp, #368]
  4056c4:	orr	x0, x1, x0
  4056c8:	cmp	x0, #0x0
  4056cc:	b.ne	405718 <ferror@plt+0x3ac8>  // b.any
  4056d0:	str	xzr, [sp, #384]
  4056d4:	mov	x0, #0xffffffffffffffff    	// #-1
  4056d8:	str	x0, [sp, #336]
  4056dc:	mov	x0, #0xffffffffffff        	// #281474976710655
  4056e0:	str	x0, [sp, #328]
  4056e4:	ldr	x0, [sp, #328]
  4056e8:	lsl	x1, x0, #3
  4056ec:	ldr	x0, [sp, #336]
  4056f0:	lsr	x0, x0, #61
  4056f4:	orr	x0, x1, x0
  4056f8:	str	x0, [sp, #328]
  4056fc:	ldr	x0, [sp, #336]
  405700:	lsl	x0, x0, #3
  405704:	str	x0, [sp, #336]
  405708:	ldr	w0, [sp, #356]
  40570c:	orr	w0, w0, #0x1
  405710:	str	w0, [sp, #356]
  405714:	b	405b1c <ferror@plt+0x3ecc>
  405718:	ldr	x0, [sp, #272]
  40571c:	str	x0, [sp, #384]
  405720:	ldr	x0, [sp, #368]
  405724:	str	x0, [sp, #336]
  405728:	ldr	x0, [sp, #392]
  40572c:	str	x0, [sp, #328]
  405730:	b	405b1c <ferror@plt+0x3ecc>
  405734:	ldr	x1, [sp, #392]
  405738:	ldr	x0, [sp, #368]
  40573c:	orr	x0, x1, x0
  405740:	cmp	x0, #0x0
  405744:	b.ne	405764 <ferror@plt+0x3b14>  // b.any
  405748:	ldr	x0, [sp, #288]
  40574c:	str	x0, [sp, #384]
  405750:	ldr	x0, [sp, #360]
  405754:	str	x0, [sp, #336]
  405758:	ldr	x0, [sp, #376]
  40575c:	str	x0, [sp, #328]
  405760:	b	405b1c <ferror@plt+0x3ecc>
  405764:	ldr	x0, [sp, #360]
  405768:	lsr	x1, x0, #3
  40576c:	ldr	x0, [sp, #376]
  405770:	lsl	x0, x0, #61
  405774:	orr	x0, x1, x0
  405778:	str	x0, [sp, #360]
  40577c:	ldr	x0, [sp, #376]
  405780:	lsr	x0, x0, #3
  405784:	str	x0, [sp, #376]
  405788:	ldr	x0, [sp, #368]
  40578c:	lsr	x1, x0, #3
  405790:	ldr	x0, [sp, #392]
  405794:	lsl	x0, x0, #61
  405798:	orr	x0, x1, x0
  40579c:	str	x0, [sp, #368]
  4057a0:	ldr	x0, [sp, #392]
  4057a4:	lsr	x0, x0, #3
  4057a8:	str	x0, [sp, #392]
  4057ac:	ldr	x0, [sp, #376]
  4057b0:	and	x0, x0, #0x800000000000
  4057b4:	cmp	x0, #0x0
  4057b8:	b.eq	4057e8 <ferror@plt+0x3b98>  // b.none
  4057bc:	ldr	x0, [sp, #392]
  4057c0:	and	x0, x0, #0x800000000000
  4057c4:	cmp	x0, #0x0
  4057c8:	b.ne	4057e8 <ferror@plt+0x3b98>  // b.any
  4057cc:	ldr	x0, [sp, #272]
  4057d0:	str	x0, [sp, #384]
  4057d4:	ldr	x0, [sp, #368]
  4057d8:	str	x0, [sp, #336]
  4057dc:	ldr	x0, [sp, #392]
  4057e0:	str	x0, [sp, #328]
  4057e4:	b	405800 <ferror@plt+0x3bb0>
  4057e8:	ldr	x0, [sp, #288]
  4057ec:	str	x0, [sp, #384]
  4057f0:	ldr	x0, [sp, #360]
  4057f4:	str	x0, [sp, #336]
  4057f8:	ldr	x0, [sp, #376]
  4057fc:	str	x0, [sp, #328]
  405800:	mov	x0, #0x3                   	// #3
  405804:	str	x0, [sp, #248]
  405808:	ldr	x0, [sp, #328]
  40580c:	lsl	x1, x0, #3
  405810:	ldr	x0, [sp, #336]
  405814:	lsr	x0, x0, #61
  405818:	orr	x0, x1, x0
  40581c:	str	x0, [sp, #328]
  405820:	ldr	x0, [sp, #336]
  405824:	lsl	x0, x0, #3
  405828:	str	x0, [sp, #336]
  40582c:	b	405b1c <ferror@plt+0x3ecc>
  405830:	ldr	x0, [sp, #296]
  405834:	str	x0, [sp, #344]
  405838:	ldr	x1, [sp, #360]
  40583c:	ldr	x0, [sp, #368]
  405840:	sub	x0, x1, x0
  405844:	str	x0, [sp, #264]
  405848:	ldr	x1, [sp, #376]
  40584c:	ldr	x0, [sp, #392]
  405850:	sub	x1, x1, x0
  405854:	ldr	x2, [sp, #264]
  405858:	ldr	x0, [sp, #360]
  40585c:	cmp	x2, x0
  405860:	cset	w0, hi  // hi = pmore
  405864:	and	w0, w0, #0xff
  405868:	and	x0, x0, #0xff
  40586c:	sub	x0, x1, x0
  405870:	str	x0, [sp, #328]
  405874:	ldr	x0, [sp, #264]
  405878:	str	x0, [sp, #336]
  40587c:	ldr	x0, [sp, #288]
  405880:	str	x0, [sp, #384]
  405884:	ldr	x0, [sp, #328]
  405888:	and	x0, x0, #0x8000000000000
  40588c:	cmp	x0, #0x0
  405890:	b.eq	4058e4 <ferror@plt+0x3c94>  // b.none
  405894:	ldr	x1, [sp, #368]
  405898:	ldr	x0, [sp, #360]
  40589c:	sub	x0, x1, x0
  4058a0:	str	x0, [sp, #256]
  4058a4:	ldr	x1, [sp, #392]
  4058a8:	ldr	x0, [sp, #376]
  4058ac:	sub	x1, x1, x0
  4058b0:	ldr	x2, [sp, #256]
  4058b4:	ldr	x0, [sp, #368]
  4058b8:	cmp	x2, x0
  4058bc:	cset	w0, hi  // hi = pmore
  4058c0:	and	w0, w0, #0xff
  4058c4:	and	x0, x0, #0xff
  4058c8:	sub	x0, x1, x0
  4058cc:	str	x0, [sp, #328]
  4058d0:	ldr	x0, [sp, #256]
  4058d4:	str	x0, [sp, #336]
  4058d8:	ldr	x0, [sp, #272]
  4058dc:	str	x0, [sp, #384]
  4058e0:	b	40593c <ferror@plt+0x3cec>
  4058e4:	ldr	x1, [sp, #328]
  4058e8:	ldr	x0, [sp, #336]
  4058ec:	orr	x0, x1, x0
  4058f0:	cmp	x0, #0x0
  4058f4:	b.ne	40593c <ferror@plt+0x3cec>  // b.any
  4058f8:	str	xzr, [sp, #344]
  4058fc:	ldr	x0, [sp, #304]
  405900:	and	x0, x0, #0xc00000
  405904:	cmp	x0, #0x800, lsl #12
  405908:	cset	w0, eq  // eq = none
  40590c:	and	w0, w0, #0xff
  405910:	and	x0, x0, #0xff
  405914:	str	x0, [sp, #384]
  405918:	b	405b1c <ferror@plt+0x3ecc>
  40591c:	ldr	x0, [sp, #328]
  405920:	and	x0, x0, #0x8000000000000
  405924:	cmp	x0, #0x0
  405928:	b.eq	405b18 <ferror@plt+0x3ec8>  // b.none
  40592c:	ldr	x0, [sp, #328]
  405930:	and	x0, x0, #0x7ffffffffffff
  405934:	str	x0, [sp, #328]
  405938:	b	405940 <ferror@plt+0x3cf0>
  40593c:	nop
  405940:	ldr	x0, [sp, #328]
  405944:	cmp	x0, #0x0
  405948:	b.eq	40595c <ferror@plt+0x3d0c>  // b.none
  40594c:	ldr	x0, [sp, #328]
  405950:	clz	x0, x0
  405954:	str	w0, [sp, #316]
  405958:	b	405974 <ferror@plt+0x3d24>
  40595c:	ldr	x0, [sp, #336]
  405960:	clz	x0, x0
  405964:	str	w0, [sp, #316]
  405968:	ldr	w0, [sp, #316]
  40596c:	add	w0, w0, #0x40
  405970:	str	w0, [sp, #316]
  405974:	ldr	w0, [sp, #316]
  405978:	sub	w0, w0, #0xc
  40597c:	str	w0, [sp, #316]
  405980:	ldr	w0, [sp, #316]
  405984:	cmp	w0, #0x3f
  405988:	b.gt	4059c8 <ferror@plt+0x3d78>
  40598c:	ldr	w0, [sp, #316]
  405990:	ldr	x1, [sp, #328]
  405994:	lsl	x1, x1, x0
  405998:	mov	w2, #0x40                  	// #64
  40599c:	ldr	w0, [sp, #316]
  4059a0:	sub	w0, w2, w0
  4059a4:	ldr	x2, [sp, #336]
  4059a8:	lsr	x0, x2, x0
  4059ac:	orr	x0, x1, x0
  4059b0:	str	x0, [sp, #328]
  4059b4:	ldr	w0, [sp, #316]
  4059b8:	ldr	x1, [sp, #336]
  4059bc:	lsl	x0, x1, x0
  4059c0:	str	x0, [sp, #336]
  4059c4:	b	4059e0 <ferror@plt+0x3d90>
  4059c8:	ldr	w0, [sp, #316]
  4059cc:	sub	w0, w0, #0x40
  4059d0:	ldr	x1, [sp, #336]
  4059d4:	lsl	x0, x1, x0
  4059d8:	str	x0, [sp, #328]
  4059dc:	str	xzr, [sp, #336]
  4059e0:	ldrsw	x0, [sp, #316]
  4059e4:	ldr	x1, [sp, #344]
  4059e8:	cmp	x1, x0
  4059ec:	b.gt	405ad8 <ferror@plt+0x3e88>
  4059f0:	ldr	w0, [sp, #316]
  4059f4:	ldr	x1, [sp, #344]
  4059f8:	sub	w0, w0, w1
  4059fc:	add	w0, w0, #0x1
  405a00:	str	w0, [sp, #316]
  405a04:	ldr	w0, [sp, #316]
  405a08:	cmp	w0, #0x3f
  405a0c:	b.gt	405a74 <ferror@plt+0x3e24>
  405a10:	mov	w1, #0x40                  	// #64
  405a14:	ldr	w0, [sp, #316]
  405a18:	sub	w0, w1, w0
  405a1c:	ldr	x1, [sp, #328]
  405a20:	lsl	x1, x1, x0
  405a24:	ldr	w0, [sp, #316]
  405a28:	ldr	x2, [sp, #336]
  405a2c:	lsr	x0, x2, x0
  405a30:	orr	x1, x1, x0
  405a34:	mov	w2, #0x40                  	// #64
  405a38:	ldr	w0, [sp, #316]
  405a3c:	sub	w0, w2, w0
  405a40:	ldr	x2, [sp, #336]
  405a44:	lsl	x0, x2, x0
  405a48:	cmp	x0, #0x0
  405a4c:	cset	w0, ne  // ne = any
  405a50:	and	w0, w0, #0xff
  405a54:	sxtw	x0, w0
  405a58:	orr	x0, x1, x0
  405a5c:	str	x0, [sp, #336]
  405a60:	ldr	w0, [sp, #316]
  405a64:	ldr	x1, [sp, #328]
  405a68:	lsr	x0, x1, x0
  405a6c:	str	x0, [sp, #328]
  405a70:	b	405ad0 <ferror@plt+0x3e80>
  405a74:	ldr	w0, [sp, #316]
  405a78:	sub	w0, w0, #0x40
  405a7c:	ldr	x1, [sp, #328]
  405a80:	lsr	x1, x1, x0
  405a84:	ldr	w0, [sp, #316]
  405a88:	cmp	w0, #0x40
  405a8c:	b.eq	405aa8 <ferror@plt+0x3e58>  // b.none
  405a90:	mov	w2, #0x80                  	// #128
  405a94:	ldr	w0, [sp, #316]
  405a98:	sub	w0, w2, w0
  405a9c:	ldr	x2, [sp, #328]
  405aa0:	lsl	x0, x2, x0
  405aa4:	b	405aac <ferror@plt+0x3e5c>
  405aa8:	mov	x0, #0x0                   	// #0
  405aac:	ldr	x2, [sp, #336]
  405ab0:	orr	x0, x0, x2
  405ab4:	cmp	x0, #0x0
  405ab8:	cset	w0, ne  // ne = any
  405abc:	and	w0, w0, #0xff
  405ac0:	and	x0, x0, #0xff
  405ac4:	orr	x0, x1, x0
  405ac8:	str	x0, [sp, #336]
  405acc:	str	xzr, [sp, #328]
  405ad0:	str	xzr, [sp, #344]
  405ad4:	b	405b1c <ferror@plt+0x3ecc>
  405ad8:	ldrsw	x0, [sp, #316]
  405adc:	ldr	x1, [sp, #344]
  405ae0:	sub	x0, x1, x0
  405ae4:	str	x0, [sp, #344]
  405ae8:	ldr	x0, [sp, #328]
  405aec:	and	x0, x0, #0xfff7ffffffffffff
  405af0:	str	x0, [sp, #328]
  405af4:	b	405b1c <ferror@plt+0x3ecc>
  405af8:	nop
  405afc:	b	405b1c <ferror@plt+0x3ecc>
  405b00:	nop
  405b04:	b	405b1c <ferror@plt+0x3ecc>
  405b08:	nop
  405b0c:	b	405b1c <ferror@plt+0x3ecc>
  405b10:	nop
  405b14:	b	405b1c <ferror@plt+0x3ecc>
  405b18:	nop
  405b1c:	ldr	x0, [sp, #344]
  405b20:	cmp	x0, #0x0
  405b24:	b.ne	405b44 <ferror@plt+0x3ef4>  // b.any
  405b28:	ldr	x1, [sp, #328]
  405b2c:	ldr	x0, [sp, #336]
  405b30:	orr	x0, x1, x0
  405b34:	cmp	x0, #0x0
  405b38:	b.eq	405b44 <ferror@plt+0x3ef4>  // b.none
  405b3c:	mov	w0, #0x1                   	// #1
  405b40:	b	405b48 <ferror@plt+0x3ef8>
  405b44:	mov	w0, #0x0                   	// #0
  405b48:	str	w0, [sp, #148]
  405b4c:	ldr	x0, [sp, #336]
  405b50:	and	x0, x0, #0x7
  405b54:	cmp	x0, #0x0
  405b58:	b.eq	405ca0 <ferror@plt+0x4050>  // b.none
  405b5c:	ldr	w0, [sp, #356]
  405b60:	orr	w0, w0, #0x10
  405b64:	str	w0, [sp, #356]
  405b68:	ldr	x0, [sp, #304]
  405b6c:	and	x0, x0, #0xc00000
  405b70:	cmp	x0, #0xc00, lsl #12
  405b74:	b.eq	405ca8 <ferror@plt+0x4058>  // b.none
  405b78:	cmp	x0, #0xc00, lsl #12
  405b7c:	b.hi	405cac <ferror@plt+0x405c>  // b.pmore
  405b80:	cmp	x0, #0x800, lsl #12
  405b84:	b.eq	405c48 <ferror@plt+0x3ff8>  // b.none
  405b88:	cmp	x0, #0x800, lsl #12
  405b8c:	b.hi	405cac <ferror@plt+0x405c>  // b.pmore
  405b90:	cmp	x0, #0x0
  405b94:	b.eq	405ba4 <ferror@plt+0x3f54>  // b.none
  405b98:	cmp	x0, #0x400, lsl #12
  405b9c:	b.eq	405bf0 <ferror@plt+0x3fa0>  // b.none
  405ba0:	b	405cac <ferror@plt+0x405c>
  405ba4:	ldr	x0, [sp, #336]
  405ba8:	and	x0, x0, #0xf
  405bac:	cmp	x0, #0x4
  405bb0:	b.eq	405ca8 <ferror@plt+0x4058>  // b.none
  405bb4:	ldr	x0, [sp, #336]
  405bb8:	add	x0, x0, #0x4
  405bbc:	str	x0, [sp, #120]
  405bc0:	ldr	x1, [sp, #120]
  405bc4:	ldr	x0, [sp, #336]
  405bc8:	cmp	x1, x0
  405bcc:	cset	w0, cc  // cc = lo, ul, last
  405bd0:	and	w0, w0, #0xff
  405bd4:	and	x0, x0, #0xff
  405bd8:	ldr	x1, [sp, #328]
  405bdc:	add	x0, x1, x0
  405be0:	str	x0, [sp, #328]
  405be4:	ldr	x0, [sp, #120]
  405be8:	str	x0, [sp, #336]
  405bec:	b	405ca8 <ferror@plt+0x4058>
  405bf0:	ldr	x0, [sp, #384]
  405bf4:	cmp	x0, #0x0
  405bf8:	b.ne	405ca8 <ferror@plt+0x4058>  // b.any
  405bfc:	ldr	x0, [sp, #336]
  405c00:	and	x0, x0, #0x7
  405c04:	cmp	x0, #0x0
  405c08:	b.eq	405ca8 <ferror@plt+0x4058>  // b.none
  405c0c:	ldr	x0, [sp, #336]
  405c10:	add	x0, x0, #0x8
  405c14:	str	x0, [sp, #128]
  405c18:	ldr	x1, [sp, #128]
  405c1c:	ldr	x0, [sp, #336]
  405c20:	cmp	x1, x0
  405c24:	cset	w0, cc  // cc = lo, ul, last
  405c28:	and	w0, w0, #0xff
  405c2c:	and	x0, x0, #0xff
  405c30:	ldr	x1, [sp, #328]
  405c34:	add	x0, x1, x0
  405c38:	str	x0, [sp, #328]
  405c3c:	ldr	x0, [sp, #128]
  405c40:	str	x0, [sp, #336]
  405c44:	b	405ca8 <ferror@plt+0x4058>
  405c48:	ldr	x0, [sp, #384]
  405c4c:	cmp	x0, #0x0
  405c50:	b.eq	405ca8 <ferror@plt+0x4058>  // b.none
  405c54:	ldr	x0, [sp, #336]
  405c58:	and	x0, x0, #0x7
  405c5c:	cmp	x0, #0x0
  405c60:	b.eq	405ca8 <ferror@plt+0x4058>  // b.none
  405c64:	ldr	x0, [sp, #336]
  405c68:	add	x0, x0, #0x8
  405c6c:	str	x0, [sp, #136]
  405c70:	ldr	x1, [sp, #136]
  405c74:	ldr	x0, [sp, #336]
  405c78:	cmp	x1, x0
  405c7c:	cset	w0, cc  // cc = lo, ul, last
  405c80:	and	w0, w0, #0xff
  405c84:	and	x0, x0, #0xff
  405c88:	ldr	x1, [sp, #328]
  405c8c:	add	x0, x1, x0
  405c90:	str	x0, [sp, #328]
  405c94:	ldr	x0, [sp, #136]
  405c98:	str	x0, [sp, #336]
  405c9c:	b	405ca8 <ferror@plt+0x4058>
  405ca0:	nop
  405ca4:	b	405cac <ferror@plt+0x405c>
  405ca8:	nop
  405cac:	ldr	w0, [sp, #148]
  405cb0:	cmp	w0, #0x0
  405cb4:	b.eq	405ce4 <ferror@plt+0x4094>  // b.none
  405cb8:	ldr	w0, [sp, #356]
  405cbc:	and	w0, w0, #0x10
  405cc0:	cmp	w0, #0x0
  405cc4:	b.ne	405cd8 <ferror@plt+0x4088>  // b.any
  405cc8:	ldr	x0, [sp, #304]
  405ccc:	and	x0, x0, #0x800
  405cd0:	cmp	x0, #0x0
  405cd4:	b.eq	405ce4 <ferror@plt+0x4094>  // b.none
  405cd8:	ldr	w0, [sp, #356]
  405cdc:	orr	w0, w0, #0x8
  405ce0:	str	w0, [sp, #356]
  405ce4:	ldr	x0, [sp, #328]
  405ce8:	and	x0, x0, #0x8000000000000
  405cec:	cmp	x0, #0x0
  405cf0:	b.eq	405da8 <ferror@plt+0x4158>  // b.none
  405cf4:	ldr	x0, [sp, #328]
  405cf8:	and	x0, x0, #0xfff7ffffffffffff
  405cfc:	str	x0, [sp, #328]
  405d00:	ldr	x0, [sp, #344]
  405d04:	add	x0, x0, #0x1
  405d08:	str	x0, [sp, #344]
  405d0c:	ldr	x1, [sp, #344]
  405d10:	mov	x0, #0x7fff                	// #32767
  405d14:	cmp	x1, x0
  405d18:	b.ne	405da8 <ferror@plt+0x4158>  // b.any
  405d1c:	ldr	x0, [sp, #304]
  405d20:	and	x0, x0, #0xc00000
  405d24:	cmp	x0, #0x0
  405d28:	b.eq	405d64 <ferror@plt+0x4114>  // b.none
  405d2c:	ldr	x0, [sp, #304]
  405d30:	and	x0, x0, #0xc00000
  405d34:	cmp	x0, #0x400, lsl #12
  405d38:	b.ne	405d48 <ferror@plt+0x40f8>  // b.any
  405d3c:	ldr	x0, [sp, #384]
  405d40:	cmp	x0, #0x0
  405d44:	b.eq	405d64 <ferror@plt+0x4114>  // b.none
  405d48:	ldr	x0, [sp, #304]
  405d4c:	and	x0, x0, #0xc00000
  405d50:	cmp	x0, #0x800, lsl #12
  405d54:	b.ne	405d78 <ferror@plt+0x4128>  // b.any
  405d58:	ldr	x0, [sp, #384]
  405d5c:	cmp	x0, #0x0
  405d60:	b.eq	405d78 <ferror@plt+0x4128>  // b.none
  405d64:	mov	x0, #0x7fff                	// #32767
  405d68:	str	x0, [sp, #344]
  405d6c:	str	xzr, [sp, #336]
  405d70:	str	xzr, [sp, #328]
  405d74:	b	405d90 <ferror@plt+0x4140>
  405d78:	mov	x0, #0x7ffe                	// #32766
  405d7c:	str	x0, [sp, #344]
  405d80:	mov	x0, #0xffffffffffffffff    	// #-1
  405d84:	str	x0, [sp, #336]
  405d88:	mov	x0, #0xffffffffffffffff    	// #-1
  405d8c:	str	x0, [sp, #328]
  405d90:	ldr	w0, [sp, #356]
  405d94:	orr	w0, w0, #0x10
  405d98:	str	w0, [sp, #356]
  405d9c:	ldr	w0, [sp, #356]
  405da0:	orr	w0, w0, #0x4
  405da4:	str	w0, [sp, #356]
  405da8:	ldr	x0, [sp, #336]
  405dac:	lsr	x1, x0, #3
  405db0:	ldr	x0, [sp, #328]
  405db4:	lsl	x0, x0, #61
  405db8:	orr	x0, x1, x0
  405dbc:	str	x0, [sp, #336]
  405dc0:	ldr	x0, [sp, #328]
  405dc4:	lsr	x0, x0, #3
  405dc8:	str	x0, [sp, #328]
  405dcc:	ldr	x1, [sp, #344]
  405dd0:	mov	x0, #0x7fff                	// #32767
  405dd4:	cmp	x1, x0
  405dd8:	b.ne	405dfc <ferror@plt+0x41ac>  // b.any
  405ddc:	ldr	x1, [sp, #328]
  405de0:	ldr	x0, [sp, #336]
  405de4:	orr	x0, x1, x0
  405de8:	cmp	x0, #0x0
  405dec:	b.eq	405dfc <ferror@plt+0x41ac>  // b.none
  405df0:	ldr	x0, [sp, #328]
  405df4:	orr	x0, x0, #0x800000000000
  405df8:	str	x0, [sp, #328]
  405dfc:	ldr	x0, [sp, #336]
  405e00:	str	x0, [sp, #48]
  405e04:	ldr	x0, [sp, #328]
  405e08:	and	x1, x0, #0xffffffffffff
  405e0c:	ldr	x0, [sp, #56]
  405e10:	bfxil	x0, x1, #0, #48
  405e14:	str	x0, [sp, #56]
  405e18:	ldr	x0, [sp, #344]
  405e1c:	and	w0, w0, #0x7fff
  405e20:	and	w1, w0, #0xffff
  405e24:	ldrh	w0, [sp, #62]
  405e28:	bfxil	w0, w1, #0, #15
  405e2c:	strh	w0, [sp, #62]
  405e30:	ldr	x0, [sp, #384]
  405e34:	and	w0, w0, #0x1
  405e38:	and	w1, w0, #0xff
  405e3c:	ldrb	w0, [sp, #63]
  405e40:	bfi	w0, w1, #7, #1
  405e44:	strb	w0, [sp, #63]
  405e48:	ldr	q0, [sp, #48]
  405e4c:	str	q0, [sp, #96]
  405e50:	ldrsw	x0, [sp, #356]
  405e54:	cmp	x0, #0x0
  405e58:	b.eq	405e64 <ferror@plt+0x4214>  // b.none
  405e5c:	ldr	w0, [sp, #356]
  405e60:	bl	40ae9c <ferror@plt+0x924c>
  405e64:	ldr	q0, [sp, #96]
  405e68:	ldp	x29, x30, [sp], #400
  405e6c:	ret
  405e70:	sub	sp, sp, #0x290
  405e74:	stp	x29, x30, [sp]
  405e78:	mov	x29, sp
  405e7c:	str	q0, [sp, #32]
  405e80:	str	q1, [sp, #16]
  405e84:	str	wzr, [sp, #564]
  405e88:	str	xzr, [sp, #400]
  405e8c:	mrs	x0, fpcr
  405e90:	str	x0, [sp, #400]
  405e94:	ldr	q0, [sp, #32]
  405e98:	str	q0, [sp, #80]
  405e9c:	ldr	x0, [sp, #80]
  405ea0:	str	x0, [sp, #584]
  405ea4:	ldr	x0, [sp, #88]
  405ea8:	ubfx	x0, x0, #0, #48
  405eac:	str	x0, [sp, #592]
  405eb0:	ldrh	w0, [sp, #94]
  405eb4:	ubfx	x0, x0, #0, #15
  405eb8:	and	w0, w0, #0xffff
  405ebc:	and	x0, x0, #0xffff
  405ec0:	str	x0, [sp, #568]
  405ec4:	ldrb	w0, [sp, #95]
  405ec8:	ubfx	x0, x0, #7, #1
  405ecc:	and	w0, w0, #0xff
  405ed0:	and	x0, x0, #0xff
  405ed4:	str	x0, [sp, #392]
  405ed8:	ldr	x0, [sp, #568]
  405edc:	cmp	x0, #0x0
  405ee0:	b.eq	405f3c <ferror@plt+0x42ec>  // b.none
  405ee4:	ldr	x1, [sp, #568]
  405ee8:	mov	x0, #0x7fff                	// #32767
  405eec:	cmp	x1, x0
  405ef0:	b.eq	406030 <ferror@plt+0x43e0>  // b.none
  405ef4:	ldr	x0, [sp, #592]
  405ef8:	orr	x0, x0, #0x1000000000000
  405efc:	str	x0, [sp, #592]
  405f00:	ldr	x0, [sp, #592]
  405f04:	lsl	x1, x0, #3
  405f08:	ldr	x0, [sp, #584]
  405f0c:	lsr	x0, x0, #61
  405f10:	orr	x0, x1, x0
  405f14:	str	x0, [sp, #592]
  405f18:	ldr	x0, [sp, #584]
  405f1c:	lsl	x0, x0, #3
  405f20:	str	x0, [sp, #584]
  405f24:	ldr	x1, [sp, #568]
  405f28:	mov	x0, #0xffffffffffffc001    	// #-16383
  405f2c:	add	x0, x1, x0
  405f30:	str	x0, [sp, #568]
  405f34:	str	xzr, [sp, #576]
  405f38:	b	406074 <ferror@plt+0x4424>
  405f3c:	ldr	x1, [sp, #592]
  405f40:	ldr	x0, [sp, #584]
  405f44:	orr	x0, x1, x0
  405f48:	cmp	x0, #0x0
  405f4c:	b.ne	405f5c <ferror@plt+0x430c>  // b.any
  405f50:	mov	x0, #0x1                   	// #1
  405f54:	str	x0, [sp, #576]
  405f58:	b	406074 <ferror@plt+0x4424>
  405f5c:	ldr	x0, [sp, #592]
  405f60:	cmp	x0, #0x0
  405f64:	b.eq	405f7c <ferror@plt+0x432c>  // b.none
  405f68:	ldr	x0, [sp, #592]
  405f6c:	clz	x0, x0
  405f70:	sxtw	x0, w0
  405f74:	str	x0, [sp, #536]
  405f78:	b	405f98 <ferror@plt+0x4348>
  405f7c:	ldr	x0, [sp, #584]
  405f80:	clz	x0, x0
  405f84:	sxtw	x0, w0
  405f88:	str	x0, [sp, #536]
  405f8c:	ldr	x0, [sp, #536]
  405f90:	add	x0, x0, #0x40
  405f94:	str	x0, [sp, #536]
  405f98:	ldr	x0, [sp, #536]
  405f9c:	sub	x0, x0, #0xf
  405fa0:	str	x0, [sp, #536]
  405fa4:	ldr	x0, [sp, #536]
  405fa8:	cmp	x0, #0x3c
  405fac:	b.gt	405ff8 <ferror@plt+0x43a8>
  405fb0:	ldr	x0, [sp, #536]
  405fb4:	add	w0, w0, #0x3
  405fb8:	ldr	x1, [sp, #592]
  405fbc:	lsl	x1, x1, x0
  405fc0:	ldr	x0, [sp, #536]
  405fc4:	mov	w2, w0
  405fc8:	mov	w0, #0x3d                  	// #61
  405fcc:	sub	w0, w0, w2
  405fd0:	ldr	x2, [sp, #584]
  405fd4:	lsr	x0, x2, x0
  405fd8:	orr	x0, x1, x0
  405fdc:	str	x0, [sp, #592]
  405fe0:	ldr	x0, [sp, #536]
  405fe4:	add	w0, w0, #0x3
  405fe8:	ldr	x1, [sp, #584]
  405fec:	lsl	x0, x1, x0
  405ff0:	str	x0, [sp, #584]
  405ff4:	b	406010 <ferror@plt+0x43c0>
  405ff8:	ldr	x0, [sp, #536]
  405ffc:	sub	w0, w0, #0x3d
  406000:	ldr	x1, [sp, #584]
  406004:	lsl	x0, x1, x0
  406008:	str	x0, [sp, #592]
  40600c:	str	xzr, [sp, #584]
  406010:	ldr	x1, [sp, #536]
  406014:	mov	x0, #0x3ffe                	// #16382
  406018:	add	x0, x1, x0
  40601c:	ldr	x1, [sp, #568]
  406020:	sub	x0, x1, x0
  406024:	str	x0, [sp, #568]
  406028:	str	xzr, [sp, #576]
  40602c:	b	406074 <ferror@plt+0x4424>
  406030:	ldr	x1, [sp, #592]
  406034:	ldr	x0, [sp, #584]
  406038:	orr	x0, x1, x0
  40603c:	cmp	x0, #0x0
  406040:	b.ne	406050 <ferror@plt+0x4400>  // b.any
  406044:	mov	x0, #0x2                   	// #2
  406048:	str	x0, [sp, #576]
  40604c:	b	406074 <ferror@plt+0x4424>
  406050:	mov	x0, #0x3                   	// #3
  406054:	str	x0, [sp, #576]
  406058:	ldr	x0, [sp, #592]
  40605c:	and	x0, x0, #0x800000000000
  406060:	cmp	x0, #0x0
  406064:	b.ne	406074 <ferror@plt+0x4424>  // b.any
  406068:	ldr	w0, [sp, #564]
  40606c:	orr	w0, w0, #0x1
  406070:	str	w0, [sp, #564]
  406074:	nop
  406078:	ldr	q0, [sp, #16]
  40607c:	str	q0, [sp, #64]
  406080:	ldr	x0, [sp, #64]
  406084:	str	x0, [sp, #616]
  406088:	ldr	x0, [sp, #72]
  40608c:	ubfx	x0, x0, #0, #48
  406090:	str	x0, [sp, #624]
  406094:	ldrh	w0, [sp, #78]
  406098:	ubfx	x0, x0, #0, #15
  40609c:	and	w0, w0, #0xffff
  4060a0:	and	x0, x0, #0xffff
  4060a4:	str	x0, [sp, #600]
  4060a8:	ldrb	w0, [sp, #79]
  4060ac:	ubfx	x0, x0, #7, #1
  4060b0:	and	w0, w0, #0xff
  4060b4:	and	x0, x0, #0xff
  4060b8:	str	x0, [sp, #384]
  4060bc:	ldr	x0, [sp, #600]
  4060c0:	cmp	x0, #0x0
  4060c4:	b.eq	406120 <ferror@plt+0x44d0>  // b.none
  4060c8:	ldr	x1, [sp, #600]
  4060cc:	mov	x0, #0x7fff                	// #32767
  4060d0:	cmp	x1, x0
  4060d4:	b.eq	406214 <ferror@plt+0x45c4>  // b.none
  4060d8:	ldr	x0, [sp, #624]
  4060dc:	orr	x0, x0, #0x1000000000000
  4060e0:	str	x0, [sp, #624]
  4060e4:	ldr	x0, [sp, #624]
  4060e8:	lsl	x1, x0, #3
  4060ec:	ldr	x0, [sp, #616]
  4060f0:	lsr	x0, x0, #61
  4060f4:	orr	x0, x1, x0
  4060f8:	str	x0, [sp, #624]
  4060fc:	ldr	x0, [sp, #616]
  406100:	lsl	x0, x0, #3
  406104:	str	x0, [sp, #616]
  406108:	ldr	x1, [sp, #600]
  40610c:	mov	x0, #0xffffffffffffc001    	// #-16383
  406110:	add	x0, x1, x0
  406114:	str	x0, [sp, #600]
  406118:	str	xzr, [sp, #608]
  40611c:	b	406258 <ferror@plt+0x4608>
  406120:	ldr	x1, [sp, #624]
  406124:	ldr	x0, [sp, #616]
  406128:	orr	x0, x1, x0
  40612c:	cmp	x0, #0x0
  406130:	b.ne	406140 <ferror@plt+0x44f0>  // b.any
  406134:	mov	x0, #0x1                   	// #1
  406138:	str	x0, [sp, #608]
  40613c:	b	406258 <ferror@plt+0x4608>
  406140:	ldr	x0, [sp, #624]
  406144:	cmp	x0, #0x0
  406148:	b.eq	406160 <ferror@plt+0x4510>  // b.none
  40614c:	ldr	x0, [sp, #624]
  406150:	clz	x0, x0
  406154:	sxtw	x0, w0
  406158:	str	x0, [sp, #528]
  40615c:	b	40617c <ferror@plt+0x452c>
  406160:	ldr	x0, [sp, #616]
  406164:	clz	x0, x0
  406168:	sxtw	x0, w0
  40616c:	str	x0, [sp, #528]
  406170:	ldr	x0, [sp, #528]
  406174:	add	x0, x0, #0x40
  406178:	str	x0, [sp, #528]
  40617c:	ldr	x0, [sp, #528]
  406180:	sub	x0, x0, #0xf
  406184:	str	x0, [sp, #528]
  406188:	ldr	x0, [sp, #528]
  40618c:	cmp	x0, #0x3c
  406190:	b.gt	4061dc <ferror@plt+0x458c>
  406194:	ldr	x0, [sp, #528]
  406198:	add	w0, w0, #0x3
  40619c:	ldr	x1, [sp, #624]
  4061a0:	lsl	x1, x1, x0
  4061a4:	ldr	x0, [sp, #528]
  4061a8:	mov	w2, w0
  4061ac:	mov	w0, #0x3d                  	// #61
  4061b0:	sub	w0, w0, w2
  4061b4:	ldr	x2, [sp, #616]
  4061b8:	lsr	x0, x2, x0
  4061bc:	orr	x0, x1, x0
  4061c0:	str	x0, [sp, #624]
  4061c4:	ldr	x0, [sp, #528]
  4061c8:	add	w0, w0, #0x3
  4061cc:	ldr	x1, [sp, #616]
  4061d0:	lsl	x0, x1, x0
  4061d4:	str	x0, [sp, #616]
  4061d8:	b	4061f4 <ferror@plt+0x45a4>
  4061dc:	ldr	x0, [sp, #528]
  4061e0:	sub	w0, w0, #0x3d
  4061e4:	ldr	x1, [sp, #616]
  4061e8:	lsl	x0, x1, x0
  4061ec:	str	x0, [sp, #624]
  4061f0:	str	xzr, [sp, #616]
  4061f4:	ldr	x1, [sp, #528]
  4061f8:	mov	x0, #0x3ffe                	// #16382
  4061fc:	add	x0, x1, x0
  406200:	ldr	x1, [sp, #600]
  406204:	sub	x0, x1, x0
  406208:	str	x0, [sp, #600]
  40620c:	str	xzr, [sp, #608]
  406210:	b	406258 <ferror@plt+0x4608>
  406214:	ldr	x1, [sp, #624]
  406218:	ldr	x0, [sp, #616]
  40621c:	orr	x0, x1, x0
  406220:	cmp	x0, #0x0
  406224:	b.ne	406234 <ferror@plt+0x45e4>  // b.any
  406228:	mov	x0, #0x2                   	// #2
  40622c:	str	x0, [sp, #608]
  406230:	b	406258 <ferror@plt+0x4608>
  406234:	mov	x0, #0x3                   	// #3
  406238:	str	x0, [sp, #608]
  40623c:	ldr	x0, [sp, #624]
  406240:	and	x0, x0, #0x800000000000
  406244:	cmp	x0, #0x0
  406248:	b.ne	406258 <ferror@plt+0x4608>  // b.any
  40624c:	ldr	w0, [sp, #564]
  406250:	orr	w0, w0, #0x1
  406254:	str	w0, [sp, #564]
  406258:	nop
  40625c:	ldr	x1, [sp, #392]
  406260:	ldr	x0, [sp, #384]
  406264:	eor	x0, x1, x0
  406268:	str	x0, [sp, #648]
  40626c:	ldr	x1, [sp, #568]
  406270:	ldr	x0, [sp, #600]
  406274:	sub	x0, x1, x0
  406278:	str	x0, [sp, #640]
  40627c:	ldr	x0, [sp, #576]
  406280:	lsl	x1, x0, #2
  406284:	ldr	x0, [sp, #608]
  406288:	orr	x0, x1, x0
  40628c:	cmp	x0, #0xf
  406290:	b.eq	406c48 <ferror@plt+0x4ff8>  // b.none
  406294:	cmp	x0, #0xf
  406298:	b.gt	406d40 <ferror@plt+0x50f0>
  40629c:	cmp	x0, #0xe
  4062a0:	b.gt	406d40 <ferror@plt+0x50f0>
  4062a4:	cmp	x0, #0xc
  4062a8:	b.ge	406ca8 <ferror@plt+0x5058>  // b.tcont
  4062ac:	cmp	x0, #0xb
  4062b0:	b.eq	406ccc <ferror@plt+0x507c>  // b.none
  4062b4:	cmp	x0, #0xb
  4062b8:	b.gt	406d40 <ferror@plt+0x50f0>
  4062bc:	cmp	x0, #0xa
  4062c0:	b.eq	406d14 <ferror@plt+0x50c4>  // b.none
  4062c4:	cmp	x0, #0xa
  4062c8:	b.gt	406d40 <ferror@plt+0x50f0>
  4062cc:	cmp	x0, #0x9
  4062d0:	b.gt	406d40 <ferror@plt+0x50f0>
  4062d4:	cmp	x0, #0x8
  4062d8:	b.ge	406d08 <ferror@plt+0x50b8>  // b.tcont
  4062dc:	cmp	x0, #0x7
  4062e0:	b.eq	406ccc <ferror@plt+0x507c>  // b.none
  4062e4:	cmp	x0, #0x7
  4062e8:	b.gt	406d40 <ferror@plt+0x50f0>
  4062ec:	cmp	x0, #0x6
  4062f0:	b.eq	406cf0 <ferror@plt+0x50a0>  // b.none
  4062f4:	cmp	x0, #0x6
  4062f8:	b.gt	406d40 <ferror@plt+0x50f0>
  4062fc:	cmp	x0, #0x5
  406300:	b.eq	406d14 <ferror@plt+0x50c4>  // b.none
  406304:	cmp	x0, #0x5
  406308:	b.gt	406d40 <ferror@plt+0x50f0>
  40630c:	cmp	x0, #0x4
  406310:	b.eq	406cf0 <ferror@plt+0x50a0>  // b.none
  406314:	cmp	x0, #0x4
  406318:	b.gt	406d40 <ferror@plt+0x50f0>
  40631c:	cmp	x0, #0x3
  406320:	b.eq	406ccc <ferror@plt+0x507c>  // b.none
  406324:	cmp	x0, #0x3
  406328:	b.gt	406d40 <ferror@plt+0x50f0>
  40632c:	cmp	x0, #0x2
  406330:	b.eq	406cf0 <ferror@plt+0x50a0>  // b.none
  406334:	cmp	x0, #0x2
  406338:	b.gt	406d40 <ferror@plt+0x50f0>
  40633c:	cmp	x0, #0x0
  406340:	b.eq	406350 <ferror@plt+0x4700>  // b.none
  406344:	cmp	x0, #0x1
  406348:	b.eq	406cfc <ferror@plt+0x50ac>  // b.none
  40634c:	b	406d40 <ferror@plt+0x50f0>
  406350:	str	xzr, [sp, #632]
  406354:	ldr	x1, [sp, #592]
  406358:	ldr	x0, [sp, #624]
  40635c:	cmp	x1, x0
  406360:	b.hi	406384 <ferror@plt+0x4734>  // b.pmore
  406364:	ldr	x1, [sp, #592]
  406368:	ldr	x0, [sp, #624]
  40636c:	cmp	x1, x0
  406370:	b.ne	4063b8 <ferror@plt+0x4768>  // b.any
  406374:	ldr	x1, [sp, #584]
  406378:	ldr	x0, [sp, #616]
  40637c:	cmp	x1, x0
  406380:	b.cc	4063b8 <ferror@plt+0x4768>  // b.lo, b.ul, b.last
  406384:	ldr	x0, [sp, #592]
  406388:	lsr	x0, x0, #1
  40638c:	str	x0, [sp, #520]
  406390:	ldr	x0, [sp, #592]
  406394:	lsl	x1, x0, #63
  406398:	ldr	x0, [sp, #584]
  40639c:	lsr	x0, x0, #1
  4063a0:	orr	x0, x1, x0
  4063a4:	str	x0, [sp, #512]
  4063a8:	ldr	x0, [sp, #584]
  4063ac:	lsl	x0, x0, #63
  4063b0:	str	x0, [sp, #504]
  4063b4:	b	4063d8 <ferror@plt+0x4788>
  4063b8:	ldr	x0, [sp, #640]
  4063bc:	sub	x0, x0, #0x1
  4063c0:	str	x0, [sp, #640]
  4063c4:	ldr	x0, [sp, #592]
  4063c8:	str	x0, [sp, #520]
  4063cc:	ldr	x0, [sp, #584]
  4063d0:	str	x0, [sp, #512]
  4063d4:	str	xzr, [sp, #504]
  4063d8:	ldr	x0, [sp, #624]
  4063dc:	lsl	x1, x0, #12
  4063e0:	ldr	x0, [sp, #616]
  4063e4:	lsr	x0, x0, #52
  4063e8:	orr	x0, x1, x0
  4063ec:	str	x0, [sp, #624]
  4063f0:	ldr	x0, [sp, #616]
  4063f4:	lsl	x0, x0, #12
  4063f8:	str	x0, [sp, #616]
  4063fc:	ldr	x0, [sp, #624]
  406400:	lsr	x0, x0, #32
  406404:	str	x0, [sp, #376]
  406408:	ldr	x0, [sp, #624]
  40640c:	and	x0, x0, #0xffffffff
  406410:	str	x0, [sp, #368]
  406414:	ldr	x0, [sp, #520]
  406418:	ldr	x1, [sp, #376]
  40641c:	udiv	x2, x0, x1
  406420:	ldr	x1, [sp, #376]
  406424:	mul	x1, x2, x1
  406428:	sub	x0, x0, x1
  40642c:	str	x0, [sp, #464]
  406430:	ldr	x1, [sp, #520]
  406434:	ldr	x0, [sp, #376]
  406438:	udiv	x0, x1, x0
  40643c:	str	x0, [sp, #480]
  406440:	ldr	x1, [sp, #480]
  406444:	ldr	x0, [sp, #368]
  406448:	mul	x0, x1, x0
  40644c:	str	x0, [sp, #360]
  406450:	ldr	x0, [sp, #464]
  406454:	lsl	x1, x0, #32
  406458:	ldr	x0, [sp, #512]
  40645c:	lsr	x0, x0, #32
  406460:	orr	x0, x1, x0
  406464:	str	x0, [sp, #464]
  406468:	ldr	x1, [sp, #464]
  40646c:	ldr	x0, [sp, #360]
  406470:	cmp	x1, x0
  406474:	b.cs	4064d0 <ferror@plt+0x4880>  // b.hs, b.nlast
  406478:	ldr	x0, [sp, #480]
  40647c:	sub	x0, x0, #0x1
  406480:	str	x0, [sp, #480]
  406484:	ldr	x1, [sp, #464]
  406488:	ldr	x0, [sp, #624]
  40648c:	add	x0, x1, x0
  406490:	str	x0, [sp, #464]
  406494:	ldr	x1, [sp, #464]
  406498:	ldr	x0, [sp, #624]
  40649c:	cmp	x1, x0
  4064a0:	b.cc	4064d0 <ferror@plt+0x4880>  // b.lo, b.ul, b.last
  4064a4:	ldr	x1, [sp, #464]
  4064a8:	ldr	x0, [sp, #360]
  4064ac:	cmp	x1, x0
  4064b0:	b.cs	4064d0 <ferror@plt+0x4880>  // b.hs, b.nlast
  4064b4:	ldr	x0, [sp, #480]
  4064b8:	sub	x0, x0, #0x1
  4064bc:	str	x0, [sp, #480]
  4064c0:	ldr	x1, [sp, #464]
  4064c4:	ldr	x0, [sp, #624]
  4064c8:	add	x0, x1, x0
  4064cc:	str	x0, [sp, #464]
  4064d0:	ldr	x1, [sp, #464]
  4064d4:	ldr	x0, [sp, #360]
  4064d8:	sub	x0, x1, x0
  4064dc:	str	x0, [sp, #464]
  4064e0:	ldr	x0, [sp, #464]
  4064e4:	ldr	x1, [sp, #376]
  4064e8:	udiv	x2, x0, x1
  4064ec:	ldr	x1, [sp, #376]
  4064f0:	mul	x1, x2, x1
  4064f4:	sub	x0, x0, x1
  4064f8:	str	x0, [sp, #456]
  4064fc:	ldr	x1, [sp, #464]
  406500:	ldr	x0, [sp, #376]
  406504:	udiv	x0, x1, x0
  406508:	str	x0, [sp, #472]
  40650c:	ldr	x1, [sp, #472]
  406510:	ldr	x0, [sp, #368]
  406514:	mul	x0, x1, x0
  406518:	str	x0, [sp, #360]
  40651c:	ldr	x0, [sp, #456]
  406520:	lsl	x1, x0, #32
  406524:	ldr	x0, [sp, #512]
  406528:	and	x0, x0, #0xffffffff
  40652c:	orr	x0, x1, x0
  406530:	str	x0, [sp, #456]
  406534:	ldr	x1, [sp, #456]
  406538:	ldr	x0, [sp, #360]
  40653c:	cmp	x1, x0
  406540:	b.cs	40659c <ferror@plt+0x494c>  // b.hs, b.nlast
  406544:	ldr	x0, [sp, #472]
  406548:	sub	x0, x0, #0x1
  40654c:	str	x0, [sp, #472]
  406550:	ldr	x1, [sp, #456]
  406554:	ldr	x0, [sp, #624]
  406558:	add	x0, x1, x0
  40655c:	str	x0, [sp, #456]
  406560:	ldr	x1, [sp, #456]
  406564:	ldr	x0, [sp, #624]
  406568:	cmp	x1, x0
  40656c:	b.cc	40659c <ferror@plt+0x494c>  // b.lo, b.ul, b.last
  406570:	ldr	x1, [sp, #456]
  406574:	ldr	x0, [sp, #360]
  406578:	cmp	x1, x0
  40657c:	b.cs	40659c <ferror@plt+0x494c>  // b.hs, b.nlast
  406580:	ldr	x0, [sp, #472]
  406584:	sub	x0, x0, #0x1
  406588:	str	x0, [sp, #472]
  40658c:	ldr	x1, [sp, #456]
  406590:	ldr	x0, [sp, #624]
  406594:	add	x0, x1, x0
  406598:	str	x0, [sp, #456]
  40659c:	ldr	x1, [sp, #456]
  4065a0:	ldr	x0, [sp, #360]
  4065a4:	sub	x0, x1, x0
  4065a8:	str	x0, [sp, #456]
  4065ac:	ldr	x0, [sp, #480]
  4065b0:	lsl	x0, x0, #32
  4065b4:	ldr	x1, [sp, #472]
  4065b8:	orr	x0, x1, x0
  4065bc:	str	x0, [sp, #544]
  4065c0:	ldr	x0, [sp, #456]
  4065c4:	str	x0, [sp, #496]
  4065c8:	ldr	x0, [sp, #544]
  4065cc:	str	w0, [sp, #356]
  4065d0:	ldr	x0, [sp, #544]
  4065d4:	lsr	x0, x0, #32
  4065d8:	str	w0, [sp, #352]
  4065dc:	ldr	x0, [sp, #616]
  4065e0:	str	w0, [sp, #348]
  4065e4:	ldr	x0, [sp, #616]
  4065e8:	lsr	x0, x0, #32
  4065ec:	str	w0, [sp, #344]
  4065f0:	ldr	w1, [sp, #356]
  4065f4:	ldr	w0, [sp, #348]
  4065f8:	mul	x0, x1, x0
  4065fc:	str	x0, [sp, #336]
  406600:	ldr	w1, [sp, #356]
  406604:	ldr	w0, [sp, #344]
  406608:	mul	x0, x1, x0
  40660c:	str	x0, [sp, #328]
  406610:	ldr	w1, [sp, #352]
  406614:	ldr	w0, [sp, #348]
  406618:	mul	x0, x1, x0
  40661c:	str	x0, [sp, #320]
  406620:	ldr	w1, [sp, #352]
  406624:	ldr	w0, [sp, #344]
  406628:	mul	x0, x1, x0
  40662c:	str	x0, [sp, #448]
  406630:	ldr	x0, [sp, #336]
  406634:	lsr	x0, x0, #32
  406638:	ldr	x1, [sp, #328]
  40663c:	add	x0, x1, x0
  406640:	str	x0, [sp, #328]
  406644:	ldr	x1, [sp, #328]
  406648:	ldr	x0, [sp, #320]
  40664c:	add	x0, x1, x0
  406650:	str	x0, [sp, #328]
  406654:	ldr	x1, [sp, #328]
  406658:	ldr	x0, [sp, #320]
  40665c:	cmp	x1, x0
  406660:	b.cs	406674 <ferror@plt+0x4a24>  // b.hs, b.nlast
  406664:	ldr	x1, [sp, #448]
  406668:	mov	x0, #0x100000000           	// #4294967296
  40666c:	add	x0, x1, x0
  406670:	str	x0, [sp, #448]
  406674:	ldr	x0, [sp, #328]
  406678:	lsr	x0, x0, #32
  40667c:	ldr	x1, [sp, #448]
  406680:	add	x0, x1, x0
  406684:	str	x0, [sp, #312]
  406688:	ldr	x0, [sp, #328]
  40668c:	and	x0, x0, #0xffffffff
  406690:	lsl	x1, x0, #32
  406694:	ldr	x0, [sp, #336]
  406698:	and	x0, x0, #0xffffffff
  40669c:	add	x0, x1, x0
  4066a0:	str	x0, [sp, #304]
  4066a4:	ldr	x0, [sp, #504]
  4066a8:	str	x0, [sp, #488]
  4066ac:	ldr	x1, [sp, #312]
  4066b0:	ldr	x0, [sp, #496]
  4066b4:	cmp	x1, x0
  4066b8:	b.hi	4066dc <ferror@plt+0x4a8c>  // b.pmore
  4066bc:	ldr	x1, [sp, #312]
  4066c0:	ldr	x0, [sp, #496]
  4066c4:	cmp	x1, x0
  4066c8:	b.ne	4067dc <ferror@plt+0x4b8c>  // b.any
  4066cc:	ldr	x1, [sp, #304]
  4066d0:	ldr	x0, [sp, #488]
  4066d4:	cmp	x1, x0
  4066d8:	b.ls	4067dc <ferror@plt+0x4b8c>  // b.plast
  4066dc:	ldr	x0, [sp, #544]
  4066e0:	sub	x0, x0, #0x1
  4066e4:	str	x0, [sp, #544]
  4066e8:	ldr	x1, [sp, #616]
  4066ec:	ldr	x0, [sp, #488]
  4066f0:	add	x0, x1, x0
  4066f4:	str	x0, [sp, #296]
  4066f8:	ldr	x1, [sp, #624]
  4066fc:	ldr	x0, [sp, #496]
  406700:	add	x1, x1, x0
  406704:	ldr	x2, [sp, #296]
  406708:	ldr	x0, [sp, #616]
  40670c:	cmp	x2, x0
  406710:	cset	w0, cc  // cc = lo, ul, last
  406714:	and	w0, w0, #0xff
  406718:	and	x0, x0, #0xff
  40671c:	add	x0, x1, x0
  406720:	str	x0, [sp, #496]
  406724:	ldr	x0, [sp, #296]
  406728:	str	x0, [sp, #488]
  40672c:	ldr	x1, [sp, #496]
  406730:	ldr	x0, [sp, #624]
  406734:	cmp	x1, x0
  406738:	b.hi	40675c <ferror@plt+0x4b0c>  // b.pmore
  40673c:	ldr	x1, [sp, #496]
  406740:	ldr	x0, [sp, #624]
  406744:	cmp	x1, x0
  406748:	b.ne	4067dc <ferror@plt+0x4b8c>  // b.any
  40674c:	ldr	x1, [sp, #488]
  406750:	ldr	x0, [sp, #616]
  406754:	cmp	x1, x0
  406758:	b.cc	4067dc <ferror@plt+0x4b8c>  // b.lo, b.ul, b.last
  40675c:	ldr	x1, [sp, #312]
  406760:	ldr	x0, [sp, #496]
  406764:	cmp	x1, x0
  406768:	b.hi	40678c <ferror@plt+0x4b3c>  // b.pmore
  40676c:	ldr	x1, [sp, #312]
  406770:	ldr	x0, [sp, #496]
  406774:	cmp	x1, x0
  406778:	b.ne	4067dc <ferror@plt+0x4b8c>  // b.any
  40677c:	ldr	x1, [sp, #304]
  406780:	ldr	x0, [sp, #488]
  406784:	cmp	x1, x0
  406788:	b.ls	4067dc <ferror@plt+0x4b8c>  // b.plast
  40678c:	ldr	x0, [sp, #544]
  406790:	sub	x0, x0, #0x1
  406794:	str	x0, [sp, #544]
  406798:	ldr	x1, [sp, #616]
  40679c:	ldr	x0, [sp, #488]
  4067a0:	add	x0, x1, x0
  4067a4:	str	x0, [sp, #288]
  4067a8:	ldr	x1, [sp, #624]
  4067ac:	ldr	x0, [sp, #496]
  4067b0:	add	x1, x1, x0
  4067b4:	ldr	x2, [sp, #288]
  4067b8:	ldr	x0, [sp, #616]
  4067bc:	cmp	x2, x0
  4067c0:	cset	w0, cc  // cc = lo, ul, last
  4067c4:	and	w0, w0, #0xff
  4067c8:	and	x0, x0, #0xff
  4067cc:	add	x0, x1, x0
  4067d0:	str	x0, [sp, #496]
  4067d4:	ldr	x0, [sp, #288]
  4067d8:	str	x0, [sp, #488]
  4067dc:	ldr	x1, [sp, #488]
  4067e0:	ldr	x0, [sp, #304]
  4067e4:	sub	x0, x1, x0
  4067e8:	str	x0, [sp, #280]
  4067ec:	ldr	x1, [sp, #496]
  4067f0:	ldr	x0, [sp, #312]
  4067f4:	sub	x1, x1, x0
  4067f8:	ldr	x2, [sp, #280]
  4067fc:	ldr	x0, [sp, #488]
  406800:	cmp	x2, x0
  406804:	cset	w0, hi  // hi = pmore
  406808:	and	w0, w0, #0xff
  40680c:	and	x0, x0, #0xff
  406810:	sub	x0, x1, x0
  406814:	str	x0, [sp, #496]
  406818:	ldr	x0, [sp, #280]
  40681c:	str	x0, [sp, #488]
  406820:	ldr	x1, [sp, #496]
  406824:	ldr	x0, [sp, #624]
  406828:	cmp	x1, x0
  40682c:	b.ne	40683c <ferror@plt+0x4bec>  // b.any
  406830:	mov	x0, #0xffffffffffffffff    	// #-1
  406834:	str	x0, [sp, #552]
  406838:	b	406d40 <ferror@plt+0x50f0>
  40683c:	ldr	x0, [sp, #624]
  406840:	lsr	x0, x0, #32
  406844:	str	x0, [sp, #272]
  406848:	ldr	x0, [sp, #624]
  40684c:	and	x0, x0, #0xffffffff
  406850:	str	x0, [sp, #264]
  406854:	ldr	x0, [sp, #496]
  406858:	ldr	x1, [sp, #272]
  40685c:	udiv	x2, x0, x1
  406860:	ldr	x1, [sp, #272]
  406864:	mul	x1, x2, x1
  406868:	sub	x0, x0, x1
  40686c:	str	x0, [sp, #424]
  406870:	ldr	x1, [sp, #496]
  406874:	ldr	x0, [sp, #272]
  406878:	udiv	x0, x1, x0
  40687c:	str	x0, [sp, #440]
  406880:	ldr	x1, [sp, #440]
  406884:	ldr	x0, [sp, #264]
  406888:	mul	x0, x1, x0
  40688c:	str	x0, [sp, #256]
  406890:	ldr	x0, [sp, #424]
  406894:	lsl	x1, x0, #32
  406898:	ldr	x0, [sp, #488]
  40689c:	lsr	x0, x0, #32
  4068a0:	orr	x0, x1, x0
  4068a4:	str	x0, [sp, #424]
  4068a8:	ldr	x1, [sp, #424]
  4068ac:	ldr	x0, [sp, #256]
  4068b0:	cmp	x1, x0
  4068b4:	b.cs	406910 <ferror@plt+0x4cc0>  // b.hs, b.nlast
  4068b8:	ldr	x0, [sp, #440]
  4068bc:	sub	x0, x0, #0x1
  4068c0:	str	x0, [sp, #440]
  4068c4:	ldr	x1, [sp, #424]
  4068c8:	ldr	x0, [sp, #624]
  4068cc:	add	x0, x1, x0
  4068d0:	str	x0, [sp, #424]
  4068d4:	ldr	x1, [sp, #424]
  4068d8:	ldr	x0, [sp, #624]
  4068dc:	cmp	x1, x0
  4068e0:	b.cc	406910 <ferror@plt+0x4cc0>  // b.lo, b.ul, b.last
  4068e4:	ldr	x1, [sp, #424]
  4068e8:	ldr	x0, [sp, #256]
  4068ec:	cmp	x1, x0
  4068f0:	b.cs	406910 <ferror@plt+0x4cc0>  // b.hs, b.nlast
  4068f4:	ldr	x0, [sp, #440]
  4068f8:	sub	x0, x0, #0x1
  4068fc:	str	x0, [sp, #440]
  406900:	ldr	x1, [sp, #424]
  406904:	ldr	x0, [sp, #624]
  406908:	add	x0, x1, x0
  40690c:	str	x0, [sp, #424]
  406910:	ldr	x1, [sp, #424]
  406914:	ldr	x0, [sp, #256]
  406918:	sub	x0, x1, x0
  40691c:	str	x0, [sp, #424]
  406920:	ldr	x0, [sp, #424]
  406924:	ldr	x1, [sp, #272]
  406928:	udiv	x2, x0, x1
  40692c:	ldr	x1, [sp, #272]
  406930:	mul	x1, x2, x1
  406934:	sub	x0, x0, x1
  406938:	str	x0, [sp, #416]
  40693c:	ldr	x1, [sp, #424]
  406940:	ldr	x0, [sp, #272]
  406944:	udiv	x0, x1, x0
  406948:	str	x0, [sp, #432]
  40694c:	ldr	x1, [sp, #432]
  406950:	ldr	x0, [sp, #264]
  406954:	mul	x0, x1, x0
  406958:	str	x0, [sp, #256]
  40695c:	ldr	x0, [sp, #416]
  406960:	lsl	x1, x0, #32
  406964:	ldr	x0, [sp, #488]
  406968:	and	x0, x0, #0xffffffff
  40696c:	orr	x0, x1, x0
  406970:	str	x0, [sp, #416]
  406974:	ldr	x1, [sp, #416]
  406978:	ldr	x0, [sp, #256]
  40697c:	cmp	x1, x0
  406980:	b.cs	4069dc <ferror@plt+0x4d8c>  // b.hs, b.nlast
  406984:	ldr	x0, [sp, #432]
  406988:	sub	x0, x0, #0x1
  40698c:	str	x0, [sp, #432]
  406990:	ldr	x1, [sp, #416]
  406994:	ldr	x0, [sp, #624]
  406998:	add	x0, x1, x0
  40699c:	str	x0, [sp, #416]
  4069a0:	ldr	x1, [sp, #416]
  4069a4:	ldr	x0, [sp, #624]
  4069a8:	cmp	x1, x0
  4069ac:	b.cc	4069dc <ferror@plt+0x4d8c>  // b.lo, b.ul, b.last
  4069b0:	ldr	x1, [sp, #416]
  4069b4:	ldr	x0, [sp, #256]
  4069b8:	cmp	x1, x0
  4069bc:	b.cs	4069dc <ferror@plt+0x4d8c>  // b.hs, b.nlast
  4069c0:	ldr	x0, [sp, #432]
  4069c4:	sub	x0, x0, #0x1
  4069c8:	str	x0, [sp, #432]
  4069cc:	ldr	x1, [sp, #416]
  4069d0:	ldr	x0, [sp, #624]
  4069d4:	add	x0, x1, x0
  4069d8:	str	x0, [sp, #416]
  4069dc:	ldr	x1, [sp, #416]
  4069e0:	ldr	x0, [sp, #256]
  4069e4:	sub	x0, x1, x0
  4069e8:	str	x0, [sp, #416]
  4069ec:	ldr	x0, [sp, #440]
  4069f0:	lsl	x0, x0, #32
  4069f4:	ldr	x1, [sp, #432]
  4069f8:	orr	x0, x1, x0
  4069fc:	str	x0, [sp, #552]
  406a00:	ldr	x0, [sp, #416]
  406a04:	str	x0, [sp, #496]
  406a08:	ldr	x0, [sp, #552]
  406a0c:	str	w0, [sp, #252]
  406a10:	ldr	x0, [sp, #552]
  406a14:	lsr	x0, x0, #32
  406a18:	str	w0, [sp, #248]
  406a1c:	ldr	x0, [sp, #616]
  406a20:	str	w0, [sp, #244]
  406a24:	ldr	x0, [sp, #616]
  406a28:	lsr	x0, x0, #32
  406a2c:	str	w0, [sp, #240]
  406a30:	ldr	w1, [sp, #252]
  406a34:	ldr	w0, [sp, #244]
  406a38:	mul	x0, x1, x0
  406a3c:	str	x0, [sp, #232]
  406a40:	ldr	w1, [sp, #252]
  406a44:	ldr	w0, [sp, #240]
  406a48:	mul	x0, x1, x0
  406a4c:	str	x0, [sp, #224]
  406a50:	ldr	w1, [sp, #248]
  406a54:	ldr	w0, [sp, #244]
  406a58:	mul	x0, x1, x0
  406a5c:	str	x0, [sp, #216]
  406a60:	ldr	w1, [sp, #248]
  406a64:	ldr	w0, [sp, #240]
  406a68:	mul	x0, x1, x0
  406a6c:	str	x0, [sp, #408]
  406a70:	ldr	x0, [sp, #232]
  406a74:	lsr	x0, x0, #32
  406a78:	ldr	x1, [sp, #224]
  406a7c:	add	x0, x1, x0
  406a80:	str	x0, [sp, #224]
  406a84:	ldr	x1, [sp, #224]
  406a88:	ldr	x0, [sp, #216]
  406a8c:	add	x0, x1, x0
  406a90:	str	x0, [sp, #224]
  406a94:	ldr	x1, [sp, #224]
  406a98:	ldr	x0, [sp, #216]
  406a9c:	cmp	x1, x0
  406aa0:	b.cs	406ab4 <ferror@plt+0x4e64>  // b.hs, b.nlast
  406aa4:	ldr	x1, [sp, #408]
  406aa8:	mov	x0, #0x100000000           	// #4294967296
  406aac:	add	x0, x1, x0
  406ab0:	str	x0, [sp, #408]
  406ab4:	ldr	x0, [sp, #224]
  406ab8:	lsr	x0, x0, #32
  406abc:	ldr	x1, [sp, #408]
  406ac0:	add	x0, x1, x0
  406ac4:	str	x0, [sp, #312]
  406ac8:	ldr	x0, [sp, #224]
  406acc:	and	x0, x0, #0xffffffff
  406ad0:	lsl	x1, x0, #32
  406ad4:	ldr	x0, [sp, #232]
  406ad8:	and	x0, x0, #0xffffffff
  406adc:	add	x0, x1, x0
  406ae0:	str	x0, [sp, #304]
  406ae4:	str	xzr, [sp, #488]
  406ae8:	ldr	x1, [sp, #312]
  406aec:	ldr	x0, [sp, #496]
  406af0:	cmp	x1, x0
  406af4:	b.hi	406b18 <ferror@plt+0x4ec8>  // b.pmore
  406af8:	ldr	x1, [sp, #312]
  406afc:	ldr	x0, [sp, #496]
  406b00:	cmp	x1, x0
  406b04:	b.ne	406c18 <ferror@plt+0x4fc8>  // b.any
  406b08:	ldr	x1, [sp, #304]
  406b0c:	ldr	x0, [sp, #488]
  406b10:	cmp	x1, x0
  406b14:	b.ls	406c18 <ferror@plt+0x4fc8>  // b.plast
  406b18:	ldr	x0, [sp, #552]
  406b1c:	sub	x0, x0, #0x1
  406b20:	str	x0, [sp, #552]
  406b24:	ldr	x1, [sp, #616]
  406b28:	ldr	x0, [sp, #488]
  406b2c:	add	x0, x1, x0
  406b30:	str	x0, [sp, #208]
  406b34:	ldr	x1, [sp, #624]
  406b38:	ldr	x0, [sp, #496]
  406b3c:	add	x1, x1, x0
  406b40:	ldr	x2, [sp, #208]
  406b44:	ldr	x0, [sp, #616]
  406b48:	cmp	x2, x0
  406b4c:	cset	w0, cc  // cc = lo, ul, last
  406b50:	and	w0, w0, #0xff
  406b54:	and	x0, x0, #0xff
  406b58:	add	x0, x1, x0
  406b5c:	str	x0, [sp, #496]
  406b60:	ldr	x0, [sp, #208]
  406b64:	str	x0, [sp, #488]
  406b68:	ldr	x1, [sp, #496]
  406b6c:	ldr	x0, [sp, #624]
  406b70:	cmp	x1, x0
  406b74:	b.hi	406b98 <ferror@plt+0x4f48>  // b.pmore
  406b78:	ldr	x1, [sp, #496]
  406b7c:	ldr	x0, [sp, #624]
  406b80:	cmp	x1, x0
  406b84:	b.ne	406c18 <ferror@plt+0x4fc8>  // b.any
  406b88:	ldr	x1, [sp, #488]
  406b8c:	ldr	x0, [sp, #616]
  406b90:	cmp	x1, x0
  406b94:	b.cc	406c18 <ferror@plt+0x4fc8>  // b.lo, b.ul, b.last
  406b98:	ldr	x1, [sp, #312]
  406b9c:	ldr	x0, [sp, #496]
  406ba0:	cmp	x1, x0
  406ba4:	b.hi	406bc8 <ferror@plt+0x4f78>  // b.pmore
  406ba8:	ldr	x1, [sp, #312]
  406bac:	ldr	x0, [sp, #496]
  406bb0:	cmp	x1, x0
  406bb4:	b.ne	406c18 <ferror@plt+0x4fc8>  // b.any
  406bb8:	ldr	x1, [sp, #304]
  406bbc:	ldr	x0, [sp, #488]
  406bc0:	cmp	x1, x0
  406bc4:	b.ls	406c18 <ferror@plt+0x4fc8>  // b.plast
  406bc8:	ldr	x0, [sp, #552]
  406bcc:	sub	x0, x0, #0x1
  406bd0:	str	x0, [sp, #552]
  406bd4:	ldr	x1, [sp, #616]
  406bd8:	ldr	x0, [sp, #488]
  406bdc:	add	x0, x1, x0
  406be0:	str	x0, [sp, #200]
  406be4:	ldr	x1, [sp, #624]
  406be8:	ldr	x0, [sp, #496]
  406bec:	add	x1, x1, x0
  406bf0:	ldr	x2, [sp, #200]
  406bf4:	ldr	x0, [sp, #616]
  406bf8:	cmp	x2, x0
  406bfc:	cset	w0, cc  // cc = lo, ul, last
  406c00:	and	w0, w0, #0xff
  406c04:	and	x0, x0, #0xff
  406c08:	add	x0, x1, x0
  406c0c:	str	x0, [sp, #496]
  406c10:	ldr	x0, [sp, #200]
  406c14:	str	x0, [sp, #488]
  406c18:	ldr	x1, [sp, #496]
  406c1c:	ldr	x0, [sp, #312]
  406c20:	cmp	x1, x0
  406c24:	b.ne	406c38 <ferror@plt+0x4fe8>  // b.any
  406c28:	ldr	x1, [sp, #488]
  406c2c:	ldr	x0, [sp, #304]
  406c30:	cmp	x1, x0
  406c34:	b.eq	406d40 <ferror@plt+0x50f0>  // b.none
  406c38:	ldr	x0, [sp, #552]
  406c3c:	orr	x0, x0, #0x1
  406c40:	str	x0, [sp, #552]
  406c44:	b	406d40 <ferror@plt+0x50f0>
  406c48:	ldr	x0, [sp, #592]
  406c4c:	and	x0, x0, #0x800000000000
  406c50:	cmp	x0, #0x0
  406c54:	b.eq	406c84 <ferror@plt+0x5034>  // b.none
  406c58:	ldr	x0, [sp, #624]
  406c5c:	and	x0, x0, #0x800000000000
  406c60:	cmp	x0, #0x0
  406c64:	b.ne	406c84 <ferror@plt+0x5034>  // b.any
  406c68:	ldr	x0, [sp, #384]
  406c6c:	str	x0, [sp, #648]
  406c70:	ldr	x0, [sp, #616]
  406c74:	str	x0, [sp, #552]
  406c78:	ldr	x0, [sp, #624]
  406c7c:	str	x0, [sp, #544]
  406c80:	b	406c9c <ferror@plt+0x504c>
  406c84:	ldr	x0, [sp, #392]
  406c88:	str	x0, [sp, #648]
  406c8c:	ldr	x0, [sp, #584]
  406c90:	str	x0, [sp, #552]
  406c94:	ldr	x0, [sp, #592]
  406c98:	str	x0, [sp, #544]
  406c9c:	mov	x0, #0x3                   	// #3
  406ca0:	str	x0, [sp, #632]
  406ca4:	b	406d40 <ferror@plt+0x50f0>
  406ca8:	ldr	x0, [sp, #392]
  406cac:	str	x0, [sp, #648]
  406cb0:	ldr	x0, [sp, #584]
  406cb4:	str	x0, [sp, #552]
  406cb8:	ldr	x0, [sp, #592]
  406cbc:	str	x0, [sp, #544]
  406cc0:	ldr	x0, [sp, #576]
  406cc4:	str	x0, [sp, #632]
  406cc8:	b	406d40 <ferror@plt+0x50f0>
  406ccc:	ldr	x0, [sp, #384]
  406cd0:	str	x0, [sp, #648]
  406cd4:	ldr	x0, [sp, #616]
  406cd8:	str	x0, [sp, #552]
  406cdc:	ldr	x0, [sp, #624]
  406ce0:	str	x0, [sp, #544]
  406ce4:	ldr	x0, [sp, #608]
  406ce8:	str	x0, [sp, #632]
  406cec:	b	406d40 <ferror@plt+0x50f0>
  406cf0:	mov	x0, #0x1                   	// #1
  406cf4:	str	x0, [sp, #632]
  406cf8:	b	406d40 <ferror@plt+0x50f0>
  406cfc:	ldr	w0, [sp, #564]
  406d00:	orr	w0, w0, #0x2
  406d04:	str	w0, [sp, #564]
  406d08:	mov	x0, #0x2                   	// #2
  406d0c:	str	x0, [sp, #632]
  406d10:	b	406d40 <ferror@plt+0x50f0>
  406d14:	str	xzr, [sp, #648]
  406d18:	mov	x0, #0x3                   	// #3
  406d1c:	str	x0, [sp, #632]
  406d20:	mov	x0, #0xffffffffffffffff    	// #-1
  406d24:	str	x0, [sp, #552]
  406d28:	mov	x0, #0xffffffffffff        	// #281474976710655
  406d2c:	str	x0, [sp, #544]
  406d30:	ldr	w0, [sp, #564]
  406d34:	orr	w0, w0, #0x1
  406d38:	str	w0, [sp, #564]
  406d3c:	b	406d40 <ferror@plt+0x50f0>
  406d40:	nop
  406d44:	ldr	x0, [sp, #632]
  406d48:	cmp	x0, #0x3
  406d4c:	b.eq	4074e0 <ferror@plt+0x5890>  // b.none
  406d50:	ldr	x0, [sp, #632]
  406d54:	cmp	x0, #0x3
  406d58:	b.gt	4074f8 <ferror@plt+0x58a8>
  406d5c:	ldr	x0, [sp, #632]
  406d60:	cmp	x0, #0x2
  406d64:	b.eq	4074cc <ferror@plt+0x587c>  // b.none
  406d68:	ldr	x0, [sp, #632]
  406d6c:	cmp	x0, #0x2
  406d70:	b.gt	4074f8 <ferror@plt+0x58a8>
  406d74:	ldr	x0, [sp, #632]
  406d78:	cmp	x0, #0x0
  406d7c:	b.eq	406d90 <ferror@plt+0x5140>  // b.none
  406d80:	ldr	x0, [sp, #632]
  406d84:	cmp	x0, #0x1
  406d88:	b.eq	4074bc <ferror@plt+0x586c>  // b.none
  406d8c:	b	4074f8 <ferror@plt+0x58a8>
  406d90:	ldr	x1, [sp, #640]
  406d94:	mov	x0, #0x3fff                	// #16383
  406d98:	add	x0, x1, x0
  406d9c:	str	x0, [sp, #640]
  406da0:	ldr	x0, [sp, #640]
  406da4:	cmp	x0, #0x0
  406da8:	b.le	407024 <ferror@plt+0x53d4>
  406dac:	ldr	x0, [sp, #552]
  406db0:	and	x0, x0, #0x7
  406db4:	cmp	x0, #0x0
  406db8:	b.eq	406f00 <ferror@plt+0x52b0>  // b.none
  406dbc:	ldr	w0, [sp, #564]
  406dc0:	orr	w0, w0, #0x10
  406dc4:	str	w0, [sp, #564]
  406dc8:	ldr	x0, [sp, #400]
  406dcc:	and	x0, x0, #0xc00000
  406dd0:	cmp	x0, #0xc00, lsl #12
  406dd4:	b.eq	406f08 <ferror@plt+0x52b8>  // b.none
  406dd8:	cmp	x0, #0xc00, lsl #12
  406ddc:	b.hi	406f0c <ferror@plt+0x52bc>  // b.pmore
  406de0:	cmp	x0, #0x800, lsl #12
  406de4:	b.eq	406ea8 <ferror@plt+0x5258>  // b.none
  406de8:	cmp	x0, #0x800, lsl #12
  406dec:	b.hi	406f0c <ferror@plt+0x52bc>  // b.pmore
  406df0:	cmp	x0, #0x0
  406df4:	b.eq	406e04 <ferror@plt+0x51b4>  // b.none
  406df8:	cmp	x0, #0x400, lsl #12
  406dfc:	b.eq	406e50 <ferror@plt+0x5200>  // b.none
  406e00:	b	406f0c <ferror@plt+0x52bc>
  406e04:	ldr	x0, [sp, #552]
  406e08:	and	x0, x0, #0xf
  406e0c:	cmp	x0, #0x4
  406e10:	b.eq	406f08 <ferror@plt+0x52b8>  // b.none
  406e14:	ldr	x0, [sp, #552]
  406e18:	add	x0, x0, #0x4
  406e1c:	str	x0, [sp, #120]
  406e20:	ldr	x1, [sp, #120]
  406e24:	ldr	x0, [sp, #552]
  406e28:	cmp	x1, x0
  406e2c:	cset	w0, cc  // cc = lo, ul, last
  406e30:	and	w0, w0, #0xff
  406e34:	and	x0, x0, #0xff
  406e38:	ldr	x1, [sp, #544]
  406e3c:	add	x0, x1, x0
  406e40:	str	x0, [sp, #544]
  406e44:	ldr	x0, [sp, #120]
  406e48:	str	x0, [sp, #552]
  406e4c:	b	406f08 <ferror@plt+0x52b8>
  406e50:	ldr	x0, [sp, #648]
  406e54:	cmp	x0, #0x0
  406e58:	b.ne	406f08 <ferror@plt+0x52b8>  // b.any
  406e5c:	ldr	x0, [sp, #552]
  406e60:	and	x0, x0, #0x7
  406e64:	cmp	x0, #0x0
  406e68:	b.eq	406f08 <ferror@plt+0x52b8>  // b.none
  406e6c:	ldr	x0, [sp, #552]
  406e70:	add	x0, x0, #0x8
  406e74:	str	x0, [sp, #128]
  406e78:	ldr	x1, [sp, #128]
  406e7c:	ldr	x0, [sp, #552]
  406e80:	cmp	x1, x0
  406e84:	cset	w0, cc  // cc = lo, ul, last
  406e88:	and	w0, w0, #0xff
  406e8c:	and	x0, x0, #0xff
  406e90:	ldr	x1, [sp, #544]
  406e94:	add	x0, x1, x0
  406e98:	str	x0, [sp, #544]
  406e9c:	ldr	x0, [sp, #128]
  406ea0:	str	x0, [sp, #552]
  406ea4:	b	406f08 <ferror@plt+0x52b8>
  406ea8:	ldr	x0, [sp, #648]
  406eac:	cmp	x0, #0x0
  406eb0:	b.eq	406f08 <ferror@plt+0x52b8>  // b.none
  406eb4:	ldr	x0, [sp, #552]
  406eb8:	and	x0, x0, #0x7
  406ebc:	cmp	x0, #0x0
  406ec0:	b.eq	406f08 <ferror@plt+0x52b8>  // b.none
  406ec4:	ldr	x0, [sp, #552]
  406ec8:	add	x0, x0, #0x8
  406ecc:	str	x0, [sp, #136]
  406ed0:	ldr	x1, [sp, #136]
  406ed4:	ldr	x0, [sp, #552]
  406ed8:	cmp	x1, x0
  406edc:	cset	w0, cc  // cc = lo, ul, last
  406ee0:	and	w0, w0, #0xff
  406ee4:	and	x0, x0, #0xff
  406ee8:	ldr	x1, [sp, #544]
  406eec:	add	x0, x1, x0
  406ef0:	str	x0, [sp, #544]
  406ef4:	ldr	x0, [sp, #136]
  406ef8:	str	x0, [sp, #552]
  406efc:	b	406f08 <ferror@plt+0x52b8>
  406f00:	nop
  406f04:	b	406f0c <ferror@plt+0x52bc>
  406f08:	nop
  406f0c:	ldr	x0, [sp, #544]
  406f10:	and	x0, x0, #0x10000000000000
  406f14:	cmp	x0, #0x0
  406f18:	b.eq	406f34 <ferror@plt+0x52e4>  // b.none
  406f1c:	ldr	x0, [sp, #544]
  406f20:	and	x0, x0, #0xffefffffffffffff
  406f24:	str	x0, [sp, #544]
  406f28:	ldr	x0, [sp, #640]
  406f2c:	add	x0, x0, #0x1
  406f30:	str	x0, [sp, #640]
  406f34:	ldr	x0, [sp, #552]
  406f38:	lsr	x1, x0, #3
  406f3c:	ldr	x0, [sp, #544]
  406f40:	lsl	x0, x0, #61
  406f44:	orr	x0, x1, x0
  406f48:	str	x0, [sp, #552]
  406f4c:	ldr	x0, [sp, #544]
  406f50:	lsr	x0, x0, #3
  406f54:	str	x0, [sp, #544]
  406f58:	ldr	x1, [sp, #640]
  406f5c:	mov	x0, #0x7ffe                	// #32766
  406f60:	cmp	x1, x0
  406f64:	b.le	4074f4 <ferror@plt+0x58a4>
  406f68:	ldr	x0, [sp, #400]
  406f6c:	and	x0, x0, #0xc00000
  406f70:	cmp	x0, #0x800, lsl #12
  406f74:	b.eq	406fb8 <ferror@plt+0x5368>  // b.none
  406f78:	cmp	x0, #0x800, lsl #12
  406f7c:	b.hi	406fd0 <ferror@plt+0x5380>  // b.pmore
  406f80:	cmp	x0, #0x0
  406f84:	b.eq	406f94 <ferror@plt+0x5344>  // b.none
  406f88:	cmp	x0, #0x400, lsl #12
  406f8c:	b.eq	406fa0 <ferror@plt+0x5350>  // b.none
  406f90:	b	406fd0 <ferror@plt+0x5380>
  406f94:	mov	x0, #0x2                   	// #2
  406f98:	str	x0, [sp, #632]
  406f9c:	b	406fcc <ferror@plt+0x537c>
  406fa0:	ldr	x0, [sp, #648]
  406fa4:	cmp	x0, #0x0
  406fa8:	b.ne	406fcc <ferror@plt+0x537c>  // b.any
  406fac:	mov	x0, #0x2                   	// #2
  406fb0:	str	x0, [sp, #632]
  406fb4:	b	406fcc <ferror@plt+0x537c>
  406fb8:	ldr	x0, [sp, #648]
  406fbc:	cmp	x0, #0x0
  406fc0:	b.eq	406fcc <ferror@plt+0x537c>  // b.none
  406fc4:	mov	x0, #0x2                   	// #2
  406fc8:	str	x0, [sp, #632]
  406fcc:	nop
  406fd0:	ldr	x0, [sp, #632]
  406fd4:	cmp	x0, #0x2
  406fd8:	b.ne	406ff0 <ferror@plt+0x53a0>  // b.any
  406fdc:	mov	x0, #0x7fff                	// #32767
  406fe0:	str	x0, [sp, #640]
  406fe4:	str	xzr, [sp, #552]
  406fe8:	str	xzr, [sp, #544]
  406fec:	b	407008 <ferror@plt+0x53b8>
  406ff0:	mov	x0, #0x7ffe                	// #32766
  406ff4:	str	x0, [sp, #640]
  406ff8:	mov	x0, #0xffffffffffffffff    	// #-1
  406ffc:	str	x0, [sp, #552]
  407000:	mov	x0, #0xffffffffffffffff    	// #-1
  407004:	str	x0, [sp, #544]
  407008:	ldr	w0, [sp, #564]
  40700c:	orr	w0, w0, #0x4
  407010:	str	w0, [sp, #564]
  407014:	ldr	w0, [sp, #564]
  407018:	orr	w0, w0, #0x10
  40701c:	str	w0, [sp, #564]
  407020:	b	4074f4 <ferror@plt+0x58a4>
  407024:	mov	w0, #0x1                   	// #1
  407028:	str	w0, [sp, #196]
  40702c:	mov	x1, #0x1                   	// #1
  407030:	ldr	x0, [sp, #640]
  407034:	sub	x0, x1, x0
  407038:	str	x0, [sp, #640]
  40703c:	ldr	x0, [sp, #640]
  407040:	cmp	x0, #0x74
  407044:	b.gt	40731c <ferror@plt+0x56cc>
  407048:	ldr	x0, [sp, #640]
  40704c:	cmp	x0, #0x3f
  407050:	b.gt	4070c8 <ferror@plt+0x5478>
  407054:	ldr	x0, [sp, #640]
  407058:	mov	w1, w0
  40705c:	mov	w0, #0x40                  	// #64
  407060:	sub	w0, w0, w1
  407064:	ldr	x1, [sp, #544]
  407068:	lsl	x1, x1, x0
  40706c:	ldr	x0, [sp, #640]
  407070:	mov	w2, w0
  407074:	ldr	x0, [sp, #552]
  407078:	lsr	x0, x0, x2
  40707c:	orr	x1, x1, x0
  407080:	ldr	x0, [sp, #640]
  407084:	mov	w2, w0
  407088:	mov	w0, #0x40                  	// #64
  40708c:	sub	w0, w0, w2
  407090:	ldr	x2, [sp, #552]
  407094:	lsl	x0, x2, x0
  407098:	cmp	x0, #0x0
  40709c:	cset	w0, ne  // ne = any
  4070a0:	and	w0, w0, #0xff
  4070a4:	sxtw	x0, w0
  4070a8:	orr	x0, x1, x0
  4070ac:	str	x0, [sp, #552]
  4070b0:	ldr	x0, [sp, #640]
  4070b4:	mov	w1, w0
  4070b8:	ldr	x0, [sp, #544]
  4070bc:	lsr	x0, x0, x1
  4070c0:	str	x0, [sp, #544]
  4070c4:	b	407128 <ferror@plt+0x54d8>
  4070c8:	ldr	x0, [sp, #640]
  4070cc:	sub	w0, w0, #0x40
  4070d0:	ldr	x1, [sp, #544]
  4070d4:	lsr	x1, x1, x0
  4070d8:	ldr	x0, [sp, #640]
  4070dc:	cmp	x0, #0x40
  4070e0:	b.eq	407100 <ferror@plt+0x54b0>  // b.none
  4070e4:	ldr	x0, [sp, #640]
  4070e8:	mov	w2, w0
  4070ec:	mov	w0, #0x80                  	// #128
  4070f0:	sub	w0, w0, w2
  4070f4:	ldr	x2, [sp, #544]
  4070f8:	lsl	x0, x2, x0
  4070fc:	b	407104 <ferror@plt+0x54b4>
  407100:	mov	x0, #0x0                   	// #0
  407104:	ldr	x2, [sp, #552]
  407108:	orr	x0, x0, x2
  40710c:	cmp	x0, #0x0
  407110:	cset	w0, ne  // ne = any
  407114:	and	w0, w0, #0xff
  407118:	and	x0, x0, #0xff
  40711c:	orr	x0, x1, x0
  407120:	str	x0, [sp, #552]
  407124:	str	xzr, [sp, #544]
  407128:	ldr	x0, [sp, #552]
  40712c:	and	x0, x0, #0x7
  407130:	cmp	x0, #0x0
  407134:	b.eq	40727c <ferror@plt+0x562c>  // b.none
  407138:	ldr	w0, [sp, #564]
  40713c:	orr	w0, w0, #0x10
  407140:	str	w0, [sp, #564]
  407144:	ldr	x0, [sp, #400]
  407148:	and	x0, x0, #0xc00000
  40714c:	cmp	x0, #0xc00, lsl #12
  407150:	b.eq	407284 <ferror@plt+0x5634>  // b.none
  407154:	cmp	x0, #0xc00, lsl #12
  407158:	b.hi	407288 <ferror@plt+0x5638>  // b.pmore
  40715c:	cmp	x0, #0x800, lsl #12
  407160:	b.eq	407224 <ferror@plt+0x55d4>  // b.none
  407164:	cmp	x0, #0x800, lsl #12
  407168:	b.hi	407288 <ferror@plt+0x5638>  // b.pmore
  40716c:	cmp	x0, #0x0
  407170:	b.eq	407180 <ferror@plt+0x5530>  // b.none
  407174:	cmp	x0, #0x400, lsl #12
  407178:	b.eq	4071cc <ferror@plt+0x557c>  // b.none
  40717c:	b	407288 <ferror@plt+0x5638>
  407180:	ldr	x0, [sp, #552]
  407184:	and	x0, x0, #0xf
  407188:	cmp	x0, #0x4
  40718c:	b.eq	407284 <ferror@plt+0x5634>  // b.none
  407190:	ldr	x0, [sp, #552]
  407194:	add	x0, x0, #0x4
  407198:	str	x0, [sp, #144]
  40719c:	ldr	x1, [sp, #144]
  4071a0:	ldr	x0, [sp, #552]
  4071a4:	cmp	x1, x0
  4071a8:	cset	w0, cc  // cc = lo, ul, last
  4071ac:	and	w0, w0, #0xff
  4071b0:	and	x0, x0, #0xff
  4071b4:	ldr	x1, [sp, #544]
  4071b8:	add	x0, x1, x0
  4071bc:	str	x0, [sp, #544]
  4071c0:	ldr	x0, [sp, #144]
  4071c4:	str	x0, [sp, #552]
  4071c8:	b	407284 <ferror@plt+0x5634>
  4071cc:	ldr	x0, [sp, #648]
  4071d0:	cmp	x0, #0x0
  4071d4:	b.ne	407284 <ferror@plt+0x5634>  // b.any
  4071d8:	ldr	x0, [sp, #552]
  4071dc:	and	x0, x0, #0x7
  4071e0:	cmp	x0, #0x0
  4071e4:	b.eq	407284 <ferror@plt+0x5634>  // b.none
  4071e8:	ldr	x0, [sp, #552]
  4071ec:	add	x0, x0, #0x8
  4071f0:	str	x0, [sp, #152]
  4071f4:	ldr	x1, [sp, #152]
  4071f8:	ldr	x0, [sp, #552]
  4071fc:	cmp	x1, x0
  407200:	cset	w0, cc  // cc = lo, ul, last
  407204:	and	w0, w0, #0xff
  407208:	and	x0, x0, #0xff
  40720c:	ldr	x1, [sp, #544]
  407210:	add	x0, x1, x0
  407214:	str	x0, [sp, #544]
  407218:	ldr	x0, [sp, #152]
  40721c:	str	x0, [sp, #552]
  407220:	b	407284 <ferror@plt+0x5634>
  407224:	ldr	x0, [sp, #648]
  407228:	cmp	x0, #0x0
  40722c:	b.eq	407284 <ferror@plt+0x5634>  // b.none
  407230:	ldr	x0, [sp, #552]
  407234:	and	x0, x0, #0x7
  407238:	cmp	x0, #0x0
  40723c:	b.eq	407284 <ferror@plt+0x5634>  // b.none
  407240:	ldr	x0, [sp, #552]
  407244:	add	x0, x0, #0x8
  407248:	str	x0, [sp, #160]
  40724c:	ldr	x1, [sp, #160]
  407250:	ldr	x0, [sp, #552]
  407254:	cmp	x1, x0
  407258:	cset	w0, cc  // cc = lo, ul, last
  40725c:	and	w0, w0, #0xff
  407260:	and	x0, x0, #0xff
  407264:	ldr	x1, [sp, #544]
  407268:	add	x0, x1, x0
  40726c:	str	x0, [sp, #544]
  407270:	ldr	x0, [sp, #160]
  407274:	str	x0, [sp, #552]
  407278:	b	407284 <ferror@plt+0x5634>
  40727c:	nop
  407280:	b	407288 <ferror@plt+0x5638>
  407284:	nop
  407288:	ldr	x0, [sp, #544]
  40728c:	and	x0, x0, #0x8000000000000
  407290:	cmp	x0, #0x0
  407294:	b.eq	4072b8 <ferror@plt+0x5668>  // b.none
  407298:	mov	x0, #0x1                   	// #1
  40729c:	str	x0, [sp, #640]
  4072a0:	str	xzr, [sp, #552]
  4072a4:	str	xzr, [sp, #544]
  4072a8:	ldr	w0, [sp, #564]
  4072ac:	orr	w0, w0, #0x10
  4072b0:	str	w0, [sp, #564]
  4072b4:	b	4072e0 <ferror@plt+0x5690>
  4072b8:	str	xzr, [sp, #640]
  4072bc:	ldr	x0, [sp, #552]
  4072c0:	lsr	x1, x0, #3
  4072c4:	ldr	x0, [sp, #544]
  4072c8:	lsl	x0, x0, #61
  4072cc:	orr	x0, x1, x0
  4072d0:	str	x0, [sp, #552]
  4072d4:	ldr	x0, [sp, #544]
  4072d8:	lsr	x0, x0, #3
  4072dc:	str	x0, [sp, #544]
  4072e0:	ldr	w0, [sp, #196]
  4072e4:	cmp	w0, #0x0
  4072e8:	b.eq	4074f4 <ferror@plt+0x58a4>  // b.none
  4072ec:	ldr	w0, [sp, #564]
  4072f0:	and	w0, w0, #0x10
  4072f4:	cmp	w0, #0x0
  4072f8:	b.ne	40730c <ferror@plt+0x56bc>  // b.any
  4072fc:	ldr	x0, [sp, #400]
  407300:	and	x0, x0, #0x800
  407304:	cmp	x0, #0x0
  407308:	b.eq	4074f4 <ferror@plt+0x58a4>  // b.none
  40730c:	ldr	w0, [sp, #564]
  407310:	orr	w0, w0, #0x8
  407314:	str	w0, [sp, #564]
  407318:	b	4074f4 <ferror@plt+0x58a4>
  40731c:	str	xzr, [sp, #640]
  407320:	ldr	x1, [sp, #544]
  407324:	ldr	x0, [sp, #552]
  407328:	orr	x0, x1, x0
  40732c:	cmp	x0, #0x0
  407330:	b.eq	4074ac <ferror@plt+0x585c>  // b.none
  407334:	mov	x0, #0x1                   	// #1
  407338:	str	x0, [sp, #552]
  40733c:	str	xzr, [sp, #544]
  407340:	ldr	x0, [sp, #552]
  407344:	and	x0, x0, #0x7
  407348:	cmp	x0, #0x0
  40734c:	b.eq	407494 <ferror@plt+0x5844>  // b.none
  407350:	ldr	w0, [sp, #564]
  407354:	orr	w0, w0, #0x10
  407358:	str	w0, [sp, #564]
  40735c:	ldr	x0, [sp, #400]
  407360:	and	x0, x0, #0xc00000
  407364:	cmp	x0, #0xc00, lsl #12
  407368:	b.eq	40749c <ferror@plt+0x584c>  // b.none
  40736c:	cmp	x0, #0xc00, lsl #12
  407370:	b.hi	4074a0 <ferror@plt+0x5850>  // b.pmore
  407374:	cmp	x0, #0x800, lsl #12
  407378:	b.eq	40743c <ferror@plt+0x57ec>  // b.none
  40737c:	cmp	x0, #0x800, lsl #12
  407380:	b.hi	4074a0 <ferror@plt+0x5850>  // b.pmore
  407384:	cmp	x0, #0x0
  407388:	b.eq	407398 <ferror@plt+0x5748>  // b.none
  40738c:	cmp	x0, #0x400, lsl #12
  407390:	b.eq	4073e4 <ferror@plt+0x5794>  // b.none
  407394:	b	4074a0 <ferror@plt+0x5850>
  407398:	ldr	x0, [sp, #552]
  40739c:	and	x0, x0, #0xf
  4073a0:	cmp	x0, #0x4
  4073a4:	b.eq	40749c <ferror@plt+0x584c>  // b.none
  4073a8:	ldr	x0, [sp, #552]
  4073ac:	add	x0, x0, #0x4
  4073b0:	str	x0, [sp, #168]
  4073b4:	ldr	x1, [sp, #168]
  4073b8:	ldr	x0, [sp, #552]
  4073bc:	cmp	x1, x0
  4073c0:	cset	w0, cc  // cc = lo, ul, last
  4073c4:	and	w0, w0, #0xff
  4073c8:	and	x0, x0, #0xff
  4073cc:	ldr	x1, [sp, #544]
  4073d0:	add	x0, x1, x0
  4073d4:	str	x0, [sp, #544]
  4073d8:	ldr	x0, [sp, #168]
  4073dc:	str	x0, [sp, #552]
  4073e0:	b	40749c <ferror@plt+0x584c>
  4073e4:	ldr	x0, [sp, #648]
  4073e8:	cmp	x0, #0x0
  4073ec:	b.ne	40749c <ferror@plt+0x584c>  // b.any
  4073f0:	ldr	x0, [sp, #552]
  4073f4:	and	x0, x0, #0x7
  4073f8:	cmp	x0, #0x0
  4073fc:	b.eq	40749c <ferror@plt+0x584c>  // b.none
  407400:	ldr	x0, [sp, #552]
  407404:	add	x0, x0, #0x8
  407408:	str	x0, [sp, #176]
  40740c:	ldr	x1, [sp, #176]
  407410:	ldr	x0, [sp, #552]
  407414:	cmp	x1, x0
  407418:	cset	w0, cc  // cc = lo, ul, last
  40741c:	and	w0, w0, #0xff
  407420:	and	x0, x0, #0xff
  407424:	ldr	x1, [sp, #544]
  407428:	add	x0, x1, x0
  40742c:	str	x0, [sp, #544]
  407430:	ldr	x0, [sp, #176]
  407434:	str	x0, [sp, #552]
  407438:	b	40749c <ferror@plt+0x584c>
  40743c:	ldr	x0, [sp, #648]
  407440:	cmp	x0, #0x0
  407444:	b.eq	40749c <ferror@plt+0x584c>  // b.none
  407448:	ldr	x0, [sp, #552]
  40744c:	and	x0, x0, #0x7
  407450:	cmp	x0, #0x0
  407454:	b.eq	40749c <ferror@plt+0x584c>  // b.none
  407458:	ldr	x0, [sp, #552]
  40745c:	add	x0, x0, #0x8
  407460:	str	x0, [sp, #184]
  407464:	ldr	x1, [sp, #184]
  407468:	ldr	x0, [sp, #552]
  40746c:	cmp	x1, x0
  407470:	cset	w0, cc  // cc = lo, ul, last
  407474:	and	w0, w0, #0xff
  407478:	and	x0, x0, #0xff
  40747c:	ldr	x1, [sp, #544]
  407480:	add	x0, x1, x0
  407484:	str	x0, [sp, #544]
  407488:	ldr	x0, [sp, #184]
  40748c:	str	x0, [sp, #552]
  407490:	b	40749c <ferror@plt+0x584c>
  407494:	nop
  407498:	b	4074a0 <ferror@plt+0x5850>
  40749c:	nop
  4074a0:	ldr	x0, [sp, #552]
  4074a4:	lsr	x0, x0, #3
  4074a8:	str	x0, [sp, #552]
  4074ac:	ldr	w0, [sp, #564]
  4074b0:	orr	w0, w0, #0x8
  4074b4:	str	w0, [sp, #564]
  4074b8:	b	4074f4 <ferror@plt+0x58a4>
  4074bc:	str	xzr, [sp, #640]
  4074c0:	str	xzr, [sp, #552]
  4074c4:	str	xzr, [sp, #544]
  4074c8:	b	4074f4 <ferror@plt+0x58a4>
  4074cc:	mov	x0, #0x7fff                	// #32767
  4074d0:	str	x0, [sp, #640]
  4074d4:	str	xzr, [sp, #552]
  4074d8:	str	xzr, [sp, #544]
  4074dc:	b	4074f4 <ferror@plt+0x58a4>
  4074e0:	mov	x0, #0x7fff                	// #32767
  4074e4:	str	x0, [sp, #640]
  4074e8:	ldr	x0, [sp, #544]
  4074ec:	orr	x0, x0, #0x800000000000
  4074f0:	str	x0, [sp, #544]
  4074f4:	nop
  4074f8:	ldr	x0, [sp, #552]
  4074fc:	str	x0, [sp, #48]
  407500:	ldr	x0, [sp, #544]
  407504:	and	x1, x0, #0xffffffffffff
  407508:	ldr	x0, [sp, #56]
  40750c:	bfxil	x0, x1, #0, #48
  407510:	str	x0, [sp, #56]
  407514:	ldr	x0, [sp, #640]
  407518:	and	w0, w0, #0x7fff
  40751c:	and	w1, w0, #0xffff
  407520:	ldrh	w0, [sp, #62]
  407524:	bfxil	w0, w1, #0, #15
  407528:	strh	w0, [sp, #62]
  40752c:	ldr	x0, [sp, #648]
  407530:	and	w0, w0, #0x1
  407534:	and	w1, w0, #0xff
  407538:	ldrb	w0, [sp, #63]
  40753c:	bfi	w0, w1, #7, #1
  407540:	strb	w0, [sp, #63]
  407544:	ldr	q0, [sp, #48]
  407548:	str	q0, [sp, #96]
  40754c:	ldrsw	x0, [sp, #564]
  407550:	cmp	x0, #0x0
  407554:	b.eq	407560 <ferror@plt+0x5910>  // b.none
  407558:	ldr	w0, [sp, #564]
  40755c:	bl	40ae9c <ferror@plt+0x924c>
  407560:	ldr	q0, [sp, #96]
  407564:	ldp	x29, x30, [sp]
  407568:	add	sp, sp, #0x290
  40756c:	ret
  407570:	sub	sp, sp, #0x2a0
  407574:	stp	x29, x30, [sp]
  407578:	mov	x29, sp
  40757c:	str	q0, [sp, #32]
  407580:	str	q1, [sp, #16]
  407584:	str	wzr, [sp, #596]
  407588:	str	xzr, [sp, #488]
  40758c:	mrs	x0, fpcr
  407590:	str	x0, [sp, #488]
  407594:	ldr	q0, [sp, #32]
  407598:	str	q0, [sp, #112]
  40759c:	ldr	x0, [sp, #112]
  4075a0:	str	x0, [sp, #608]
  4075a4:	ldr	x0, [sp, #120]
  4075a8:	ubfx	x0, x0, #0, #48
  4075ac:	str	x0, [sp, #616]
  4075b0:	ldrh	w0, [sp, #126]
  4075b4:	ubfx	x0, x0, #0, #15
  4075b8:	and	w0, w0, #0xffff
  4075bc:	and	x0, x0, #0xffff
  4075c0:	str	x0, [sp, #600]
  4075c4:	ldrb	w0, [sp, #127]
  4075c8:	ubfx	x0, x0, #7, #1
  4075cc:	and	w0, w0, #0xff
  4075d0:	and	x0, x0, #0xff
  4075d4:	str	x0, [sp, #480]
  4075d8:	ldr	x0, [sp, #600]
  4075dc:	cmp	x0, #0x0
  4075e0:	b.eq	40763c <ferror@plt+0x59ec>  // b.none
  4075e4:	ldr	x1, [sp, #600]
  4075e8:	mov	x0, #0x7fff                	// #32767
  4075ec:	cmp	x1, x0
  4075f0:	b.eq	407730 <ferror@plt+0x5ae0>  // b.none
  4075f4:	ldr	x0, [sp, #616]
  4075f8:	orr	x0, x0, #0x1000000000000
  4075fc:	str	x0, [sp, #616]
  407600:	ldr	x0, [sp, #616]
  407604:	lsl	x1, x0, #3
  407608:	ldr	x0, [sp, #608]
  40760c:	lsr	x0, x0, #61
  407610:	orr	x0, x1, x0
  407614:	str	x0, [sp, #616]
  407618:	ldr	x0, [sp, #608]
  40761c:	lsl	x0, x0, #3
  407620:	str	x0, [sp, #608]
  407624:	ldr	x1, [sp, #600]
  407628:	mov	x0, #0xffffffffffffc001    	// #-16383
  40762c:	add	x0, x1, x0
  407630:	str	x0, [sp, #600]
  407634:	str	xzr, [sp, #584]
  407638:	b	407774 <ferror@plt+0x5b24>
  40763c:	ldr	x1, [sp, #616]
  407640:	ldr	x0, [sp, #608]
  407644:	orr	x0, x1, x0
  407648:	cmp	x0, #0x0
  40764c:	b.ne	40765c <ferror@plt+0x5a0c>  // b.any
  407650:	mov	x0, #0x1                   	// #1
  407654:	str	x0, [sp, #584]
  407658:	b	407774 <ferror@plt+0x5b24>
  40765c:	ldr	x0, [sp, #616]
  407660:	cmp	x0, #0x0
  407664:	b.eq	40767c <ferror@plt+0x5a2c>  // b.none
  407668:	ldr	x0, [sp, #616]
  40766c:	clz	x0, x0
  407670:	sxtw	x0, w0
  407674:	str	x0, [sp, #552]
  407678:	b	407698 <ferror@plt+0x5a48>
  40767c:	ldr	x0, [sp, #608]
  407680:	clz	x0, x0
  407684:	sxtw	x0, w0
  407688:	str	x0, [sp, #552]
  40768c:	ldr	x0, [sp, #552]
  407690:	add	x0, x0, #0x40
  407694:	str	x0, [sp, #552]
  407698:	ldr	x0, [sp, #552]
  40769c:	sub	x0, x0, #0xf
  4076a0:	str	x0, [sp, #552]
  4076a4:	ldr	x0, [sp, #552]
  4076a8:	cmp	x0, #0x3c
  4076ac:	b.gt	4076f8 <ferror@plt+0x5aa8>
  4076b0:	ldr	x0, [sp, #552]
  4076b4:	add	w0, w0, #0x3
  4076b8:	ldr	x1, [sp, #616]
  4076bc:	lsl	x1, x1, x0
  4076c0:	ldr	x0, [sp, #552]
  4076c4:	mov	w2, w0
  4076c8:	mov	w0, #0x3d                  	// #61
  4076cc:	sub	w0, w0, w2
  4076d0:	ldr	x2, [sp, #608]
  4076d4:	lsr	x0, x2, x0
  4076d8:	orr	x0, x1, x0
  4076dc:	str	x0, [sp, #616]
  4076e0:	ldr	x0, [sp, #552]
  4076e4:	add	w0, w0, #0x3
  4076e8:	ldr	x1, [sp, #608]
  4076ec:	lsl	x0, x1, x0
  4076f0:	str	x0, [sp, #608]
  4076f4:	b	407710 <ferror@plt+0x5ac0>
  4076f8:	ldr	x0, [sp, #552]
  4076fc:	sub	w0, w0, #0x3d
  407700:	ldr	x1, [sp, #608]
  407704:	lsl	x0, x1, x0
  407708:	str	x0, [sp, #616]
  40770c:	str	xzr, [sp, #608]
  407710:	ldr	x1, [sp, #552]
  407714:	mov	x0, #0x3ffe                	// #16382
  407718:	add	x0, x1, x0
  40771c:	ldr	x1, [sp, #600]
  407720:	sub	x0, x1, x0
  407724:	str	x0, [sp, #600]
  407728:	str	xzr, [sp, #584]
  40772c:	b	407774 <ferror@plt+0x5b24>
  407730:	ldr	x1, [sp, #616]
  407734:	ldr	x0, [sp, #608]
  407738:	orr	x0, x1, x0
  40773c:	cmp	x0, #0x0
  407740:	b.ne	407750 <ferror@plt+0x5b00>  // b.any
  407744:	mov	x0, #0x2                   	// #2
  407748:	str	x0, [sp, #584]
  40774c:	b	407774 <ferror@plt+0x5b24>
  407750:	mov	x0, #0x3                   	// #3
  407754:	str	x0, [sp, #584]
  407758:	ldr	x0, [sp, #616]
  40775c:	and	x0, x0, #0x800000000000
  407760:	cmp	x0, #0x0
  407764:	b.ne	407774 <ferror@plt+0x5b24>  // b.any
  407768:	ldr	w0, [sp, #596]
  40776c:	orr	w0, w0, #0x1
  407770:	str	w0, [sp, #596]
  407774:	nop
  407778:	ldr	q0, [sp, #16]
  40777c:	str	q0, [sp, #96]
  407780:	ldr	x0, [sp, #96]
  407784:	str	x0, [sp, #640]
  407788:	ldr	x0, [sp, #104]
  40778c:	ubfx	x0, x0, #0, #48
  407790:	str	x0, [sp, #648]
  407794:	ldrh	w0, [sp, #110]
  407798:	ubfx	x0, x0, #0, #15
  40779c:	and	w0, w0, #0xffff
  4077a0:	and	x0, x0, #0xffff
  4077a4:	str	x0, [sp, #624]
  4077a8:	ldrb	w0, [sp, #111]
  4077ac:	ubfx	x0, x0, #7, #1
  4077b0:	and	w0, w0, #0xff
  4077b4:	and	x0, x0, #0xff
  4077b8:	str	x0, [sp, #472]
  4077bc:	ldr	x0, [sp, #624]
  4077c0:	cmp	x0, #0x0
  4077c4:	b.eq	407820 <ferror@plt+0x5bd0>  // b.none
  4077c8:	ldr	x1, [sp, #624]
  4077cc:	mov	x0, #0x7fff                	// #32767
  4077d0:	cmp	x1, x0
  4077d4:	b.eq	407914 <ferror@plt+0x5cc4>  // b.none
  4077d8:	ldr	x0, [sp, #648]
  4077dc:	orr	x0, x0, #0x1000000000000
  4077e0:	str	x0, [sp, #648]
  4077e4:	ldr	x0, [sp, #648]
  4077e8:	lsl	x1, x0, #3
  4077ec:	ldr	x0, [sp, #640]
  4077f0:	lsr	x0, x0, #61
  4077f4:	orr	x0, x1, x0
  4077f8:	str	x0, [sp, #648]
  4077fc:	ldr	x0, [sp, #640]
  407800:	lsl	x0, x0, #3
  407804:	str	x0, [sp, #640]
  407808:	ldr	x1, [sp, #624]
  40780c:	mov	x0, #0xffffffffffffc001    	// #-16383
  407810:	add	x0, x1, x0
  407814:	str	x0, [sp, #624]
  407818:	str	xzr, [sp, #632]
  40781c:	b	407958 <ferror@plt+0x5d08>
  407820:	ldr	x1, [sp, #648]
  407824:	ldr	x0, [sp, #640]
  407828:	orr	x0, x1, x0
  40782c:	cmp	x0, #0x0
  407830:	b.ne	407840 <ferror@plt+0x5bf0>  // b.any
  407834:	mov	x0, #0x1                   	// #1
  407838:	str	x0, [sp, #632]
  40783c:	b	407958 <ferror@plt+0x5d08>
  407840:	ldr	x0, [sp, #648]
  407844:	cmp	x0, #0x0
  407848:	b.eq	407860 <ferror@plt+0x5c10>  // b.none
  40784c:	ldr	x0, [sp, #648]
  407850:	clz	x0, x0
  407854:	sxtw	x0, w0
  407858:	str	x0, [sp, #544]
  40785c:	b	40787c <ferror@plt+0x5c2c>
  407860:	ldr	x0, [sp, #640]
  407864:	clz	x0, x0
  407868:	sxtw	x0, w0
  40786c:	str	x0, [sp, #544]
  407870:	ldr	x0, [sp, #544]
  407874:	add	x0, x0, #0x40
  407878:	str	x0, [sp, #544]
  40787c:	ldr	x0, [sp, #544]
  407880:	sub	x0, x0, #0xf
  407884:	str	x0, [sp, #544]
  407888:	ldr	x0, [sp, #544]
  40788c:	cmp	x0, #0x3c
  407890:	b.gt	4078dc <ferror@plt+0x5c8c>
  407894:	ldr	x0, [sp, #544]
  407898:	add	w0, w0, #0x3
  40789c:	ldr	x1, [sp, #648]
  4078a0:	lsl	x1, x1, x0
  4078a4:	ldr	x0, [sp, #544]
  4078a8:	mov	w2, w0
  4078ac:	mov	w0, #0x3d                  	// #61
  4078b0:	sub	w0, w0, w2
  4078b4:	ldr	x2, [sp, #640]
  4078b8:	lsr	x0, x2, x0
  4078bc:	orr	x0, x1, x0
  4078c0:	str	x0, [sp, #648]
  4078c4:	ldr	x0, [sp, #544]
  4078c8:	add	w0, w0, #0x3
  4078cc:	ldr	x1, [sp, #640]
  4078d0:	lsl	x0, x1, x0
  4078d4:	str	x0, [sp, #640]
  4078d8:	b	4078f4 <ferror@plt+0x5ca4>
  4078dc:	ldr	x0, [sp, #544]
  4078e0:	sub	w0, w0, #0x3d
  4078e4:	ldr	x1, [sp, #640]
  4078e8:	lsl	x0, x1, x0
  4078ec:	str	x0, [sp, #648]
  4078f0:	str	xzr, [sp, #640]
  4078f4:	ldr	x1, [sp, #544]
  4078f8:	mov	x0, #0x3ffe                	// #16382
  4078fc:	add	x0, x1, x0
  407900:	ldr	x1, [sp, #624]
  407904:	sub	x0, x1, x0
  407908:	str	x0, [sp, #624]
  40790c:	str	xzr, [sp, #632]
  407910:	b	407958 <ferror@plt+0x5d08>
  407914:	ldr	x1, [sp, #648]
  407918:	ldr	x0, [sp, #640]
  40791c:	orr	x0, x1, x0
  407920:	cmp	x0, #0x0
  407924:	b.ne	407934 <ferror@plt+0x5ce4>  // b.any
  407928:	mov	x0, #0x2                   	// #2
  40792c:	str	x0, [sp, #632]
  407930:	b	407958 <ferror@plt+0x5d08>
  407934:	mov	x0, #0x3                   	// #3
  407938:	str	x0, [sp, #632]
  40793c:	ldr	x0, [sp, #648]
  407940:	and	x0, x0, #0x800000000000
  407944:	cmp	x0, #0x0
  407948:	b.ne	407958 <ferror@plt+0x5d08>  // b.any
  40794c:	ldr	w0, [sp, #596]
  407950:	orr	w0, w0, #0x1
  407954:	str	w0, [sp, #596]
  407958:	nop
  40795c:	ldr	x1, [sp, #480]
  407960:	ldr	x0, [sp, #472]
  407964:	eor	x0, x1, x0
  407968:	str	x0, [sp, #656]
  40796c:	ldr	x1, [sp, #600]
  407970:	ldr	x0, [sp, #624]
  407974:	add	x0, x1, x0
  407978:	add	x0, x0, #0x1
  40797c:	str	x0, [sp, #576]
  407980:	ldr	x0, [sp, #584]
  407984:	lsl	x1, x0, #2
  407988:	ldr	x0, [sp, #632]
  40798c:	orr	x0, x1, x0
  407990:	cmp	x0, #0xf
  407994:	b.eq	4081a4 <ferror@plt+0x6554>  // b.none
  407998:	cmp	x0, #0xf
  40799c:	b.gt	408278 <ferror@plt+0x6628>
  4079a0:	cmp	x0, #0xe
  4079a4:	b.gt	408278 <ferror@plt+0x6628>
  4079a8:	cmp	x0, #0xc
  4079ac:	b.ge	408204 <ferror@plt+0x65b4>  // b.tcont
  4079b0:	cmp	x0, #0xb
  4079b4:	b.eq	408228 <ferror@plt+0x65d8>  // b.none
  4079b8:	cmp	x0, #0xb
  4079bc:	b.gt	408278 <ferror@plt+0x6628>
  4079c0:	cmp	x0, #0xa
  4079c4:	b.gt	408278 <ferror@plt+0x6628>
  4079c8:	cmp	x0, #0x3
  4079cc:	b.ge	4079f0 <ferror@plt+0x5da0>  // b.tcont
  4079d0:	cmp	x0, #0x0
  4079d4:	b.eq	407a54 <ferror@plt+0x5e04>  // b.none
  4079d8:	cmp	x0, #0x0
  4079dc:	b.lt	408278 <ferror@plt+0x6628>  // b.tstop
  4079e0:	sub	x0, x0, #0x1
  4079e4:	cmp	x0, #0x1
  4079e8:	b.hi	408278 <ferror@plt+0x6628>  // b.pmore
  4079ec:	b	408230 <ferror@plt+0x65e0>
  4079f0:	mov	w1, w0
  4079f4:	mov	x0, #0x1                   	// #1
  4079f8:	lsl	x0, x0, x1
  4079fc:	mov	x1, #0x530                 	// #1328
  407a00:	and	x1, x0, x1
  407a04:	cmp	x1, #0x0
  407a08:	cset	w1, ne  // ne = any
  407a0c:	and	w1, w1, #0xff
  407a10:	cmp	w1, #0x0
  407a14:	b.ne	40820c <ferror@plt+0x65bc>  // b.any
  407a18:	mov	x1, #0x240                 	// #576
  407a1c:	and	x1, x0, x1
  407a20:	cmp	x1, #0x0
  407a24:	cset	w1, ne  // ne = any
  407a28:	and	w1, w1, #0xff
  407a2c:	cmp	w1, #0x0
  407a30:	b.ne	40824c <ferror@plt+0x65fc>  // b.any
  407a34:	mov	x1, #0x88                  	// #136
  407a38:	and	x0, x0, x1
  407a3c:	cmp	x0, #0x0
  407a40:	cset	w0, ne  // ne = any
  407a44:	and	w0, w0, #0xff
  407a48:	cmp	w0, #0x0
  407a4c:	b.ne	408228 <ferror@plt+0x65d8>  // b.any
  407a50:	b	408278 <ferror@plt+0x6628>
  407a54:	str	xzr, [sp, #664]
  407a58:	ldr	x0, [sp, #608]
  407a5c:	str	w0, [sp, #468]
  407a60:	ldr	x0, [sp, #608]
  407a64:	lsr	x0, x0, #32
  407a68:	str	w0, [sp, #464]
  407a6c:	ldr	x0, [sp, #640]
  407a70:	str	w0, [sp, #460]
  407a74:	ldr	x0, [sp, #640]
  407a78:	lsr	x0, x0, #32
  407a7c:	str	w0, [sp, #456]
  407a80:	ldr	w1, [sp, #468]
  407a84:	ldr	w0, [sp, #460]
  407a88:	mul	x0, x1, x0
  407a8c:	str	x0, [sp, #448]
  407a90:	ldr	w1, [sp, #468]
  407a94:	ldr	w0, [sp, #456]
  407a98:	mul	x0, x1, x0
  407a9c:	str	x0, [sp, #440]
  407aa0:	ldr	w1, [sp, #464]
  407aa4:	ldr	w0, [sp, #460]
  407aa8:	mul	x0, x1, x0
  407aac:	str	x0, [sp, #432]
  407ab0:	ldr	w1, [sp, #464]
  407ab4:	ldr	w0, [sp, #456]
  407ab8:	mul	x0, x1, x0
  407abc:	str	x0, [sp, #536]
  407ac0:	ldr	x0, [sp, #448]
  407ac4:	lsr	x0, x0, #32
  407ac8:	ldr	x1, [sp, #440]
  407acc:	add	x0, x1, x0
  407ad0:	str	x0, [sp, #440]
  407ad4:	ldr	x1, [sp, #440]
  407ad8:	ldr	x0, [sp, #432]
  407adc:	add	x0, x1, x0
  407ae0:	str	x0, [sp, #440]
  407ae4:	ldr	x1, [sp, #440]
  407ae8:	ldr	x0, [sp, #432]
  407aec:	cmp	x1, x0
  407af0:	b.cs	407b04 <ferror@plt+0x5eb4>  // b.hs, b.nlast
  407af4:	ldr	x1, [sp, #536]
  407af8:	mov	x0, #0x100000000           	// #4294967296
  407afc:	add	x0, x1, x0
  407b00:	str	x0, [sp, #536]
  407b04:	ldr	x0, [sp, #440]
  407b08:	lsr	x1, x0, #32
  407b0c:	ldr	x0, [sp, #536]
  407b10:	add	x1, x1, x0
  407b14:	add	x0, sp, #0x30
  407b18:	str	x1, [x0, #8]
  407b1c:	ldr	x0, [sp, #440]
  407b20:	and	x0, x0, #0xffffffff
  407b24:	lsl	x1, x0, #32
  407b28:	ldr	x0, [sp, #448]
  407b2c:	and	x0, x0, #0xffffffff
  407b30:	add	x1, x1, x0
  407b34:	add	x0, sp, #0x30
  407b38:	str	x1, [x0]
  407b3c:	ldr	x0, [sp, #608]
  407b40:	str	w0, [sp, #428]
  407b44:	ldr	x0, [sp, #608]
  407b48:	lsr	x0, x0, #32
  407b4c:	str	w0, [sp, #424]
  407b50:	ldr	x0, [sp, #648]
  407b54:	str	w0, [sp, #420]
  407b58:	ldr	x0, [sp, #648]
  407b5c:	lsr	x0, x0, #32
  407b60:	str	w0, [sp, #416]
  407b64:	ldr	w1, [sp, #428]
  407b68:	ldr	w0, [sp, #420]
  407b6c:	mul	x0, x1, x0
  407b70:	str	x0, [sp, #408]
  407b74:	ldr	w1, [sp, #428]
  407b78:	ldr	w0, [sp, #416]
  407b7c:	mul	x0, x1, x0
  407b80:	str	x0, [sp, #400]
  407b84:	ldr	w1, [sp, #424]
  407b88:	ldr	w0, [sp, #420]
  407b8c:	mul	x0, x1, x0
  407b90:	str	x0, [sp, #392]
  407b94:	ldr	w1, [sp, #424]
  407b98:	ldr	w0, [sp, #416]
  407b9c:	mul	x0, x1, x0
  407ba0:	str	x0, [sp, #528]
  407ba4:	ldr	x0, [sp, #408]
  407ba8:	lsr	x0, x0, #32
  407bac:	ldr	x1, [sp, #400]
  407bb0:	add	x0, x1, x0
  407bb4:	str	x0, [sp, #400]
  407bb8:	ldr	x1, [sp, #400]
  407bbc:	ldr	x0, [sp, #392]
  407bc0:	add	x0, x1, x0
  407bc4:	str	x0, [sp, #400]
  407bc8:	ldr	x1, [sp, #400]
  407bcc:	ldr	x0, [sp, #392]
  407bd0:	cmp	x1, x0
  407bd4:	b.cs	407be8 <ferror@plt+0x5f98>  // b.hs, b.nlast
  407bd8:	ldr	x1, [sp, #528]
  407bdc:	mov	x0, #0x100000000           	// #4294967296
  407be0:	add	x0, x1, x0
  407be4:	str	x0, [sp, #528]
  407be8:	ldr	x0, [sp, #400]
  407bec:	lsr	x0, x0, #32
  407bf0:	ldr	x1, [sp, #528]
  407bf4:	add	x0, x1, x0
  407bf8:	str	x0, [sp, #384]
  407bfc:	ldr	x0, [sp, #400]
  407c00:	and	x0, x0, #0xffffffff
  407c04:	lsl	x1, x0, #32
  407c08:	ldr	x0, [sp, #408]
  407c0c:	and	x0, x0, #0xffffffff
  407c10:	add	x0, x1, x0
  407c14:	str	x0, [sp, #376]
  407c18:	ldr	x0, [sp, #616]
  407c1c:	str	w0, [sp, #372]
  407c20:	ldr	x0, [sp, #616]
  407c24:	lsr	x0, x0, #32
  407c28:	str	w0, [sp, #368]
  407c2c:	ldr	x0, [sp, #640]
  407c30:	str	w0, [sp, #364]
  407c34:	ldr	x0, [sp, #640]
  407c38:	lsr	x0, x0, #32
  407c3c:	str	w0, [sp, #360]
  407c40:	ldr	w1, [sp, #372]
  407c44:	ldr	w0, [sp, #364]
  407c48:	mul	x0, x1, x0
  407c4c:	str	x0, [sp, #352]
  407c50:	ldr	w1, [sp, #372]
  407c54:	ldr	w0, [sp, #360]
  407c58:	mul	x0, x1, x0
  407c5c:	str	x0, [sp, #344]
  407c60:	ldr	w1, [sp, #368]
  407c64:	ldr	w0, [sp, #364]
  407c68:	mul	x0, x1, x0
  407c6c:	str	x0, [sp, #336]
  407c70:	ldr	w1, [sp, #368]
  407c74:	ldr	w0, [sp, #360]
  407c78:	mul	x0, x1, x0
  407c7c:	str	x0, [sp, #520]
  407c80:	ldr	x0, [sp, #352]
  407c84:	lsr	x0, x0, #32
  407c88:	ldr	x1, [sp, #344]
  407c8c:	add	x0, x1, x0
  407c90:	str	x0, [sp, #344]
  407c94:	ldr	x1, [sp, #344]
  407c98:	ldr	x0, [sp, #336]
  407c9c:	add	x0, x1, x0
  407ca0:	str	x0, [sp, #344]
  407ca4:	ldr	x1, [sp, #344]
  407ca8:	ldr	x0, [sp, #336]
  407cac:	cmp	x1, x0
  407cb0:	b.cs	407cc4 <ferror@plt+0x6074>  // b.hs, b.nlast
  407cb4:	ldr	x1, [sp, #520]
  407cb8:	mov	x0, #0x100000000           	// #4294967296
  407cbc:	add	x0, x1, x0
  407cc0:	str	x0, [sp, #520]
  407cc4:	ldr	x0, [sp, #344]
  407cc8:	lsr	x0, x0, #32
  407ccc:	ldr	x1, [sp, #520]
  407cd0:	add	x0, x1, x0
  407cd4:	str	x0, [sp, #328]
  407cd8:	ldr	x0, [sp, #344]
  407cdc:	and	x0, x0, #0xffffffff
  407ce0:	lsl	x1, x0, #32
  407ce4:	ldr	x0, [sp, #352]
  407ce8:	and	x0, x0, #0xffffffff
  407cec:	add	x0, x1, x0
  407cf0:	str	x0, [sp, #320]
  407cf4:	ldr	x0, [sp, #616]
  407cf8:	str	w0, [sp, #316]
  407cfc:	ldr	x0, [sp, #616]
  407d00:	lsr	x0, x0, #32
  407d04:	str	w0, [sp, #312]
  407d08:	ldr	x0, [sp, #648]
  407d0c:	str	w0, [sp, #308]
  407d10:	ldr	x0, [sp, #648]
  407d14:	lsr	x0, x0, #32
  407d18:	str	w0, [sp, #304]
  407d1c:	ldr	w1, [sp, #316]
  407d20:	ldr	w0, [sp, #308]
  407d24:	mul	x0, x1, x0
  407d28:	str	x0, [sp, #296]
  407d2c:	ldr	w1, [sp, #316]
  407d30:	ldr	w0, [sp, #304]
  407d34:	mul	x0, x1, x0
  407d38:	str	x0, [sp, #288]
  407d3c:	ldr	w1, [sp, #312]
  407d40:	ldr	w0, [sp, #308]
  407d44:	mul	x0, x1, x0
  407d48:	str	x0, [sp, #280]
  407d4c:	ldr	w1, [sp, #312]
  407d50:	ldr	w0, [sp, #304]
  407d54:	mul	x0, x1, x0
  407d58:	str	x0, [sp, #512]
  407d5c:	ldr	x0, [sp, #296]
  407d60:	lsr	x0, x0, #32
  407d64:	ldr	x1, [sp, #288]
  407d68:	add	x0, x1, x0
  407d6c:	str	x0, [sp, #288]
  407d70:	ldr	x1, [sp, #288]
  407d74:	ldr	x0, [sp, #280]
  407d78:	add	x0, x1, x0
  407d7c:	str	x0, [sp, #288]
  407d80:	ldr	x1, [sp, #288]
  407d84:	ldr	x0, [sp, #280]
  407d88:	cmp	x1, x0
  407d8c:	b.cs	407da0 <ferror@plt+0x6150>  // b.hs, b.nlast
  407d90:	ldr	x1, [sp, #512]
  407d94:	mov	x0, #0x100000000           	// #4294967296
  407d98:	add	x0, x1, x0
  407d9c:	str	x0, [sp, #512]
  407da0:	ldr	x0, [sp, #288]
  407da4:	lsr	x1, x0, #32
  407da8:	ldr	x0, [sp, #512]
  407dac:	add	x1, x1, x0
  407db0:	add	x0, sp, #0x30
  407db4:	str	x1, [x0, #24]
  407db8:	ldr	x0, [sp, #288]
  407dbc:	and	x0, x0, #0xffffffff
  407dc0:	lsl	x1, x0, #32
  407dc4:	ldr	x0, [sp, #296]
  407dc8:	and	x0, x0, #0xffffffff
  407dcc:	add	x1, x1, x0
  407dd0:	add	x0, sp, #0x30
  407dd4:	str	x1, [x0, #16]
  407dd8:	add	x0, sp, #0x30
  407ddc:	ldr	x1, [x0, #8]
  407de0:	ldr	x0, [sp, #376]
  407de4:	add	x1, x1, x0
  407de8:	add	x0, sp, #0x30
  407dec:	str	x1, [x0, #8]
  407df0:	add	x0, sp, #0x30
  407df4:	ldr	x0, [x0, #8]
  407df8:	ldr	x1, [sp, #376]
  407dfc:	cmp	x1, x0
  407e00:	cset	w0, hi  // hi = pmore
  407e04:	and	w0, w0, #0xff
  407e08:	and	x0, x0, #0xff
  407e0c:	str	x0, [sp, #272]
  407e10:	add	x0, sp, #0x30
  407e14:	ldr	x1, [x0, #16]
  407e18:	ldr	x0, [sp, #384]
  407e1c:	add	x1, x1, x0
  407e20:	add	x0, sp, #0x30
  407e24:	str	x1, [x0, #16]
  407e28:	add	x0, sp, #0x30
  407e2c:	ldr	x0, [x0, #16]
  407e30:	ldr	x1, [sp, #384]
  407e34:	cmp	x1, x0
  407e38:	cset	w0, hi  // hi = pmore
  407e3c:	and	w0, w0, #0xff
  407e40:	and	x0, x0, #0xff
  407e44:	str	x0, [sp, #264]
  407e48:	add	x0, sp, #0x30
  407e4c:	ldr	x1, [x0, #16]
  407e50:	ldr	x0, [sp, #272]
  407e54:	add	x1, x1, x0
  407e58:	add	x0, sp, #0x30
  407e5c:	str	x1, [x0, #16]
  407e60:	add	x0, sp, #0x30
  407e64:	ldr	x0, [x0, #16]
  407e68:	ldr	x1, [sp, #272]
  407e6c:	cmp	x1, x0
  407e70:	cset	w0, hi  // hi = pmore
  407e74:	and	w0, w0, #0xff
  407e78:	and	x0, x0, #0xff
  407e7c:	ldr	x1, [sp, #264]
  407e80:	orr	x0, x1, x0
  407e84:	str	x0, [sp, #264]
  407e88:	add	x0, sp, #0x30
  407e8c:	ldr	x1, [x0, #24]
  407e90:	ldr	x0, [sp, #264]
  407e94:	add	x1, x1, x0
  407e98:	add	x0, sp, #0x30
  407e9c:	str	x1, [x0, #24]
  407ea0:	add	x0, sp, #0x30
  407ea4:	ldr	x1, [x0, #8]
  407ea8:	ldr	x0, [sp, #320]
  407eac:	add	x1, x1, x0
  407eb0:	add	x0, sp, #0x30
  407eb4:	str	x1, [x0, #8]
  407eb8:	add	x0, sp, #0x30
  407ebc:	ldr	x0, [x0, #8]
  407ec0:	ldr	x1, [sp, #320]
  407ec4:	cmp	x1, x0
  407ec8:	cset	w0, hi  // hi = pmore
  407ecc:	and	w0, w0, #0xff
  407ed0:	and	x0, x0, #0xff
  407ed4:	str	x0, [sp, #256]
  407ed8:	add	x0, sp, #0x30
  407edc:	ldr	x1, [x0, #16]
  407ee0:	ldr	x0, [sp, #328]
  407ee4:	add	x1, x1, x0
  407ee8:	add	x0, sp, #0x30
  407eec:	str	x1, [x0, #16]
  407ef0:	add	x0, sp, #0x30
  407ef4:	ldr	x0, [x0, #16]
  407ef8:	ldr	x1, [sp, #328]
  407efc:	cmp	x1, x0
  407f00:	cset	w0, hi  // hi = pmore
  407f04:	and	w0, w0, #0xff
  407f08:	and	x0, x0, #0xff
  407f0c:	str	x0, [sp, #248]
  407f10:	add	x0, sp, #0x30
  407f14:	ldr	x1, [x0, #16]
  407f18:	ldr	x0, [sp, #256]
  407f1c:	add	x1, x1, x0
  407f20:	add	x0, sp, #0x30
  407f24:	str	x1, [x0, #16]
  407f28:	add	x0, sp, #0x30
  407f2c:	ldr	x0, [x0, #16]
  407f30:	ldr	x1, [sp, #256]
  407f34:	cmp	x1, x0
  407f38:	cset	w0, hi  // hi = pmore
  407f3c:	and	w0, w0, #0xff
  407f40:	and	x0, x0, #0xff
  407f44:	ldr	x1, [sp, #248]
  407f48:	orr	x0, x1, x0
  407f4c:	str	x0, [sp, #248]
  407f50:	add	x0, sp, #0x30
  407f54:	ldr	x1, [x0, #24]
  407f58:	ldr	x0, [sp, #248]
  407f5c:	add	x1, x1, x0
  407f60:	add	x0, sp, #0x30
  407f64:	str	x1, [x0, #24]
  407f68:	mov	x0, #0x1                   	// #1
  407f6c:	str	x0, [sp, #240]
  407f70:	mov	x0, #0x33                  	// #51
  407f74:	str	x0, [sp, #232]
  407f78:	mov	x1, #0x40                  	// #64
  407f7c:	ldr	x0, [sp, #232]
  407f80:	sub	x0, x1, x0
  407f84:	str	x0, [sp, #224]
  407f88:	str	xzr, [sp, #504]
  407f8c:	str	xzr, [sp, #496]
  407f90:	b	407fb8 <ferror@plt+0x6368>
  407f94:	add	x0, sp, #0x30
  407f98:	ldr	x1, [sp, #504]
  407f9c:	ldr	x0, [x0, x1, lsl #3]
  407fa0:	ldr	x1, [sp, #496]
  407fa4:	orr	x0, x1, x0
  407fa8:	str	x0, [sp, #496]
  407fac:	ldr	x0, [sp, #504]
  407fb0:	add	x0, x0, #0x1
  407fb4:	str	x0, [sp, #504]
  407fb8:	ldr	x1, [sp, #504]
  407fbc:	ldr	x0, [sp, #240]
  407fc0:	cmp	x1, x0
  407fc4:	b.lt	407f94 <ferror@plt+0x6344>  // b.tstop
  407fc8:	ldr	x0, [sp, #232]
  407fcc:	cmp	x0, #0x0
  407fd0:	b.ne	408024 <ferror@plt+0x63d4>  // b.any
  407fd4:	str	xzr, [sp, #504]
  407fd8:	b	408008 <ferror@plt+0x63b8>
  407fdc:	ldr	x1, [sp, #504]
  407fe0:	ldr	x0, [sp, #240]
  407fe4:	add	x1, x1, x0
  407fe8:	add	x0, sp, #0x30
  407fec:	ldr	x2, [x0, x1, lsl #3]
  407ff0:	add	x0, sp, #0x30
  407ff4:	ldr	x1, [sp, #504]
  407ff8:	str	x2, [x0, x1, lsl #3]
  407ffc:	ldr	x0, [sp, #504]
  408000:	add	x0, x0, #0x1
  408004:	str	x0, [sp, #504]
  408008:	mov	x1, #0x3                   	// #3
  40800c:	ldr	x0, [sp, #240]
  408010:	sub	x0, x1, x0
  408014:	ldr	x1, [sp, #504]
  408018:	cmp	x1, x0
  40801c:	b.le	407fdc <ferror@plt+0x638c>
  408020:	b	408100 <ferror@plt+0x64b0>
  408024:	add	x0, sp, #0x30
  408028:	ldr	x1, [sp, #504]
  40802c:	ldr	x0, [x0, x1, lsl #3]
  408030:	ldr	x1, [sp, #224]
  408034:	lsl	x0, x0, x1
  408038:	ldr	x1, [sp, #496]
  40803c:	orr	x0, x1, x0
  408040:	str	x0, [sp, #496]
  408044:	str	xzr, [sp, #504]
  408048:	b	4080a4 <ferror@plt+0x6454>
  40804c:	ldr	x1, [sp, #504]
  408050:	ldr	x0, [sp, #240]
  408054:	add	x1, x1, x0
  408058:	add	x0, sp, #0x30
  40805c:	ldr	x0, [x0, x1, lsl #3]
  408060:	ldr	x1, [sp, #232]
  408064:	lsr	x1, x0, x1
  408068:	ldr	x2, [sp, #504]
  40806c:	ldr	x0, [sp, #240]
  408070:	add	x0, x2, x0
  408074:	add	x2, x0, #0x1
  408078:	add	x0, sp, #0x30
  40807c:	ldr	x0, [x0, x2, lsl #3]
  408080:	ldr	x2, [sp, #224]
  408084:	lsl	x0, x0, x2
  408088:	orr	x2, x1, x0
  40808c:	add	x0, sp, #0x30
  408090:	ldr	x1, [sp, #504]
  408094:	str	x2, [x0, x1, lsl #3]
  408098:	ldr	x0, [sp, #504]
  40809c:	add	x0, x0, #0x1
  4080a0:	str	x0, [sp, #504]
  4080a4:	mov	x1, #0x3                   	// #3
  4080a8:	ldr	x0, [sp, #240]
  4080ac:	sub	x0, x1, x0
  4080b0:	ldr	x1, [sp, #504]
  4080b4:	cmp	x1, x0
  4080b8:	b.lt	40804c <ferror@plt+0x63fc>  // b.tstop
  4080bc:	add	x0, sp, #0x30
  4080c0:	ldr	x1, [x0, #24]
  4080c4:	ldr	x0, [sp, #232]
  4080c8:	mov	w3, w0
  4080cc:	ldr	x0, [sp, #504]
  4080d0:	add	x2, x0, #0x1
  4080d4:	str	x2, [sp, #504]
  4080d8:	lsr	x2, x1, x3
  4080dc:	add	x1, sp, #0x30
  4080e0:	str	x2, [x1, x0, lsl #3]
  4080e4:	b	408100 <ferror@plt+0x64b0>
  4080e8:	add	x0, sp, #0x30
  4080ec:	ldr	x1, [sp, #504]
  4080f0:	str	xzr, [x0, x1, lsl #3]
  4080f4:	ldr	x0, [sp, #504]
  4080f8:	add	x0, x0, #0x1
  4080fc:	str	x0, [sp, #504]
  408100:	ldr	x0, [sp, #504]
  408104:	cmp	x0, #0x3
  408108:	b.le	4080e8 <ferror@plt+0x6498>
  40810c:	ldr	x0, [sp, #496]
  408110:	cmp	x0, #0x0
  408114:	cset	w0, ne  // ne = any
  408118:	and	w0, w0, #0xff
  40811c:	str	w0, [sp, #220]
  408120:	add	x0, sp, #0x30
  408124:	ldr	x1, [x0]
  408128:	ldrsw	x0, [sp, #220]
  40812c:	orr	x1, x1, x0
  408130:	add	x0, sp, #0x30
  408134:	str	x1, [x0]
  408138:	add	x0, sp, #0x30
  40813c:	ldr	x0, [x0]
  408140:	str	x0, [sp, #568]
  408144:	add	x0, sp, #0x30
  408148:	ldr	x0, [x0, #8]
  40814c:	str	x0, [sp, #560]
  408150:	ldr	x0, [sp, #560]
  408154:	and	x0, x0, #0x10000000000000
  408158:	cmp	x0, #0x0
  40815c:	b.eq	408194 <ferror@plt+0x6544>  // b.none
  408160:	ldr	x0, [sp, #560]
  408164:	lsl	x1, x0, #63
  408168:	ldr	x0, [sp, #568]
  40816c:	lsr	x0, x0, #1
  408170:	orr	x1, x1, x0
  408174:	ldr	x0, [sp, #568]
  408178:	and	x0, x0, #0x1
  40817c:	orr	x0, x1, x0
  408180:	str	x0, [sp, #568]
  408184:	ldr	x0, [sp, #560]
  408188:	lsr	x0, x0, #1
  40818c:	str	x0, [sp, #560]
  408190:	b	408278 <ferror@plt+0x6628>
  408194:	ldr	x0, [sp, #576]
  408198:	sub	x0, x0, #0x1
  40819c:	str	x0, [sp, #576]
  4081a0:	b	408278 <ferror@plt+0x6628>
  4081a4:	ldr	x0, [sp, #616]
  4081a8:	and	x0, x0, #0x800000000000
  4081ac:	cmp	x0, #0x0
  4081b0:	b.eq	4081e0 <ferror@plt+0x6590>  // b.none
  4081b4:	ldr	x0, [sp, #648]
  4081b8:	and	x0, x0, #0x800000000000
  4081bc:	cmp	x0, #0x0
  4081c0:	b.ne	4081e0 <ferror@plt+0x6590>  // b.any
  4081c4:	ldr	x0, [sp, #472]
  4081c8:	str	x0, [sp, #656]
  4081cc:	ldr	x0, [sp, #640]
  4081d0:	str	x0, [sp, #568]
  4081d4:	ldr	x0, [sp, #648]
  4081d8:	str	x0, [sp, #560]
  4081dc:	b	4081f8 <ferror@plt+0x65a8>
  4081e0:	ldr	x0, [sp, #480]
  4081e4:	str	x0, [sp, #656]
  4081e8:	ldr	x0, [sp, #608]
  4081ec:	str	x0, [sp, #568]
  4081f0:	ldr	x0, [sp, #616]
  4081f4:	str	x0, [sp, #560]
  4081f8:	mov	x0, #0x3                   	// #3
  4081fc:	str	x0, [sp, #664]
  408200:	b	408278 <ferror@plt+0x6628>
  408204:	ldr	x0, [sp, #480]
  408208:	str	x0, [sp, #656]
  40820c:	ldr	x0, [sp, #608]
  408210:	str	x0, [sp, #568]
  408214:	ldr	x0, [sp, #616]
  408218:	str	x0, [sp, #560]
  40821c:	ldr	x0, [sp, #584]
  408220:	str	x0, [sp, #664]
  408224:	b	408278 <ferror@plt+0x6628>
  408228:	ldr	x0, [sp, #472]
  40822c:	str	x0, [sp, #656]
  408230:	ldr	x0, [sp, #640]
  408234:	str	x0, [sp, #568]
  408238:	ldr	x0, [sp, #648]
  40823c:	str	x0, [sp, #560]
  408240:	ldr	x0, [sp, #632]
  408244:	str	x0, [sp, #664]
  408248:	b	408278 <ferror@plt+0x6628>
  40824c:	str	xzr, [sp, #656]
  408250:	mov	x0, #0x3                   	// #3
  408254:	str	x0, [sp, #664]
  408258:	mov	x0, #0xffffffffffffffff    	// #-1
  40825c:	str	x0, [sp, #568]
  408260:	mov	x0, #0xffffffffffff        	// #281474976710655
  408264:	str	x0, [sp, #560]
  408268:	ldr	w0, [sp, #596]
  40826c:	orr	w0, w0, #0x1
  408270:	str	w0, [sp, #596]
  408274:	b	408278 <ferror@plt+0x6628>
  408278:	ldr	x0, [sp, #664]
  40827c:	cmp	x0, #0x3
  408280:	b.eq	408a14 <ferror@plt+0x6dc4>  // b.none
  408284:	ldr	x0, [sp, #664]
  408288:	cmp	x0, #0x3
  40828c:	b.gt	408a2c <ferror@plt+0x6ddc>
  408290:	ldr	x0, [sp, #664]
  408294:	cmp	x0, #0x2
  408298:	b.eq	408a00 <ferror@plt+0x6db0>  // b.none
  40829c:	ldr	x0, [sp, #664]
  4082a0:	cmp	x0, #0x2
  4082a4:	b.gt	408a2c <ferror@plt+0x6ddc>
  4082a8:	ldr	x0, [sp, #664]
  4082ac:	cmp	x0, #0x0
  4082b0:	b.eq	4082c4 <ferror@plt+0x6674>  // b.none
  4082b4:	ldr	x0, [sp, #664]
  4082b8:	cmp	x0, #0x1
  4082bc:	b.eq	4089f0 <ferror@plt+0x6da0>  // b.none
  4082c0:	b	408a2c <ferror@plt+0x6ddc>
  4082c4:	ldr	x1, [sp, #576]
  4082c8:	mov	x0, #0x3fff                	// #16383
  4082cc:	add	x0, x1, x0
  4082d0:	str	x0, [sp, #576]
  4082d4:	ldr	x0, [sp, #576]
  4082d8:	cmp	x0, #0x0
  4082dc:	b.le	408558 <ferror@plt+0x6908>
  4082e0:	ldr	x0, [sp, #568]
  4082e4:	and	x0, x0, #0x7
  4082e8:	cmp	x0, #0x0
  4082ec:	b.eq	408434 <ferror@plt+0x67e4>  // b.none
  4082f0:	ldr	w0, [sp, #596]
  4082f4:	orr	w0, w0, #0x10
  4082f8:	str	w0, [sp, #596]
  4082fc:	ldr	x0, [sp, #488]
  408300:	and	x0, x0, #0xc00000
  408304:	cmp	x0, #0xc00, lsl #12
  408308:	b.eq	40843c <ferror@plt+0x67ec>  // b.none
  40830c:	cmp	x0, #0xc00, lsl #12
  408310:	b.hi	408440 <ferror@plt+0x67f0>  // b.pmore
  408314:	cmp	x0, #0x800, lsl #12
  408318:	b.eq	4083dc <ferror@plt+0x678c>  // b.none
  40831c:	cmp	x0, #0x800, lsl #12
  408320:	b.hi	408440 <ferror@plt+0x67f0>  // b.pmore
  408324:	cmp	x0, #0x0
  408328:	b.eq	408338 <ferror@plt+0x66e8>  // b.none
  40832c:	cmp	x0, #0x400, lsl #12
  408330:	b.eq	408384 <ferror@plt+0x6734>  // b.none
  408334:	b	408440 <ferror@plt+0x67f0>
  408338:	ldr	x0, [sp, #568]
  40833c:	and	x0, x0, #0xf
  408340:	cmp	x0, #0x4
  408344:	b.eq	40843c <ferror@plt+0x67ec>  // b.none
  408348:	ldr	x0, [sp, #568]
  40834c:	add	x0, x0, #0x4
  408350:	str	x0, [sp, #144]
  408354:	ldr	x1, [sp, #144]
  408358:	ldr	x0, [sp, #568]
  40835c:	cmp	x1, x0
  408360:	cset	w0, cc  // cc = lo, ul, last
  408364:	and	w0, w0, #0xff
  408368:	and	x0, x0, #0xff
  40836c:	ldr	x1, [sp, #560]
  408370:	add	x0, x1, x0
  408374:	str	x0, [sp, #560]
  408378:	ldr	x0, [sp, #144]
  40837c:	str	x0, [sp, #568]
  408380:	b	40843c <ferror@plt+0x67ec>
  408384:	ldr	x0, [sp, #656]
  408388:	cmp	x0, #0x0
  40838c:	b.ne	40843c <ferror@plt+0x67ec>  // b.any
  408390:	ldr	x0, [sp, #568]
  408394:	and	x0, x0, #0x7
  408398:	cmp	x0, #0x0
  40839c:	b.eq	40843c <ferror@plt+0x67ec>  // b.none
  4083a0:	ldr	x0, [sp, #568]
  4083a4:	add	x0, x0, #0x8
  4083a8:	str	x0, [sp, #152]
  4083ac:	ldr	x1, [sp, #152]
  4083b0:	ldr	x0, [sp, #568]
  4083b4:	cmp	x1, x0
  4083b8:	cset	w0, cc  // cc = lo, ul, last
  4083bc:	and	w0, w0, #0xff
  4083c0:	and	x0, x0, #0xff
  4083c4:	ldr	x1, [sp, #560]
  4083c8:	add	x0, x1, x0
  4083cc:	str	x0, [sp, #560]
  4083d0:	ldr	x0, [sp, #152]
  4083d4:	str	x0, [sp, #568]
  4083d8:	b	40843c <ferror@plt+0x67ec>
  4083dc:	ldr	x0, [sp, #656]
  4083e0:	cmp	x0, #0x0
  4083e4:	b.eq	40843c <ferror@plt+0x67ec>  // b.none
  4083e8:	ldr	x0, [sp, #568]
  4083ec:	and	x0, x0, #0x7
  4083f0:	cmp	x0, #0x0
  4083f4:	b.eq	40843c <ferror@plt+0x67ec>  // b.none
  4083f8:	ldr	x0, [sp, #568]
  4083fc:	add	x0, x0, #0x8
  408400:	str	x0, [sp, #160]
  408404:	ldr	x1, [sp, #160]
  408408:	ldr	x0, [sp, #568]
  40840c:	cmp	x1, x0
  408410:	cset	w0, cc  // cc = lo, ul, last
  408414:	and	w0, w0, #0xff
  408418:	and	x0, x0, #0xff
  40841c:	ldr	x1, [sp, #560]
  408420:	add	x0, x1, x0
  408424:	str	x0, [sp, #560]
  408428:	ldr	x0, [sp, #160]
  40842c:	str	x0, [sp, #568]
  408430:	b	40843c <ferror@plt+0x67ec>
  408434:	nop
  408438:	b	408440 <ferror@plt+0x67f0>
  40843c:	nop
  408440:	ldr	x0, [sp, #560]
  408444:	and	x0, x0, #0x10000000000000
  408448:	cmp	x0, #0x0
  40844c:	b.eq	408468 <ferror@plt+0x6818>  // b.none
  408450:	ldr	x0, [sp, #560]
  408454:	and	x0, x0, #0xffefffffffffffff
  408458:	str	x0, [sp, #560]
  40845c:	ldr	x0, [sp, #576]
  408460:	add	x0, x0, #0x1
  408464:	str	x0, [sp, #576]
  408468:	ldr	x0, [sp, #568]
  40846c:	lsr	x1, x0, #3
  408470:	ldr	x0, [sp, #560]
  408474:	lsl	x0, x0, #61
  408478:	orr	x0, x1, x0
  40847c:	str	x0, [sp, #568]
  408480:	ldr	x0, [sp, #560]
  408484:	lsr	x0, x0, #3
  408488:	str	x0, [sp, #560]
  40848c:	ldr	x1, [sp, #576]
  408490:	mov	x0, #0x7ffe                	// #32766
  408494:	cmp	x1, x0
  408498:	b.le	408a28 <ferror@plt+0x6dd8>
  40849c:	ldr	x0, [sp, #488]
  4084a0:	and	x0, x0, #0xc00000
  4084a4:	cmp	x0, #0x800, lsl #12
  4084a8:	b.eq	4084ec <ferror@plt+0x689c>  // b.none
  4084ac:	cmp	x0, #0x800, lsl #12
  4084b0:	b.hi	408504 <ferror@plt+0x68b4>  // b.pmore
  4084b4:	cmp	x0, #0x0
  4084b8:	b.eq	4084c8 <ferror@plt+0x6878>  // b.none
  4084bc:	cmp	x0, #0x400, lsl #12
  4084c0:	b.eq	4084d4 <ferror@plt+0x6884>  // b.none
  4084c4:	b	408504 <ferror@plt+0x68b4>
  4084c8:	mov	x0, #0x2                   	// #2
  4084cc:	str	x0, [sp, #664]
  4084d0:	b	408500 <ferror@plt+0x68b0>
  4084d4:	ldr	x0, [sp, #656]
  4084d8:	cmp	x0, #0x0
  4084dc:	b.ne	408500 <ferror@plt+0x68b0>  // b.any
  4084e0:	mov	x0, #0x2                   	// #2
  4084e4:	str	x0, [sp, #664]
  4084e8:	b	408500 <ferror@plt+0x68b0>
  4084ec:	ldr	x0, [sp, #656]
  4084f0:	cmp	x0, #0x0
  4084f4:	b.eq	408500 <ferror@plt+0x68b0>  // b.none
  4084f8:	mov	x0, #0x2                   	// #2
  4084fc:	str	x0, [sp, #664]
  408500:	nop
  408504:	ldr	x0, [sp, #664]
  408508:	cmp	x0, #0x2
  40850c:	b.ne	408524 <ferror@plt+0x68d4>  // b.any
  408510:	mov	x0, #0x7fff                	// #32767
  408514:	str	x0, [sp, #576]
  408518:	str	xzr, [sp, #568]
  40851c:	str	xzr, [sp, #560]
  408520:	b	40853c <ferror@plt+0x68ec>
  408524:	mov	x0, #0x7ffe                	// #32766
  408528:	str	x0, [sp, #576]
  40852c:	mov	x0, #0xffffffffffffffff    	// #-1
  408530:	str	x0, [sp, #568]
  408534:	mov	x0, #0xffffffffffffffff    	// #-1
  408538:	str	x0, [sp, #560]
  40853c:	ldr	w0, [sp, #596]
  408540:	orr	w0, w0, #0x4
  408544:	str	w0, [sp, #596]
  408548:	ldr	w0, [sp, #596]
  40854c:	orr	w0, w0, #0x10
  408550:	str	w0, [sp, #596]
  408554:	b	408a28 <ferror@plt+0x6dd8>
  408558:	mov	w0, #0x1                   	// #1
  40855c:	str	w0, [sp, #216]
  408560:	mov	x1, #0x1                   	// #1
  408564:	ldr	x0, [sp, #576]
  408568:	sub	x0, x1, x0
  40856c:	str	x0, [sp, #576]
  408570:	ldr	x0, [sp, #576]
  408574:	cmp	x0, #0x74
  408578:	b.gt	408850 <ferror@plt+0x6c00>
  40857c:	ldr	x0, [sp, #576]
  408580:	cmp	x0, #0x3f
  408584:	b.gt	4085fc <ferror@plt+0x69ac>
  408588:	ldr	x0, [sp, #576]
  40858c:	mov	w1, w0
  408590:	mov	w0, #0x40                  	// #64
  408594:	sub	w0, w0, w1
  408598:	ldr	x1, [sp, #560]
  40859c:	lsl	x1, x1, x0
  4085a0:	ldr	x0, [sp, #576]
  4085a4:	mov	w2, w0
  4085a8:	ldr	x0, [sp, #568]
  4085ac:	lsr	x0, x0, x2
  4085b0:	orr	x1, x1, x0
  4085b4:	ldr	x0, [sp, #576]
  4085b8:	mov	w2, w0
  4085bc:	mov	w0, #0x40                  	// #64
  4085c0:	sub	w0, w0, w2
  4085c4:	ldr	x2, [sp, #568]
  4085c8:	lsl	x0, x2, x0
  4085cc:	cmp	x0, #0x0
  4085d0:	cset	w0, ne  // ne = any
  4085d4:	and	w0, w0, #0xff
  4085d8:	sxtw	x0, w0
  4085dc:	orr	x0, x1, x0
  4085e0:	str	x0, [sp, #568]
  4085e4:	ldr	x0, [sp, #576]
  4085e8:	mov	w1, w0
  4085ec:	ldr	x0, [sp, #560]
  4085f0:	lsr	x0, x0, x1
  4085f4:	str	x0, [sp, #560]
  4085f8:	b	40865c <ferror@plt+0x6a0c>
  4085fc:	ldr	x0, [sp, #576]
  408600:	sub	w0, w0, #0x40
  408604:	ldr	x1, [sp, #560]
  408608:	lsr	x1, x1, x0
  40860c:	ldr	x0, [sp, #576]
  408610:	cmp	x0, #0x40
  408614:	b.eq	408634 <ferror@plt+0x69e4>  // b.none
  408618:	ldr	x0, [sp, #576]
  40861c:	mov	w2, w0
  408620:	mov	w0, #0x80                  	// #128
  408624:	sub	w0, w0, w2
  408628:	ldr	x2, [sp, #560]
  40862c:	lsl	x0, x2, x0
  408630:	b	408638 <ferror@plt+0x69e8>
  408634:	mov	x0, #0x0                   	// #0
  408638:	ldr	x2, [sp, #568]
  40863c:	orr	x0, x0, x2
  408640:	cmp	x0, #0x0
  408644:	cset	w0, ne  // ne = any
  408648:	and	w0, w0, #0xff
  40864c:	and	x0, x0, #0xff
  408650:	orr	x0, x1, x0
  408654:	str	x0, [sp, #568]
  408658:	str	xzr, [sp, #560]
  40865c:	ldr	x0, [sp, #568]
  408660:	and	x0, x0, #0x7
  408664:	cmp	x0, #0x0
  408668:	b.eq	4087b0 <ferror@plt+0x6b60>  // b.none
  40866c:	ldr	w0, [sp, #596]
  408670:	orr	w0, w0, #0x10
  408674:	str	w0, [sp, #596]
  408678:	ldr	x0, [sp, #488]
  40867c:	and	x0, x0, #0xc00000
  408680:	cmp	x0, #0xc00, lsl #12
  408684:	b.eq	4087b8 <ferror@plt+0x6b68>  // b.none
  408688:	cmp	x0, #0xc00, lsl #12
  40868c:	b.hi	4087bc <ferror@plt+0x6b6c>  // b.pmore
  408690:	cmp	x0, #0x800, lsl #12
  408694:	b.eq	408758 <ferror@plt+0x6b08>  // b.none
  408698:	cmp	x0, #0x800, lsl #12
  40869c:	b.hi	4087bc <ferror@plt+0x6b6c>  // b.pmore
  4086a0:	cmp	x0, #0x0
  4086a4:	b.eq	4086b4 <ferror@plt+0x6a64>  // b.none
  4086a8:	cmp	x0, #0x400, lsl #12
  4086ac:	b.eq	408700 <ferror@plt+0x6ab0>  // b.none
  4086b0:	b	4087bc <ferror@plt+0x6b6c>
  4086b4:	ldr	x0, [sp, #568]
  4086b8:	and	x0, x0, #0xf
  4086bc:	cmp	x0, #0x4
  4086c0:	b.eq	4087b8 <ferror@plt+0x6b68>  // b.none
  4086c4:	ldr	x0, [sp, #568]
  4086c8:	add	x0, x0, #0x4
  4086cc:	str	x0, [sp, #168]
  4086d0:	ldr	x1, [sp, #168]
  4086d4:	ldr	x0, [sp, #568]
  4086d8:	cmp	x1, x0
  4086dc:	cset	w0, cc  // cc = lo, ul, last
  4086e0:	and	w0, w0, #0xff
  4086e4:	and	x0, x0, #0xff
  4086e8:	ldr	x1, [sp, #560]
  4086ec:	add	x0, x1, x0
  4086f0:	str	x0, [sp, #560]
  4086f4:	ldr	x0, [sp, #168]
  4086f8:	str	x0, [sp, #568]
  4086fc:	b	4087b8 <ferror@plt+0x6b68>
  408700:	ldr	x0, [sp, #656]
  408704:	cmp	x0, #0x0
  408708:	b.ne	4087b8 <ferror@plt+0x6b68>  // b.any
  40870c:	ldr	x0, [sp, #568]
  408710:	and	x0, x0, #0x7
  408714:	cmp	x0, #0x0
  408718:	b.eq	4087b8 <ferror@plt+0x6b68>  // b.none
  40871c:	ldr	x0, [sp, #568]
  408720:	add	x0, x0, #0x8
  408724:	str	x0, [sp, #176]
  408728:	ldr	x1, [sp, #176]
  40872c:	ldr	x0, [sp, #568]
  408730:	cmp	x1, x0
  408734:	cset	w0, cc  // cc = lo, ul, last
  408738:	and	w0, w0, #0xff
  40873c:	and	x0, x0, #0xff
  408740:	ldr	x1, [sp, #560]
  408744:	add	x0, x1, x0
  408748:	str	x0, [sp, #560]
  40874c:	ldr	x0, [sp, #176]
  408750:	str	x0, [sp, #568]
  408754:	b	4087b8 <ferror@plt+0x6b68>
  408758:	ldr	x0, [sp, #656]
  40875c:	cmp	x0, #0x0
  408760:	b.eq	4087b8 <ferror@plt+0x6b68>  // b.none
  408764:	ldr	x0, [sp, #568]
  408768:	and	x0, x0, #0x7
  40876c:	cmp	x0, #0x0
  408770:	b.eq	4087b8 <ferror@plt+0x6b68>  // b.none
  408774:	ldr	x0, [sp, #568]
  408778:	add	x0, x0, #0x8
  40877c:	str	x0, [sp, #184]
  408780:	ldr	x1, [sp, #184]
  408784:	ldr	x0, [sp, #568]
  408788:	cmp	x1, x0
  40878c:	cset	w0, cc  // cc = lo, ul, last
  408790:	and	w0, w0, #0xff
  408794:	and	x0, x0, #0xff
  408798:	ldr	x1, [sp, #560]
  40879c:	add	x0, x1, x0
  4087a0:	str	x0, [sp, #560]
  4087a4:	ldr	x0, [sp, #184]
  4087a8:	str	x0, [sp, #568]
  4087ac:	b	4087b8 <ferror@plt+0x6b68>
  4087b0:	nop
  4087b4:	b	4087bc <ferror@plt+0x6b6c>
  4087b8:	nop
  4087bc:	ldr	x0, [sp, #560]
  4087c0:	and	x0, x0, #0x8000000000000
  4087c4:	cmp	x0, #0x0
  4087c8:	b.eq	4087ec <ferror@plt+0x6b9c>  // b.none
  4087cc:	mov	x0, #0x1                   	// #1
  4087d0:	str	x0, [sp, #576]
  4087d4:	str	xzr, [sp, #568]
  4087d8:	str	xzr, [sp, #560]
  4087dc:	ldr	w0, [sp, #596]
  4087e0:	orr	w0, w0, #0x10
  4087e4:	str	w0, [sp, #596]
  4087e8:	b	408814 <ferror@plt+0x6bc4>
  4087ec:	str	xzr, [sp, #576]
  4087f0:	ldr	x0, [sp, #568]
  4087f4:	lsr	x1, x0, #3
  4087f8:	ldr	x0, [sp, #560]
  4087fc:	lsl	x0, x0, #61
  408800:	orr	x0, x1, x0
  408804:	str	x0, [sp, #568]
  408808:	ldr	x0, [sp, #560]
  40880c:	lsr	x0, x0, #3
  408810:	str	x0, [sp, #560]
  408814:	ldr	w0, [sp, #216]
  408818:	cmp	w0, #0x0
  40881c:	b.eq	408a28 <ferror@plt+0x6dd8>  // b.none
  408820:	ldr	w0, [sp, #596]
  408824:	and	w0, w0, #0x10
  408828:	cmp	w0, #0x0
  40882c:	b.ne	408840 <ferror@plt+0x6bf0>  // b.any
  408830:	ldr	x0, [sp, #488]
  408834:	and	x0, x0, #0x800
  408838:	cmp	x0, #0x0
  40883c:	b.eq	408a28 <ferror@plt+0x6dd8>  // b.none
  408840:	ldr	w0, [sp, #596]
  408844:	orr	w0, w0, #0x8
  408848:	str	w0, [sp, #596]
  40884c:	b	408a28 <ferror@plt+0x6dd8>
  408850:	str	xzr, [sp, #576]
  408854:	ldr	x1, [sp, #560]
  408858:	ldr	x0, [sp, #568]
  40885c:	orr	x0, x1, x0
  408860:	cmp	x0, #0x0
  408864:	b.eq	4089e0 <ferror@plt+0x6d90>  // b.none
  408868:	mov	x0, #0x1                   	// #1
  40886c:	str	x0, [sp, #568]
  408870:	str	xzr, [sp, #560]
  408874:	ldr	x0, [sp, #568]
  408878:	and	x0, x0, #0x7
  40887c:	cmp	x0, #0x0
  408880:	b.eq	4089c8 <ferror@plt+0x6d78>  // b.none
  408884:	ldr	w0, [sp, #596]
  408888:	orr	w0, w0, #0x10
  40888c:	str	w0, [sp, #596]
  408890:	ldr	x0, [sp, #488]
  408894:	and	x0, x0, #0xc00000
  408898:	cmp	x0, #0xc00, lsl #12
  40889c:	b.eq	4089d0 <ferror@plt+0x6d80>  // b.none
  4088a0:	cmp	x0, #0xc00, lsl #12
  4088a4:	b.hi	4089d4 <ferror@plt+0x6d84>  // b.pmore
  4088a8:	cmp	x0, #0x800, lsl #12
  4088ac:	b.eq	408970 <ferror@plt+0x6d20>  // b.none
  4088b0:	cmp	x0, #0x800, lsl #12
  4088b4:	b.hi	4089d4 <ferror@plt+0x6d84>  // b.pmore
  4088b8:	cmp	x0, #0x0
  4088bc:	b.eq	4088cc <ferror@plt+0x6c7c>  // b.none
  4088c0:	cmp	x0, #0x400, lsl #12
  4088c4:	b.eq	408918 <ferror@plt+0x6cc8>  // b.none
  4088c8:	b	4089d4 <ferror@plt+0x6d84>
  4088cc:	ldr	x0, [sp, #568]
  4088d0:	and	x0, x0, #0xf
  4088d4:	cmp	x0, #0x4
  4088d8:	b.eq	4089d0 <ferror@plt+0x6d80>  // b.none
  4088dc:	ldr	x0, [sp, #568]
  4088e0:	add	x0, x0, #0x4
  4088e4:	str	x0, [sp, #192]
  4088e8:	ldr	x1, [sp, #192]
  4088ec:	ldr	x0, [sp, #568]
  4088f0:	cmp	x1, x0
  4088f4:	cset	w0, cc  // cc = lo, ul, last
  4088f8:	and	w0, w0, #0xff
  4088fc:	and	x0, x0, #0xff
  408900:	ldr	x1, [sp, #560]
  408904:	add	x0, x1, x0
  408908:	str	x0, [sp, #560]
  40890c:	ldr	x0, [sp, #192]
  408910:	str	x0, [sp, #568]
  408914:	b	4089d0 <ferror@plt+0x6d80>
  408918:	ldr	x0, [sp, #656]
  40891c:	cmp	x0, #0x0
  408920:	b.ne	4089d0 <ferror@plt+0x6d80>  // b.any
  408924:	ldr	x0, [sp, #568]
  408928:	and	x0, x0, #0x7
  40892c:	cmp	x0, #0x0
  408930:	b.eq	4089d0 <ferror@plt+0x6d80>  // b.none
  408934:	ldr	x0, [sp, #568]
  408938:	add	x0, x0, #0x8
  40893c:	str	x0, [sp, #200]
  408940:	ldr	x1, [sp, #200]
  408944:	ldr	x0, [sp, #568]
  408948:	cmp	x1, x0
  40894c:	cset	w0, cc  // cc = lo, ul, last
  408950:	and	w0, w0, #0xff
  408954:	and	x0, x0, #0xff
  408958:	ldr	x1, [sp, #560]
  40895c:	add	x0, x1, x0
  408960:	str	x0, [sp, #560]
  408964:	ldr	x0, [sp, #200]
  408968:	str	x0, [sp, #568]
  40896c:	b	4089d0 <ferror@plt+0x6d80>
  408970:	ldr	x0, [sp, #656]
  408974:	cmp	x0, #0x0
  408978:	b.eq	4089d0 <ferror@plt+0x6d80>  // b.none
  40897c:	ldr	x0, [sp, #568]
  408980:	and	x0, x0, #0x7
  408984:	cmp	x0, #0x0
  408988:	b.eq	4089d0 <ferror@plt+0x6d80>  // b.none
  40898c:	ldr	x0, [sp, #568]
  408990:	add	x0, x0, #0x8
  408994:	str	x0, [sp, #208]
  408998:	ldr	x1, [sp, #208]
  40899c:	ldr	x0, [sp, #568]
  4089a0:	cmp	x1, x0
  4089a4:	cset	w0, cc  // cc = lo, ul, last
  4089a8:	and	w0, w0, #0xff
  4089ac:	and	x0, x0, #0xff
  4089b0:	ldr	x1, [sp, #560]
  4089b4:	add	x0, x1, x0
  4089b8:	str	x0, [sp, #560]
  4089bc:	ldr	x0, [sp, #208]
  4089c0:	str	x0, [sp, #568]
  4089c4:	b	4089d0 <ferror@plt+0x6d80>
  4089c8:	nop
  4089cc:	b	4089d4 <ferror@plt+0x6d84>
  4089d0:	nop
  4089d4:	ldr	x0, [sp, #568]
  4089d8:	lsr	x0, x0, #3
  4089dc:	str	x0, [sp, #568]
  4089e0:	ldr	w0, [sp, #596]
  4089e4:	orr	w0, w0, #0x8
  4089e8:	str	w0, [sp, #596]
  4089ec:	b	408a28 <ferror@plt+0x6dd8>
  4089f0:	str	xzr, [sp, #576]
  4089f4:	str	xzr, [sp, #568]
  4089f8:	str	xzr, [sp, #560]
  4089fc:	b	408a28 <ferror@plt+0x6dd8>
  408a00:	mov	x0, #0x7fff                	// #32767
  408a04:	str	x0, [sp, #576]
  408a08:	str	xzr, [sp, #568]
  408a0c:	str	xzr, [sp, #560]
  408a10:	b	408a28 <ferror@plt+0x6dd8>
  408a14:	mov	x0, #0x7fff                	// #32767
  408a18:	str	x0, [sp, #576]
  408a1c:	ldr	x0, [sp, #560]
  408a20:	orr	x0, x0, #0x800000000000
  408a24:	str	x0, [sp, #560]
  408a28:	nop
  408a2c:	ldr	x0, [sp, #568]
  408a30:	str	x0, [sp, #80]
  408a34:	ldr	x0, [sp, #560]
  408a38:	and	x1, x0, #0xffffffffffff
  408a3c:	ldr	x0, [sp, #88]
  408a40:	bfxil	x0, x1, #0, #48
  408a44:	str	x0, [sp, #88]
  408a48:	ldr	x0, [sp, #576]
  408a4c:	and	w0, w0, #0x7fff
  408a50:	and	w1, w0, #0xffff
  408a54:	ldrh	w0, [sp, #94]
  408a58:	bfxil	w0, w1, #0, #15
  408a5c:	strh	w0, [sp, #94]
  408a60:	ldr	x0, [sp, #656]
  408a64:	and	w0, w0, #0x1
  408a68:	and	w1, w0, #0xff
  408a6c:	ldrb	w0, [sp, #95]
  408a70:	bfi	w0, w1, #7, #1
  408a74:	strb	w0, [sp, #95]
  408a78:	ldr	q0, [sp, #80]
  408a7c:	str	q0, [sp, #128]
  408a80:	ldrsw	x0, [sp, #596]
  408a84:	cmp	x0, #0x0
  408a88:	b.eq	408a94 <ferror@plt+0x6e44>  // b.none
  408a8c:	ldr	w0, [sp, #596]
  408a90:	bl	40ae9c <ferror@plt+0x924c>
  408a94:	ldr	q0, [sp, #128]
  408a98:	ldp	x29, x30, [sp]
  408a9c:	add	sp, sp, #0x2a0
  408aa0:	ret
  408aa4:	stp	x29, x30, [sp, #-400]!
  408aa8:	mov	x29, sp
  408aac:	str	q0, [sp, #32]
  408ab0:	str	q1, [sp, #16]
  408ab4:	str	wzr, [sp, #356]
  408ab8:	str	xzr, [sp, #296]
  408abc:	mrs	x0, fpcr
  408ac0:	str	x0, [sp, #296]
  408ac4:	ldr	q0, [sp, #32]
  408ac8:	str	q0, [sp, #80]
  408acc:	ldr	x0, [sp, #80]
  408ad0:	str	x0, [sp, #360]
  408ad4:	ldr	x0, [sp, #88]
  408ad8:	ubfx	x0, x0, #0, #48
  408adc:	str	x0, [sp, #384]
  408ae0:	ldrh	w0, [sp, #94]
  408ae4:	ubfx	x0, x0, #0, #15
  408ae8:	and	w0, w0, #0xffff
  408aec:	and	x0, x0, #0xffff
  408af0:	str	x0, [sp, #288]
  408af4:	ldrb	w0, [sp, #95]
  408af8:	ubfx	x0, x0, #7, #1
  408afc:	and	w0, w0, #0xff
  408b00:	and	x0, x0, #0xff
  408b04:	str	x0, [sp, #280]
  408b08:	ldr	x0, [sp, #384]
  408b0c:	lsl	x1, x0, #3
  408b10:	ldr	x0, [sp, #360]
  408b14:	lsr	x0, x0, #61
  408b18:	orr	x0, x1, x0
  408b1c:	str	x0, [sp, #384]
  408b20:	ldr	x0, [sp, #360]
  408b24:	lsl	x0, x0, #3
  408b28:	str	x0, [sp, #360]
  408b2c:	ldr	q0, [sp, #16]
  408b30:	str	q0, [sp, #64]
  408b34:	ldr	x0, [sp, #64]
  408b38:	str	x0, [sp, #368]
  408b3c:	ldr	x0, [sp, #72]
  408b40:	ubfx	x0, x0, #0, #48
  408b44:	str	x0, [sp, #392]
  408b48:	ldrh	w0, [sp, #78]
  408b4c:	ubfx	x0, x0, #0, #15
  408b50:	and	w0, w0, #0xffff
  408b54:	and	x0, x0, #0xffff
  408b58:	str	x0, [sp, #272]
  408b5c:	ldrb	w0, [sp, #79]
  408b60:	ubfx	x0, x0, #7, #1
  408b64:	and	w0, w0, #0xff
  408b68:	and	x0, x0, #0xff
  408b6c:	str	x0, [sp, #376]
  408b70:	ldr	x0, [sp, #392]
  408b74:	lsl	x1, x0, #3
  408b78:	ldr	x0, [sp, #368]
  408b7c:	lsr	x0, x0, #61
  408b80:	orr	x0, x1, x0
  408b84:	str	x0, [sp, #392]
  408b88:	ldr	x0, [sp, #368]
  408b8c:	lsl	x0, x0, #3
  408b90:	str	x0, [sp, #368]
  408b94:	ldr	x1, [sp, #272]
  408b98:	mov	x0, #0x7fff                	// #32767
  408b9c:	cmp	x1, x0
  408ba0:	b.ne	408bb8 <ferror@plt+0x6f68>  // b.any
  408ba4:	ldr	x1, [sp, #392]
  408ba8:	ldr	x0, [sp, #368]
  408bac:	orr	x0, x1, x0
  408bb0:	cmp	x0, #0x0
  408bb4:	b.ne	408bc4 <ferror@plt+0x6f74>  // b.any
  408bb8:	ldr	x0, [sp, #376]
  408bbc:	eor	x0, x0, #0x1
  408bc0:	str	x0, [sp, #376]
  408bc4:	ldr	x1, [sp, #280]
  408bc8:	ldr	x0, [sp, #376]
  408bcc:	cmp	x1, x0
  408bd0:	b.ne	4096b8 <ferror@plt+0x7a68>  // b.any
  408bd4:	ldr	x0, [sp, #280]
  408bd8:	str	x0, [sp, #344]
  408bdc:	ldr	x0, [sp, #288]
  408be0:	mov	w1, w0
  408be4:	ldr	x0, [sp, #272]
  408be8:	sub	w0, w1, w0
  408bec:	str	w0, [sp, #316]
  408bf0:	ldr	w0, [sp, #316]
  408bf4:	cmp	w0, #0x0
  408bf8:	b.le	408ef8 <ferror@plt+0x72a8>
  408bfc:	ldr	x0, [sp, #288]
  408c00:	str	x0, [sp, #336]
  408c04:	ldr	x0, [sp, #272]
  408c08:	cmp	x0, #0x0
  408c0c:	b.ne	408d3c <ferror@plt+0x70ec>  // b.any
  408c10:	ldr	x1, [sp, #392]
  408c14:	ldr	x0, [sp, #368]
  408c18:	orr	x0, x1, x0
  408c1c:	cmp	x0, #0x0
  408c20:	b.ne	408c78 <ferror@plt+0x7028>  // b.any
  408c24:	ldr	x1, [sp, #288]
  408c28:	mov	x0, #0x7fff                	// #32767
  408c2c:	cmp	x1, x0
  408c30:	b.ne	408c64 <ferror@plt+0x7014>  // b.any
  408c34:	ldr	x1, [sp, #384]
  408c38:	ldr	x0, [sp, #360]
  408c3c:	orr	x0, x1, x0
  408c40:	cmp	x0, #0x0
  408c44:	b.eq	408c64 <ferror@plt+0x7014>  // b.none
  408c48:	ldr	x0, [sp, #384]
  408c4c:	and	x0, x0, #0x4000000000000
  408c50:	cmp	x0, #0x0
  408c54:	b.ne	408c64 <ferror@plt+0x7014>  // b.any
  408c58:	ldr	w0, [sp, #356]
  408c5c:	orr	w0, w0, #0x1
  408c60:	str	w0, [sp, #356]
  408c64:	ldr	x0, [sp, #360]
  408c68:	str	x0, [sp, #328]
  408c6c:	ldr	x0, [sp, #384]
  408c70:	str	x0, [sp, #320]
  408c74:	b	40a38c <ferror@plt+0x873c>
  408c78:	ldr	w0, [sp, #316]
  408c7c:	sub	w0, w0, #0x1
  408c80:	str	w0, [sp, #316]
  408c84:	ldr	w0, [sp, #316]
  408c88:	cmp	w0, #0x0
  408c8c:	b.ne	408cd8 <ferror@plt+0x7088>  // b.any
  408c90:	ldr	x1, [sp, #360]
  408c94:	ldr	x0, [sp, #368]
  408c98:	add	x0, x1, x0
  408c9c:	str	x0, [sp, #160]
  408ca0:	ldr	x1, [sp, #384]
  408ca4:	ldr	x0, [sp, #392]
  408ca8:	add	x1, x1, x0
  408cac:	ldr	x2, [sp, #160]
  408cb0:	ldr	x0, [sp, #360]
  408cb4:	cmp	x2, x0
  408cb8:	cset	w0, cc  // cc = lo, ul, last
  408cbc:	and	w0, w0, #0xff
  408cc0:	and	x0, x0, #0xff
  408cc4:	add	x0, x1, x0
  408cc8:	str	x0, [sp, #320]
  408ccc:	ldr	x0, [sp, #160]
  408cd0:	str	x0, [sp, #328]
  408cd4:	b	4095c0 <ferror@plt+0x7970>
  408cd8:	ldr	x1, [sp, #288]
  408cdc:	mov	x0, #0x7fff                	// #32767
  408ce0:	cmp	x1, x0
  408ce4:	b.ne	408db0 <ferror@plt+0x7160>  // b.any
  408ce8:	ldr	x1, [sp, #288]
  408cec:	mov	x0, #0x7fff                	// #32767
  408cf0:	cmp	x1, x0
  408cf4:	b.ne	408d28 <ferror@plt+0x70d8>  // b.any
  408cf8:	ldr	x1, [sp, #384]
  408cfc:	ldr	x0, [sp, #360]
  408d00:	orr	x0, x1, x0
  408d04:	cmp	x0, #0x0
  408d08:	b.eq	408d28 <ferror@plt+0x70d8>  // b.none
  408d0c:	ldr	x0, [sp, #384]
  408d10:	and	x0, x0, #0x4000000000000
  408d14:	cmp	x0, #0x0
  408d18:	b.ne	408d28 <ferror@plt+0x70d8>  // b.any
  408d1c:	ldr	w0, [sp, #356]
  408d20:	orr	w0, w0, #0x1
  408d24:	str	w0, [sp, #356]
  408d28:	ldr	x0, [sp, #360]
  408d2c:	str	x0, [sp, #328]
  408d30:	ldr	x0, [sp, #384]
  408d34:	str	x0, [sp, #320]
  408d38:	b	40a38c <ferror@plt+0x873c>
  408d3c:	ldr	x1, [sp, #288]
  408d40:	mov	x0, #0x7fff                	// #32767
  408d44:	cmp	x1, x0
  408d48:	b.ne	408da0 <ferror@plt+0x7150>  // b.any
  408d4c:	ldr	x1, [sp, #288]
  408d50:	mov	x0, #0x7fff                	// #32767
  408d54:	cmp	x1, x0
  408d58:	b.ne	408d8c <ferror@plt+0x713c>  // b.any
  408d5c:	ldr	x1, [sp, #384]
  408d60:	ldr	x0, [sp, #360]
  408d64:	orr	x0, x1, x0
  408d68:	cmp	x0, #0x0
  408d6c:	b.eq	408d8c <ferror@plt+0x713c>  // b.none
  408d70:	ldr	x0, [sp, #384]
  408d74:	and	x0, x0, #0x4000000000000
  408d78:	cmp	x0, #0x0
  408d7c:	b.ne	408d8c <ferror@plt+0x713c>  // b.any
  408d80:	ldr	w0, [sp, #356]
  408d84:	orr	w0, w0, #0x1
  408d88:	str	w0, [sp, #356]
  408d8c:	ldr	x0, [sp, #360]
  408d90:	str	x0, [sp, #328]
  408d94:	ldr	x0, [sp, #384]
  408d98:	str	x0, [sp, #320]
  408d9c:	b	40a38c <ferror@plt+0x873c>
  408da0:	ldr	x0, [sp, #392]
  408da4:	orr	x0, x0, #0x8000000000000
  408da8:	str	x0, [sp, #392]
  408dac:	b	408db4 <ferror@plt+0x7164>
  408db0:	nop
  408db4:	ldr	w0, [sp, #316]
  408db8:	cmp	w0, #0x74
  408dbc:	b.gt	408e90 <ferror@plt+0x7240>
  408dc0:	ldr	w0, [sp, #316]
  408dc4:	cmp	w0, #0x3f
  408dc8:	b.gt	408e30 <ferror@plt+0x71e0>
  408dcc:	mov	w1, #0x40                  	// #64
  408dd0:	ldr	w0, [sp, #316]
  408dd4:	sub	w0, w1, w0
  408dd8:	ldr	x1, [sp, #392]
  408ddc:	lsl	x1, x1, x0
  408de0:	ldr	w0, [sp, #316]
  408de4:	ldr	x2, [sp, #368]
  408de8:	lsr	x0, x2, x0
  408dec:	orr	x1, x1, x0
  408df0:	mov	w2, #0x40                  	// #64
  408df4:	ldr	w0, [sp, #316]
  408df8:	sub	w0, w2, w0
  408dfc:	ldr	x2, [sp, #368]
  408e00:	lsl	x0, x2, x0
  408e04:	cmp	x0, #0x0
  408e08:	cset	w0, ne  // ne = any
  408e0c:	and	w0, w0, #0xff
  408e10:	sxtw	x0, w0
  408e14:	orr	x0, x1, x0
  408e18:	str	x0, [sp, #368]
  408e1c:	ldr	w0, [sp, #316]
  408e20:	ldr	x1, [sp, #392]
  408e24:	lsr	x0, x1, x0
  408e28:	str	x0, [sp, #392]
  408e2c:	b	408eb0 <ferror@plt+0x7260>
  408e30:	ldr	w0, [sp, #316]
  408e34:	sub	w0, w0, #0x40
  408e38:	ldr	x1, [sp, #392]
  408e3c:	lsr	x1, x1, x0
  408e40:	ldr	w0, [sp, #316]
  408e44:	cmp	w0, #0x40
  408e48:	b.eq	408e64 <ferror@plt+0x7214>  // b.none
  408e4c:	mov	w2, #0x80                  	// #128
  408e50:	ldr	w0, [sp, #316]
  408e54:	sub	w0, w2, w0
  408e58:	ldr	x2, [sp, #392]
  408e5c:	lsl	x0, x2, x0
  408e60:	b	408e68 <ferror@plt+0x7218>
  408e64:	mov	x0, #0x0                   	// #0
  408e68:	ldr	x2, [sp, #368]
  408e6c:	orr	x0, x0, x2
  408e70:	cmp	x0, #0x0
  408e74:	cset	w0, ne  // ne = any
  408e78:	and	w0, w0, #0xff
  408e7c:	and	x0, x0, #0xff
  408e80:	orr	x0, x1, x0
  408e84:	str	x0, [sp, #368]
  408e88:	str	xzr, [sp, #392]
  408e8c:	b	408eb0 <ferror@plt+0x7260>
  408e90:	ldr	x1, [sp, #392]
  408e94:	ldr	x0, [sp, #368]
  408e98:	orr	x0, x1, x0
  408e9c:	cmp	x0, #0x0
  408ea0:	b.eq	408eb0 <ferror@plt+0x7260>  // b.none
  408ea4:	mov	x0, #0x1                   	// #1
  408ea8:	str	x0, [sp, #368]
  408eac:	str	xzr, [sp, #392]
  408eb0:	ldr	x1, [sp, #360]
  408eb4:	ldr	x0, [sp, #368]
  408eb8:	add	x0, x1, x0
  408ebc:	str	x0, [sp, #152]
  408ec0:	ldr	x1, [sp, #384]
  408ec4:	ldr	x0, [sp, #392]
  408ec8:	add	x1, x1, x0
  408ecc:	ldr	x2, [sp, #152]
  408ed0:	ldr	x0, [sp, #360]
  408ed4:	cmp	x2, x0
  408ed8:	cset	w0, cc  // cc = lo, ul, last
  408edc:	and	w0, w0, #0xff
  408ee0:	and	x0, x0, #0xff
  408ee4:	add	x0, x1, x0
  408ee8:	str	x0, [sp, #320]
  408eec:	ldr	x0, [sp, #152]
  408ef0:	str	x0, [sp, #328]
  408ef4:	b	4095c0 <ferror@plt+0x7970>
  408ef8:	ldr	w0, [sp, #316]
  408efc:	cmp	w0, #0x0
  408f00:	b.ge	40920c <ferror@plt+0x75bc>  // b.tcont
  408f04:	ldr	w0, [sp, #316]
  408f08:	neg	w0, w0
  408f0c:	str	w0, [sp, #316]
  408f10:	ldr	x0, [sp, #272]
  408f14:	str	x0, [sp, #336]
  408f18:	ldr	x0, [sp, #288]
  408f1c:	cmp	x0, #0x0
  408f20:	b.ne	409050 <ferror@plt+0x7400>  // b.any
  408f24:	ldr	x1, [sp, #384]
  408f28:	ldr	x0, [sp, #360]
  408f2c:	orr	x0, x1, x0
  408f30:	cmp	x0, #0x0
  408f34:	b.ne	408f8c <ferror@plt+0x733c>  // b.any
  408f38:	ldr	x1, [sp, #272]
  408f3c:	mov	x0, #0x7fff                	// #32767
  408f40:	cmp	x1, x0
  408f44:	b.ne	408f78 <ferror@plt+0x7328>  // b.any
  408f48:	ldr	x1, [sp, #392]
  408f4c:	ldr	x0, [sp, #368]
  408f50:	orr	x0, x1, x0
  408f54:	cmp	x0, #0x0
  408f58:	b.eq	408f78 <ferror@plt+0x7328>  // b.none
  408f5c:	ldr	x0, [sp, #392]
  408f60:	and	x0, x0, #0x4000000000000
  408f64:	cmp	x0, #0x0
  408f68:	b.ne	408f78 <ferror@plt+0x7328>  // b.any
  408f6c:	ldr	w0, [sp, #356]
  408f70:	orr	w0, w0, #0x1
  408f74:	str	w0, [sp, #356]
  408f78:	ldr	x0, [sp, #368]
  408f7c:	str	x0, [sp, #328]
  408f80:	ldr	x0, [sp, #392]
  408f84:	str	x0, [sp, #320]
  408f88:	b	40a38c <ferror@plt+0x873c>
  408f8c:	ldr	w0, [sp, #316]
  408f90:	sub	w0, w0, #0x1
  408f94:	str	w0, [sp, #316]
  408f98:	ldr	w0, [sp, #316]
  408f9c:	cmp	w0, #0x0
  408fa0:	b.ne	408fec <ferror@plt+0x739c>  // b.any
  408fa4:	ldr	x1, [sp, #368]
  408fa8:	ldr	x0, [sp, #360]
  408fac:	add	x0, x1, x0
  408fb0:	str	x0, [sp, #176]
  408fb4:	ldr	x1, [sp, #392]
  408fb8:	ldr	x0, [sp, #384]
  408fbc:	add	x1, x1, x0
  408fc0:	ldr	x2, [sp, #176]
  408fc4:	ldr	x0, [sp, #368]
  408fc8:	cmp	x2, x0
  408fcc:	cset	w0, cc  // cc = lo, ul, last
  408fd0:	and	w0, w0, #0xff
  408fd4:	and	x0, x0, #0xff
  408fd8:	add	x0, x1, x0
  408fdc:	str	x0, [sp, #320]
  408fe0:	ldr	x0, [sp, #176]
  408fe4:	str	x0, [sp, #328]
  408fe8:	b	4095c0 <ferror@plt+0x7970>
  408fec:	ldr	x1, [sp, #272]
  408ff0:	mov	x0, #0x7fff                	// #32767
  408ff4:	cmp	x1, x0
  408ff8:	b.ne	4090c4 <ferror@plt+0x7474>  // b.any
  408ffc:	ldr	x1, [sp, #272]
  409000:	mov	x0, #0x7fff                	// #32767
  409004:	cmp	x1, x0
  409008:	b.ne	40903c <ferror@plt+0x73ec>  // b.any
  40900c:	ldr	x1, [sp, #392]
  409010:	ldr	x0, [sp, #368]
  409014:	orr	x0, x1, x0
  409018:	cmp	x0, #0x0
  40901c:	b.eq	40903c <ferror@plt+0x73ec>  // b.none
  409020:	ldr	x0, [sp, #392]
  409024:	and	x0, x0, #0x4000000000000
  409028:	cmp	x0, #0x0
  40902c:	b.ne	40903c <ferror@plt+0x73ec>  // b.any
  409030:	ldr	w0, [sp, #356]
  409034:	orr	w0, w0, #0x1
  409038:	str	w0, [sp, #356]
  40903c:	ldr	x0, [sp, #368]
  409040:	str	x0, [sp, #328]
  409044:	ldr	x0, [sp, #392]
  409048:	str	x0, [sp, #320]
  40904c:	b	40a38c <ferror@plt+0x873c>
  409050:	ldr	x1, [sp, #272]
  409054:	mov	x0, #0x7fff                	// #32767
  409058:	cmp	x1, x0
  40905c:	b.ne	4090b4 <ferror@plt+0x7464>  // b.any
  409060:	ldr	x1, [sp, #272]
  409064:	mov	x0, #0x7fff                	// #32767
  409068:	cmp	x1, x0
  40906c:	b.ne	4090a0 <ferror@plt+0x7450>  // b.any
  409070:	ldr	x1, [sp, #392]
  409074:	ldr	x0, [sp, #368]
  409078:	orr	x0, x1, x0
  40907c:	cmp	x0, #0x0
  409080:	b.eq	4090a0 <ferror@plt+0x7450>  // b.none
  409084:	ldr	x0, [sp, #392]
  409088:	and	x0, x0, #0x4000000000000
  40908c:	cmp	x0, #0x0
  409090:	b.ne	4090a0 <ferror@plt+0x7450>  // b.any
  409094:	ldr	w0, [sp, #356]
  409098:	orr	w0, w0, #0x1
  40909c:	str	w0, [sp, #356]
  4090a0:	ldr	x0, [sp, #368]
  4090a4:	str	x0, [sp, #328]
  4090a8:	ldr	x0, [sp, #392]
  4090ac:	str	x0, [sp, #320]
  4090b0:	b	40a38c <ferror@plt+0x873c>
  4090b4:	ldr	x0, [sp, #384]
  4090b8:	orr	x0, x0, #0x8000000000000
  4090bc:	str	x0, [sp, #384]
  4090c0:	b	4090c8 <ferror@plt+0x7478>
  4090c4:	nop
  4090c8:	ldr	w0, [sp, #316]
  4090cc:	cmp	w0, #0x74
  4090d0:	b.gt	4091a4 <ferror@plt+0x7554>
  4090d4:	ldr	w0, [sp, #316]
  4090d8:	cmp	w0, #0x3f
  4090dc:	b.gt	409144 <ferror@plt+0x74f4>
  4090e0:	mov	w1, #0x40                  	// #64
  4090e4:	ldr	w0, [sp, #316]
  4090e8:	sub	w0, w1, w0
  4090ec:	ldr	x1, [sp, #384]
  4090f0:	lsl	x1, x1, x0
  4090f4:	ldr	w0, [sp, #316]
  4090f8:	ldr	x2, [sp, #360]
  4090fc:	lsr	x0, x2, x0
  409100:	orr	x1, x1, x0
  409104:	mov	w2, #0x40                  	// #64
  409108:	ldr	w0, [sp, #316]
  40910c:	sub	w0, w2, w0
  409110:	ldr	x2, [sp, #360]
  409114:	lsl	x0, x2, x0
  409118:	cmp	x0, #0x0
  40911c:	cset	w0, ne  // ne = any
  409120:	and	w0, w0, #0xff
  409124:	sxtw	x0, w0
  409128:	orr	x0, x1, x0
  40912c:	str	x0, [sp, #360]
  409130:	ldr	w0, [sp, #316]
  409134:	ldr	x1, [sp, #384]
  409138:	lsr	x0, x1, x0
  40913c:	str	x0, [sp, #384]
  409140:	b	4091c4 <ferror@plt+0x7574>
  409144:	ldr	w0, [sp, #316]
  409148:	sub	w0, w0, #0x40
  40914c:	ldr	x1, [sp, #384]
  409150:	lsr	x1, x1, x0
  409154:	ldr	w0, [sp, #316]
  409158:	cmp	w0, #0x40
  40915c:	b.eq	409178 <ferror@plt+0x7528>  // b.none
  409160:	mov	w2, #0x80                  	// #128
  409164:	ldr	w0, [sp, #316]
  409168:	sub	w0, w2, w0
  40916c:	ldr	x2, [sp, #384]
  409170:	lsl	x0, x2, x0
  409174:	b	40917c <ferror@plt+0x752c>
  409178:	mov	x0, #0x0                   	// #0
  40917c:	ldr	x2, [sp, #360]
  409180:	orr	x0, x0, x2
  409184:	cmp	x0, #0x0
  409188:	cset	w0, ne  // ne = any
  40918c:	and	w0, w0, #0xff
  409190:	and	x0, x0, #0xff
  409194:	orr	x0, x1, x0
  409198:	str	x0, [sp, #360]
  40919c:	str	xzr, [sp, #384]
  4091a0:	b	4091c4 <ferror@plt+0x7574>
  4091a4:	ldr	x1, [sp, #384]
  4091a8:	ldr	x0, [sp, #360]
  4091ac:	orr	x0, x1, x0
  4091b0:	cmp	x0, #0x0
  4091b4:	b.eq	4091c4 <ferror@plt+0x7574>  // b.none
  4091b8:	mov	x0, #0x1                   	// #1
  4091bc:	str	x0, [sp, #360]
  4091c0:	str	xzr, [sp, #384]
  4091c4:	ldr	x1, [sp, #368]
  4091c8:	ldr	x0, [sp, #360]
  4091cc:	add	x0, x1, x0
  4091d0:	str	x0, [sp, #168]
  4091d4:	ldr	x1, [sp, #392]
  4091d8:	ldr	x0, [sp, #384]
  4091dc:	add	x1, x1, x0
  4091e0:	ldr	x2, [sp, #168]
  4091e4:	ldr	x0, [sp, #368]
  4091e8:	cmp	x2, x0
  4091ec:	cset	w0, cc  // cc = lo, ul, last
  4091f0:	and	w0, w0, #0xff
  4091f4:	and	x0, x0, #0xff
  4091f8:	add	x0, x1, x0
  4091fc:	str	x0, [sp, #320]
  409200:	ldr	x0, [sp, #168]
  409204:	str	x0, [sp, #328]
  409208:	b	4095c0 <ferror@plt+0x7970>
  40920c:	ldr	x0, [sp, #288]
  409210:	add	x0, x0, #0x1
  409214:	and	x0, x0, #0x7ffe
  409218:	cmp	x0, #0x0
  40921c:	b.ne	4094a0 <ferror@plt+0x7850>  // b.any
  409220:	ldr	x0, [sp, #288]
  409224:	cmp	x0, #0x0
  409228:	b.ne	4092fc <ferror@plt+0x76ac>  // b.any
  40922c:	str	xzr, [sp, #336]
  409230:	ldr	x1, [sp, #384]
  409234:	ldr	x0, [sp, #360]
  409238:	orr	x0, x1, x0
  40923c:	cmp	x0, #0x0
  409240:	b.ne	409268 <ferror@plt+0x7618>  // b.any
  409244:	ldr	x1, [sp, #392]
  409248:	ldr	x0, [sp, #368]
  40924c:	orr	x0, x1, x0
  409250:	cmp	x0, #0x0
  409254:	ldr	x0, [sp, #368]
  409258:	str	x0, [sp, #328]
  40925c:	ldr	x0, [sp, #392]
  409260:	str	x0, [sp, #320]
  409264:	b	40a38c <ferror@plt+0x873c>
  409268:	ldr	x1, [sp, #392]
  40926c:	ldr	x0, [sp, #368]
  409270:	orr	x0, x1, x0
  409274:	cmp	x0, #0x0
  409278:	b.ne	409290 <ferror@plt+0x7640>  // b.any
  40927c:	ldr	x0, [sp, #360]
  409280:	str	x0, [sp, #328]
  409284:	ldr	x0, [sp, #384]
  409288:	str	x0, [sp, #320]
  40928c:	b	40a38c <ferror@plt+0x873c>
  409290:	ldr	x1, [sp, #360]
  409294:	ldr	x0, [sp, #368]
  409298:	add	x0, x1, x0
  40929c:	str	x0, [sp, #184]
  4092a0:	ldr	x1, [sp, #384]
  4092a4:	ldr	x0, [sp, #392]
  4092a8:	add	x1, x1, x0
  4092ac:	ldr	x2, [sp, #184]
  4092b0:	ldr	x0, [sp, #360]
  4092b4:	cmp	x2, x0
  4092b8:	cset	w0, cc  // cc = lo, ul, last
  4092bc:	and	w0, w0, #0xff
  4092c0:	and	x0, x0, #0xff
  4092c4:	add	x0, x1, x0
  4092c8:	str	x0, [sp, #320]
  4092cc:	ldr	x0, [sp, #184]
  4092d0:	str	x0, [sp, #328]
  4092d4:	ldr	x0, [sp, #320]
  4092d8:	and	x0, x0, #0x8000000000000
  4092dc:	cmp	x0, #0x0
  4092e0:	b.eq	40a368 <ferror@plt+0x8718>  // b.none
  4092e4:	ldr	x0, [sp, #320]
  4092e8:	and	x0, x0, #0xfff7ffffffffffff
  4092ec:	str	x0, [sp, #320]
  4092f0:	mov	x0, #0x1                   	// #1
  4092f4:	str	x0, [sp, #336]
  4092f8:	b	40a368 <ferror@plt+0x8718>
  4092fc:	ldr	x1, [sp, #288]
  409300:	mov	x0, #0x7fff                	// #32767
  409304:	cmp	x1, x0
  409308:	b.ne	40933c <ferror@plt+0x76ec>  // b.any
  40930c:	ldr	x1, [sp, #384]
  409310:	ldr	x0, [sp, #360]
  409314:	orr	x0, x1, x0
  409318:	cmp	x0, #0x0
  40931c:	b.eq	40933c <ferror@plt+0x76ec>  // b.none
  409320:	ldr	x0, [sp, #384]
  409324:	and	x0, x0, #0x4000000000000
  409328:	cmp	x0, #0x0
  40932c:	b.ne	40933c <ferror@plt+0x76ec>  // b.any
  409330:	ldr	w0, [sp, #356]
  409334:	orr	w0, w0, #0x1
  409338:	str	w0, [sp, #356]
  40933c:	ldr	x1, [sp, #272]
  409340:	mov	x0, #0x7fff                	// #32767
  409344:	cmp	x1, x0
  409348:	b.ne	40937c <ferror@plt+0x772c>  // b.any
  40934c:	ldr	x1, [sp, #392]
  409350:	ldr	x0, [sp, #368]
  409354:	orr	x0, x1, x0
  409358:	cmp	x0, #0x0
  40935c:	b.eq	40937c <ferror@plt+0x772c>  // b.none
  409360:	ldr	x0, [sp, #392]
  409364:	and	x0, x0, #0x4000000000000
  409368:	cmp	x0, #0x0
  40936c:	b.ne	40937c <ferror@plt+0x772c>  // b.any
  409370:	ldr	w0, [sp, #356]
  409374:	orr	w0, w0, #0x1
  409378:	str	w0, [sp, #356]
  40937c:	mov	x0, #0x7fff                	// #32767
  409380:	str	x0, [sp, #336]
  409384:	ldr	x1, [sp, #384]
  409388:	ldr	x0, [sp, #360]
  40938c:	orr	x0, x1, x0
  409390:	cmp	x0, #0x0
  409394:	b.ne	4093ac <ferror@plt+0x775c>  // b.any
  409398:	ldr	x0, [sp, #368]
  40939c:	str	x0, [sp, #328]
  4093a0:	ldr	x0, [sp, #392]
  4093a4:	str	x0, [sp, #320]
  4093a8:	b	40a38c <ferror@plt+0x873c>
  4093ac:	ldr	x1, [sp, #392]
  4093b0:	ldr	x0, [sp, #368]
  4093b4:	orr	x0, x1, x0
  4093b8:	cmp	x0, #0x0
  4093bc:	b.ne	4093d4 <ferror@plt+0x7784>  // b.any
  4093c0:	ldr	x0, [sp, #360]
  4093c4:	str	x0, [sp, #328]
  4093c8:	ldr	x0, [sp, #384]
  4093cc:	str	x0, [sp, #320]
  4093d0:	b	40a38c <ferror@plt+0x873c>
  4093d4:	ldr	x0, [sp, #360]
  4093d8:	lsr	x1, x0, #3
  4093dc:	ldr	x0, [sp, #384]
  4093e0:	lsl	x0, x0, #61
  4093e4:	orr	x0, x1, x0
  4093e8:	str	x0, [sp, #360]
  4093ec:	ldr	x0, [sp, #384]
  4093f0:	lsr	x0, x0, #3
  4093f4:	str	x0, [sp, #384]
  4093f8:	ldr	x0, [sp, #368]
  4093fc:	lsr	x1, x0, #3
  409400:	ldr	x0, [sp, #392]
  409404:	lsl	x0, x0, #61
  409408:	orr	x0, x1, x0
  40940c:	str	x0, [sp, #368]
  409410:	ldr	x0, [sp, #392]
  409414:	lsr	x0, x0, #3
  409418:	str	x0, [sp, #392]
  40941c:	ldr	x0, [sp, #384]
  409420:	and	x0, x0, #0x800000000000
  409424:	cmp	x0, #0x0
  409428:	b.eq	409458 <ferror@plt+0x7808>  // b.none
  40942c:	ldr	x0, [sp, #392]
  409430:	and	x0, x0, #0x800000000000
  409434:	cmp	x0, #0x0
  409438:	b.ne	409458 <ferror@plt+0x7808>  // b.any
  40943c:	ldr	x0, [sp, #376]
  409440:	str	x0, [sp, #344]
  409444:	ldr	x0, [sp, #368]
  409448:	str	x0, [sp, #328]
  40944c:	ldr	x0, [sp, #392]
  409450:	str	x0, [sp, #320]
  409454:	b	409470 <ferror@plt+0x7820>
  409458:	ldr	x0, [sp, #280]
  40945c:	str	x0, [sp, #344]
  409460:	ldr	x0, [sp, #360]
  409464:	str	x0, [sp, #328]
  409468:	ldr	x0, [sp, #384]
  40946c:	str	x0, [sp, #320]
  409470:	mov	x0, #0x3                   	// #3
  409474:	str	x0, [sp, #248]
  409478:	ldr	x0, [sp, #320]
  40947c:	lsl	x1, x0, #3
  409480:	ldr	x0, [sp, #328]
  409484:	lsr	x0, x0, #61
  409488:	orr	x0, x1, x0
  40948c:	str	x0, [sp, #320]
  409490:	ldr	x0, [sp, #328]
  409494:	lsl	x0, x0, #3
  409498:	str	x0, [sp, #328]
  40949c:	b	40a38c <ferror@plt+0x873c>
  4094a0:	ldr	x1, [sp, #360]
  4094a4:	ldr	x0, [sp, #368]
  4094a8:	add	x0, x1, x0
  4094ac:	str	x0, [sp, #192]
  4094b0:	ldr	x1, [sp, #384]
  4094b4:	ldr	x0, [sp, #392]
  4094b8:	add	x1, x1, x0
  4094bc:	ldr	x2, [sp, #192]
  4094c0:	ldr	x0, [sp, #360]
  4094c4:	cmp	x2, x0
  4094c8:	cset	w0, cc  // cc = lo, ul, last
  4094cc:	and	w0, w0, #0xff
  4094d0:	and	x0, x0, #0xff
  4094d4:	add	x0, x1, x0
  4094d8:	str	x0, [sp, #320]
  4094dc:	ldr	x0, [sp, #192]
  4094e0:	str	x0, [sp, #328]
  4094e4:	ldr	x0, [sp, #288]
  4094e8:	add	x0, x0, #0x1
  4094ec:	str	x0, [sp, #336]
  4094f0:	ldr	x0, [sp, #320]
  4094f4:	lsl	x1, x0, #63
  4094f8:	ldr	x0, [sp, #328]
  4094fc:	lsr	x0, x0, #1
  409500:	orr	x1, x1, x0
  409504:	ldr	x0, [sp, #328]
  409508:	and	x0, x0, #0x1
  40950c:	orr	x0, x1, x0
  409510:	str	x0, [sp, #328]
  409514:	ldr	x0, [sp, #320]
  409518:	lsr	x0, x0, #1
  40951c:	str	x0, [sp, #320]
  409520:	ldr	x1, [sp, #336]
  409524:	mov	x0, #0x7fff                	// #32767
  409528:	cmp	x1, x0
  40952c:	b.ne	40a370 <ferror@plt+0x8720>  // b.any
  409530:	ldr	x0, [sp, #296]
  409534:	and	x0, x0, #0xc00000
  409538:	cmp	x0, #0x0
  40953c:	b.eq	409578 <ferror@plt+0x7928>  // b.none
  409540:	ldr	x0, [sp, #296]
  409544:	and	x0, x0, #0xc00000
  409548:	cmp	x0, #0x400, lsl #12
  40954c:	b.ne	40955c <ferror@plt+0x790c>  // b.any
  409550:	ldr	x0, [sp, #344]
  409554:	cmp	x0, #0x0
  409558:	b.eq	409578 <ferror@plt+0x7928>  // b.none
  40955c:	ldr	x0, [sp, #296]
  409560:	and	x0, x0, #0xc00000
  409564:	cmp	x0, #0x800, lsl #12
  409568:	b.ne	40958c <ferror@plt+0x793c>  // b.any
  40956c:	ldr	x0, [sp, #344]
  409570:	cmp	x0, #0x0
  409574:	b.eq	40958c <ferror@plt+0x793c>  // b.none
  409578:	mov	x0, #0x7fff                	// #32767
  40957c:	str	x0, [sp, #336]
  409580:	str	xzr, [sp, #328]
  409584:	str	xzr, [sp, #320]
  409588:	b	4095a4 <ferror@plt+0x7954>
  40958c:	mov	x0, #0x7ffe                	// #32766
  409590:	str	x0, [sp, #336]
  409594:	mov	x0, #0xffffffffffffffff    	// #-1
  409598:	str	x0, [sp, #328]
  40959c:	mov	x0, #0xffffffffffffffff    	// #-1
  4095a0:	str	x0, [sp, #320]
  4095a4:	ldr	w0, [sp, #356]
  4095a8:	orr	w0, w0, #0x10
  4095ac:	str	w0, [sp, #356]
  4095b0:	ldr	w0, [sp, #356]
  4095b4:	orr	w0, w0, #0x4
  4095b8:	str	w0, [sp, #356]
  4095bc:	b	40a370 <ferror@plt+0x8720>
  4095c0:	ldr	x0, [sp, #320]
  4095c4:	and	x0, x0, #0x8000000000000
  4095c8:	cmp	x0, #0x0
  4095cc:	b.eq	40a378 <ferror@plt+0x8728>  // b.none
  4095d0:	ldr	x0, [sp, #320]
  4095d4:	and	x0, x0, #0xfff7ffffffffffff
  4095d8:	str	x0, [sp, #320]
  4095dc:	ldr	x0, [sp, #336]
  4095e0:	add	x0, x0, #0x1
  4095e4:	str	x0, [sp, #336]
  4095e8:	ldr	x0, [sp, #320]
  4095ec:	lsl	x1, x0, #63
  4095f0:	ldr	x0, [sp, #328]
  4095f4:	lsr	x0, x0, #1
  4095f8:	orr	x1, x1, x0
  4095fc:	ldr	x0, [sp, #328]
  409600:	and	x0, x0, #0x1
  409604:	orr	x0, x1, x0
  409608:	str	x0, [sp, #328]
  40960c:	ldr	x0, [sp, #320]
  409610:	lsr	x0, x0, #1
  409614:	str	x0, [sp, #320]
  409618:	ldr	x1, [sp, #336]
  40961c:	mov	x0, #0x7fff                	// #32767
  409620:	cmp	x1, x0
  409624:	b.ne	40a378 <ferror@plt+0x8728>  // b.any
  409628:	ldr	x0, [sp, #296]
  40962c:	and	x0, x0, #0xc00000
  409630:	cmp	x0, #0x0
  409634:	b.eq	409670 <ferror@plt+0x7a20>  // b.none
  409638:	ldr	x0, [sp, #296]
  40963c:	and	x0, x0, #0xc00000
  409640:	cmp	x0, #0x400, lsl #12
  409644:	b.ne	409654 <ferror@plt+0x7a04>  // b.any
  409648:	ldr	x0, [sp, #344]
  40964c:	cmp	x0, #0x0
  409650:	b.eq	409670 <ferror@plt+0x7a20>  // b.none
  409654:	ldr	x0, [sp, #296]
  409658:	and	x0, x0, #0xc00000
  40965c:	cmp	x0, #0x800, lsl #12
  409660:	b.ne	409684 <ferror@plt+0x7a34>  // b.any
  409664:	ldr	x0, [sp, #344]
  409668:	cmp	x0, #0x0
  40966c:	b.eq	409684 <ferror@plt+0x7a34>  // b.none
  409670:	mov	x0, #0x7fff                	// #32767
  409674:	str	x0, [sp, #336]
  409678:	str	xzr, [sp, #328]
  40967c:	str	xzr, [sp, #320]
  409680:	b	40969c <ferror@plt+0x7a4c>
  409684:	mov	x0, #0x7ffe                	// #32766
  409688:	str	x0, [sp, #336]
  40968c:	mov	x0, #0xffffffffffffffff    	// #-1
  409690:	str	x0, [sp, #328]
  409694:	mov	x0, #0xffffffffffffffff    	// #-1
  409698:	str	x0, [sp, #320]
  40969c:	ldr	w0, [sp, #356]
  4096a0:	orr	w0, w0, #0x10
  4096a4:	str	w0, [sp, #356]
  4096a8:	ldr	w0, [sp, #356]
  4096ac:	orr	w0, w0, #0x4
  4096b0:	str	w0, [sp, #356]
  4096b4:	b	40a38c <ferror@plt+0x873c>
  4096b8:	ldr	x0, [sp, #288]
  4096bc:	mov	w1, w0
  4096c0:	ldr	x0, [sp, #272]
  4096c4:	sub	w0, w1, w0
  4096c8:	str	w0, [sp, #312]
  4096cc:	ldr	w0, [sp, #312]
  4096d0:	cmp	w0, #0x0
  4096d4:	b.le	4099dc <ferror@plt+0x7d8c>
  4096d8:	ldr	x0, [sp, #288]
  4096dc:	str	x0, [sp, #336]
  4096e0:	ldr	x0, [sp, #280]
  4096e4:	str	x0, [sp, #344]
  4096e8:	ldr	x0, [sp, #272]
  4096ec:	cmp	x0, #0x0
  4096f0:	b.ne	409820 <ferror@plt+0x7bd0>  // b.any
  4096f4:	ldr	x1, [sp, #392]
  4096f8:	ldr	x0, [sp, #368]
  4096fc:	orr	x0, x1, x0
  409700:	cmp	x0, #0x0
  409704:	b.ne	40975c <ferror@plt+0x7b0c>  // b.any
  409708:	ldr	x1, [sp, #288]
  40970c:	mov	x0, #0x7fff                	// #32767
  409710:	cmp	x1, x0
  409714:	b.ne	409748 <ferror@plt+0x7af8>  // b.any
  409718:	ldr	x1, [sp, #384]
  40971c:	ldr	x0, [sp, #360]
  409720:	orr	x0, x1, x0
  409724:	cmp	x0, #0x0
  409728:	b.eq	409748 <ferror@plt+0x7af8>  // b.none
  40972c:	ldr	x0, [sp, #384]
  409730:	and	x0, x0, #0x4000000000000
  409734:	cmp	x0, #0x0
  409738:	b.ne	409748 <ferror@plt+0x7af8>  // b.any
  40973c:	ldr	w0, [sp, #356]
  409740:	orr	w0, w0, #0x1
  409744:	str	w0, [sp, #356]
  409748:	ldr	x0, [sp, #360]
  40974c:	str	x0, [sp, #328]
  409750:	ldr	x0, [sp, #384]
  409754:	str	x0, [sp, #320]
  409758:	b	40a38c <ferror@plt+0x873c>
  40975c:	ldr	w0, [sp, #312]
  409760:	sub	w0, w0, #0x1
  409764:	str	w0, [sp, #312]
  409768:	ldr	w0, [sp, #312]
  40976c:	cmp	w0, #0x0
  409770:	b.ne	4097bc <ferror@plt+0x7b6c>  // b.any
  409774:	ldr	x1, [sp, #360]
  409778:	ldr	x0, [sp, #368]
  40977c:	sub	x0, x1, x0
  409780:	str	x0, [sp, #208]
  409784:	ldr	x1, [sp, #384]
  409788:	ldr	x0, [sp, #392]
  40978c:	sub	x1, x1, x0
  409790:	ldr	x2, [sp, #208]
  409794:	ldr	x0, [sp, #360]
  409798:	cmp	x2, x0
  40979c:	cset	w0, hi  // hi = pmore
  4097a0:	and	w0, w0, #0xff
  4097a4:	and	x0, x0, #0xff
  4097a8:	sub	x0, x1, x0
  4097ac:	str	x0, [sp, #320]
  4097b0:	ldr	x0, [sp, #208]
  4097b4:	str	x0, [sp, #328]
  4097b8:	b	40a18c <ferror@plt+0x853c>
  4097bc:	ldr	x1, [sp, #288]
  4097c0:	mov	x0, #0x7fff                	// #32767
  4097c4:	cmp	x1, x0
  4097c8:	b.ne	409894 <ferror@plt+0x7c44>  // b.any
  4097cc:	ldr	x1, [sp, #288]
  4097d0:	mov	x0, #0x7fff                	// #32767
  4097d4:	cmp	x1, x0
  4097d8:	b.ne	40980c <ferror@plt+0x7bbc>  // b.any
  4097dc:	ldr	x1, [sp, #384]
  4097e0:	ldr	x0, [sp, #360]
  4097e4:	orr	x0, x1, x0
  4097e8:	cmp	x0, #0x0
  4097ec:	b.eq	40980c <ferror@plt+0x7bbc>  // b.none
  4097f0:	ldr	x0, [sp, #384]
  4097f4:	and	x0, x0, #0x4000000000000
  4097f8:	cmp	x0, #0x0
  4097fc:	b.ne	40980c <ferror@plt+0x7bbc>  // b.any
  409800:	ldr	w0, [sp, #356]
  409804:	orr	w0, w0, #0x1
  409808:	str	w0, [sp, #356]
  40980c:	ldr	x0, [sp, #360]
  409810:	str	x0, [sp, #328]
  409814:	ldr	x0, [sp, #384]
  409818:	str	x0, [sp, #320]
  40981c:	b	40a38c <ferror@plt+0x873c>
  409820:	ldr	x1, [sp, #288]
  409824:	mov	x0, #0x7fff                	// #32767
  409828:	cmp	x1, x0
  40982c:	b.ne	409884 <ferror@plt+0x7c34>  // b.any
  409830:	ldr	x1, [sp, #288]
  409834:	mov	x0, #0x7fff                	// #32767
  409838:	cmp	x1, x0
  40983c:	b.ne	409870 <ferror@plt+0x7c20>  // b.any
  409840:	ldr	x1, [sp, #384]
  409844:	ldr	x0, [sp, #360]
  409848:	orr	x0, x1, x0
  40984c:	cmp	x0, #0x0
  409850:	b.eq	409870 <ferror@plt+0x7c20>  // b.none
  409854:	ldr	x0, [sp, #384]
  409858:	and	x0, x0, #0x4000000000000
  40985c:	cmp	x0, #0x0
  409860:	b.ne	409870 <ferror@plt+0x7c20>  // b.any
  409864:	ldr	w0, [sp, #356]
  409868:	orr	w0, w0, #0x1
  40986c:	str	w0, [sp, #356]
  409870:	ldr	x0, [sp, #360]
  409874:	str	x0, [sp, #328]
  409878:	ldr	x0, [sp, #384]
  40987c:	str	x0, [sp, #320]
  409880:	b	40a38c <ferror@plt+0x873c>
  409884:	ldr	x0, [sp, #392]
  409888:	orr	x0, x0, #0x8000000000000
  40988c:	str	x0, [sp, #392]
  409890:	b	409898 <ferror@plt+0x7c48>
  409894:	nop
  409898:	ldr	w0, [sp, #312]
  40989c:	cmp	w0, #0x74
  4098a0:	b.gt	409974 <ferror@plt+0x7d24>
  4098a4:	ldr	w0, [sp, #312]
  4098a8:	cmp	w0, #0x3f
  4098ac:	b.gt	409914 <ferror@plt+0x7cc4>
  4098b0:	mov	w1, #0x40                  	// #64
  4098b4:	ldr	w0, [sp, #312]
  4098b8:	sub	w0, w1, w0
  4098bc:	ldr	x1, [sp, #392]
  4098c0:	lsl	x1, x1, x0
  4098c4:	ldr	w0, [sp, #312]
  4098c8:	ldr	x2, [sp, #368]
  4098cc:	lsr	x0, x2, x0
  4098d0:	orr	x1, x1, x0
  4098d4:	mov	w2, #0x40                  	// #64
  4098d8:	ldr	w0, [sp, #312]
  4098dc:	sub	w0, w2, w0
  4098e0:	ldr	x2, [sp, #368]
  4098e4:	lsl	x0, x2, x0
  4098e8:	cmp	x0, #0x0
  4098ec:	cset	w0, ne  // ne = any
  4098f0:	and	w0, w0, #0xff
  4098f4:	sxtw	x0, w0
  4098f8:	orr	x0, x1, x0
  4098fc:	str	x0, [sp, #368]
  409900:	ldr	w0, [sp, #312]
  409904:	ldr	x1, [sp, #392]
  409908:	lsr	x0, x1, x0
  40990c:	str	x0, [sp, #392]
  409910:	b	409994 <ferror@plt+0x7d44>
  409914:	ldr	w0, [sp, #312]
  409918:	sub	w0, w0, #0x40
  40991c:	ldr	x1, [sp, #392]
  409920:	lsr	x1, x1, x0
  409924:	ldr	w0, [sp, #312]
  409928:	cmp	w0, #0x40
  40992c:	b.eq	409948 <ferror@plt+0x7cf8>  // b.none
  409930:	mov	w2, #0x80                  	// #128
  409934:	ldr	w0, [sp, #312]
  409938:	sub	w0, w2, w0
  40993c:	ldr	x2, [sp, #392]
  409940:	lsl	x0, x2, x0
  409944:	b	40994c <ferror@plt+0x7cfc>
  409948:	mov	x0, #0x0                   	// #0
  40994c:	ldr	x2, [sp, #368]
  409950:	orr	x0, x0, x2
  409954:	cmp	x0, #0x0
  409958:	cset	w0, ne  // ne = any
  40995c:	and	w0, w0, #0xff
  409960:	and	x0, x0, #0xff
  409964:	orr	x0, x1, x0
  409968:	str	x0, [sp, #368]
  40996c:	str	xzr, [sp, #392]
  409970:	b	409994 <ferror@plt+0x7d44>
  409974:	ldr	x1, [sp, #392]
  409978:	ldr	x0, [sp, #368]
  40997c:	orr	x0, x1, x0
  409980:	cmp	x0, #0x0
  409984:	b.eq	409994 <ferror@plt+0x7d44>  // b.none
  409988:	mov	x0, #0x1                   	// #1
  40998c:	str	x0, [sp, #368]
  409990:	str	xzr, [sp, #392]
  409994:	ldr	x1, [sp, #360]
  409998:	ldr	x0, [sp, #368]
  40999c:	sub	x0, x1, x0
  4099a0:	str	x0, [sp, #200]
  4099a4:	ldr	x1, [sp, #384]
  4099a8:	ldr	x0, [sp, #392]
  4099ac:	sub	x1, x1, x0
  4099b0:	ldr	x2, [sp, #200]
  4099b4:	ldr	x0, [sp, #360]
  4099b8:	cmp	x2, x0
  4099bc:	cset	w0, hi  // hi = pmore
  4099c0:	and	w0, w0, #0xff
  4099c4:	and	x0, x0, #0xff
  4099c8:	sub	x0, x1, x0
  4099cc:	str	x0, [sp, #320]
  4099d0:	ldr	x0, [sp, #200]
  4099d4:	str	x0, [sp, #328]
  4099d8:	b	40a18c <ferror@plt+0x853c>
  4099dc:	ldr	w0, [sp, #312]
  4099e0:	cmp	w0, #0x0
  4099e4:	b.ge	409cf8 <ferror@plt+0x80a8>  // b.tcont
  4099e8:	ldr	w0, [sp, #312]
  4099ec:	neg	w0, w0
  4099f0:	str	w0, [sp, #312]
  4099f4:	ldr	x0, [sp, #272]
  4099f8:	str	x0, [sp, #336]
  4099fc:	ldr	x0, [sp, #376]
  409a00:	str	x0, [sp, #344]
  409a04:	ldr	x0, [sp, #288]
  409a08:	cmp	x0, #0x0
  409a0c:	b.ne	409b3c <ferror@plt+0x7eec>  // b.any
  409a10:	ldr	x1, [sp, #384]
  409a14:	ldr	x0, [sp, #360]
  409a18:	orr	x0, x1, x0
  409a1c:	cmp	x0, #0x0
  409a20:	b.ne	409a78 <ferror@plt+0x7e28>  // b.any
  409a24:	ldr	x1, [sp, #272]
  409a28:	mov	x0, #0x7fff                	// #32767
  409a2c:	cmp	x1, x0
  409a30:	b.ne	409a64 <ferror@plt+0x7e14>  // b.any
  409a34:	ldr	x1, [sp, #392]
  409a38:	ldr	x0, [sp, #368]
  409a3c:	orr	x0, x1, x0
  409a40:	cmp	x0, #0x0
  409a44:	b.eq	409a64 <ferror@plt+0x7e14>  // b.none
  409a48:	ldr	x0, [sp, #392]
  409a4c:	and	x0, x0, #0x4000000000000
  409a50:	cmp	x0, #0x0
  409a54:	b.ne	409a64 <ferror@plt+0x7e14>  // b.any
  409a58:	ldr	w0, [sp, #356]
  409a5c:	orr	w0, w0, #0x1
  409a60:	str	w0, [sp, #356]
  409a64:	ldr	x0, [sp, #368]
  409a68:	str	x0, [sp, #328]
  409a6c:	ldr	x0, [sp, #392]
  409a70:	str	x0, [sp, #320]
  409a74:	b	40a38c <ferror@plt+0x873c>
  409a78:	ldr	w0, [sp, #312]
  409a7c:	sub	w0, w0, #0x1
  409a80:	str	w0, [sp, #312]
  409a84:	ldr	w0, [sp, #312]
  409a88:	cmp	w0, #0x0
  409a8c:	b.ne	409ad8 <ferror@plt+0x7e88>  // b.any
  409a90:	ldr	x1, [sp, #368]
  409a94:	ldr	x0, [sp, #360]
  409a98:	sub	x0, x1, x0
  409a9c:	str	x0, [sp, #224]
  409aa0:	ldr	x1, [sp, #392]
  409aa4:	ldr	x0, [sp, #384]
  409aa8:	sub	x1, x1, x0
  409aac:	ldr	x2, [sp, #224]
  409ab0:	ldr	x0, [sp, #368]
  409ab4:	cmp	x2, x0
  409ab8:	cset	w0, hi  // hi = pmore
  409abc:	and	w0, w0, #0xff
  409ac0:	and	x0, x0, #0xff
  409ac4:	sub	x0, x1, x0
  409ac8:	str	x0, [sp, #320]
  409acc:	ldr	x0, [sp, #224]
  409ad0:	str	x0, [sp, #328]
  409ad4:	b	40a18c <ferror@plt+0x853c>
  409ad8:	ldr	x1, [sp, #272]
  409adc:	mov	x0, #0x7fff                	// #32767
  409ae0:	cmp	x1, x0
  409ae4:	b.ne	409bb0 <ferror@plt+0x7f60>  // b.any
  409ae8:	ldr	x1, [sp, #272]
  409aec:	mov	x0, #0x7fff                	// #32767
  409af0:	cmp	x1, x0
  409af4:	b.ne	409b28 <ferror@plt+0x7ed8>  // b.any
  409af8:	ldr	x1, [sp, #392]
  409afc:	ldr	x0, [sp, #368]
  409b00:	orr	x0, x1, x0
  409b04:	cmp	x0, #0x0
  409b08:	b.eq	409b28 <ferror@plt+0x7ed8>  // b.none
  409b0c:	ldr	x0, [sp, #392]
  409b10:	and	x0, x0, #0x4000000000000
  409b14:	cmp	x0, #0x0
  409b18:	b.ne	409b28 <ferror@plt+0x7ed8>  // b.any
  409b1c:	ldr	w0, [sp, #356]
  409b20:	orr	w0, w0, #0x1
  409b24:	str	w0, [sp, #356]
  409b28:	ldr	x0, [sp, #368]
  409b2c:	str	x0, [sp, #328]
  409b30:	ldr	x0, [sp, #392]
  409b34:	str	x0, [sp, #320]
  409b38:	b	40a38c <ferror@plt+0x873c>
  409b3c:	ldr	x1, [sp, #272]
  409b40:	mov	x0, #0x7fff                	// #32767
  409b44:	cmp	x1, x0
  409b48:	b.ne	409ba0 <ferror@plt+0x7f50>  // b.any
  409b4c:	ldr	x1, [sp, #272]
  409b50:	mov	x0, #0x7fff                	// #32767
  409b54:	cmp	x1, x0
  409b58:	b.ne	409b8c <ferror@plt+0x7f3c>  // b.any
  409b5c:	ldr	x1, [sp, #392]
  409b60:	ldr	x0, [sp, #368]
  409b64:	orr	x0, x1, x0
  409b68:	cmp	x0, #0x0
  409b6c:	b.eq	409b8c <ferror@plt+0x7f3c>  // b.none
  409b70:	ldr	x0, [sp, #392]
  409b74:	and	x0, x0, #0x4000000000000
  409b78:	cmp	x0, #0x0
  409b7c:	b.ne	409b8c <ferror@plt+0x7f3c>  // b.any
  409b80:	ldr	w0, [sp, #356]
  409b84:	orr	w0, w0, #0x1
  409b88:	str	w0, [sp, #356]
  409b8c:	ldr	x0, [sp, #368]
  409b90:	str	x0, [sp, #328]
  409b94:	ldr	x0, [sp, #392]
  409b98:	str	x0, [sp, #320]
  409b9c:	b	40a38c <ferror@plt+0x873c>
  409ba0:	ldr	x0, [sp, #384]
  409ba4:	orr	x0, x0, #0x8000000000000
  409ba8:	str	x0, [sp, #384]
  409bac:	b	409bb4 <ferror@plt+0x7f64>
  409bb0:	nop
  409bb4:	ldr	w0, [sp, #312]
  409bb8:	cmp	w0, #0x74
  409bbc:	b.gt	409c90 <ferror@plt+0x8040>
  409bc0:	ldr	w0, [sp, #312]
  409bc4:	cmp	w0, #0x3f
  409bc8:	b.gt	409c30 <ferror@plt+0x7fe0>
  409bcc:	mov	w1, #0x40                  	// #64
  409bd0:	ldr	w0, [sp, #312]
  409bd4:	sub	w0, w1, w0
  409bd8:	ldr	x1, [sp, #384]
  409bdc:	lsl	x1, x1, x0
  409be0:	ldr	w0, [sp, #312]
  409be4:	ldr	x2, [sp, #360]
  409be8:	lsr	x0, x2, x0
  409bec:	orr	x1, x1, x0
  409bf0:	mov	w2, #0x40                  	// #64
  409bf4:	ldr	w0, [sp, #312]
  409bf8:	sub	w0, w2, w0
  409bfc:	ldr	x2, [sp, #360]
  409c00:	lsl	x0, x2, x0
  409c04:	cmp	x0, #0x0
  409c08:	cset	w0, ne  // ne = any
  409c0c:	and	w0, w0, #0xff
  409c10:	sxtw	x0, w0
  409c14:	orr	x0, x1, x0
  409c18:	str	x0, [sp, #360]
  409c1c:	ldr	w0, [sp, #312]
  409c20:	ldr	x1, [sp, #384]
  409c24:	lsr	x0, x1, x0
  409c28:	str	x0, [sp, #384]
  409c2c:	b	409cb0 <ferror@plt+0x8060>
  409c30:	ldr	w0, [sp, #312]
  409c34:	sub	w0, w0, #0x40
  409c38:	ldr	x1, [sp, #384]
  409c3c:	lsr	x1, x1, x0
  409c40:	ldr	w0, [sp, #312]
  409c44:	cmp	w0, #0x40
  409c48:	b.eq	409c64 <ferror@plt+0x8014>  // b.none
  409c4c:	mov	w2, #0x80                  	// #128
  409c50:	ldr	w0, [sp, #312]
  409c54:	sub	w0, w2, w0
  409c58:	ldr	x2, [sp, #384]
  409c5c:	lsl	x0, x2, x0
  409c60:	b	409c68 <ferror@plt+0x8018>
  409c64:	mov	x0, #0x0                   	// #0
  409c68:	ldr	x2, [sp, #360]
  409c6c:	orr	x0, x0, x2
  409c70:	cmp	x0, #0x0
  409c74:	cset	w0, ne  // ne = any
  409c78:	and	w0, w0, #0xff
  409c7c:	and	x0, x0, #0xff
  409c80:	orr	x0, x1, x0
  409c84:	str	x0, [sp, #360]
  409c88:	str	xzr, [sp, #384]
  409c8c:	b	409cb0 <ferror@plt+0x8060>
  409c90:	ldr	x1, [sp, #384]
  409c94:	ldr	x0, [sp, #360]
  409c98:	orr	x0, x1, x0
  409c9c:	cmp	x0, #0x0
  409ca0:	b.eq	409cb0 <ferror@plt+0x8060>  // b.none
  409ca4:	mov	x0, #0x1                   	// #1
  409ca8:	str	x0, [sp, #360]
  409cac:	str	xzr, [sp, #384]
  409cb0:	ldr	x1, [sp, #368]
  409cb4:	ldr	x0, [sp, #360]
  409cb8:	sub	x0, x1, x0
  409cbc:	str	x0, [sp, #216]
  409cc0:	ldr	x1, [sp, #392]
  409cc4:	ldr	x0, [sp, #384]
  409cc8:	sub	x1, x1, x0
  409ccc:	ldr	x2, [sp, #216]
  409cd0:	ldr	x0, [sp, #368]
  409cd4:	cmp	x2, x0
  409cd8:	cset	w0, hi  // hi = pmore
  409cdc:	and	w0, w0, #0xff
  409ce0:	and	x0, x0, #0xff
  409ce4:	sub	x0, x1, x0
  409ce8:	str	x0, [sp, #320]
  409cec:	ldr	x0, [sp, #216]
  409cf0:	str	x0, [sp, #328]
  409cf4:	b	40a18c <ferror@plt+0x853c>
  409cf8:	ldr	x0, [sp, #288]
  409cfc:	add	x0, x0, #0x1
  409d00:	and	x0, x0, #0x7ffe
  409d04:	cmp	x0, #0x0
  409d08:	b.ne	40a0a0 <ferror@plt+0x8450>  // b.any
  409d0c:	ldr	x0, [sp, #288]
  409d10:	cmp	x0, #0x0
  409d14:	b.ne	409e90 <ferror@plt+0x8240>  // b.any
  409d18:	str	xzr, [sp, #336]
  409d1c:	ldr	x1, [sp, #384]
  409d20:	ldr	x0, [sp, #360]
  409d24:	orr	x0, x1, x0
  409d28:	cmp	x0, #0x0
  409d2c:	b.ne	409d80 <ferror@plt+0x8130>  // b.any
  409d30:	ldr	x0, [sp, #368]
  409d34:	str	x0, [sp, #328]
  409d38:	ldr	x0, [sp, #392]
  409d3c:	str	x0, [sp, #320]
  409d40:	ldr	x1, [sp, #392]
  409d44:	ldr	x0, [sp, #368]
  409d48:	orr	x0, x1, x0
  409d4c:	cmp	x0, #0x0
  409d50:	b.ne	409d74 <ferror@plt+0x8124>  // b.any
  409d54:	ldr	x0, [sp, #296]
  409d58:	and	x0, x0, #0xc00000
  409d5c:	cmp	x0, #0x800, lsl #12
  409d60:	cset	w0, eq  // eq = none
  409d64:	and	w0, w0, #0xff
  409d68:	and	x0, x0, #0xff
  409d6c:	str	x0, [sp, #344]
  409d70:	b	40a38c <ferror@plt+0x873c>
  409d74:	ldr	x0, [sp, #376]
  409d78:	str	x0, [sp, #344]
  409d7c:	b	40a38c <ferror@plt+0x873c>
  409d80:	ldr	x1, [sp, #392]
  409d84:	ldr	x0, [sp, #368]
  409d88:	orr	x0, x1, x0
  409d8c:	cmp	x0, #0x0
  409d90:	b.ne	409db0 <ferror@plt+0x8160>  // b.any
  409d94:	ldr	x0, [sp, #360]
  409d98:	str	x0, [sp, #328]
  409d9c:	ldr	x0, [sp, #384]
  409da0:	str	x0, [sp, #320]
  409da4:	ldr	x0, [sp, #280]
  409da8:	str	x0, [sp, #344]
  409dac:	b	40a38c <ferror@plt+0x873c>
  409db0:	ldr	x1, [sp, #360]
  409db4:	ldr	x0, [sp, #368]
  409db8:	sub	x0, x1, x0
  409dbc:	str	x0, [sp, #240]
  409dc0:	ldr	x1, [sp, #384]
  409dc4:	ldr	x0, [sp, #392]
  409dc8:	sub	x1, x1, x0
  409dcc:	ldr	x2, [sp, #240]
  409dd0:	ldr	x0, [sp, #360]
  409dd4:	cmp	x2, x0
  409dd8:	cset	w0, hi  // hi = pmore
  409ddc:	and	w0, w0, #0xff
  409de0:	and	x0, x0, #0xff
  409de4:	sub	x0, x1, x0
  409de8:	str	x0, [sp, #320]
  409dec:	ldr	x0, [sp, #240]
  409df0:	str	x0, [sp, #328]
  409df4:	ldr	x0, [sp, #280]
  409df8:	str	x0, [sp, #344]
  409dfc:	ldr	x0, [sp, #320]
  409e00:	and	x0, x0, #0x8000000000000
  409e04:	cmp	x0, #0x0
  409e08:	b.eq	409e5c <ferror@plt+0x820c>  // b.none
  409e0c:	ldr	x1, [sp, #368]
  409e10:	ldr	x0, [sp, #360]
  409e14:	sub	x0, x1, x0
  409e18:	str	x0, [sp, #232]
  409e1c:	ldr	x1, [sp, #392]
  409e20:	ldr	x0, [sp, #384]
  409e24:	sub	x1, x1, x0
  409e28:	ldr	x2, [sp, #232]
  409e2c:	ldr	x0, [sp, #368]
  409e30:	cmp	x2, x0
  409e34:	cset	w0, hi  // hi = pmore
  409e38:	and	w0, w0, #0xff
  409e3c:	and	x0, x0, #0xff
  409e40:	sub	x0, x1, x0
  409e44:	str	x0, [sp, #320]
  409e48:	ldr	x0, [sp, #232]
  409e4c:	str	x0, [sp, #328]
  409e50:	ldr	x0, [sp, #376]
  409e54:	str	x0, [sp, #344]
  409e58:	b	40a380 <ferror@plt+0x8730>
  409e5c:	ldr	x1, [sp, #320]
  409e60:	ldr	x0, [sp, #328]
  409e64:	orr	x0, x1, x0
  409e68:	cmp	x0, #0x0
  409e6c:	b.ne	40a380 <ferror@plt+0x8730>  // b.any
  409e70:	ldr	x0, [sp, #296]
  409e74:	and	x0, x0, #0xc00000
  409e78:	cmp	x0, #0x800, lsl #12
  409e7c:	cset	w0, eq  // eq = none
  409e80:	and	w0, w0, #0xff
  409e84:	and	x0, x0, #0xff
  409e88:	str	x0, [sp, #344]
  409e8c:	b	40a380 <ferror@plt+0x8730>
  409e90:	ldr	x1, [sp, #288]
  409e94:	mov	x0, #0x7fff                	// #32767
  409e98:	cmp	x1, x0
  409e9c:	b.ne	409ed0 <ferror@plt+0x8280>  // b.any
  409ea0:	ldr	x1, [sp, #384]
  409ea4:	ldr	x0, [sp, #360]
  409ea8:	orr	x0, x1, x0
  409eac:	cmp	x0, #0x0
  409eb0:	b.eq	409ed0 <ferror@plt+0x8280>  // b.none
  409eb4:	ldr	x0, [sp, #384]
  409eb8:	and	x0, x0, #0x4000000000000
  409ebc:	cmp	x0, #0x0
  409ec0:	b.ne	409ed0 <ferror@plt+0x8280>  // b.any
  409ec4:	ldr	w0, [sp, #356]
  409ec8:	orr	w0, w0, #0x1
  409ecc:	str	w0, [sp, #356]
  409ed0:	ldr	x1, [sp, #272]
  409ed4:	mov	x0, #0x7fff                	// #32767
  409ed8:	cmp	x1, x0
  409edc:	b.ne	409f10 <ferror@plt+0x82c0>  // b.any
  409ee0:	ldr	x1, [sp, #392]
  409ee4:	ldr	x0, [sp, #368]
  409ee8:	orr	x0, x1, x0
  409eec:	cmp	x0, #0x0
  409ef0:	b.eq	409f10 <ferror@plt+0x82c0>  // b.none
  409ef4:	ldr	x0, [sp, #392]
  409ef8:	and	x0, x0, #0x4000000000000
  409efc:	cmp	x0, #0x0
  409f00:	b.ne	409f10 <ferror@plt+0x82c0>  // b.any
  409f04:	ldr	w0, [sp, #356]
  409f08:	orr	w0, w0, #0x1
  409f0c:	str	w0, [sp, #356]
  409f10:	mov	x0, #0x7fff                	// #32767
  409f14:	str	x0, [sp, #336]
  409f18:	ldr	x1, [sp, #384]
  409f1c:	ldr	x0, [sp, #360]
  409f20:	orr	x0, x1, x0
  409f24:	cmp	x0, #0x0
  409f28:	b.ne	409fa4 <ferror@plt+0x8354>  // b.any
  409f2c:	ldr	x1, [sp, #392]
  409f30:	ldr	x0, [sp, #368]
  409f34:	orr	x0, x1, x0
  409f38:	cmp	x0, #0x0
  409f3c:	b.ne	409f88 <ferror@plt+0x8338>  // b.any
  409f40:	str	xzr, [sp, #344]
  409f44:	mov	x0, #0xffffffffffffffff    	// #-1
  409f48:	str	x0, [sp, #328]
  409f4c:	mov	x0, #0xffffffffffff        	// #281474976710655
  409f50:	str	x0, [sp, #320]
  409f54:	ldr	x0, [sp, #320]
  409f58:	lsl	x1, x0, #3
  409f5c:	ldr	x0, [sp, #328]
  409f60:	lsr	x0, x0, #61
  409f64:	orr	x0, x1, x0
  409f68:	str	x0, [sp, #320]
  409f6c:	ldr	x0, [sp, #328]
  409f70:	lsl	x0, x0, #3
  409f74:	str	x0, [sp, #328]
  409f78:	ldr	w0, [sp, #356]
  409f7c:	orr	w0, w0, #0x1
  409f80:	str	w0, [sp, #356]
  409f84:	b	40a38c <ferror@plt+0x873c>
  409f88:	ldr	x0, [sp, #376]
  409f8c:	str	x0, [sp, #344]
  409f90:	ldr	x0, [sp, #368]
  409f94:	str	x0, [sp, #328]
  409f98:	ldr	x0, [sp, #392]
  409f9c:	str	x0, [sp, #320]
  409fa0:	b	40a38c <ferror@plt+0x873c>
  409fa4:	ldr	x1, [sp, #392]
  409fa8:	ldr	x0, [sp, #368]
  409fac:	orr	x0, x1, x0
  409fb0:	cmp	x0, #0x0
  409fb4:	b.ne	409fd4 <ferror@plt+0x8384>  // b.any
  409fb8:	ldr	x0, [sp, #280]
  409fbc:	str	x0, [sp, #344]
  409fc0:	ldr	x0, [sp, #360]
  409fc4:	str	x0, [sp, #328]
  409fc8:	ldr	x0, [sp, #384]
  409fcc:	str	x0, [sp, #320]
  409fd0:	b	40a38c <ferror@plt+0x873c>
  409fd4:	ldr	x0, [sp, #360]
  409fd8:	lsr	x1, x0, #3
  409fdc:	ldr	x0, [sp, #384]
  409fe0:	lsl	x0, x0, #61
  409fe4:	orr	x0, x1, x0
  409fe8:	str	x0, [sp, #360]
  409fec:	ldr	x0, [sp, #384]
  409ff0:	lsr	x0, x0, #3
  409ff4:	str	x0, [sp, #384]
  409ff8:	ldr	x0, [sp, #368]
  409ffc:	lsr	x1, x0, #3
  40a000:	ldr	x0, [sp, #392]
  40a004:	lsl	x0, x0, #61
  40a008:	orr	x0, x1, x0
  40a00c:	str	x0, [sp, #368]
  40a010:	ldr	x0, [sp, #392]
  40a014:	lsr	x0, x0, #3
  40a018:	str	x0, [sp, #392]
  40a01c:	ldr	x0, [sp, #384]
  40a020:	and	x0, x0, #0x800000000000
  40a024:	cmp	x0, #0x0
  40a028:	b.eq	40a058 <ferror@plt+0x8408>  // b.none
  40a02c:	ldr	x0, [sp, #392]
  40a030:	and	x0, x0, #0x800000000000
  40a034:	cmp	x0, #0x0
  40a038:	b.ne	40a058 <ferror@plt+0x8408>  // b.any
  40a03c:	ldr	x0, [sp, #376]
  40a040:	str	x0, [sp, #344]
  40a044:	ldr	x0, [sp, #368]
  40a048:	str	x0, [sp, #328]
  40a04c:	ldr	x0, [sp, #392]
  40a050:	str	x0, [sp, #320]
  40a054:	b	40a070 <ferror@plt+0x8420>
  40a058:	ldr	x0, [sp, #280]
  40a05c:	str	x0, [sp, #344]
  40a060:	ldr	x0, [sp, #360]
  40a064:	str	x0, [sp, #328]
  40a068:	ldr	x0, [sp, #384]
  40a06c:	str	x0, [sp, #320]
  40a070:	mov	x0, #0x3                   	// #3
  40a074:	str	x0, [sp, #248]
  40a078:	ldr	x0, [sp, #320]
  40a07c:	lsl	x1, x0, #3
  40a080:	ldr	x0, [sp, #328]
  40a084:	lsr	x0, x0, #61
  40a088:	orr	x0, x1, x0
  40a08c:	str	x0, [sp, #320]
  40a090:	ldr	x0, [sp, #328]
  40a094:	lsl	x0, x0, #3
  40a098:	str	x0, [sp, #328]
  40a09c:	b	40a38c <ferror@plt+0x873c>
  40a0a0:	ldr	x0, [sp, #288]
  40a0a4:	str	x0, [sp, #336]
  40a0a8:	ldr	x1, [sp, #360]
  40a0ac:	ldr	x0, [sp, #368]
  40a0b0:	sub	x0, x1, x0
  40a0b4:	str	x0, [sp, #264]
  40a0b8:	ldr	x1, [sp, #384]
  40a0bc:	ldr	x0, [sp, #392]
  40a0c0:	sub	x1, x1, x0
  40a0c4:	ldr	x2, [sp, #264]
  40a0c8:	ldr	x0, [sp, #360]
  40a0cc:	cmp	x2, x0
  40a0d0:	cset	w0, hi  // hi = pmore
  40a0d4:	and	w0, w0, #0xff
  40a0d8:	and	x0, x0, #0xff
  40a0dc:	sub	x0, x1, x0
  40a0e0:	str	x0, [sp, #320]
  40a0e4:	ldr	x0, [sp, #264]
  40a0e8:	str	x0, [sp, #328]
  40a0ec:	ldr	x0, [sp, #280]
  40a0f0:	str	x0, [sp, #344]
  40a0f4:	ldr	x0, [sp, #320]
  40a0f8:	and	x0, x0, #0x8000000000000
  40a0fc:	cmp	x0, #0x0
  40a100:	b.eq	40a154 <ferror@plt+0x8504>  // b.none
  40a104:	ldr	x1, [sp, #368]
  40a108:	ldr	x0, [sp, #360]
  40a10c:	sub	x0, x1, x0
  40a110:	str	x0, [sp, #256]
  40a114:	ldr	x1, [sp, #392]
  40a118:	ldr	x0, [sp, #384]
  40a11c:	sub	x1, x1, x0
  40a120:	ldr	x2, [sp, #256]
  40a124:	ldr	x0, [sp, #368]
  40a128:	cmp	x2, x0
  40a12c:	cset	w0, hi  // hi = pmore
  40a130:	and	w0, w0, #0xff
  40a134:	and	x0, x0, #0xff
  40a138:	sub	x0, x1, x0
  40a13c:	str	x0, [sp, #320]
  40a140:	ldr	x0, [sp, #256]
  40a144:	str	x0, [sp, #328]
  40a148:	ldr	x0, [sp, #376]
  40a14c:	str	x0, [sp, #344]
  40a150:	b	40a1ac <ferror@plt+0x855c>
  40a154:	ldr	x1, [sp, #320]
  40a158:	ldr	x0, [sp, #328]
  40a15c:	orr	x0, x1, x0
  40a160:	cmp	x0, #0x0
  40a164:	b.ne	40a1ac <ferror@plt+0x855c>  // b.any
  40a168:	str	xzr, [sp, #336]
  40a16c:	ldr	x0, [sp, #296]
  40a170:	and	x0, x0, #0xc00000
  40a174:	cmp	x0, #0x800, lsl #12
  40a178:	cset	w0, eq  // eq = none
  40a17c:	and	w0, w0, #0xff
  40a180:	and	x0, x0, #0xff
  40a184:	str	x0, [sp, #344]
  40a188:	b	40a38c <ferror@plt+0x873c>
  40a18c:	ldr	x0, [sp, #320]
  40a190:	and	x0, x0, #0x8000000000000
  40a194:	cmp	x0, #0x0
  40a198:	b.eq	40a388 <ferror@plt+0x8738>  // b.none
  40a19c:	ldr	x0, [sp, #320]
  40a1a0:	and	x0, x0, #0x7ffffffffffff
  40a1a4:	str	x0, [sp, #320]
  40a1a8:	b	40a1b0 <ferror@plt+0x8560>
  40a1ac:	nop
  40a1b0:	ldr	x0, [sp, #320]
  40a1b4:	cmp	x0, #0x0
  40a1b8:	b.eq	40a1cc <ferror@plt+0x857c>  // b.none
  40a1bc:	ldr	x0, [sp, #320]
  40a1c0:	clz	x0, x0
  40a1c4:	str	w0, [sp, #308]
  40a1c8:	b	40a1e4 <ferror@plt+0x8594>
  40a1cc:	ldr	x0, [sp, #328]
  40a1d0:	clz	x0, x0
  40a1d4:	str	w0, [sp, #308]
  40a1d8:	ldr	w0, [sp, #308]
  40a1dc:	add	w0, w0, #0x40
  40a1e0:	str	w0, [sp, #308]
  40a1e4:	ldr	w0, [sp, #308]
  40a1e8:	sub	w0, w0, #0xc
  40a1ec:	str	w0, [sp, #308]
  40a1f0:	ldr	w0, [sp, #308]
  40a1f4:	cmp	w0, #0x3f
  40a1f8:	b.gt	40a238 <ferror@plt+0x85e8>
  40a1fc:	ldr	w0, [sp, #308]
  40a200:	ldr	x1, [sp, #320]
  40a204:	lsl	x1, x1, x0
  40a208:	mov	w2, #0x40                  	// #64
  40a20c:	ldr	w0, [sp, #308]
  40a210:	sub	w0, w2, w0
  40a214:	ldr	x2, [sp, #328]
  40a218:	lsr	x0, x2, x0
  40a21c:	orr	x0, x1, x0
  40a220:	str	x0, [sp, #320]
  40a224:	ldr	w0, [sp, #308]
  40a228:	ldr	x1, [sp, #328]
  40a22c:	lsl	x0, x1, x0
  40a230:	str	x0, [sp, #328]
  40a234:	b	40a250 <ferror@plt+0x8600>
  40a238:	ldr	w0, [sp, #308]
  40a23c:	sub	w0, w0, #0x40
  40a240:	ldr	x1, [sp, #328]
  40a244:	lsl	x0, x1, x0
  40a248:	str	x0, [sp, #320]
  40a24c:	str	xzr, [sp, #328]
  40a250:	ldrsw	x0, [sp, #308]
  40a254:	ldr	x1, [sp, #336]
  40a258:	cmp	x1, x0
  40a25c:	b.gt	40a348 <ferror@plt+0x86f8>
  40a260:	ldr	w0, [sp, #308]
  40a264:	ldr	x1, [sp, #336]
  40a268:	sub	w0, w0, w1
  40a26c:	add	w0, w0, #0x1
  40a270:	str	w0, [sp, #308]
  40a274:	ldr	w0, [sp, #308]
  40a278:	cmp	w0, #0x3f
  40a27c:	b.gt	40a2e4 <ferror@plt+0x8694>
  40a280:	mov	w1, #0x40                  	// #64
  40a284:	ldr	w0, [sp, #308]
  40a288:	sub	w0, w1, w0
  40a28c:	ldr	x1, [sp, #320]
  40a290:	lsl	x1, x1, x0
  40a294:	ldr	w0, [sp, #308]
  40a298:	ldr	x2, [sp, #328]
  40a29c:	lsr	x0, x2, x0
  40a2a0:	orr	x1, x1, x0
  40a2a4:	mov	w2, #0x40                  	// #64
  40a2a8:	ldr	w0, [sp, #308]
  40a2ac:	sub	w0, w2, w0
  40a2b0:	ldr	x2, [sp, #328]
  40a2b4:	lsl	x0, x2, x0
  40a2b8:	cmp	x0, #0x0
  40a2bc:	cset	w0, ne  // ne = any
  40a2c0:	and	w0, w0, #0xff
  40a2c4:	sxtw	x0, w0
  40a2c8:	orr	x0, x1, x0
  40a2cc:	str	x0, [sp, #328]
  40a2d0:	ldr	w0, [sp, #308]
  40a2d4:	ldr	x1, [sp, #320]
  40a2d8:	lsr	x0, x1, x0
  40a2dc:	str	x0, [sp, #320]
  40a2e0:	b	40a340 <ferror@plt+0x86f0>
  40a2e4:	ldr	w0, [sp, #308]
  40a2e8:	sub	w0, w0, #0x40
  40a2ec:	ldr	x1, [sp, #320]
  40a2f0:	lsr	x1, x1, x0
  40a2f4:	ldr	w0, [sp, #308]
  40a2f8:	cmp	w0, #0x40
  40a2fc:	b.eq	40a318 <ferror@plt+0x86c8>  // b.none
  40a300:	mov	w2, #0x80                  	// #128
  40a304:	ldr	w0, [sp, #308]
  40a308:	sub	w0, w2, w0
  40a30c:	ldr	x2, [sp, #320]
  40a310:	lsl	x0, x2, x0
  40a314:	b	40a31c <ferror@plt+0x86cc>
  40a318:	mov	x0, #0x0                   	// #0
  40a31c:	ldr	x2, [sp, #328]
  40a320:	orr	x0, x0, x2
  40a324:	cmp	x0, #0x0
  40a328:	cset	w0, ne  // ne = any
  40a32c:	and	w0, w0, #0xff
  40a330:	and	x0, x0, #0xff
  40a334:	orr	x0, x1, x0
  40a338:	str	x0, [sp, #328]
  40a33c:	str	xzr, [sp, #320]
  40a340:	str	xzr, [sp, #336]
  40a344:	b	40a38c <ferror@plt+0x873c>
  40a348:	ldrsw	x0, [sp, #308]
  40a34c:	ldr	x1, [sp, #336]
  40a350:	sub	x0, x1, x0
  40a354:	str	x0, [sp, #336]
  40a358:	ldr	x0, [sp, #320]
  40a35c:	and	x0, x0, #0xfff7ffffffffffff
  40a360:	str	x0, [sp, #320]
  40a364:	b	40a38c <ferror@plt+0x873c>
  40a368:	nop
  40a36c:	b	40a38c <ferror@plt+0x873c>
  40a370:	nop
  40a374:	b	40a38c <ferror@plt+0x873c>
  40a378:	nop
  40a37c:	b	40a38c <ferror@plt+0x873c>
  40a380:	nop
  40a384:	b	40a38c <ferror@plt+0x873c>
  40a388:	nop
  40a38c:	ldr	x0, [sp, #336]
  40a390:	cmp	x0, #0x0
  40a394:	b.ne	40a3b4 <ferror@plt+0x8764>  // b.any
  40a398:	ldr	x1, [sp, #320]
  40a39c:	ldr	x0, [sp, #328]
  40a3a0:	orr	x0, x1, x0
  40a3a4:	cmp	x0, #0x0
  40a3a8:	b.eq	40a3b4 <ferror@plt+0x8764>  // b.none
  40a3ac:	mov	w0, #0x1                   	// #1
  40a3b0:	b	40a3b8 <ferror@plt+0x8768>
  40a3b4:	mov	w0, #0x0                   	// #0
  40a3b8:	str	w0, [sp, #148]
  40a3bc:	ldr	x0, [sp, #328]
  40a3c0:	and	x0, x0, #0x7
  40a3c4:	cmp	x0, #0x0
  40a3c8:	b.eq	40a510 <ferror@plt+0x88c0>  // b.none
  40a3cc:	ldr	w0, [sp, #356]
  40a3d0:	orr	w0, w0, #0x10
  40a3d4:	str	w0, [sp, #356]
  40a3d8:	ldr	x0, [sp, #296]
  40a3dc:	and	x0, x0, #0xc00000
  40a3e0:	cmp	x0, #0xc00, lsl #12
  40a3e4:	b.eq	40a518 <ferror@plt+0x88c8>  // b.none
  40a3e8:	cmp	x0, #0xc00, lsl #12
  40a3ec:	b.hi	40a51c <ferror@plt+0x88cc>  // b.pmore
  40a3f0:	cmp	x0, #0x800, lsl #12
  40a3f4:	b.eq	40a4b8 <ferror@plt+0x8868>  // b.none
  40a3f8:	cmp	x0, #0x800, lsl #12
  40a3fc:	b.hi	40a51c <ferror@plt+0x88cc>  // b.pmore
  40a400:	cmp	x0, #0x0
  40a404:	b.eq	40a414 <ferror@plt+0x87c4>  // b.none
  40a408:	cmp	x0, #0x400, lsl #12
  40a40c:	b.eq	40a460 <ferror@plt+0x8810>  // b.none
  40a410:	b	40a51c <ferror@plt+0x88cc>
  40a414:	ldr	x0, [sp, #328]
  40a418:	and	x0, x0, #0xf
  40a41c:	cmp	x0, #0x4
  40a420:	b.eq	40a518 <ferror@plt+0x88c8>  // b.none
  40a424:	ldr	x0, [sp, #328]
  40a428:	add	x0, x0, #0x4
  40a42c:	str	x0, [sp, #120]
  40a430:	ldr	x1, [sp, #120]
  40a434:	ldr	x0, [sp, #328]
  40a438:	cmp	x1, x0
  40a43c:	cset	w0, cc  // cc = lo, ul, last
  40a440:	and	w0, w0, #0xff
  40a444:	and	x0, x0, #0xff
  40a448:	ldr	x1, [sp, #320]
  40a44c:	add	x0, x1, x0
  40a450:	str	x0, [sp, #320]
  40a454:	ldr	x0, [sp, #120]
  40a458:	str	x0, [sp, #328]
  40a45c:	b	40a518 <ferror@plt+0x88c8>
  40a460:	ldr	x0, [sp, #344]
  40a464:	cmp	x0, #0x0
  40a468:	b.ne	40a518 <ferror@plt+0x88c8>  // b.any
  40a46c:	ldr	x0, [sp, #328]
  40a470:	and	x0, x0, #0x7
  40a474:	cmp	x0, #0x0
  40a478:	b.eq	40a518 <ferror@plt+0x88c8>  // b.none
  40a47c:	ldr	x0, [sp, #328]
  40a480:	add	x0, x0, #0x8
  40a484:	str	x0, [sp, #128]
  40a488:	ldr	x1, [sp, #128]
  40a48c:	ldr	x0, [sp, #328]
  40a490:	cmp	x1, x0
  40a494:	cset	w0, cc  // cc = lo, ul, last
  40a498:	and	w0, w0, #0xff
  40a49c:	and	x0, x0, #0xff
  40a4a0:	ldr	x1, [sp, #320]
  40a4a4:	add	x0, x1, x0
  40a4a8:	str	x0, [sp, #320]
  40a4ac:	ldr	x0, [sp, #128]
  40a4b0:	str	x0, [sp, #328]
  40a4b4:	b	40a518 <ferror@plt+0x88c8>
  40a4b8:	ldr	x0, [sp, #344]
  40a4bc:	cmp	x0, #0x0
  40a4c0:	b.eq	40a518 <ferror@plt+0x88c8>  // b.none
  40a4c4:	ldr	x0, [sp, #328]
  40a4c8:	and	x0, x0, #0x7
  40a4cc:	cmp	x0, #0x0
  40a4d0:	b.eq	40a518 <ferror@plt+0x88c8>  // b.none
  40a4d4:	ldr	x0, [sp, #328]
  40a4d8:	add	x0, x0, #0x8
  40a4dc:	str	x0, [sp, #136]
  40a4e0:	ldr	x1, [sp, #136]
  40a4e4:	ldr	x0, [sp, #328]
  40a4e8:	cmp	x1, x0
  40a4ec:	cset	w0, cc  // cc = lo, ul, last
  40a4f0:	and	w0, w0, #0xff
  40a4f4:	and	x0, x0, #0xff
  40a4f8:	ldr	x1, [sp, #320]
  40a4fc:	add	x0, x1, x0
  40a500:	str	x0, [sp, #320]
  40a504:	ldr	x0, [sp, #136]
  40a508:	str	x0, [sp, #328]
  40a50c:	b	40a518 <ferror@plt+0x88c8>
  40a510:	nop
  40a514:	b	40a51c <ferror@plt+0x88cc>
  40a518:	nop
  40a51c:	ldr	w0, [sp, #148]
  40a520:	cmp	w0, #0x0
  40a524:	b.eq	40a554 <ferror@plt+0x8904>  // b.none
  40a528:	ldr	w0, [sp, #356]
  40a52c:	and	w0, w0, #0x10
  40a530:	cmp	w0, #0x0
  40a534:	b.ne	40a548 <ferror@plt+0x88f8>  // b.any
  40a538:	ldr	x0, [sp, #296]
  40a53c:	and	x0, x0, #0x800
  40a540:	cmp	x0, #0x0
  40a544:	b.eq	40a554 <ferror@plt+0x8904>  // b.none
  40a548:	ldr	w0, [sp, #356]
  40a54c:	orr	w0, w0, #0x8
  40a550:	str	w0, [sp, #356]
  40a554:	ldr	x0, [sp, #320]
  40a558:	and	x0, x0, #0x8000000000000
  40a55c:	cmp	x0, #0x0
  40a560:	b.eq	40a618 <ferror@plt+0x89c8>  // b.none
  40a564:	ldr	x0, [sp, #320]
  40a568:	and	x0, x0, #0xfff7ffffffffffff
  40a56c:	str	x0, [sp, #320]
  40a570:	ldr	x0, [sp, #336]
  40a574:	add	x0, x0, #0x1
  40a578:	str	x0, [sp, #336]
  40a57c:	ldr	x1, [sp, #336]
  40a580:	mov	x0, #0x7fff                	// #32767
  40a584:	cmp	x1, x0
  40a588:	b.ne	40a618 <ferror@plt+0x89c8>  // b.any
  40a58c:	ldr	x0, [sp, #296]
  40a590:	and	x0, x0, #0xc00000
  40a594:	cmp	x0, #0x0
  40a598:	b.eq	40a5d4 <ferror@plt+0x8984>  // b.none
  40a59c:	ldr	x0, [sp, #296]
  40a5a0:	and	x0, x0, #0xc00000
  40a5a4:	cmp	x0, #0x400, lsl #12
  40a5a8:	b.ne	40a5b8 <ferror@plt+0x8968>  // b.any
  40a5ac:	ldr	x0, [sp, #344]
  40a5b0:	cmp	x0, #0x0
  40a5b4:	b.eq	40a5d4 <ferror@plt+0x8984>  // b.none
  40a5b8:	ldr	x0, [sp, #296]
  40a5bc:	and	x0, x0, #0xc00000
  40a5c0:	cmp	x0, #0x800, lsl #12
  40a5c4:	b.ne	40a5e8 <ferror@plt+0x8998>  // b.any
  40a5c8:	ldr	x0, [sp, #344]
  40a5cc:	cmp	x0, #0x0
  40a5d0:	b.eq	40a5e8 <ferror@plt+0x8998>  // b.none
  40a5d4:	mov	x0, #0x7fff                	// #32767
  40a5d8:	str	x0, [sp, #336]
  40a5dc:	str	xzr, [sp, #328]
  40a5e0:	str	xzr, [sp, #320]
  40a5e4:	b	40a600 <ferror@plt+0x89b0>
  40a5e8:	mov	x0, #0x7ffe                	// #32766
  40a5ec:	str	x0, [sp, #336]
  40a5f0:	mov	x0, #0xffffffffffffffff    	// #-1
  40a5f4:	str	x0, [sp, #328]
  40a5f8:	mov	x0, #0xffffffffffffffff    	// #-1
  40a5fc:	str	x0, [sp, #320]
  40a600:	ldr	w0, [sp, #356]
  40a604:	orr	w0, w0, #0x10
  40a608:	str	w0, [sp, #356]
  40a60c:	ldr	w0, [sp, #356]
  40a610:	orr	w0, w0, #0x4
  40a614:	str	w0, [sp, #356]
  40a618:	ldr	x0, [sp, #328]
  40a61c:	lsr	x1, x0, #3
  40a620:	ldr	x0, [sp, #320]
  40a624:	lsl	x0, x0, #61
  40a628:	orr	x0, x1, x0
  40a62c:	str	x0, [sp, #328]
  40a630:	ldr	x0, [sp, #320]
  40a634:	lsr	x0, x0, #3
  40a638:	str	x0, [sp, #320]
  40a63c:	ldr	x1, [sp, #336]
  40a640:	mov	x0, #0x7fff                	// #32767
  40a644:	cmp	x1, x0
  40a648:	b.ne	40a66c <ferror@plt+0x8a1c>  // b.any
  40a64c:	ldr	x1, [sp, #320]
  40a650:	ldr	x0, [sp, #328]
  40a654:	orr	x0, x1, x0
  40a658:	cmp	x0, #0x0
  40a65c:	b.eq	40a66c <ferror@plt+0x8a1c>  // b.none
  40a660:	ldr	x0, [sp, #320]
  40a664:	orr	x0, x0, #0x800000000000
  40a668:	str	x0, [sp, #320]
  40a66c:	ldr	x0, [sp, #328]
  40a670:	str	x0, [sp, #48]
  40a674:	ldr	x0, [sp, #320]
  40a678:	and	x1, x0, #0xffffffffffff
  40a67c:	ldr	x0, [sp, #56]
  40a680:	bfxil	x0, x1, #0, #48
  40a684:	str	x0, [sp, #56]
  40a688:	ldr	x0, [sp, #336]
  40a68c:	and	w0, w0, #0x7fff
  40a690:	and	w1, w0, #0xffff
  40a694:	ldrh	w0, [sp, #62]
  40a698:	bfxil	w0, w1, #0, #15
  40a69c:	strh	w0, [sp, #62]
  40a6a0:	ldr	x0, [sp, #344]
  40a6a4:	and	w0, w0, #0x1
  40a6a8:	and	w1, w0, #0xff
  40a6ac:	ldrb	w0, [sp, #63]
  40a6b0:	bfi	w0, w1, #7, #1
  40a6b4:	strb	w0, [sp, #63]
  40a6b8:	ldr	q0, [sp, #48]
  40a6bc:	str	q0, [sp, #96]
  40a6c0:	ldrsw	x0, [sp, #356]
  40a6c4:	cmp	x0, #0x0
  40a6c8:	b.eq	40a6d4 <ferror@plt+0x8a84>  // b.none
  40a6cc:	ldr	w0, [sp, #356]
  40a6d0:	bl	40ae9c <ferror@plt+0x924c>
  40a6d4:	ldr	q0, [sp, #96]
  40a6d8:	ldp	x29, x30, [sp], #400
  40a6dc:	ret
  40a6e0:	sub	sp, sp, #0x60
  40a6e4:	str	w0, [sp, #12]
  40a6e8:	ldr	w0, [sp, #12]
  40a6ec:	cmp	w0, #0x0
  40a6f0:	b.eq	40a7f8 <ferror@plt+0x8ba8>  // b.none
  40a6f4:	ldr	w0, [sp, #12]
  40a6f8:	str	w0, [sp, #36]
  40a6fc:	ldr	w0, [sp, #12]
  40a700:	lsr	w0, w0, #31
  40a704:	and	w0, w0, #0xff
  40a708:	and	x0, x0, #0xff
  40a70c:	str	x0, [sp, #40]
  40a710:	ldr	x0, [sp, #40]
  40a714:	cmp	x0, #0x0
  40a718:	b.eq	40a728 <ferror@plt+0x8ad8>  // b.none
  40a71c:	ldr	w0, [sp, #36]
  40a720:	neg	w0, w0
  40a724:	str	w0, [sp, #36]
  40a728:	ldr	w0, [sp, #36]
  40a72c:	clz	x0, x0
  40a730:	str	w0, [sp, #52]
  40a734:	mov	w1, #0x403e                	// #16446
  40a738:	ldr	w0, [sp, #52]
  40a73c:	sub	w0, w1, w0
  40a740:	sxtw	x0, w0
  40a744:	str	x0, [sp, #56]
  40a748:	ldr	w0, [sp, #36]
  40a74c:	str	x0, [sp, #64]
  40a750:	str	xzr, [sp, #72]
  40a754:	mov	x1, #0x406f                	// #16495
  40a758:	ldr	x0, [sp, #56]
  40a75c:	sub	x0, x1, x0
  40a760:	cmp	x0, #0x0
  40a764:	b.le	40a808 <ferror@plt+0x8bb8>
  40a768:	mov	x1, #0x406f                	// #16495
  40a76c:	ldr	x0, [sp, #56]
  40a770:	sub	x0, x1, x0
  40a774:	cmp	x0, #0x3f
  40a778:	b.gt	40a7d4 <ferror@plt+0x8b84>
  40a77c:	ldr	x0, [sp, #56]
  40a780:	mov	w1, w0
  40a784:	mov	w0, #0x406f                	// #16495
  40a788:	sub	w0, w0, w1
  40a78c:	ldr	x1, [sp, #72]
  40a790:	lsl	x1, x1, x0
  40a794:	ldr	x0, [sp, #56]
  40a798:	mov	w2, w0
  40a79c:	mov	w0, #0xffffbfd1            	// #-16431
  40a7a0:	add	w0, w2, w0
  40a7a4:	ldr	x2, [sp, #64]
  40a7a8:	lsr	x0, x2, x0
  40a7ac:	orr	x0, x1, x0
  40a7b0:	str	x0, [sp, #72]
  40a7b4:	ldr	x0, [sp, #56]
  40a7b8:	mov	w1, w0
  40a7bc:	mov	w0, #0x406f                	// #16495
  40a7c0:	sub	w0, w0, w1
  40a7c4:	ldr	x1, [sp, #64]
  40a7c8:	lsl	x0, x1, x0
  40a7cc:	str	x0, [sp, #64]
  40a7d0:	b	40a808 <ferror@plt+0x8bb8>
  40a7d4:	ldr	x0, [sp, #56]
  40a7d8:	mov	w1, w0
  40a7dc:	mov	w0, #0x402f                	// #16431
  40a7e0:	sub	w0, w0, w1
  40a7e4:	ldr	x1, [sp, #64]
  40a7e8:	lsl	x0, x1, x0
  40a7ec:	str	x0, [sp, #72]
  40a7f0:	str	xzr, [sp, #64]
  40a7f4:	b	40a808 <ferror@plt+0x8bb8>
  40a7f8:	str	xzr, [sp, #40]
  40a7fc:	str	xzr, [sp, #56]
  40a800:	str	xzr, [sp, #64]
  40a804:	str	xzr, [sp, #72]
  40a808:	ldr	x0, [sp, #64]
  40a80c:	str	x0, [sp, #16]
  40a810:	ldr	x0, [sp, #72]
  40a814:	and	x1, x0, #0xffffffffffff
  40a818:	ldr	x0, [sp, #24]
  40a81c:	bfxil	x0, x1, #0, #48
  40a820:	str	x0, [sp, #24]
  40a824:	ldr	x0, [sp, #56]
  40a828:	and	w0, w0, #0x7fff
  40a82c:	and	w1, w0, #0xffff
  40a830:	ldrh	w0, [sp, #30]
  40a834:	bfxil	w0, w1, #0, #15
  40a838:	strh	w0, [sp, #30]
  40a83c:	ldr	x0, [sp, #40]
  40a840:	and	w0, w0, #0x1
  40a844:	and	w1, w0, #0xff
  40a848:	ldrb	w0, [sp, #31]
  40a84c:	bfi	w0, w1, #7, #1
  40a850:	strb	w0, [sp, #31]
  40a854:	ldr	q0, [sp, #16]
  40a858:	str	q0, [sp, #80]
  40a85c:	ldr	q0, [sp, #80]
  40a860:	add	sp, sp, #0x60
  40a864:	ret
  40a868:	stp	x29, x30, [sp, #-160]!
  40a86c:	mov	x29, sp
  40a870:	str	q0, [sp, #16]
  40a874:	str	wzr, [sp, #132]
  40a878:	str	xzr, [sp, #120]
  40a87c:	mrs	x0, fpcr
  40a880:	str	x0, [sp, #120]
  40a884:	ldr	q0, [sp, #16]
  40a888:	str	q0, [sp, #48]
  40a88c:	ldr	x0, [sp, #48]
  40a890:	str	x0, [sp, #144]
  40a894:	ldr	x0, [sp, #56]
  40a898:	ubfx	x0, x0, #0, #48
  40a89c:	str	x0, [sp, #112]
  40a8a0:	ldrh	w0, [sp, #62]
  40a8a4:	ubfx	x0, x0, #0, #15
  40a8a8:	and	w0, w0, #0xffff
  40a8ac:	and	x0, x0, #0xffff
  40a8b0:	str	x0, [sp, #104]
  40a8b4:	ldrb	w0, [sp, #63]
  40a8b8:	ubfx	x0, x0, #7, #1
  40a8bc:	and	w0, w0, #0xff
  40a8c0:	and	x0, x0, #0xff
  40a8c4:	str	x0, [sp, #96]
  40a8c8:	ldr	x0, [sp, #112]
  40a8cc:	lsl	x1, x0, #3
  40a8d0:	ldr	x0, [sp, #144]
  40a8d4:	lsr	x0, x0, #61
  40a8d8:	orr	x0, x1, x0
  40a8dc:	str	x0, [sp, #112]
  40a8e0:	ldr	x0, [sp, #144]
  40a8e4:	lsl	x0, x0, #3
  40a8e8:	str	x0, [sp, #144]
  40a8ec:	ldr	x0, [sp, #96]
  40a8f0:	str	x0, [sp, #88]
  40a8f4:	ldr	x0, [sp, #104]
  40a8f8:	add	x0, x0, #0x1
  40a8fc:	and	x0, x0, #0x7ffe
  40a900:	cmp	x0, #0x0
  40a904:	b.eq	40ab28 <ferror@plt+0x8ed8>  // b.none
  40a908:	ldr	x1, [sp, #104]
  40a90c:	mov	x0, #0xffffffffffffc400    	// #-15360
  40a910:	add	x0, x1, x0
  40a914:	str	x0, [sp, #136]
  40a918:	ldr	x0, [sp, #136]
  40a91c:	cmp	x0, #0x7fe
  40a920:	b.le	40a9a8 <ferror@plt+0x8d58>
  40a924:	ldr	x0, [sp, #120]
  40a928:	and	x0, x0, #0xc00000
  40a92c:	cmp	x0, #0x0
  40a930:	b.eq	40a96c <ferror@plt+0x8d1c>  // b.none
  40a934:	ldr	x0, [sp, #120]
  40a938:	and	x0, x0, #0xc00000
  40a93c:	cmp	x0, #0x400, lsl #12
  40a940:	b.ne	40a950 <ferror@plt+0x8d00>  // b.any
  40a944:	ldr	x0, [sp, #88]
  40a948:	cmp	x0, #0x0
  40a94c:	b.eq	40a96c <ferror@plt+0x8d1c>  // b.none
  40a950:	ldr	x0, [sp, #120]
  40a954:	and	x0, x0, #0xc00000
  40a958:	cmp	x0, #0x800, lsl #12
  40a95c:	b.ne	40a97c <ferror@plt+0x8d2c>  // b.any
  40a960:	ldr	x0, [sp, #88]
  40a964:	cmp	x0, #0x0
  40a968:	b.eq	40a97c <ferror@plt+0x8d2c>  // b.none
  40a96c:	mov	x0, #0x7ff                 	// #2047
  40a970:	str	x0, [sp, #136]
  40a974:	str	xzr, [sp, #152]
  40a978:	b	40a98c <ferror@plt+0x8d3c>
  40a97c:	mov	x0, #0x7fe                 	// #2046
  40a980:	str	x0, [sp, #136]
  40a984:	mov	x0, #0xffffffffffffffff    	// #-1
  40a988:	str	x0, [sp, #152]
  40a98c:	ldr	w0, [sp, #132]
  40a990:	orr	w0, w0, #0x10
  40a994:	str	w0, [sp, #132]
  40a998:	ldr	w0, [sp, #132]
  40a99c:	orr	w0, w0, #0x4
  40a9a0:	str	w0, [sp, #132]
  40a9a4:	b	40ac10 <ferror@plt+0x8fc0>
  40a9a8:	ldr	x0, [sp, #136]
  40a9ac:	cmp	x0, #0x0
  40a9b0:	b.gt	40aadc <ferror@plt+0x8e8c>
  40a9b4:	ldr	x0, [sp, #136]
  40a9b8:	cmn	x0, #0x34
  40a9bc:	b.ge	40a9d8 <ferror@plt+0x8d88>  // b.tcont
  40a9c0:	str	xzr, [sp, #144]
  40a9c4:	str	xzr, [sp, #112]
  40a9c8:	ldr	x0, [sp, #144]
  40a9cc:	orr	x0, x0, #0x1
  40a9d0:	str	x0, [sp, #144]
  40a9d4:	b	40aad4 <ferror@plt+0x8e84>
  40a9d8:	ldr	x0, [sp, #112]
  40a9dc:	orr	x0, x0, #0x8000000000000
  40a9e0:	str	x0, [sp, #112]
  40a9e4:	mov	x1, #0x3d                  	// #61
  40a9e8:	ldr	x0, [sp, #136]
  40a9ec:	sub	x0, x1, x0
  40a9f0:	cmp	x0, #0x3f
  40a9f4:	b.gt	40aa6c <ferror@plt+0x8e1c>
  40a9f8:	ldr	x0, [sp, #136]
  40a9fc:	add	w0, w0, #0x3
  40aa00:	ldr	x1, [sp, #112]
  40aa04:	lsl	x1, x1, x0
  40aa08:	ldr	x0, [sp, #136]
  40aa0c:	mov	w2, w0
  40aa10:	mov	w0, #0x3d                  	// #61
  40aa14:	sub	w0, w0, w2
  40aa18:	ldr	x2, [sp, #144]
  40aa1c:	lsr	x0, x2, x0
  40aa20:	orr	x1, x1, x0
  40aa24:	ldr	x0, [sp, #136]
  40aa28:	add	w0, w0, #0x3
  40aa2c:	ldr	x2, [sp, #144]
  40aa30:	lsl	x0, x2, x0
  40aa34:	cmp	x0, #0x0
  40aa38:	cset	w0, ne  // ne = any
  40aa3c:	and	w0, w0, #0xff
  40aa40:	sxtw	x0, w0
  40aa44:	orr	x0, x1, x0
  40aa48:	str	x0, [sp, #144]
  40aa4c:	ldr	x0, [sp, #136]
  40aa50:	mov	w1, w0
  40aa54:	mov	w0, #0x3d                  	// #61
  40aa58:	sub	w0, w0, w1
  40aa5c:	ldr	x1, [sp, #112]
  40aa60:	lsr	x0, x1, x0
  40aa64:	str	x0, [sp, #112]
  40aa68:	b	40aad4 <ferror@plt+0x8e84>
  40aa6c:	ldr	x0, [sp, #136]
  40aa70:	mov	w1, w0
  40aa74:	mov	w0, #0xfffffffd            	// #-3
  40aa78:	sub	w0, w0, w1
  40aa7c:	ldr	x1, [sp, #112]
  40aa80:	lsr	x1, x1, x0
  40aa84:	mov	x2, #0x3d                  	// #61
  40aa88:	ldr	x0, [sp, #136]
  40aa8c:	sub	x0, x2, x0
  40aa90:	cmp	x0, #0x40
  40aa94:	b.eq	40aaac <ferror@plt+0x8e5c>  // b.none
  40aa98:	ldr	x0, [sp, #136]
  40aa9c:	add	w0, w0, #0x43
  40aaa0:	ldr	x2, [sp, #112]
  40aaa4:	lsl	x0, x2, x0
  40aaa8:	b	40aab0 <ferror@plt+0x8e60>
  40aaac:	mov	x0, #0x0                   	// #0
  40aab0:	ldr	x2, [sp, #144]
  40aab4:	orr	x0, x0, x2
  40aab8:	cmp	x0, #0x0
  40aabc:	cset	w0, ne  // ne = any
  40aac0:	and	w0, w0, #0xff
  40aac4:	and	x0, x0, #0xff
  40aac8:	orr	x0, x1, x0
  40aacc:	str	x0, [sp, #144]
  40aad0:	str	xzr, [sp, #112]
  40aad4:	str	xzr, [sp, #136]
  40aad8:	b	40ab1c <ferror@plt+0x8ecc>
  40aadc:	ldr	x0, [sp, #112]
  40aae0:	lsl	x1, x0, #4
  40aae4:	ldr	x0, [sp, #144]
  40aae8:	lsr	x0, x0, #60
  40aaec:	orr	x1, x1, x0
  40aaf0:	ldr	x0, [sp, #144]
  40aaf4:	lsl	x0, x0, #4
  40aaf8:	cmp	x0, #0x0
  40aafc:	cset	w0, ne  // ne = any
  40ab00:	and	w0, w0, #0xff
  40ab04:	sxtw	x0, w0
  40ab08:	orr	x0, x1, x0
  40ab0c:	str	x0, [sp, #144]
  40ab10:	ldr	x0, [sp, #112]
  40ab14:	lsr	x0, x0, #60
  40ab18:	str	x0, [sp, #112]
  40ab1c:	ldr	x0, [sp, #144]
  40ab20:	str	x0, [sp, #152]
  40ab24:	b	40ac10 <ferror@plt+0x8fc0>
  40ab28:	ldr	x0, [sp, #104]
  40ab2c:	cmp	x0, #0x0
  40ab30:	b.ne	40ab68 <ferror@plt+0x8f18>  // b.any
  40ab34:	str	xzr, [sp, #136]
  40ab38:	ldr	x1, [sp, #112]
  40ab3c:	ldr	x0, [sp, #144]
  40ab40:	orr	x0, x1, x0
  40ab44:	cmp	x0, #0x0
  40ab48:	b.ne	40ab54 <ferror@plt+0x8f04>  // b.any
  40ab4c:	str	xzr, [sp, #152]
  40ab50:	b	40ac10 <ferror@plt+0x8fc0>
  40ab54:	str	xzr, [sp, #152]
  40ab58:	ldr	x0, [sp, #152]
  40ab5c:	orr	x0, x0, #0x1
  40ab60:	str	x0, [sp, #152]
  40ab64:	b	40ac10 <ferror@plt+0x8fc0>
  40ab68:	mov	x0, #0x7ff                 	// #2047
  40ab6c:	str	x0, [sp, #136]
  40ab70:	ldr	x1, [sp, #112]
  40ab74:	ldr	x0, [sp, #144]
  40ab78:	orr	x0, x1, x0
  40ab7c:	cmp	x0, #0x0
  40ab80:	b.ne	40ab8c <ferror@plt+0x8f3c>  // b.any
  40ab84:	str	xzr, [sp, #152]
  40ab88:	b	40ac10 <ferror@plt+0x8fc0>
  40ab8c:	ldr	x1, [sp, #104]
  40ab90:	mov	x0, #0x7fff                	// #32767
  40ab94:	cmp	x1, x0
  40ab98:	b.ne	40abcc <ferror@plt+0x8f7c>  // b.any
  40ab9c:	ldr	x1, [sp, #112]
  40aba0:	ldr	x0, [sp, #144]
  40aba4:	orr	x0, x1, x0
  40aba8:	cmp	x0, #0x0
  40abac:	b.eq	40abcc <ferror@plt+0x8f7c>  // b.none
  40abb0:	ldr	x0, [sp, #112]
  40abb4:	and	x0, x0, #0x4000000000000
  40abb8:	cmp	x0, #0x0
  40abbc:	b.ne	40abcc <ferror@plt+0x8f7c>  // b.any
  40abc0:	ldr	w0, [sp, #132]
  40abc4:	orr	w0, w0, #0x1
  40abc8:	str	w0, [sp, #132]
  40abcc:	ldr	x0, [sp, #144]
  40abd0:	lsr	x1, x0, #60
  40abd4:	ldr	x0, [sp, #112]
  40abd8:	lsl	x0, x0, #4
  40abdc:	orr	x0, x1, x0
  40abe0:	str	x0, [sp, #144]
  40abe4:	ldr	x0, [sp, #112]
  40abe8:	lsr	x0, x0, #60
  40abec:	str	x0, [sp, #112]
  40abf0:	ldr	x0, [sp, #144]
  40abf4:	str	x0, [sp, #152]
  40abf8:	ldr	x0, [sp, #152]
  40abfc:	and	x0, x0, #0xfffffffffffffff8
  40ac00:	str	x0, [sp, #152]
  40ac04:	ldr	x0, [sp, #152]
  40ac08:	orr	x0, x0, #0x40000000000000
  40ac0c:	str	x0, [sp, #152]
  40ac10:	ldr	x0, [sp, #136]
  40ac14:	cmp	x0, #0x0
  40ac18:	b.ne	40ac30 <ferror@plt+0x8fe0>  // b.any
  40ac1c:	ldr	x0, [sp, #152]
  40ac20:	cmp	x0, #0x0
  40ac24:	b.eq	40ac30 <ferror@plt+0x8fe0>  // b.none
  40ac28:	mov	w0, #0x1                   	// #1
  40ac2c:	b	40ac34 <ferror@plt+0x8fe4>
  40ac30:	mov	w0, #0x0                   	// #0
  40ac34:	str	w0, [sp, #84]
  40ac38:	ldr	x0, [sp, #152]
  40ac3c:	and	x0, x0, #0x7
  40ac40:	cmp	x0, #0x0
  40ac44:	b.eq	40ad08 <ferror@plt+0x90b8>  // b.none
  40ac48:	ldr	w0, [sp, #132]
  40ac4c:	orr	w0, w0, #0x10
  40ac50:	str	w0, [sp, #132]
  40ac54:	ldr	x0, [sp, #120]
  40ac58:	and	x0, x0, #0xc00000
  40ac5c:	cmp	x0, #0xc00, lsl #12
  40ac60:	b.eq	40ad10 <ferror@plt+0x90c0>  // b.none
  40ac64:	cmp	x0, #0xc00, lsl #12
  40ac68:	b.hi	40ad14 <ferror@plt+0x90c4>  // b.pmore
  40ac6c:	cmp	x0, #0x800, lsl #12
  40ac70:	b.eq	40acdc <ferror@plt+0x908c>  // b.none
  40ac74:	cmp	x0, #0x800, lsl #12
  40ac78:	b.hi	40ad14 <ferror@plt+0x90c4>  // b.pmore
  40ac7c:	cmp	x0, #0x0
  40ac80:	b.eq	40ac90 <ferror@plt+0x9040>  // b.none
  40ac84:	cmp	x0, #0x400, lsl #12
  40ac88:	b.eq	40acb0 <ferror@plt+0x9060>  // b.none
  40ac8c:	b	40ad14 <ferror@plt+0x90c4>
  40ac90:	ldr	x0, [sp, #152]
  40ac94:	and	x0, x0, #0xf
  40ac98:	cmp	x0, #0x4
  40ac9c:	b.eq	40ad10 <ferror@plt+0x90c0>  // b.none
  40aca0:	ldr	x0, [sp, #152]
  40aca4:	add	x0, x0, #0x4
  40aca8:	str	x0, [sp, #152]
  40acac:	b	40ad10 <ferror@plt+0x90c0>
  40acb0:	ldr	x0, [sp, #88]
  40acb4:	cmp	x0, #0x0
  40acb8:	b.ne	40ad10 <ferror@plt+0x90c0>  // b.any
  40acbc:	ldr	x0, [sp, #152]
  40acc0:	and	x0, x0, #0x7
  40acc4:	cmp	x0, #0x0
  40acc8:	b.eq	40ad10 <ferror@plt+0x90c0>  // b.none
  40accc:	ldr	x0, [sp, #152]
  40acd0:	add	x0, x0, #0x8
  40acd4:	str	x0, [sp, #152]
  40acd8:	b	40ad10 <ferror@plt+0x90c0>
  40acdc:	ldr	x0, [sp, #88]
  40ace0:	cmp	x0, #0x0
  40ace4:	b.eq	40ad10 <ferror@plt+0x90c0>  // b.none
  40ace8:	ldr	x0, [sp, #152]
  40acec:	and	x0, x0, #0x7
  40acf0:	cmp	x0, #0x0
  40acf4:	b.eq	40ad10 <ferror@plt+0x90c0>  // b.none
  40acf8:	ldr	x0, [sp, #152]
  40acfc:	add	x0, x0, #0x8
  40ad00:	str	x0, [sp, #152]
  40ad04:	b	40ad10 <ferror@plt+0x90c0>
  40ad08:	nop
  40ad0c:	b	40ad14 <ferror@plt+0x90c4>
  40ad10:	nop
  40ad14:	ldr	w0, [sp, #84]
  40ad18:	cmp	w0, #0x0
  40ad1c:	b.eq	40ad4c <ferror@plt+0x90fc>  // b.none
  40ad20:	ldr	w0, [sp, #132]
  40ad24:	and	w0, w0, #0x10
  40ad28:	cmp	w0, #0x0
  40ad2c:	b.ne	40ad40 <ferror@plt+0x90f0>  // b.any
  40ad30:	ldr	x0, [sp, #120]
  40ad34:	and	x0, x0, #0x800
  40ad38:	cmp	x0, #0x0
  40ad3c:	b.eq	40ad4c <ferror@plt+0x90fc>  // b.none
  40ad40:	ldr	w0, [sp, #132]
  40ad44:	orr	w0, w0, #0x8
  40ad48:	str	w0, [sp, #132]
  40ad4c:	ldr	x0, [sp, #152]
  40ad50:	and	x0, x0, #0x80000000000000
  40ad54:	cmp	x0, #0x0
  40ad58:	b.eq	40ae00 <ferror@plt+0x91b0>  // b.none
  40ad5c:	ldr	x0, [sp, #152]
  40ad60:	and	x0, x0, #0xff7fffffffffffff
  40ad64:	str	x0, [sp, #152]
  40ad68:	ldr	x0, [sp, #136]
  40ad6c:	add	x0, x0, #0x1
  40ad70:	str	x0, [sp, #136]
  40ad74:	ldr	x0, [sp, #136]
  40ad78:	cmp	x0, #0x7ff
  40ad7c:	b.ne	40ae00 <ferror@plt+0x91b0>  // b.any
  40ad80:	ldr	x0, [sp, #120]
  40ad84:	and	x0, x0, #0xc00000
  40ad88:	cmp	x0, #0x0
  40ad8c:	b.eq	40adc8 <ferror@plt+0x9178>  // b.none
  40ad90:	ldr	x0, [sp, #120]
  40ad94:	and	x0, x0, #0xc00000
  40ad98:	cmp	x0, #0x400, lsl #12
  40ad9c:	b.ne	40adac <ferror@plt+0x915c>  // b.any
  40ada0:	ldr	x0, [sp, #88]
  40ada4:	cmp	x0, #0x0
  40ada8:	b.eq	40adc8 <ferror@plt+0x9178>  // b.none
  40adac:	ldr	x0, [sp, #120]
  40adb0:	and	x0, x0, #0xc00000
  40adb4:	cmp	x0, #0x800, lsl #12
  40adb8:	b.ne	40add8 <ferror@plt+0x9188>  // b.any
  40adbc:	ldr	x0, [sp, #88]
  40adc0:	cmp	x0, #0x0
  40adc4:	b.eq	40add8 <ferror@plt+0x9188>  // b.none
  40adc8:	mov	x0, #0x7ff                 	// #2047
  40adcc:	str	x0, [sp, #136]
  40add0:	str	xzr, [sp, #152]
  40add4:	b	40ade8 <ferror@plt+0x9198>
  40add8:	mov	x0, #0x7fe                 	// #2046
  40addc:	str	x0, [sp, #136]
  40ade0:	mov	x0, #0xffffffffffffffff    	// #-1
  40ade4:	str	x0, [sp, #152]
  40ade8:	ldr	w0, [sp, #132]
  40adec:	orr	w0, w0, #0x10
  40adf0:	str	w0, [sp, #132]
  40adf4:	ldr	w0, [sp, #132]
  40adf8:	orr	w0, w0, #0x4
  40adfc:	str	w0, [sp, #132]
  40ae00:	ldr	x0, [sp, #152]
  40ae04:	lsr	x0, x0, #3
  40ae08:	str	x0, [sp, #152]
  40ae0c:	ldr	x0, [sp, #136]
  40ae10:	cmp	x0, #0x7ff
  40ae14:	b.ne	40ae30 <ferror@plt+0x91e0>  // b.any
  40ae18:	ldr	x0, [sp, #152]
  40ae1c:	cmp	x0, #0x0
  40ae20:	b.eq	40ae30 <ferror@plt+0x91e0>  // b.none
  40ae24:	ldr	x0, [sp, #152]
  40ae28:	orr	x0, x0, #0x8000000000000
  40ae2c:	str	x0, [sp, #152]
  40ae30:	ldr	x0, [sp, #152]
  40ae34:	and	x1, x0, #0xfffffffffffff
  40ae38:	ldr	x0, [sp, #40]
  40ae3c:	bfxil	x0, x1, #0, #52
  40ae40:	str	x0, [sp, #40]
  40ae44:	ldr	x0, [sp, #136]
  40ae48:	and	w0, w0, #0x7ff
  40ae4c:	and	w1, w0, #0xffff
  40ae50:	ldrh	w0, [sp, #46]
  40ae54:	bfi	w0, w1, #4, #11
  40ae58:	strh	w0, [sp, #46]
  40ae5c:	ldr	x0, [sp, #88]
  40ae60:	and	w0, w0, #0x1
  40ae64:	and	w1, w0, #0xff
  40ae68:	ldrb	w0, [sp, #47]
  40ae6c:	bfi	w0, w1, #7, #1
  40ae70:	strb	w0, [sp, #47]
  40ae74:	ldr	d0, [sp, #40]
  40ae78:	str	d0, [sp, #72]
  40ae7c:	ldrsw	x0, [sp, #132]
  40ae80:	cmp	x0, #0x0
  40ae84:	b.eq	40ae90 <ferror@plt+0x9240>  // b.none
  40ae88:	ldr	w0, [sp, #132]
  40ae8c:	bl	40ae9c <ferror@plt+0x924c>
  40ae90:	ldr	d0, [sp, #72]
  40ae94:	ldp	x29, x30, [sp], #160
  40ae98:	ret
  40ae9c:	sub	sp, sp, #0x30
  40aea0:	str	w0, [sp, #12]
  40aea4:	mov	w0, #0x7f7fffff            	// #2139095039
  40aea8:	fmov	s0, w0
  40aeac:	str	s0, [sp, #44]
  40aeb0:	movi	v0.2s, #0x80, lsl #16
  40aeb4:	str	s0, [sp, #40]
  40aeb8:	mov	w0, #0xc5ae                	// #50606
  40aebc:	movk	w0, #0x749d, lsl #16
  40aec0:	fmov	s0, w0
  40aec4:	str	s0, [sp, #36]
  40aec8:	str	wzr, [sp, #32]
  40aecc:	fmov	s0, #1.000000000000000000e+00
  40aed0:	str	s0, [sp, #28]
  40aed4:	ldr	w0, [sp, #12]
  40aed8:	and	w0, w0, #0x1
  40aedc:	cmp	w0, #0x0
  40aee0:	b.eq	40aef4 <ferror@plt+0x92a4>  // b.none
  40aee4:	ldr	s1, [sp, #32]
  40aee8:	fdiv	s0, s1, s1
  40aeec:	mrs	x0, fpsr
  40aef0:	str	w0, [sp, #24]
  40aef4:	ldr	w0, [sp, #12]
  40aef8:	and	w0, w0, #0x2
  40aefc:	cmp	w0, #0x0
  40af00:	b.eq	40af18 <ferror@plt+0x92c8>  // b.none
  40af04:	ldr	s1, [sp, #28]
  40af08:	ldr	s2, [sp, #32]
  40af0c:	fdiv	s0, s1, s2
  40af10:	mrs	x0, fpsr
  40af14:	str	w0, [sp, #24]
  40af18:	ldr	w0, [sp, #12]
  40af1c:	and	w0, w0, #0x4
  40af20:	cmp	w0, #0x0
  40af24:	b.eq	40af3c <ferror@plt+0x92ec>  // b.none
  40af28:	ldr	s1, [sp, #44]
  40af2c:	ldr	s2, [sp, #36]
  40af30:	fadd	s0, s1, s2
  40af34:	mrs	x0, fpsr
  40af38:	str	w0, [sp, #24]
  40af3c:	ldr	w0, [sp, #12]
  40af40:	and	w0, w0, #0x8
  40af44:	cmp	w0, #0x0
  40af48:	b.eq	40af5c <ferror@plt+0x930c>  // b.none
  40af4c:	ldr	s1, [sp, #40]
  40af50:	fmul	s0, s1, s1
  40af54:	mrs	x0, fpsr
  40af58:	str	w0, [sp, #24]
  40af5c:	ldr	w0, [sp, #12]
  40af60:	and	w0, w0, #0x10
  40af64:	cmp	w0, #0x0
  40af68:	b.eq	40af80 <ferror@plt+0x9330>  // b.none
  40af6c:	ldr	s1, [sp, #44]
  40af70:	ldr	s2, [sp, #28]
  40af74:	fsub	s0, s1, s2
  40af78:	mrs	x0, fpsr
  40af7c:	str	w0, [sp, #24]
  40af80:	nop
  40af84:	add	sp, sp, #0x30
  40af88:	ret
  40af8c:	nop
  40af90:	stp	x29, x30, [sp, #-64]!
  40af94:	mov	x29, sp
  40af98:	stp	x19, x20, [sp, #16]
  40af9c:	adrp	x20, 41b000 <ferror@plt+0x193b0>
  40afa0:	add	x20, x20, #0xdd0
  40afa4:	stp	x21, x22, [sp, #32]
  40afa8:	adrp	x21, 41b000 <ferror@plt+0x193b0>
  40afac:	add	x21, x21, #0xdc8
  40afb0:	sub	x20, x20, x21
  40afb4:	mov	w22, w0
  40afb8:	stp	x23, x24, [sp, #48]
  40afbc:	mov	x23, x1
  40afc0:	mov	x24, x2
  40afc4:	bl	4017d8 <memcpy@plt-0x38>
  40afc8:	cmp	xzr, x20, asr #3
  40afcc:	b.eq	40aff8 <ferror@plt+0x93a8>  // b.none
  40afd0:	asr	x20, x20, #3
  40afd4:	mov	x19, #0x0                   	// #0
  40afd8:	ldr	x3, [x21, x19, lsl #3]
  40afdc:	mov	x2, x24
  40afe0:	add	x19, x19, #0x1
  40afe4:	mov	x1, x23
  40afe8:	mov	w0, w22
  40afec:	blr	x3
  40aff0:	cmp	x20, x19
  40aff4:	b.ne	40afd8 <ferror@plt+0x9388>  // b.any
  40aff8:	ldp	x19, x20, [sp, #16]
  40affc:	ldp	x21, x22, [sp, #32]
  40b000:	ldp	x23, x24, [sp, #48]
  40b004:	ldp	x29, x30, [sp], #64
  40b008:	ret
  40b00c:	nop
  40b010:	ret
  40b014:	nop
  40b018:	adrp	x2, 41c000 <ferror@plt+0x1a3b0>
  40b01c:	mov	x1, #0x0                   	// #0
  40b020:	ldr	x2, [x2, #560]
  40b024:	b	4018c0 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040b028 <.fini>:
  40b028:	stp	x29, x30, [sp, #-16]!
  40b02c:	mov	x29, sp
  40b030:	ldp	x29, x30, [sp], #16
  40b034:	ret
