<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Compile Report</h1>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)</p>
        <p>Date: Tue Sep 12 21:40:49 2023
</p>
        <h2>Device Selection</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Family</td>
                <td>PolarFireSoC</td>
            </tr>
            <tr>
                <td>Device</td>
                <td>MPFS250T_ES</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCVG484</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>STD</td>
            </tr>
            <tr>
                <td>Core Voltage</td>
                <td>1.05V</td>
            </tr>
            <tr>
                <td>Part Range</td>
                <td>EXT</td>
            </tr>
            <tr>
                <td>Default I/O technology</td>
                <td>LVCMOS 1.8V</td>
            </tr>
            <tr>
                <td>FPGA Hardware Breakpoint Auto Instantation</td>
                <td>Off</td>
            </tr>
        </table>
        <h2>Source Files</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Topcell</td>
                <td>MPFS_ICICLE_KIT_BASE_DESIGN</td>
            </tr>
            <tr>
                <td>Format</td>
                <td>Verilog</td>
            </tr>
            <tr>
                <td>Source</td>
                <td>F:\MPFS_Projects\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.vm</td>
            </tr>
        </table>
        <h2>Options</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Limit the number of high fanout nets to display to</td>
                <td>10</td>
            </tr>
        </table>
        <h2>Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>Used</th>
                <th>Total</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>4LUT</td>
                <td>13486</td>
                <td>254196</td>
                <td>5.31</td>
            </tr>
            <tr>
                <td>DFF</td>
                <td>9252</td>
                <td>254196</td>
                <td>3.64</td>
            </tr>
            <tr>
                <td>I/O Register</td>
                <td>0</td>
                <td>432</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>User I/O</td>
                <td>58</td>
                <td>144</td>
                <td>40.28</td>
            </tr>
            <tr>
                <td>-- Single-ended I/O</td>
                <td>58</td>
                <td>144</td>
                <td>40.28</td>
            </tr>
            <tr>
                <td>-- Differential I/O Pairs</td>
                <td>0</td>
                <td>72</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>uSRAM</td>
                <td>61</td>
                <td>2352</td>
                <td>2.59</td>
            </tr>
            <tr>
                <td>LSRAM</td>
                <td>0</td>
                <td>812</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>Math</td>
                <td>4</td>
                <td>784</td>
                <td>0.51</td>
            </tr>
            <tr>
                <td>H-Chip Global</td>
                <td>9</td>
                <td>48</td>
                <td>18.75</td>
            </tr>
            <tr>
                <td>PLL</td>
                <td>1</td>
                <td>8</td>
                <td>12.50</td>
            </tr>
            <tr>
                <td>DLL</td>
                <td>0</td>
                <td>8</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>CRN_INT</td>
                <td>1</td>
                <td>24</td>
                <td>4.17</td>
            </tr>
            <tr>
                <td>INIT</td>
                <td>1</td>
                <td>1</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>OSC_RC160MHZ</td>
                <td>1</td>
                <td>1</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>DRI</td>
                <td>1</td>
                <td>1</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>Transceiver Lanes</td>
                <td>4</td>
                <td>4</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>Transceiver PCIe</td>
                <td>1</td>
                <td>2</td>
                <td>50.00</td>
            </tr>
            <tr>
                <td>TX_PLL</td>
                <td>1</td>
                <td>11</td>
                <td>9.09</td>
            </tr>
            <tr>
                <td>LINK</td>
                <td>1</td>
                <td>10</td>
                <td>10.00</td>
            </tr>
            <tr>
                <td>XCVR_REF_CLK</td>
                <td>1</td>
                <td>3</td>
                <td>33.33</td>
            </tr>
            <tr>
                <td>PCIE_COMMON</td>
                <td>1</td>
                <td>1</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>ICB_CLKDIV</td>
                <td>1</td>
                <td>24</td>
                <td>4.17</td>
            </tr>
            <tr>
                <td>ICB_CLKINT</td>
                <td>5</td>
                <td>72</td>
                <td>6.94</td>
            </tr>
            <tr>
                <td>NGMUX</td>
                <td>1</td>
                <td>12</td>
                <td>8.33</td>
            </tr>
            <tr>
                <td>ICB_INT</td>
                <td>1</td>
                <td>12</td>
                <td>8.33</td>
            </tr>
            <tr>
                <td>MSS</td>
                <td>1</td>
                <td>1</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>MSS I/O</td>
                <td>103</td>
                <td>136</td>
                <td>75.74</td>
            </tr>
        </table>
        <h2>Detailed Logic Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>4LUT</th>
                <th>DFF</th>
            </tr>
            <tr>
                <td>Fabric Logic</td>
                <td>12610</td>
                <td>8376</td>
            </tr>
            <tr>
                <td>uSRAM Interface Logic</td>
                <td>732</td>
                <td>732</td>
            </tr>
            <tr>
                <td>LSRAM Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Math Interface Logic</td>
                <td>144</td>
                <td>144</td>
            </tr>
            <tr>
                <td>Total Used</td>
                <td>13486</td>
                <td>9252</td>
            </tr>
        </table>
        <h2>Detailed Carry Chains Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>6</td>
                <td>7</td>
            </tr>
            <tr>
                <td>7</td>
                <td>9</td>
            </tr>
            <tr>
                <td>8</td>
                <td>15</td>
            </tr>
            <tr>
                <td>9</td>
                <td>4</td>
            </tr>
            <tr>
                <td>10</td>
                <td>1</td>
            </tr>
            <tr>
                <td>11</td>
                <td>2</td>
            </tr>
            <tr>
                <td>12</td>
                <td>16</td>
            </tr>
            <tr>
                <td>13</td>
                <td>25</td>
            </tr>
            <tr>
                <td>14</td>
                <td>11</td>
            </tr>
            <tr>
                <td>30</td>
                <td>2</td>
            </tr>
            <tr>
                <td>31</td>
                <td>2</td>
            </tr>
            <tr>
                <td>32</td>
                <td>2</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>96</td>
            </tr>
        </table>
        <h2>Detailed 4LUT Groups Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>2</td>
                <td>635</td>
            </tr>
            <tr>
                <td>10</td>
                <td>10</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>645</td>
            </tr>
        </table>
        <h2>Detailed Math Chains Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>1</td>
                <td>4</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>4</td>
            </tr>
        </table>
        <h2>I/O Function</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>w/o register</th>
                <th>w/ register</th>
                <th>w/ DDR register</th>
            </tr>
            <tr>
                <td>Input I/O</td>
                <td>12</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Output I/O</td>
                <td>25</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Bidirectional I/O</td>
                <td>21</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Input I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Output I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
        </table>
        <h2>Nets assigned to chip global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>3447</td>
                <td>INT_NET</td>
                <td>Net   : CLOCKS_AND_RESETS_FIC_0_CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>2966</td>
                <td>INT_NET</td>
                <td>Net   : CLOCKS_AND_RESETS_FIC_3_CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>2170</td>
                <td>INT_NET</td>
                <td>Net   : CLOCKS_AND_RESETS_FIC_1_CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1931</td>
                <td>INT_NET</td>
                <td>Net   : FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/sysReset_arst</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_RNISJ65/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1112</td>
                <td>INT_NET</td>
                <td>Net   : FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/sysReset_arst</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTB/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1020</td>
                <td>INT_NET</td>
                <td>Net   : FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/sysReset_arst</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTB/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1</td>
                <td>INT_NET</td>
                <td>Net   : CLOCKS_AND_RESETS_inst_0/CLKINT_REF_CLK_50MHz_Y</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CLOCKS_AND_RESETS_inst_0/CLKINT_REF_CLK_50MHz/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1</td>
                <td>INT_NET</td>
                <td>Net   : CLOCKS_AND_RESETS_PCIe_CLK_125MHz</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_CLKINT/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1</td>
                <td>INT_NET</td>
                <td>Net   : CLOCKS_AND_RESETS_FIC_2_CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_8/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
        </table>
        <h2>Nets assigned to row global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
        </table>
        <h2>High fanout nets</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>1049</td>
                <td>INT_NET</td>
                <td>Net   : CLOCKS_AND_RESETS_RESETN_FIC_0_CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_15</td>
            </tr>
            <tr>
                <td>706</td>
                <td>INT_NET</td>
                <td>Net   : CLOCKS_AND_RESETS_inst_0_RESET_FIC_3_CLK_CORERESET_0_dff</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_15</td>
            </tr>
            <tr>
                <td>570</td>
                <td>INT_NET</td>
                <td>Net   : FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1_amp_miv_ihcc_ctrl_A_SEL[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_SEL_Z[1]</td>
            </tr>
            <tr>
                <td>459</td>
                <td>INT_NET</td>
                <td>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0_sel[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/NS83.NS83_i_a2_i</td>
            </tr>
            <tr>
                <td>324</td>
                <td>INT_NET</td>
                <td>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t013</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t0_8_iv_0_a2_2[2]</td>
            </tr>
            <tr>
                <td>313</td>
                <td>INT_NET</td>
                <td>Net   : FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1_amp_miv_ihcc_ctrl_A_SEL[0]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_SEL_Z[0]</td>
            </tr>
            <tr>
                <td>286</td>
                <td>INT_NET</td>
                <td>Net   : MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[11]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS</td>
            </tr>
            <tr>
                <td>240</td>
                <td>INT_NET</td>
                <td>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/un1_sel_6_or_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/un1_sel_6_or</td>
            </tr>
            <tr>
                <td>235</td>
                <td>INT_NET</td>
                <td>Net   : MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[10]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS</td>
            </tr>
            <tr>
                <td>235</td>
                <td>INT_NET</td>
                <td>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/N_165_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/N_165_i</td>
            </tr>
        </table>
        <h2>High fanout nets (through buffer trees)</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>1049</td>
                <td>INT_NET</td>
                <td>Net   : CLOCKS_AND_RESETS_RESETN_FIC_0_CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_15</td>
            </tr>
            <tr>
                <td>706</td>
                <td>INT_NET</td>
                <td>Net   : CLOCKS_AND_RESETS_inst_0_RESET_FIC_3_CLK_CORERESET_0_dff</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_15</td>
            </tr>
            <tr>
                <td>570</td>
                <td>INT_NET</td>
                <td>Net   : FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1_amp_miv_ihcc_ctrl_A_SEL[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_SEL_Z[1]</td>
            </tr>
            <tr>
                <td>459</td>
                <td>INT_NET</td>
                <td>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0_sel[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/NS83.NS83_i_a2_i</td>
            </tr>
            <tr>
                <td>324</td>
                <td>INT_NET</td>
                <td>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t013</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t0_8_iv_0_a2_2[2]</td>
            </tr>
            <tr>
                <td>313</td>
                <td>INT_NET</td>
                <td>Net   : FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1_amp_miv_ihcc_ctrl_A_SEL[0]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/A_SEL_Z[0]</td>
            </tr>
            <tr>
                <td>286</td>
                <td>INT_NET</td>
                <td>Net   : MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[11]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS</td>
            </tr>
            <tr>
                <td>240</td>
                <td>INT_NET</td>
                <td>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/un1_sel_6_or_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/un1_sel_6_or</td>
            </tr>
            <tr>
                <td>235</td>
                <td>INT_NET</td>
                <td>Net   : MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[10]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS</td>
            </tr>
            <tr>
                <td>235</td>
                <td>INT_NET</td>
                <td>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/N_165_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/N_165_i</td>
            </tr>
        </table>
    </body>
</html>
