Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Oct 30 10:31:05 2022
| Host         : cseekdmsim1 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_project -migrate_output_products
| Project_Path : /tools/BESSPIN-GFE/vivado/SoC_p2_zc706/SoC_p2_zc706.xpr
--------------------------------------------------------------------------------------

Project Status Summary

1. Project IP Status
--------------------
This project contains 0 IP and 1 Block Designs.


1.1 Project IP Instances
+---------------------------------+-------------------------+-------------------------------------+-------------------------------------+
| Instance Name                   | Status                  | Reason                              | Recommendation                      |
+---------------------------------+-------------------------+-------------------------------------+-------------------------------------+
| p2_ddr3_axi_bram_ctrl_0_0       | Will be Migrated.       |                                     |                                     |
+---------------------------------+-------------------------+-------------------------------------+-------------------------------------+
| p2_ddr3_axi_bram_ctrl_0_bram_0  | Will be Migrated.       |                                     |                                     |
+---------------------------------+-------------------------+-------------------------------------+-------------------------------------+
| p2_ddr3_axi_clock_converter_0_0 | Will be Migrated.       |                                     |                                     |
+---------------------------------+-------------------------+-------------------------------------+-------------------------------------+
| p2_ddr3_axi_uart16550_0_0       | Will be Migrated.       |                                     |                                     |
+---------------------------------+-------------------------+-------------------------------------+-------------------------------------+
| p2_ddr3_mig_7series_0_0         | Will be Migrated.       |                                     |                                     |
+---------------------------------+-------------------------+-------------------------------------+-------------------------------------+
| p2_ddr3_mkP2_Core_0_0           | Will be Migrated.       |                                     |                                     |
+---------------------------------+-------------------------+-------------------------------------+-------------------------------------+
| p2_ddr3_proc_sys_reset_0_0      | Will be Migrated.       |                                     |                                     |
+---------------------------------+-------------------------+-------------------------------------+-------------------------------------+
| p2_ddr3_smartconnect_0_0        | Will be Migrated.       |                                     |                                     |
+---------------------------------+-------------------------+-------------------------------------+-------------------------------------+
| p2_ddr3_xilinx_jtag_0_0         | Will be Migrated.       |                                     |                                     |
+---------------------------------+-------------------------+-------------------------------------+-------------------------------------+


1.2 Project Block Designs
+---------+-------------------------+-------------------------------------+-------------------------------------+
| Design  | Status                  | Reason                              | Recommendation                      |
| Name    |                         |                                     |                                     |
+---------+-------------------------+-------------------------------------+-------------------------------------+
| p2_ddr3 | Will be Migrated.       |                                     |                                     |
+---------+-------------------------+-------------------------------------+-------------------------------------+



