= Combined decrement and branch
Version 0.1
:doctype: book
:encoding: utf-8
:lang: en
:toc: left
:toclevels: 4
:numbered:
:xrefstyle: short
:le: &#8804;
:rarr: &#8658;

These instructions combine a decrement and a conditional branch into a single instruction.

== Example usage

This example is from /lib/riscv64-linux-gnu/libgcc_s.so.1 in the RV64 Debian distro

[source,sourceCode,text]
----
    d124:	6094                	ld	a3,0(s1) ;# start of loop
    d126:	01093783          	ld	a5,16(s2)
    d12a:	8722                	mv	a4,s0
    d12c:	00d93823          	sd	a3,16(s2)
    d130:	e09c                	sd	a5,0(s1)
    d132:	4681                	li	a3,0
    d134:	864e                	mv	a2,s3
    d136:	85d6                	mv	a1,s5
    d138:	8552                	mv	a0,s4
    d13a:	347d                	addiw	s0,s0,-1 ;# loop counter 1
    d13c:	ef1ff0ef          	jal	ra,d02c <_Unwind_Backtrace@@GCC_3.3+0xf0>
    d140:	14e1                	addi	s1,s1,-8 ;# loop counter 2
    d142:	f06d                	bnez	s0,d124 <_Unwind_Backtrace@@GCC_3.3+0x1e8>
----

The instructions at PCs `d13a` and `d142` can be combined into a single 16-bit encoding.

[source,sourceCode,text]
----
dec1bgez rd', #offset; # rd' = rd' - 1; bge rd', zero, -#offset;
----

This reduces the loop by one 16-bit instruction to:

[source,sourceCode,text]
----
    d124:	6094                	ld	a3,0(s1) ;# start of loop
    d126:	01093783          	ld	a5,16(s2)
    d12a:	8722                	mv	a4,s0
    d12c:	00d93823          	sd	a3,16(s2)
    d130:	e09c                	sd	a5,0(s1)
    d132:	4681                	li	a3,0
    d134:	864e                	mv	a2,s3
    d136:	85d6                	mv	a1,s5
    d138:	8552                	mv	a0,s4
    d13c:	ef1ff0ef          	jal	ra,d02c <_Unwind_Backtrace@@GCC_3.3+0xf0>
    d140:	14e1                	addi	s1,s1,-8 ;# loop counter 2
    d142:	f06d                	decbgez	s0,1,d124 <_Unwind_Backtrace@@GCC_3.3+0x1e8>
----

=== 

== 16-bit form

For the encoding see https://github.com/riscv/riscv-code-size-reduction/blob/master/ISA%20proposals/Huawei/Zce_spec.adoc#decbr[here].

Four opcodes are available

[source,sourceCode,text]
----
decbgez rd', #offset; # rd' = rd' - 1; bge rd', zero, -#offset;
----
