# ğŸ”§ Baud Generator Block

This module dynamically generates local baud clocks for both the **transmitter** and **receiver**, based on configurable frequency parameters and a common core clock input.

---

## ğŸ›ï¸ Inputs

- â±ï¸ **Core Clock**: System clock used for all internal timing.
- ğŸŸ¢ **Enable**: Activates counting and clock generation logic.

---

## âš™ï¸ Parameters

- ğŸ“ **Transmitter Clock Frequency**: Desired clock frequency for the transmitter path.
- ğŸ“ **Receiver Clock Frequency**: Typically set as **16Ã— the Transmitter Clock** for oversampling.
- ğŸ”¢ **Baud Rate**: Used to calculate the number of core clock cycles per baud pulse.

---

## ğŸ“¤ Outputs

- ğŸ•’ **Transmitter Clock**: Pulses at the specified baud rate for transmitter FSM control.
- ğŸ•’ **Receiver Clock**: Pulses at **16Ã— baud rate** for accurate receiver sampling.

---

## ğŸ§  Key Feature

- ğŸ“ˆ **Oversampling Support**: Receiver clock is automatically set to **16Ã— the transmitter baud rate**, enhancing data sampling and synchronization accuracy.

---

## ğŸ”„ Working Principle

### ğŸ§® Baud Pulse Calculation

- Calculates pulse timing based on the formula:

  - **Transmitter**:  
    `Baud Pulse Count = Core Clock Frequency / Desired Baud Rate`

  - **Receiver**:  
    `Baud Pulse Count = (Core Clock Frequency / Desired Baud Rate) / 16`

### ğŸ” Counter Logic

- Begins counting core clock cycles when **Enable** is high.
- When count equals the calculated baud count, corresponding clock pulse output goes **HIGH**.
- Counter resets and repeats the process for both **transmitter** and **receiver** clocks independently and simultaneously.

---