<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/FIFO.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Structures.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Registers.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/PWM.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART_Packets.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Streamer.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Counter.v'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Counter.v(3,8-3,15) (VERI-1018) compiling module 'Counter'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Structures.v(1,1-26,11) (VERI-9000) elaborating module 'Structures'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Counter.v(1,1-1,1) (VERI-9000) elaborating module '$unit_c__users_reeve_git_uct_fpga_course_2022_projects_counter_counter_v'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART_Packets.v(1,1-1,1) (VERI-9000) elaborating module '$unit_c__users_reeve_git_uct_fpga_course_2022_projects_counter_uart_packets_v'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v(1,1-1,1) (VERI-9000) elaborating module '$unit_c__users_reeve_git_uct_fpga_course_2022_projects_counter_controller_v'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Registers.v(1,1-1,1) (VERI-9000) elaborating module '$unit_c__users_reeve_git_uct_fpga_course_2022_projects_counter_registers_v'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Streamer.v(1,1-1,1) (VERI-9000) elaborating module '$unit_c__users_reeve_git_uct_fpga_course_2022_projects_counter_streamer_v'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Counter.v(3,1-102,10) (VERI-9000) elaborating module 'Counter'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART_Packets.v(4,1-210,10) (VERI-9000) elaborating module 'UART_Packets_uniq_1'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v(3,1-124,10) (VERI-9000) elaborating module 'Controller_uniq_1'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Registers.v(9,1-50,10) (VERI-9000) elaborating module 'Registers_uniq_1'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Streamer.v(3,1-112,10) (VERI-9000) elaborating module 'Streamer_uniq_1'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/PWM.v(1,1-25,10) (VERI-9000) elaborating module 'PWM_uniq_1'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART.v(19,1-152,10) (VERI-9000) elaborating module 'UART_uniq_1'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/FIFO.v(8,1-543,10) (VERI-9000) elaborating module 'FIFO_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1324,1-1328,10) (VERI-9000) elaborating module 'XOR2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1214,1-1223,10) (VERI-9000) elaborating module 'ROM16X1_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1214,1-1223,10) (VERI-9000) elaborating module 'ROM16X1_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1574,1-1679,10) (VERI-9000) elaborating module 'DP16KB_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_6'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_8'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_9'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_10'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_11'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_12'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_13'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_14'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_15'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_16'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_17'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_18'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_19'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_20'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_21'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_22'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_23'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_24'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_25'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_26'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_27'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(442,1-450,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(452,1-460,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(336,1-340,10) (VERI-9000) elaborating module 'FADD2B_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(336,1-340,10) (VERI-9000) elaborating module 'FADD2B_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(336,1-340,10) (VERI-9000) elaborating module 'FADD2B_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(336,1-340,10) (VERI-9000) elaborating module 'FADD2B_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(336,1-340,10) (VERI-9000) elaborating module 'FADD2B_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(336,1-340,10) (VERI-9000) elaborating module 'FADD2B_uniq_6'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(336,1-340,10) (VERI-9000) elaborating module 'FADD2B_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(106,1-114,10) (VERI-9000) elaborating module 'CB2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(106,1-114,10) (VERI-9000) elaborating module 'CB2_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(106,1-114,10) (VERI-9000) elaborating module 'CB2_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(106,1-114,10) (VERI-9000) elaborating module 'CB2_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(106,1-114,10) (VERI-9000) elaborating module 'CB2_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(138,1-145,10) (VERI-9000) elaborating module 'ALEB2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(138,1-145,10) (VERI-9000) elaborating module 'ALEB2_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(138,1-145,10) (VERI-9000) elaborating module 'ALEB2_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(138,1-145,10) (VERI-9000) elaborating module 'ALEB2_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(138,1-145,10) (VERI-9000) elaborating module 'ALEB2_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(128,1-135,10) (VERI-9000) elaborating module 'AGEB2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(128,1-135,10) (VERI-9000) elaborating module 'AGEB2_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(128,1-135,10) (VERI-9000) elaborating module 'AGEB2_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(128,1-135,10) (VERI-9000) elaborating module 'AGEB2_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(128,1-135,10) (VERI-9000) elaborating module 'AGEB2_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_6'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_8'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_9'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_10'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1269,1-1272,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1274,1-1277,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Structures.v(1,1-26,11) (VERI-9000) elaborating module 'Structures'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Counter.v(1,1-1,1) (VERI-9000) elaborating module '$unit_c__users_reeve_git_uct_fpga_course_2022_projects_counter_counter_v'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART_Packets.v(1,1-1,1) (VERI-9000) elaborating module '$unit_c__users_reeve_git_uct_fpga_course_2022_projects_counter_uart_packets_v'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v(1,1-1,1) (VERI-9000) elaborating module '$unit_c__users_reeve_git_uct_fpga_course_2022_projects_counter_controller_v'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Registers.v(1,1-1,1) (VERI-9000) elaborating module '$unit_c__users_reeve_git_uct_fpga_course_2022_projects_counter_registers_v'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Streamer.v(1,1-1,1) (VERI-9000) elaborating module '$unit_c__users_reeve_git_uct_fpga_course_2022_projects_counter_streamer_v'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Counter.v(3,1-102,10) (VERI-9000) elaborating module 'Counter'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART_Packets.v(4,1-210,10) (VERI-9000) elaborating module 'UART_Packets_uniq_1'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v(3,1-124,10) (VERI-9000) elaborating module 'Controller_uniq_1'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Registers.v(9,1-50,10) (VERI-9000) elaborating module 'Registers_uniq_1'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Streamer.v(3,1-112,10) (VERI-9000) elaborating module 'Streamer_uniq_1'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/PWM.v(1,1-25,10) (VERI-9000) elaborating module 'PWM_uniq_1'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART.v(19,1-152,10) (VERI-9000) elaborating module 'UART_uniq_1'
INFO - C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/FIFO.v(8,1-543,10) (VERI-9000) elaborating module 'FIFO_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1324,1-1328,10) (VERI-9000) elaborating module 'XOR2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1214,1-1223,10) (VERI-9000) elaborating module 'ROM16X1_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1214,1-1223,10) (VERI-9000) elaborating module 'ROM16X1_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1574,1-1679,10) (VERI-9000) elaborating module 'DP16KB_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_6'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_8'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_9'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_10'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_11'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_12'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_13'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_14'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_15'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_16'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_17'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_18'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_19'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_20'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_21'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_22'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_23'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_24'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_25'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_26'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391,1-400,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_27'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(442,1-450,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(452,1-460,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(336,1-340,10) (VERI-9000) elaborating module 'FADD2B_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(336,1-340,10) (VERI-9000) elaborating module 'FADD2B_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(336,1-340,10) (VERI-9000) elaborating module 'FADD2B_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(336,1-340,10) (VERI-9000) elaborating module 'FADD2B_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(336,1-340,10) (VERI-9000) elaborating module 'FADD2B_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(336,1-340,10) (VERI-9000) elaborating module 'FADD2B_uniq_6'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(336,1-340,10) (VERI-9000) elaborating module 'FADD2B_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(106,1-114,10) (VERI-9000) elaborating module 'CB2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(106,1-114,10) (VERI-9000) elaborating module 'CB2_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(106,1-114,10) (VERI-9000) elaborating module 'CB2_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(106,1-114,10) (VERI-9000) elaborating module 'CB2_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(106,1-114,10) (VERI-9000) elaborating module 'CB2_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(138,1-145,10) (VERI-9000) elaborating module 'ALEB2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(138,1-145,10) (VERI-9000) elaborating module 'ALEB2_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(138,1-145,10) (VERI-9000) elaborating module 'ALEB2_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(138,1-145,10) (VERI-9000) elaborating module 'ALEB2_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(138,1-145,10) (VERI-9000) elaborating module 'ALEB2_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(128,1-135,10) (VERI-9000) elaborating module 'AGEB2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(128,1-135,10) (VERI-9000) elaborating module 'AGEB2_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(128,1-135,10) (VERI-9000) elaborating module 'AGEB2_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(128,1-135,10) (VERI-9000) elaborating module 'AGEB2_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(128,1-135,10) (VERI-9000) elaborating module 'AGEB2_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_6'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_8'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_9'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223,1-230,10) (VERI-9000) elaborating module 'CU2_uniq_10'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1269,1-1272,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1274,1-1277,10) (VERI-9000) elaborating module 'VLO_uniq_1'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>