
PRB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018b70  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000386c  08018d00  08018d00  00028d00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c56c  0801c56c  00030084  2**0
                  CONTENTS
  4 .ARM          00000008  0801c56c  0801c56c  0002c56c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c574  0801c574  00030084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801c574  0801c574  0002c574  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801c578  0801c578  0002c578  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  0801c57c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030084  2**0
                  CONTENTS
 10 .bss          0000d724  20000084  20000084  00030084  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  2000d7a8  2000d7a8  00030084  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030084  2**0
                  CONTENTS, READONLY
 13 .debug_info   0004e420  00000000  00000000  000300b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000956e  00000000  00000000  0007e4d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002410  00000000  00000000  00087a48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002238  00000000  00000000  00089e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00034319  00000000  00000000  0008c090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003b205  00000000  00000000  000c03a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f2d47  00000000  00000000  000fb5ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001ee2f5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000099c8  00000000  00000000  001ee348  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000084 	.word	0x20000084
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08018ce8 	.word	0x08018ce8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000088 	.word	0x20000088
 80001cc:	08018ce8 	.word	0x08018ce8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <set_bit>:
 */

#include <control_bit.h>

uint16_t set_bit(uint16_t value, uint8_t num)
{
 8000568:	b480      	push	{r7}
 800056a:	b083      	sub	sp, #12
 800056c:	af00      	add	r7, sp, #0
 800056e:	4603      	mov	r3, r0
 8000570:	460a      	mov	r2, r1
 8000572:	80fb      	strh	r3, [r7, #6]
 8000574:	4613      	mov	r3, r2
 8000576:	717b      	strb	r3, [r7, #5]
     return value | (1 << num);
 8000578:	797b      	ldrb	r3, [r7, #5]
 800057a:	2201      	movs	r2, #1
 800057c:	fa02 f303 	lsl.w	r3, r2, r3
 8000580:	b21a      	sxth	r2, r3
 8000582:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000586:	4313      	orrs	r3, r2
 8000588:	b21b      	sxth	r3, r3
 800058a:	b29b      	uxth	r3, r3
}
 800058c:	4618      	mov	r0, r3
 800058e:	370c      	adds	r7, #12
 8000590:	46bd      	mov	sp, r7
 8000592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000596:	4770      	bx	lr

08000598 <Read_Inputs>:

extern Settings_Struct settings;
extern Meas_Data meas_data;

void Read_Inputs()
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
	meas_data.d_inputs.in0 	= settings.input_emulation_switches.in0  ? settings.input_emulation_values.in0 :  HAL_GPIO_ReadPin(DIN_0_GPIO_Port, DIN_0_Pin);
 800059c:	4b9f      	ldr	r3, [pc, #636]	; (800081c <Read_Inputs+0x284>)
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	f003 0301 	and.w	r3, r3, #1
 80005a4:	b2db      	uxtb	r3, r3
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d005      	beq.n	80005b6 <Read_Inputs+0x1e>
 80005aa:	4b9c      	ldr	r3, [pc, #624]	; (800081c <Read_Inputs+0x284>)
 80005ac:	789b      	ldrb	r3, [r3, #2]
 80005ae:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80005b2:	b2da      	uxtb	r2, r3
 80005b4:	e008      	b.n	80005c8 <Read_Inputs+0x30>
 80005b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005ba:	4899      	ldr	r0, [pc, #612]	; (8000820 <Read_Inputs+0x288>)
 80005bc:	f004 f91e 	bl	80047fc <HAL_GPIO_ReadPin>
 80005c0:	4603      	mov	r3, r0
 80005c2:	f003 0301 	and.w	r3, r3, #1
 80005c6:	b2da      	uxtb	r2, r3
 80005c8:	4996      	ldr	r1, [pc, #600]	; (8000824 <Read_Inputs+0x28c>)
 80005ca:	780b      	ldrb	r3, [r1, #0]
 80005cc:	f362 0300 	bfi	r3, r2, #0, #1
 80005d0:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in1 	= settings.input_emulation_switches.in1  ? settings.input_emulation_values.in1 :  HAL_GPIO_ReadPin(DIN_1_GPIO_Port, DIN_1_Pin);
 80005d2:	4b92      	ldr	r3, [pc, #584]	; (800081c <Read_Inputs+0x284>)
 80005d4:	781b      	ldrb	r3, [r3, #0]
 80005d6:	f003 0302 	and.w	r3, r3, #2
 80005da:	b2db      	uxtb	r3, r3
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d005      	beq.n	80005ec <Read_Inputs+0x54>
 80005e0:	4b8e      	ldr	r3, [pc, #568]	; (800081c <Read_Inputs+0x284>)
 80005e2:	789b      	ldrb	r3, [r3, #2]
 80005e4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80005e8:	b2da      	uxtb	r2, r3
 80005ea:	e008      	b.n	80005fe <Read_Inputs+0x66>
 80005ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005f0:	488b      	ldr	r0, [pc, #556]	; (8000820 <Read_Inputs+0x288>)
 80005f2:	f004 f903 	bl	80047fc <HAL_GPIO_ReadPin>
 80005f6:	4603      	mov	r3, r0
 80005f8:	f003 0301 	and.w	r3, r3, #1
 80005fc:	b2da      	uxtb	r2, r3
 80005fe:	4989      	ldr	r1, [pc, #548]	; (8000824 <Read_Inputs+0x28c>)
 8000600:	780b      	ldrb	r3, [r1, #0]
 8000602:	f362 0341 	bfi	r3, r2, #1, #1
 8000606:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in2 	= settings.input_emulation_switches.in2  ? settings.input_emulation_values.in2 :  HAL_GPIO_ReadPin(DIN_2_GPIO_Port, DIN_2_Pin);
 8000608:	4b84      	ldr	r3, [pc, #528]	; (800081c <Read_Inputs+0x284>)
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	f003 0304 	and.w	r3, r3, #4
 8000610:	b2db      	uxtb	r3, r3
 8000612:	2b00      	cmp	r3, #0
 8000614:	d005      	beq.n	8000622 <Read_Inputs+0x8a>
 8000616:	4b81      	ldr	r3, [pc, #516]	; (800081c <Read_Inputs+0x284>)
 8000618:	789b      	ldrb	r3, [r3, #2]
 800061a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800061e:	b2da      	uxtb	r2, r3
 8000620:	e007      	b.n	8000632 <Read_Inputs+0x9a>
 8000622:	2101      	movs	r1, #1
 8000624:	4880      	ldr	r0, [pc, #512]	; (8000828 <Read_Inputs+0x290>)
 8000626:	f004 f8e9 	bl	80047fc <HAL_GPIO_ReadPin>
 800062a:	4603      	mov	r3, r0
 800062c:	f003 0301 	and.w	r3, r3, #1
 8000630:	b2da      	uxtb	r2, r3
 8000632:	497c      	ldr	r1, [pc, #496]	; (8000824 <Read_Inputs+0x28c>)
 8000634:	780b      	ldrb	r3, [r1, #0]
 8000636:	f362 0382 	bfi	r3, r2, #2, #1
 800063a:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in3 	= settings.input_emulation_switches.in3  ? settings.input_emulation_values.in3 :  HAL_GPIO_ReadPin(DIN_3_GPIO_Port, DIN_3_Pin);
 800063c:	4b77      	ldr	r3, [pc, #476]	; (800081c <Read_Inputs+0x284>)
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	f003 0308 	and.w	r3, r3, #8
 8000644:	b2db      	uxtb	r3, r3
 8000646:	2b00      	cmp	r3, #0
 8000648:	d005      	beq.n	8000656 <Read_Inputs+0xbe>
 800064a:	4b74      	ldr	r3, [pc, #464]	; (800081c <Read_Inputs+0x284>)
 800064c:	789b      	ldrb	r3, [r3, #2]
 800064e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000652:	b2da      	uxtb	r2, r3
 8000654:	e007      	b.n	8000666 <Read_Inputs+0xce>
 8000656:	2102      	movs	r1, #2
 8000658:	4873      	ldr	r0, [pc, #460]	; (8000828 <Read_Inputs+0x290>)
 800065a:	f004 f8cf 	bl	80047fc <HAL_GPIO_ReadPin>
 800065e:	4603      	mov	r3, r0
 8000660:	f003 0301 	and.w	r3, r3, #1
 8000664:	b2da      	uxtb	r2, r3
 8000666:	496f      	ldr	r1, [pc, #444]	; (8000824 <Read_Inputs+0x28c>)
 8000668:	780b      	ldrb	r3, [r1, #0]
 800066a:	f362 03c3 	bfi	r3, r2, #3, #1
 800066e:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in4 	= settings.input_emulation_switches.in4  ? settings.input_emulation_values.in4 :  HAL_GPIO_ReadPin(DIN_4_GPIO_Port, DIN_4_Pin);
 8000670:	4b6a      	ldr	r3, [pc, #424]	; (800081c <Read_Inputs+0x284>)
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	f003 0310 	and.w	r3, r3, #16
 8000678:	b2db      	uxtb	r3, r3
 800067a:	2b00      	cmp	r3, #0
 800067c:	d005      	beq.n	800068a <Read_Inputs+0xf2>
 800067e:	4b67      	ldr	r3, [pc, #412]	; (800081c <Read_Inputs+0x284>)
 8000680:	789b      	ldrb	r3, [r3, #2]
 8000682:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000686:	b2da      	uxtb	r2, r3
 8000688:	e007      	b.n	800069a <Read_Inputs+0x102>
 800068a:	2104      	movs	r1, #4
 800068c:	4866      	ldr	r0, [pc, #408]	; (8000828 <Read_Inputs+0x290>)
 800068e:	f004 f8b5 	bl	80047fc <HAL_GPIO_ReadPin>
 8000692:	4603      	mov	r3, r0
 8000694:	f003 0301 	and.w	r3, r3, #1
 8000698:	b2da      	uxtb	r2, r3
 800069a:	4962      	ldr	r1, [pc, #392]	; (8000824 <Read_Inputs+0x28c>)
 800069c:	780b      	ldrb	r3, [r1, #0]
 800069e:	f362 1304 	bfi	r3, r2, #4, #1
 80006a2:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in5 	= settings.input_emulation_switches.in5  ? settings.input_emulation_values.in5 :  HAL_GPIO_ReadPin(DIN_5_GPIO_Port, DIN_5_Pin);
 80006a4:	4b5d      	ldr	r3, [pc, #372]	; (800081c <Read_Inputs+0x284>)
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	f003 0320 	and.w	r3, r3, #32
 80006ac:	b2db      	uxtb	r3, r3
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d005      	beq.n	80006be <Read_Inputs+0x126>
 80006b2:	4b5a      	ldr	r3, [pc, #360]	; (800081c <Read_Inputs+0x284>)
 80006b4:	789b      	ldrb	r3, [r3, #2]
 80006b6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80006ba:	b2da      	uxtb	r2, r3
 80006bc:	e007      	b.n	80006ce <Read_Inputs+0x136>
 80006be:	2108      	movs	r1, #8
 80006c0:	4859      	ldr	r0, [pc, #356]	; (8000828 <Read_Inputs+0x290>)
 80006c2:	f004 f89b 	bl	80047fc <HAL_GPIO_ReadPin>
 80006c6:	4603      	mov	r3, r0
 80006c8:	f003 0301 	and.w	r3, r3, #1
 80006cc:	b2da      	uxtb	r2, r3
 80006ce:	4955      	ldr	r1, [pc, #340]	; (8000824 <Read_Inputs+0x28c>)
 80006d0:	780b      	ldrb	r3, [r1, #0]
 80006d2:	f362 1345 	bfi	r3, r2, #5, #1
 80006d6:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in6 	= settings.input_emulation_switches.in6  ? settings.input_emulation_values.in6 :  HAL_GPIO_ReadPin(DIN_6_GPIO_Port, DIN_6_Pin);
 80006d8:	4b50      	ldr	r3, [pc, #320]	; (800081c <Read_Inputs+0x284>)
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80006e0:	b2db      	uxtb	r3, r3
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d005      	beq.n	80006f2 <Read_Inputs+0x15a>
 80006e6:	4b4d      	ldr	r3, [pc, #308]	; (800081c <Read_Inputs+0x284>)
 80006e8:	789b      	ldrb	r3, [r3, #2]
 80006ea:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80006ee:	b2da      	uxtb	r2, r3
 80006f0:	e007      	b.n	8000702 <Read_Inputs+0x16a>
 80006f2:	2110      	movs	r1, #16
 80006f4:	484c      	ldr	r0, [pc, #304]	; (8000828 <Read_Inputs+0x290>)
 80006f6:	f004 f881 	bl	80047fc <HAL_GPIO_ReadPin>
 80006fa:	4603      	mov	r3, r0
 80006fc:	f003 0301 	and.w	r3, r3, #1
 8000700:	b2da      	uxtb	r2, r3
 8000702:	4948      	ldr	r1, [pc, #288]	; (8000824 <Read_Inputs+0x28c>)
 8000704:	780b      	ldrb	r3, [r1, #0]
 8000706:	f362 1386 	bfi	r3, r2, #6, #1
 800070a:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in7 	= settings.input_emulation_switches.in7  ? settings.input_emulation_values.in7 :  HAL_GPIO_ReadPin(DIN_7_GPIO_Port, DIN_7_Pin);
 800070c:	4b43      	ldr	r3, [pc, #268]	; (800081c <Read_Inputs+0x284>)
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000714:	b2db      	uxtb	r3, r3
 8000716:	2b00      	cmp	r3, #0
 8000718:	d005      	beq.n	8000726 <Read_Inputs+0x18e>
 800071a:	4b40      	ldr	r3, [pc, #256]	; (800081c <Read_Inputs+0x284>)
 800071c:	789b      	ldrb	r3, [r3, #2]
 800071e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000722:	b2da      	uxtb	r2, r3
 8000724:	e007      	b.n	8000736 <Read_Inputs+0x19e>
 8000726:	2120      	movs	r1, #32
 8000728:	483f      	ldr	r0, [pc, #252]	; (8000828 <Read_Inputs+0x290>)
 800072a:	f004 f867 	bl	80047fc <HAL_GPIO_ReadPin>
 800072e:	4603      	mov	r3, r0
 8000730:	f003 0301 	and.w	r3, r3, #1
 8000734:	b2da      	uxtb	r2, r3
 8000736:	493b      	ldr	r1, [pc, #236]	; (8000824 <Read_Inputs+0x28c>)
 8000738:	780b      	ldrb	r3, [r1, #0]
 800073a:	f362 13c7 	bfi	r3, r2, #7, #1
 800073e:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in8 	= settings.input_emulation_switches.in8  ? settings.input_emulation_values.in8 :  HAL_GPIO_ReadPin(DIN_8_GPIO_Port, DIN_8_Pin);
 8000740:	4b36      	ldr	r3, [pc, #216]	; (800081c <Read_Inputs+0x284>)
 8000742:	785b      	ldrb	r3, [r3, #1]
 8000744:	f003 0301 	and.w	r3, r3, #1
 8000748:	b2db      	uxtb	r3, r3
 800074a:	2b00      	cmp	r3, #0
 800074c:	d005      	beq.n	800075a <Read_Inputs+0x1c2>
 800074e:	4b33      	ldr	r3, [pc, #204]	; (800081c <Read_Inputs+0x284>)
 8000750:	78db      	ldrb	r3, [r3, #3]
 8000752:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000756:	b2da      	uxtb	r2, r3
 8000758:	e007      	b.n	800076a <Read_Inputs+0x1d2>
 800075a:	2140      	movs	r1, #64	; 0x40
 800075c:	4832      	ldr	r0, [pc, #200]	; (8000828 <Read_Inputs+0x290>)
 800075e:	f004 f84d 	bl	80047fc <HAL_GPIO_ReadPin>
 8000762:	4603      	mov	r3, r0
 8000764:	f003 0301 	and.w	r3, r3, #1
 8000768:	b2da      	uxtb	r2, r3
 800076a:	492e      	ldr	r1, [pc, #184]	; (8000824 <Read_Inputs+0x28c>)
 800076c:	784b      	ldrb	r3, [r1, #1]
 800076e:	f362 0300 	bfi	r3, r2, #0, #1
 8000772:	704b      	strb	r3, [r1, #1]
	meas_data.d_inputs.in9 	= settings.input_emulation_switches.in9  ? settings.input_emulation_values.in9 :  HAL_GPIO_ReadPin(DIN_9_GPIO_Port, DIN_9_Pin);
 8000774:	4b29      	ldr	r3, [pc, #164]	; (800081c <Read_Inputs+0x284>)
 8000776:	785b      	ldrb	r3, [r3, #1]
 8000778:	f003 0302 	and.w	r3, r3, #2
 800077c:	b2db      	uxtb	r3, r3
 800077e:	2b00      	cmp	r3, #0
 8000780:	d005      	beq.n	800078e <Read_Inputs+0x1f6>
 8000782:	4b26      	ldr	r3, [pc, #152]	; (800081c <Read_Inputs+0x284>)
 8000784:	78db      	ldrb	r3, [r3, #3]
 8000786:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800078a:	b2da      	uxtb	r2, r3
 800078c:	e008      	b.n	80007a0 <Read_Inputs+0x208>
 800078e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000792:	4826      	ldr	r0, [pc, #152]	; (800082c <Read_Inputs+0x294>)
 8000794:	f004 f832 	bl	80047fc <HAL_GPIO_ReadPin>
 8000798:	4603      	mov	r3, r0
 800079a:	f003 0301 	and.w	r3, r3, #1
 800079e:	b2da      	uxtb	r2, r3
 80007a0:	4920      	ldr	r1, [pc, #128]	; (8000824 <Read_Inputs+0x28c>)
 80007a2:	784b      	ldrb	r3, [r1, #1]
 80007a4:	f362 0341 	bfi	r3, r2, #1, #1
 80007a8:	704b      	strb	r3, [r1, #1]
	meas_data.d_inputs.in10 = settings.input_emulation_switches.in10 ? settings.input_emulation_values.in10 : HAL_GPIO_ReadPin(DIN_10_GPIO_Port, DIN_10_Pin);
 80007aa:	4b1c      	ldr	r3, [pc, #112]	; (800081c <Read_Inputs+0x284>)
 80007ac:	785b      	ldrb	r3, [r3, #1]
 80007ae:	f003 0304 	and.w	r3, r3, #4
 80007b2:	b2db      	uxtb	r3, r3
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d005      	beq.n	80007c4 <Read_Inputs+0x22c>
 80007b8:	4b18      	ldr	r3, [pc, #96]	; (800081c <Read_Inputs+0x284>)
 80007ba:	78db      	ldrb	r3, [r3, #3]
 80007bc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80007c0:	b2da      	uxtb	r2, r3
 80007c2:	e008      	b.n	80007d6 <Read_Inputs+0x23e>
 80007c4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007c8:	4818      	ldr	r0, [pc, #96]	; (800082c <Read_Inputs+0x294>)
 80007ca:	f004 f817 	bl	80047fc <HAL_GPIO_ReadPin>
 80007ce:	4603      	mov	r3, r0
 80007d0:	f003 0301 	and.w	r3, r3, #1
 80007d4:	b2da      	uxtb	r2, r3
 80007d6:	4913      	ldr	r1, [pc, #76]	; (8000824 <Read_Inputs+0x28c>)
 80007d8:	784b      	ldrb	r3, [r1, #1]
 80007da:	f362 0382 	bfi	r3, r2, #2, #1
 80007de:	704b      	strb	r3, [r1, #1]
	meas_data.d_inputs.in11 = settings.input_emulation_switches.in11 ? settings.input_emulation_values.in11 : HAL_GPIO_ReadPin(DIN_11_GPIO_Port, DIN_11_Pin);
 80007e0:	4b0e      	ldr	r3, [pc, #56]	; (800081c <Read_Inputs+0x284>)
 80007e2:	785b      	ldrb	r3, [r3, #1]
 80007e4:	f003 0308 	and.w	r3, r3, #8
 80007e8:	b2db      	uxtb	r3, r3
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d005      	beq.n	80007fa <Read_Inputs+0x262>
 80007ee:	4b0b      	ldr	r3, [pc, #44]	; (800081c <Read_Inputs+0x284>)
 80007f0:	78db      	ldrb	r3, [r3, #3]
 80007f2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80007f6:	b2da      	uxtb	r2, r3
 80007f8:	e008      	b.n	800080c <Read_Inputs+0x274>
 80007fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007fe:	480b      	ldr	r0, [pc, #44]	; (800082c <Read_Inputs+0x294>)
 8000800:	f003 fffc 	bl	80047fc <HAL_GPIO_ReadPin>
 8000804:	4603      	mov	r3, r0
 8000806:	f003 0301 	and.w	r3, r3, #1
 800080a:	b2da      	uxtb	r2, r3
 800080c:	4905      	ldr	r1, [pc, #20]	; (8000824 <Read_Inputs+0x28c>)
 800080e:	784b      	ldrb	r3, [r1, #1]
 8000810:	f362 03c3 	bfi	r3, r2, #3, #1
 8000814:	704b      	strb	r3, [r1, #1]
}
 8000816:	bf00      	nop
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	20006ae0 	.word	0x20006ae0
 8000820:	40020400 	.word	0x40020400
 8000824:	20006b50 	.word	0x20006b50
 8000828:	40021000 	.word	0x40021000
 800082c:	40020800 	.word	0x40020800

08000830 <Write_Outputs>:

void Write_Outputs()
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
	meas_data.d_outputs.out0  = settings.output_emulation_switches.out0  ? settings.output_emulation_values.out0  :  0;
 8000834:	4bb4      	ldr	r3, [pc, #720]	; (8000b08 <Write_Outputs+0x2d8>)
 8000836:	791b      	ldrb	r3, [r3, #4]
 8000838:	f003 0301 	and.w	r3, r3, #1
 800083c:	b2db      	uxtb	r3, r3
 800083e:	2b00      	cmp	r3, #0
 8000840:	d005      	beq.n	800084e <Write_Outputs+0x1e>
 8000842:	4bb1      	ldr	r3, [pc, #708]	; (8000b08 <Write_Outputs+0x2d8>)
 8000844:	799b      	ldrb	r3, [r3, #6]
 8000846:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800084a:	b2d9      	uxtb	r1, r3
 800084c:	e000      	b.n	8000850 <Write_Outputs+0x20>
 800084e:	2100      	movs	r1, #0
 8000850:	4aae      	ldr	r2, [pc, #696]	; (8000b0c <Write_Outputs+0x2dc>)
 8000852:	7893      	ldrb	r3, [r2, #2]
 8000854:	f361 0300 	bfi	r3, r1, #0, #1
 8000858:	7093      	strb	r3, [r2, #2]
	meas_data.d_outputs.out1  = settings.output_emulation_switches.out1  ? settings.output_emulation_values.out1  :  0;
 800085a:	4bab      	ldr	r3, [pc, #684]	; (8000b08 <Write_Outputs+0x2d8>)
 800085c:	791b      	ldrb	r3, [r3, #4]
 800085e:	f003 0302 	and.w	r3, r3, #2
 8000862:	b2db      	uxtb	r3, r3
 8000864:	2b00      	cmp	r3, #0
 8000866:	d005      	beq.n	8000874 <Write_Outputs+0x44>
 8000868:	4ba7      	ldr	r3, [pc, #668]	; (8000b08 <Write_Outputs+0x2d8>)
 800086a:	799b      	ldrb	r3, [r3, #6]
 800086c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000870:	b2d9      	uxtb	r1, r3
 8000872:	e000      	b.n	8000876 <Write_Outputs+0x46>
 8000874:	2100      	movs	r1, #0
 8000876:	4aa5      	ldr	r2, [pc, #660]	; (8000b0c <Write_Outputs+0x2dc>)
 8000878:	7893      	ldrb	r3, [r2, #2]
 800087a:	f361 0341 	bfi	r3, r1, #1, #1
 800087e:	7093      	strb	r3, [r2, #2]
	meas_data.d_outputs.out2  = settings.output_emulation_switches.out2  ? settings.output_emulation_values.out2  :  0;
 8000880:	4ba1      	ldr	r3, [pc, #644]	; (8000b08 <Write_Outputs+0x2d8>)
 8000882:	791b      	ldrb	r3, [r3, #4]
 8000884:	f003 0304 	and.w	r3, r3, #4
 8000888:	b2db      	uxtb	r3, r3
 800088a:	2b00      	cmp	r3, #0
 800088c:	d005      	beq.n	800089a <Write_Outputs+0x6a>
 800088e:	4b9e      	ldr	r3, [pc, #632]	; (8000b08 <Write_Outputs+0x2d8>)
 8000890:	799b      	ldrb	r3, [r3, #6]
 8000892:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000896:	b2d9      	uxtb	r1, r3
 8000898:	e000      	b.n	800089c <Write_Outputs+0x6c>
 800089a:	2100      	movs	r1, #0
 800089c:	4a9b      	ldr	r2, [pc, #620]	; (8000b0c <Write_Outputs+0x2dc>)
 800089e:	7893      	ldrb	r3, [r2, #2]
 80008a0:	f361 0382 	bfi	r3, r1, #2, #1
 80008a4:	7093      	strb	r3, [r2, #2]
	meas_data.d_outputs.out3  = settings.output_emulation_switches.out3  ? settings.output_emulation_values.out3  :  0;
 80008a6:	4b98      	ldr	r3, [pc, #608]	; (8000b08 <Write_Outputs+0x2d8>)
 80008a8:	791b      	ldrb	r3, [r3, #4]
 80008aa:	f003 0308 	and.w	r3, r3, #8
 80008ae:	b2db      	uxtb	r3, r3
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d005      	beq.n	80008c0 <Write_Outputs+0x90>
 80008b4:	4b94      	ldr	r3, [pc, #592]	; (8000b08 <Write_Outputs+0x2d8>)
 80008b6:	799b      	ldrb	r3, [r3, #6]
 80008b8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80008bc:	b2d9      	uxtb	r1, r3
 80008be:	e000      	b.n	80008c2 <Write_Outputs+0x92>
 80008c0:	2100      	movs	r1, #0
 80008c2:	4a92      	ldr	r2, [pc, #584]	; (8000b0c <Write_Outputs+0x2dc>)
 80008c4:	7893      	ldrb	r3, [r2, #2]
 80008c6:	f361 03c3 	bfi	r3, r1, #3, #1
 80008ca:	7093      	strb	r3, [r2, #2]
	meas_data.d_outputs.out4  = settings.output_emulation_switches.out4  ? settings.output_emulation_values.out4  :  0;
 80008cc:	4b8e      	ldr	r3, [pc, #568]	; (8000b08 <Write_Outputs+0x2d8>)
 80008ce:	791b      	ldrb	r3, [r3, #4]
 80008d0:	f003 0310 	and.w	r3, r3, #16
 80008d4:	b2db      	uxtb	r3, r3
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d005      	beq.n	80008e6 <Write_Outputs+0xb6>
 80008da:	4b8b      	ldr	r3, [pc, #556]	; (8000b08 <Write_Outputs+0x2d8>)
 80008dc:	799b      	ldrb	r3, [r3, #6]
 80008de:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80008e2:	b2d9      	uxtb	r1, r3
 80008e4:	e000      	b.n	80008e8 <Write_Outputs+0xb8>
 80008e6:	2100      	movs	r1, #0
 80008e8:	4a88      	ldr	r2, [pc, #544]	; (8000b0c <Write_Outputs+0x2dc>)
 80008ea:	7893      	ldrb	r3, [r2, #2]
 80008ec:	f361 1304 	bfi	r3, r1, #4, #1
 80008f0:	7093      	strb	r3, [r2, #2]
	meas_data.d_outputs.out5  = settings.output_emulation_switches.out5  ? settings.output_emulation_values.out5  :  0;
 80008f2:	4b85      	ldr	r3, [pc, #532]	; (8000b08 <Write_Outputs+0x2d8>)
 80008f4:	791b      	ldrb	r3, [r3, #4]
 80008f6:	f003 0320 	and.w	r3, r3, #32
 80008fa:	b2db      	uxtb	r3, r3
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d005      	beq.n	800090c <Write_Outputs+0xdc>
 8000900:	4b81      	ldr	r3, [pc, #516]	; (8000b08 <Write_Outputs+0x2d8>)
 8000902:	799b      	ldrb	r3, [r3, #6]
 8000904:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000908:	b2d9      	uxtb	r1, r3
 800090a:	e000      	b.n	800090e <Write_Outputs+0xde>
 800090c:	2100      	movs	r1, #0
 800090e:	4a7f      	ldr	r2, [pc, #508]	; (8000b0c <Write_Outputs+0x2dc>)
 8000910:	7893      	ldrb	r3, [r2, #2]
 8000912:	f361 1345 	bfi	r3, r1, #5, #1
 8000916:	7093      	strb	r3, [r2, #2]
	meas_data.d_outputs.out6  = settings.output_emulation_switches.out6  ? settings.output_emulation_values.out6  :  0;
 8000918:	4b7b      	ldr	r3, [pc, #492]	; (8000b08 <Write_Outputs+0x2d8>)
 800091a:	791b      	ldrb	r3, [r3, #4]
 800091c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000920:	b2db      	uxtb	r3, r3
 8000922:	2b00      	cmp	r3, #0
 8000924:	d005      	beq.n	8000932 <Write_Outputs+0x102>
 8000926:	4b78      	ldr	r3, [pc, #480]	; (8000b08 <Write_Outputs+0x2d8>)
 8000928:	799b      	ldrb	r3, [r3, #6]
 800092a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800092e:	b2d9      	uxtb	r1, r3
 8000930:	e000      	b.n	8000934 <Write_Outputs+0x104>
 8000932:	2100      	movs	r1, #0
 8000934:	4a75      	ldr	r2, [pc, #468]	; (8000b0c <Write_Outputs+0x2dc>)
 8000936:	7893      	ldrb	r3, [r2, #2]
 8000938:	f361 1386 	bfi	r3, r1, #6, #1
 800093c:	7093      	strb	r3, [r2, #2]
	meas_data.d_outputs.out7  = settings.output_emulation_switches.out7  ? settings.output_emulation_values.out7  :  0;
 800093e:	4b72      	ldr	r3, [pc, #456]	; (8000b08 <Write_Outputs+0x2d8>)
 8000940:	791b      	ldrb	r3, [r3, #4]
 8000942:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000946:	b2db      	uxtb	r3, r3
 8000948:	2b00      	cmp	r3, #0
 800094a:	d005      	beq.n	8000958 <Write_Outputs+0x128>
 800094c:	4b6e      	ldr	r3, [pc, #440]	; (8000b08 <Write_Outputs+0x2d8>)
 800094e:	799b      	ldrb	r3, [r3, #6]
 8000950:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000954:	b2d9      	uxtb	r1, r3
 8000956:	e000      	b.n	800095a <Write_Outputs+0x12a>
 8000958:	2100      	movs	r1, #0
 800095a:	4a6c      	ldr	r2, [pc, #432]	; (8000b0c <Write_Outputs+0x2dc>)
 800095c:	7893      	ldrb	r3, [r2, #2]
 800095e:	f361 13c7 	bfi	r3, r1, #7, #1
 8000962:	7093      	strb	r3, [r2, #2]
	meas_data.d_outputs.out8  = settings.output_emulation_switches.out8  ? settings.output_emulation_values.out8  :  0;
 8000964:	4b68      	ldr	r3, [pc, #416]	; (8000b08 <Write_Outputs+0x2d8>)
 8000966:	795b      	ldrb	r3, [r3, #5]
 8000968:	f003 0301 	and.w	r3, r3, #1
 800096c:	b2db      	uxtb	r3, r3
 800096e:	2b00      	cmp	r3, #0
 8000970:	d005      	beq.n	800097e <Write_Outputs+0x14e>
 8000972:	4b65      	ldr	r3, [pc, #404]	; (8000b08 <Write_Outputs+0x2d8>)
 8000974:	79db      	ldrb	r3, [r3, #7]
 8000976:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800097a:	b2d9      	uxtb	r1, r3
 800097c:	e000      	b.n	8000980 <Write_Outputs+0x150>
 800097e:	2100      	movs	r1, #0
 8000980:	4a62      	ldr	r2, [pc, #392]	; (8000b0c <Write_Outputs+0x2dc>)
 8000982:	78d3      	ldrb	r3, [r2, #3]
 8000984:	f361 0300 	bfi	r3, r1, #0, #1
 8000988:	70d3      	strb	r3, [r2, #3]
	meas_data.d_outputs.out9  = settings.output_emulation_switches.out9  ? settings.output_emulation_values.out9  :  0;
 800098a:	4b5f      	ldr	r3, [pc, #380]	; (8000b08 <Write_Outputs+0x2d8>)
 800098c:	795b      	ldrb	r3, [r3, #5]
 800098e:	f003 0302 	and.w	r3, r3, #2
 8000992:	b2db      	uxtb	r3, r3
 8000994:	2b00      	cmp	r3, #0
 8000996:	d005      	beq.n	80009a4 <Write_Outputs+0x174>
 8000998:	4b5b      	ldr	r3, [pc, #364]	; (8000b08 <Write_Outputs+0x2d8>)
 800099a:	79db      	ldrb	r3, [r3, #7]
 800099c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80009a0:	b2d9      	uxtb	r1, r3
 80009a2:	e000      	b.n	80009a6 <Write_Outputs+0x176>
 80009a4:	2100      	movs	r1, #0
 80009a6:	4a59      	ldr	r2, [pc, #356]	; (8000b0c <Write_Outputs+0x2dc>)
 80009a8:	78d3      	ldrb	r3, [r2, #3]
 80009aa:	f361 0341 	bfi	r3, r1, #1, #1
 80009ae:	70d3      	strb	r3, [r2, #3]
	meas_data.d_outputs.out10 = settings.output_emulation_switches.out10 ? settings.output_emulation_values.out10 :  0;
 80009b0:	4b55      	ldr	r3, [pc, #340]	; (8000b08 <Write_Outputs+0x2d8>)
 80009b2:	795b      	ldrb	r3, [r3, #5]
 80009b4:	f003 0304 	and.w	r3, r3, #4
 80009b8:	b2db      	uxtb	r3, r3
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d005      	beq.n	80009ca <Write_Outputs+0x19a>
 80009be:	4b52      	ldr	r3, [pc, #328]	; (8000b08 <Write_Outputs+0x2d8>)
 80009c0:	79db      	ldrb	r3, [r3, #7]
 80009c2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80009c6:	b2d9      	uxtb	r1, r3
 80009c8:	e000      	b.n	80009cc <Write_Outputs+0x19c>
 80009ca:	2100      	movs	r1, #0
 80009cc:	4a4f      	ldr	r2, [pc, #316]	; (8000b0c <Write_Outputs+0x2dc>)
 80009ce:	78d3      	ldrb	r3, [r2, #3]
 80009d0:	f361 0382 	bfi	r3, r1, #2, #1
 80009d4:	70d3      	strb	r3, [r2, #3]
	meas_data.d_outputs.out11 = settings.output_emulation_switches.out11 ? settings.output_emulation_values.out11 :  0;
 80009d6:	4b4c      	ldr	r3, [pc, #304]	; (8000b08 <Write_Outputs+0x2d8>)
 80009d8:	795b      	ldrb	r3, [r3, #5]
 80009da:	f003 0308 	and.w	r3, r3, #8
 80009de:	b2db      	uxtb	r3, r3
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d005      	beq.n	80009f0 <Write_Outputs+0x1c0>
 80009e4:	4b48      	ldr	r3, [pc, #288]	; (8000b08 <Write_Outputs+0x2d8>)
 80009e6:	79db      	ldrb	r3, [r3, #7]
 80009e8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80009ec:	b2d9      	uxtb	r1, r3
 80009ee:	e000      	b.n	80009f2 <Write_Outputs+0x1c2>
 80009f0:	2100      	movs	r1, #0
 80009f2:	4a46      	ldr	r2, [pc, #280]	; (8000b0c <Write_Outputs+0x2dc>)
 80009f4:	78d3      	ldrb	r3, [r2, #3]
 80009f6:	f361 03c3 	bfi	r3, r1, #3, #1
 80009fa:	70d3      	strb	r3, [r2, #3]
	HAL_GPIO_WritePin(DOUT_0_GPIO_Port, DOUT_0_Pin, meas_data.d_outputs.out0);
 80009fc:	4b43      	ldr	r3, [pc, #268]	; (8000b0c <Write_Outputs+0x2dc>)
 80009fe:	789b      	ldrb	r3, [r3, #2]
 8000a00:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	461a      	mov	r2, r3
 8000a08:	2180      	movs	r1, #128	; 0x80
 8000a0a:	4841      	ldr	r0, [pc, #260]	; (8000b10 <Write_Outputs+0x2e0>)
 8000a0c:	f003 ff0e 	bl	800482c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_1_GPIO_Port, DOUT_1_Pin, meas_data.d_outputs.out1);
 8000a10:	4b3e      	ldr	r3, [pc, #248]	; (8000b0c <Write_Outputs+0x2dc>)
 8000a12:	789b      	ldrb	r3, [r3, #2]
 8000a14:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	461a      	mov	r2, r3
 8000a1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a20:	483b      	ldr	r0, [pc, #236]	; (8000b10 <Write_Outputs+0x2e0>)
 8000a22:	f003 ff03 	bl	800482c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_2_GPIO_Port, DOUT_2_Pin, meas_data.d_outputs.out2);
 8000a26:	4b39      	ldr	r3, [pc, #228]	; (8000b0c <Write_Outputs+0x2dc>)
 8000a28:	789b      	ldrb	r3, [r3, #2]
 8000a2a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000a2e:	b2db      	uxtb	r3, r3
 8000a30:	461a      	mov	r2, r3
 8000a32:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a36:	4836      	ldr	r0, [pc, #216]	; (8000b10 <Write_Outputs+0x2e0>)
 8000a38:	f003 fef8 	bl	800482c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_3_GPIO_Port, DOUT_3_Pin, meas_data.d_outputs.out3);
 8000a3c:	4b33      	ldr	r3, [pc, #204]	; (8000b0c <Write_Outputs+0x2dc>)
 8000a3e:	789b      	ldrb	r3, [r3, #2]
 8000a40:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	461a      	mov	r2, r3
 8000a48:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a4c:	4830      	ldr	r0, [pc, #192]	; (8000b10 <Write_Outputs+0x2e0>)
 8000a4e:	f003 feed 	bl	800482c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_4_GPIO_Port, DOUT_4_Pin, meas_data.d_outputs.out4);
 8000a52:	4b2e      	ldr	r3, [pc, #184]	; (8000b0c <Write_Outputs+0x2dc>)
 8000a54:	789b      	ldrb	r3, [r3, #2]
 8000a56:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000a5a:	b2db      	uxtb	r3, r3
 8000a5c:	461a      	mov	r2, r3
 8000a5e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a62:	482b      	ldr	r0, [pc, #172]	; (8000b10 <Write_Outputs+0x2e0>)
 8000a64:	f003 fee2 	bl	800482c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_5_GPIO_Port, DOUT_5_Pin, meas_data.d_outputs.out5);
 8000a68:	4b28      	ldr	r3, [pc, #160]	; (8000b0c <Write_Outputs+0x2dc>)
 8000a6a:	789b      	ldrb	r3, [r3, #2]
 8000a6c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000a70:	b2db      	uxtb	r3, r3
 8000a72:	461a      	mov	r2, r3
 8000a74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a78:	4825      	ldr	r0, [pc, #148]	; (8000b10 <Write_Outputs+0x2e0>)
 8000a7a:	f003 fed7 	bl	800482c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_6_GPIO_Port, DOUT_6_Pin, meas_data.d_outputs.out6);
 8000a7e:	4b23      	ldr	r3, [pc, #140]	; (8000b0c <Write_Outputs+0x2dc>)
 8000a80:	789b      	ldrb	r3, [r3, #2]
 8000a82:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8000a86:	b2db      	uxtb	r3, r3
 8000a88:	461a      	mov	r2, r3
 8000a8a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a8e:	4820      	ldr	r0, [pc, #128]	; (8000b10 <Write_Outputs+0x2e0>)
 8000a90:	f003 fecc 	bl	800482c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_7_GPIO_Port, DOUT_7_Pin, meas_data.d_outputs.out7);
 8000a94:	4b1d      	ldr	r3, [pc, #116]	; (8000b0c <Write_Outputs+0x2dc>)
 8000a96:	789b      	ldrb	r3, [r3, #2]
 8000a98:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	461a      	mov	r2, r3
 8000aa0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000aa4:	481a      	ldr	r0, [pc, #104]	; (8000b10 <Write_Outputs+0x2e0>)
 8000aa6:	f003 fec1 	bl	800482c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_8_GPIO_Port, DOUT_8_Pin, meas_data.d_outputs.out8);
 8000aaa:	4b18      	ldr	r3, [pc, #96]	; (8000b0c <Write_Outputs+0x2dc>)
 8000aac:	78db      	ldrb	r3, [r3, #3]
 8000aae:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000ab2:	b2db      	uxtb	r3, r3
 8000ab4:	461a      	mov	r2, r3
 8000ab6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000aba:	4815      	ldr	r0, [pc, #84]	; (8000b10 <Write_Outputs+0x2e0>)
 8000abc:	f003 feb6 	bl	800482c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_9_GPIO_Port, DOUT_9_Pin, meas_data.d_outputs.out9);
 8000ac0:	4b12      	ldr	r3, [pc, #72]	; (8000b0c <Write_Outputs+0x2dc>)
 8000ac2:	78db      	ldrb	r3, [r3, #3]
 8000ac4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000ac8:	b2db      	uxtb	r3, r3
 8000aca:	461a      	mov	r2, r3
 8000acc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ad0:	4810      	ldr	r0, [pc, #64]	; (8000b14 <Write_Outputs+0x2e4>)
 8000ad2:	f003 feab 	bl	800482c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_10_GPIO_Port, DOUT_10_Pin, meas_data.d_outputs.out10);
 8000ad6:	4b0d      	ldr	r3, [pc, #52]	; (8000b0c <Write_Outputs+0x2dc>)
 8000ad8:	78db      	ldrb	r3, [r3, #3]
 8000ada:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	461a      	mov	r2, r3
 8000ae2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ae6:	480c      	ldr	r0, [pc, #48]	; (8000b18 <Write_Outputs+0x2e8>)
 8000ae8:	f003 fea0 	bl	800482c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_11_GPIO_Port, DOUT_11_Pin, meas_data.d_outputs.out11);
 8000aec:	4b07      	ldr	r3, [pc, #28]	; (8000b0c <Write_Outputs+0x2dc>)
 8000aee:	78db      	ldrb	r3, [r3, #3]
 8000af0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000af4:	b2db      	uxtb	r3, r3
 8000af6:	461a      	mov	r2, r3
 8000af8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000afc:	4806      	ldr	r0, [pc, #24]	; (8000b18 <Write_Outputs+0x2e8>)
 8000afe:	f003 fe95 	bl	800482c <HAL_GPIO_WritePin>
}
 8000b02:	bf00      	nop
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	20006ae0 	.word	0x20006ae0
 8000b0c:	20006b50 	.word	0x20006b50
 8000b10:	40021000 	.word	0x40021000
 8000b14:	40020400 	.word	0x40020400
 8000b18:	40020c00 	.word	0x40020c00

08000b1c <ethernet_reset>:

static int ethernet_answer(uint8_t *data, uint16_t data_length, uint8_t *answer);
static void Send(struct netconn *conn, uint8_t* pointer, uint16_t size, ip_addr_t *addr, uint16_t port, struct netbuf *buf);

void ethernet_reset()
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ERESET_GPIO_Port, ERESET_Pin, RESET);
 8000b20:	2200      	movs	r2, #0
 8000b22:	2101      	movs	r1, #1
 8000b24:	4806      	ldr	r0, [pc, #24]	; (8000b40 <ethernet_reset+0x24>)
 8000b26:	f003 fe81 	bl	800482c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000b2a:	2064      	movs	r0, #100	; 0x64
 8000b2c:	f001 fe1c 	bl	8002768 <HAL_Delay>
	HAL_GPIO_WritePin(ERESET_GPIO_Port, ERESET_Pin, SET);
 8000b30:	2201      	movs	r2, #1
 8000b32:	2101      	movs	r1, #1
 8000b34:	4802      	ldr	r0, [pc, #8]	; (8000b40 <ethernet_reset+0x24>)
 8000b36:	f003 fe79 	bl	800482c <HAL_GPIO_WritePin>
}
 8000b3a:	bf00      	nop
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	40020000 	.word	0x40020000

08000b44 <ethernet_thread>:

void ethernet_thread(void *arg)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b0cc      	sub	sp, #304	; 0x130
 8000b48:	af02      	add	r7, sp, #8
 8000b4a:	1d3b      	adds	r3, r7, #4
 8000b4c:	6018      	str	r0, [r3, #0]
	struct netconn *conn;
	struct netbuf *buf;
	ip_addr_t *client_addr;
	unsigned short local_port;
	unsigned short client_port;
	local_port = *((unsigned short*)arg);
 8000b4e:	1d3b      	adds	r3, r7, #4
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	881b      	ldrh	r3, [r3, #0]
 8000b54:	f8a7 3126 	strh.w	r3, [r7, #294]	; 0x126
	void* data;
	uint8_t answer[256];
	u16_t len;
	uint16_t answer_len;
	conn = netconn_new(NETCONN_UDP);
 8000b58:	2200      	movs	r2, #0
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	2020      	movs	r0, #32
 8000b5e:	f009 ff07 	bl	800a970 <netconn_new_with_proto_and_callback>
 8000b62:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120
	if (conn!= NULL)
 8000b66:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d05b      	beq.n	8000c26 <ethernet_thread+0xe2>
	{
	  err = netconn_bind(conn, IP_ADDR_ANY, local_port);
 8000b6e:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 8000b72:	461a      	mov	r2, r3
 8000b74:	492e      	ldr	r1, [pc, #184]	; (8000c30 <ethernet_thread+0xec>)
 8000b76:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 8000b7a:	f009 ffb3 	bl	800aae4 <netconn_bind>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
	  if (err == ERR_OK)
 8000b84:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d148      	bne.n	8000c1e <ethernet_thread+0xda>
	  {
		  for(;;)
		  {
			  recv_err = netconn_recv(conn, &buf);
 8000b8c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000b90:	4619      	mov	r1, r3
 8000b92:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 8000b96:	f00a f959 	bl	800ae4c <netconn_recv>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
			  if (recv_err == ERR_OK)
 8000ba0:	f997 311e 	ldrsb.w	r3, [r7, #286]	; 0x11e
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d1f1      	bne.n	8000b8c <ethernet_thread+0x48>
			  {
				  client_addr = netbuf_fromaddr(buf);
 8000ba8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000bac:	3308      	adds	r3, #8
 8000bae:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
				  client_port = netbuf_fromport(buf);
 8000bb2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000bb6:	899b      	ldrh	r3, [r3, #12]
 8000bb8:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116

				  netbuf_data(buf, &data, &len);
 8000bbc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000bc0:	f107 020a 	add.w	r2, r7, #10
 8000bc4:	f507 7186 	add.w	r1, r7, #268	; 0x10c
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f00b fd11 	bl	800c5f0 <netbuf_data>
				  answer_len = ethernet_answer(data, len, answer);
 8000bce:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8000bd2:	f107 030a 	add.w	r3, r7, #10
 8000bd6:	881b      	ldrh	r3, [r3, #0]
 8000bd8:	f107 020c 	add.w	r2, r7, #12
 8000bdc:	4619      	mov	r1, r3
 8000bde:	f000 f859 	bl	8000c94 <ethernet_answer>
 8000be2:	4603      	mov	r3, r0
 8000be4:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
				  if(answer_len)
 8000be8:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d010      	beq.n	8000c12 <ethernet_thread+0xce>
				  {
					  Send(conn, answer, answer_len, client_addr, client_port, buf);
 8000bf0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000bf4:	f8b7 2114 	ldrh.w	r2, [r7, #276]	; 0x114
 8000bf8:	f107 010c 	add.w	r1, r7, #12
 8000bfc:	9301      	str	r3, [sp, #4]
 8000bfe:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8000c02:	9300      	str	r3, [sp, #0]
 8000c04:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8000c08:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 8000c0c:	f000 f812 	bl	8000c34 <Send>
 8000c10:	e7bc      	b.n	8000b8c <ethernet_thread+0x48>
				  }
				  else netbuf_delete(buf);
 8000c12:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000c16:	4618      	mov	r0, r3
 8000c18:	f00b fc80 	bl	800c51c <netbuf_delete>
			  recv_err = netconn_recv(conn, &buf);
 8000c1c:	e7b6      	b.n	8000b8c <ethernet_thread+0x48>

		  }
	  }
	  else
	  {
	    netconn_delete(conn);
 8000c1e:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 8000c22:	f009 ff43 	bl	800aaac <netconn_delete>
	  }
	}
}
 8000c26:	bf00      	nop
 8000c28:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	0801c404 	.word	0x0801c404

08000c34 <Send>:

static void Send(struct netconn *conn, uint8_t* pointer, uint16_t size, ip_addr_t *addr, uint16_t port, struct netbuf *buf)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b086      	sub	sp, #24
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	60f8      	str	r0, [r7, #12]
 8000c3c:	60b9      	str	r1, [r7, #8]
 8000c3e:	603b      	str	r3, [r7, #0]
 8000c40:	4613      	mov	r3, r2
 8000c42:	80fb      	strh	r3, [r7, #6]
	u32_t address = addr->addr;
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	617b      	str	r3, [r7, #20]
	netbuf_delete(buf);
 8000c4a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000c4c:	f00b fc66 	bl	800c51c <netbuf_delete>
	buf = netbuf_new();
 8000c50:	f00b fc50 	bl	800c4f4 <netbuf_new>
 8000c54:	6278      	str	r0, [r7, #36]	; 0x24
	buf->port = port;
 8000c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c58:	8c3a      	ldrh	r2, [r7, #32]
 8000c5a:	819a      	strh	r2, [r3, #12]
	addr->addr = address;
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	697a      	ldr	r2, [r7, #20]
 8000c60:	601a      	str	r2, [r3, #0]
	err_t err;
	err  = netbuf_ref(buf, pointer, size);
 8000c62:	88fb      	ldrh	r3, [r7, #6]
 8000c64:	461a      	mov	r2, r3
 8000c66:	68b9      	ldr	r1, [r7, #8]
 8000c68:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000c6a:	f00b fc77 	bl	800c55c <netbuf_ref>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	74fb      	strb	r3, [r7, #19]
	if(err==ERR_OK)
 8000c72:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d108      	bne.n	8000c8c <Send+0x58>
	{
		netconn_sendto(conn, buf, addr, port);
 8000c7a:	8c3b      	ldrh	r3, [r7, #32]
 8000c7c:	683a      	ldr	r2, [r7, #0]
 8000c7e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000c80:	68f8      	ldr	r0, [r7, #12]
 8000c82:	f00a f95d 	bl	800af40 <netconn_sendto>
		netbuf_delete(buf);
 8000c86:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000c88:	f00b fc48 	bl	800c51c <netbuf_delete>
	}
}
 8000c8c:	bf00      	nop
 8000c8e:	3718      	adds	r7, #24
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}

08000c94 <ethernet_answer>:

// -    
static int ethernet_answer(uint8_t *data, uint16_t data_length, uint8_t *answer)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b086      	sub	sp, #24
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	60f8      	str	r0, [r7, #12]
 8000c9c:	460b      	mov	r3, r1
 8000c9e:	607a      	str	r2, [r7, #4]
 8000ca0:	817b      	strh	r3, [r7, #10]
	int result = ModbusParse(data, data_length, answer, ETHERNET);
 8000ca2:	8979      	ldrh	r1, [r7, #10]
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	687a      	ldr	r2, [r7, #4]
 8000ca8:	68f8      	ldr	r0, [r7, #12]
 8000caa:	f000 fc37 	bl	800151c <ModbusParse>
 8000cae:	6178      	str	r0, [r7, #20]
	if(result)return result;
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <ethernet_answer+0x26>
 8000cb6:	697b      	ldr	r3, [r7, #20]
 8000cb8:	e000      	b.n	8000cbc <ethernet_answer+0x28>
	return 0;
 8000cba:	2300      	movs	r3, #0
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	3718      	adds	r7, #24
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}

08000cc4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b085      	sub	sp, #20
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	60f8      	str	r0, [r7, #12]
 8000ccc:	60b9      	str	r1, [r7, #8]
 8000cce:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	4a07      	ldr	r2, [pc, #28]	; (8000cf0 <vApplicationGetIdleTaskMemory+0x2c>)
 8000cd4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000cd6:	68bb      	ldr	r3, [r7, #8]
 8000cd8:	4a06      	ldr	r2, [pc, #24]	; (8000cf4 <vApplicationGetIdleTaskMemory+0x30>)
 8000cda:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	2280      	movs	r2, #128	; 0x80
 8000ce0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000ce2:	bf00      	nop
 8000ce4:	3714      	adds	r7, #20
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	200000a0 	.word	0x200000a0
 8000cf4:	20000154 	.word	0x20000154

08000cf8 <task_init>:
/* USER CODE END GET_IDLE_TASK_MEMORY */

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void task_init()
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b088      	sub	sp, #32
 8000cfc:	af02      	add	r7, sp, #8
	size_t fre = 0;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	617b      	str	r3, [r7, #20]
	fre=xPortGetFreeHeapSize();
 8000d02:	f009 fd4f 	bl	800a7a4 <xPortGetFreeHeapSize>
 8000d06:	6178      	str	r0, [r7, #20]
	sys_thread_new("eth_thread1", ethernet_thread, (void*)&port1, DEFAULT_THREAD_STACKSIZE, osPriorityNormal );
 8000d08:	2300      	movs	r3, #0
 8000d0a:	9300      	str	r3, [sp, #0]
 8000d0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d10:	4a19      	ldr	r2, [pc, #100]	; (8000d78 <task_init+0x80>)
 8000d12:	491a      	ldr	r1, [pc, #104]	; (8000d7c <task_init+0x84>)
 8000d14:	481a      	ldr	r0, [pc, #104]	; (8000d80 <task_init+0x88>)
 8000d16:	f016 fed9 	bl	8017acc <sys_thread_new>
	fre=xPortGetFreeHeapSize();
 8000d1a:	f009 fd43 	bl	800a7a4 <xPortGetFreeHeapSize>
 8000d1e:	6178      	str	r0, [r7, #20]
	sys_thread_new("eth_thread2", ethernet_thread, (void*)&port2, DEFAULT_THREAD_STACKSIZE, osPriorityNormal );
 8000d20:	2300      	movs	r3, #0
 8000d22:	9300      	str	r3, [sp, #0]
 8000d24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d28:	4a16      	ldr	r2, [pc, #88]	; (8000d84 <task_init+0x8c>)
 8000d2a:	4914      	ldr	r1, [pc, #80]	; (8000d7c <task_init+0x84>)
 8000d2c:	4816      	ldr	r0, [pc, #88]	; (8000d88 <task_init+0x90>)
 8000d2e:	f016 fecd 	bl	8017acc <sys_thread_new>
	fre=xPortGetFreeHeapSize();
 8000d32:	f009 fd37 	bl	800a7a4 <xPortGetFreeHeapSize>
 8000d36:	6178      	str	r0, [r7, #20]
	sys_thread_new("uart_thread", uart_thread, (void*)NULL, 512, osPriorityNormal );
 8000d38:	2300      	movs	r3, #0
 8000d3a:	9300      	str	r3, [sp, #0]
 8000d3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d40:	2200      	movs	r2, #0
 8000d42:	4912      	ldr	r1, [pc, #72]	; (8000d8c <task_init+0x94>)
 8000d44:	4812      	ldr	r0, [pc, #72]	; (8000d90 <task_init+0x98>)
 8000d46:	f016 fec1 	bl	8017acc <sys_thread_new>
	fre=xPortGetFreeHeapSize();
 8000d4a:	f009 fd2b 	bl	800a7a4 <xPortGetFreeHeapSize>
 8000d4e:	6178      	str	r0, [r7, #20]
	osMailQDef(uart_queue, UART_QUEUE_SIZE, Uart_Queue_Struct);
 8000d50:	2303      	movs	r3, #3
 8000d52:	607b      	str	r3, [r7, #4]
 8000d54:	2310      	movs	r3, #16
 8000d56:	60bb      	str	r3, [r7, #8]
 8000d58:	f107 0310 	add.w	r3, r7, #16
 8000d5c:	60fb      	str	r3, [r7, #12]
	uart_queue = osMailCreate(osMailQ(uart_queue), NULL);
 8000d5e:	1d3b      	adds	r3, r7, #4
 8000d60:	2100      	movs	r1, #0
 8000d62:	4618      	mov	r0, r3
 8000d64:	f006 ff92 	bl	8007c8c <osMailCreate>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	4a0a      	ldr	r2, [pc, #40]	; (8000d94 <task_init+0x9c>)
 8000d6c:	6013      	str	r3, [r2, #0]
}
 8000d6e:	bf00      	nop
 8000d70:	3718      	adds	r7, #24
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	20000000 	.word	0x20000000
 8000d7c:	08000b45 	.word	0x08000b45
 8000d80:	08018d00 	.word	0x08018d00
 8000d84:	20000002 	.word	0x20000002
 8000d88:	08018d0c 	.word	0x08018d0c
 8000d8c:	0800228d 	.word	0x0800228d
 8000d90:	08018d18 	.word	0x08018d18
 8000d94:	2000698c 	.word	0x2000698c

08000d98 <lcd_init>:


static void sendByte(uint8_t byte, int isData);

void lcd_init()
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCDLED_GPIO_Port, LCDLED_Pin, SET);//  
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000da2:	481f      	ldr	r0, [pc, #124]	; (8000e20 <lcd_init+0x88>)
 8000da4:	f003 fd42 	bl	800482c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCDR_GPIO_Port, LCDR_Pin, RESET);
 8000da8:	2200      	movs	r2, #0
 8000daa:	2110      	movs	r1, #16
 8000dac:	481c      	ldr	r0, [pc, #112]	; (8000e20 <lcd_init+0x88>)
 8000dae:	f003 fd3d 	bl	800482c <HAL_GPIO_WritePin>
	HAL_Delay(15);
 8000db2:	200f      	movs	r0, #15
 8000db4:	f001 fcd8 	bl	8002768 <HAL_Delay>

	sendByte(0x33, 0); //      0011
 8000db8:	2100      	movs	r1, #0
 8000dba:	2033      	movs	r0, #51	; 0x33
 8000dbc:	f000 f832 	bl	8000e24 <sendByte>
	HAL_Delay(1);
 8000dc0:	2001      	movs	r0, #1
 8000dc2:	f001 fcd1 	bl	8002768 <HAL_Delay>

	sendByte(0x32, 0); //      00110010
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	2032      	movs	r0, #50	; 0x32
 8000dca:	f000 f82b 	bl	8000e24 <sendByte>
	HAL_Delay(1);
 8000dce:	2001      	movs	r0, #1
 8000dd0:	f001 fcca 	bl	8002768 <HAL_Delay>

	sendByte(DATA_BUS_4BIT_PAGE0, 0); //   4 
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	2028      	movs	r0, #40	; 0x28
 8000dd8:	f000 f824 	bl	8000e24 <sendByte>
	HAL_Delay(1);
 8000ddc:	2001      	movs	r0, #1
 8000dde:	f001 fcc3 	bl	8002768 <HAL_Delay>
	sendByte(DISPLAY_OFF, 0); //  
 8000de2:	2100      	movs	r1, #0
 8000de4:	2008      	movs	r0, #8
 8000de6:	f000 f81d 	bl	8000e24 <sendByte>
	HAL_Delay(1);
 8000dea:	2001      	movs	r0, #1
 8000dec:	f001 fcbc 	bl	8002768 <HAL_Delay>
	sendByte(CLEAR_DISPLAY, 0); //  
 8000df0:	2100      	movs	r1, #0
 8000df2:	2001      	movs	r0, #1
 8000df4:	f000 f816 	bl	8000e24 <sendByte>
	HAL_Delay(2);
 8000df8:	2002      	movs	r0, #2
 8000dfa:	f001 fcb5 	bl	8002768 <HAL_Delay>
	sendByte(ENTRY_MODE_SET, 0); //      
 8000dfe:	2100      	movs	r1, #0
 8000e00:	2006      	movs	r0, #6
 8000e02:	f000 f80f 	bl	8000e24 <sendByte>
	HAL_Delay(1);
 8000e06:	2001      	movs	r0, #1
 8000e08:	f001 fcae 	bl	8002768 <HAL_Delay>
	sendByte(DISPLAY_ON, 0);//     
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	200c      	movs	r0, #12
 8000e10:	f000 f808 	bl	8000e24 <sendByte>
	HAL_Delay(1);
 8000e14:	2001      	movs	r0, #1
 8000e16:	f001 fca7 	bl	8002768 <HAL_Delay>



}
 8000e1a:	bf00      	nop
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	40020400 	.word	0x40020400

08000e24 <sendByte>:

static void sendByte(uint8_t byte, int isData)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	6039      	str	r1, [r7, #0]
 8000e2e:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD0_GPIO_Port, LCD_PIN_MASK, RESET);
 8000e30:	2200      	movs	r2, #0
 8000e32:	216f      	movs	r1, #111	; 0x6f
 8000e34:	4841      	ldr	r0, [pc, #260]	; (8000f3c <sendByte+0x118>)
 8000e36:	f003 fcf9 	bl	800482c <HAL_GPIO_WritePin>

	if(isData == 1) HAL_GPIO_WritePin(LCDA_GPIO_Port, LCDA_Pin, SET); //    A
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	2b01      	cmp	r3, #1
 8000e3e:	d105      	bne.n	8000e4c <sendByte+0x28>
 8000e40:	2201      	movs	r2, #1
 8000e42:	2140      	movs	r1, #64	; 0x40
 8000e44:	483d      	ldr	r0, [pc, #244]	; (8000f3c <sendByte+0x118>)
 8000e46:	f003 fcf1 	bl	800482c <HAL_GPIO_WritePin>
 8000e4a:	e004      	b.n	8000e56 <sendByte+0x32>
	else HAL_GPIO_WritePin(LCDA_GPIO_Port, LCDA_Pin, RESET);		   //   A
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	2140      	movs	r1, #64	; 0x40
 8000e50:	483a      	ldr	r0, [pc, #232]	; (8000f3c <sendByte+0x118>)
 8000e52:	f003 fceb 	bl	800482c <HAL_GPIO_WritePin>

	//     
	if(byte & 0x80) HAL_GPIO_WritePin(LCD3_GPIO_Port, LCD3_Pin, SET);
 8000e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	da04      	bge.n	8000e68 <sendByte+0x44>
 8000e5e:	2201      	movs	r2, #1
 8000e60:	2108      	movs	r1, #8
 8000e62:	4836      	ldr	r0, [pc, #216]	; (8000f3c <sendByte+0x118>)
 8000e64:	f003 fce2 	bl	800482c <HAL_GPIO_WritePin>
	if(byte & 0x40) HAL_GPIO_WritePin(LCD2_GPIO_Port, LCD2_Pin, SET);
 8000e68:	79fb      	ldrb	r3, [r7, #7]
 8000e6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d004      	beq.n	8000e7c <sendByte+0x58>
 8000e72:	2201      	movs	r2, #1
 8000e74:	2104      	movs	r1, #4
 8000e76:	4831      	ldr	r0, [pc, #196]	; (8000f3c <sendByte+0x118>)
 8000e78:	f003 fcd8 	bl	800482c <HAL_GPIO_WritePin>
	if(byte & 0x20) HAL_GPIO_WritePin(LCD1_GPIO_Port, LCD1_Pin, SET);
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	f003 0320 	and.w	r3, r3, #32
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d004      	beq.n	8000e90 <sendByte+0x6c>
 8000e86:	2201      	movs	r2, #1
 8000e88:	2102      	movs	r1, #2
 8000e8a:	482c      	ldr	r0, [pc, #176]	; (8000f3c <sendByte+0x118>)
 8000e8c:	f003 fcce 	bl	800482c <HAL_GPIO_WritePin>
	if(byte & 0x10) HAL_GPIO_WritePin(LCD0_GPIO_Port, LCD0_Pin, SET);
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	f003 0310 	and.w	r3, r3, #16
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d004      	beq.n	8000ea4 <sendByte+0x80>
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	2101      	movs	r1, #1
 8000e9e:	4827      	ldr	r0, [pc, #156]	; (8000f3c <sendByte+0x118>)
 8000ea0:	f003 fcc4 	bl	800482c <HAL_GPIO_WritePin>

	//   E
	HAL_GPIO_WritePin(LCDE_GPIO_Port, LCDE_Pin, SET);
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	2120      	movs	r1, #32
 8000ea8:	4824      	ldr	r0, [pc, #144]	; (8000f3c <sendByte+0x118>)
 8000eaa:	f003 fcbf 	bl	800482c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000eae:	2001      	movs	r0, #1
 8000eb0:	f001 fc5a 	bl	8002768 <HAL_Delay>
	HAL_GPIO_WritePin(LCDE_GPIO_Port, LCDE_Pin, RESET); //   
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	2120      	movs	r1, #32
 8000eb8:	4820      	ldr	r0, [pc, #128]	; (8000f3c <sendByte+0x118>)
 8000eba:	f003 fcb7 	bl	800482c <HAL_GPIO_WritePin>

	//     RS
	HAL_GPIO_WritePin(LCD0_GPIO_Port, (LCD_PIN_MASK & ~LCDA_Pin), RESET);
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	212f      	movs	r1, #47	; 0x2f
 8000ec2:	481e      	ldr	r0, [pc, #120]	; (8000f3c <sendByte+0x118>)
 8000ec4:	f003 fcb2 	bl	800482c <HAL_GPIO_WritePin>

	//   E
	HAL_GPIO_WritePin(LCDE_GPIO_Port, LCDE_Pin, SET);
 8000ec8:	2201      	movs	r2, #1
 8000eca:	2120      	movs	r1, #32
 8000ecc:	481b      	ldr	r0, [pc, #108]	; (8000f3c <sendByte+0x118>)
 8000ece:	f003 fcad 	bl	800482c <HAL_GPIO_WritePin>
	if(byte & 0x08) HAL_GPIO_WritePin(LCD3_GPIO_Port, LCD3_Pin, SET);
 8000ed2:	79fb      	ldrb	r3, [r7, #7]
 8000ed4:	f003 0308 	and.w	r3, r3, #8
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d004      	beq.n	8000ee6 <sendByte+0xc2>
 8000edc:	2201      	movs	r2, #1
 8000ede:	2108      	movs	r1, #8
 8000ee0:	4816      	ldr	r0, [pc, #88]	; (8000f3c <sendByte+0x118>)
 8000ee2:	f003 fca3 	bl	800482c <HAL_GPIO_WritePin>
	if(byte & 0x04) HAL_GPIO_WritePin(LCD2_GPIO_Port, LCD2_Pin, SET);
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	f003 0304 	and.w	r3, r3, #4
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d004      	beq.n	8000efa <sendByte+0xd6>
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	2104      	movs	r1, #4
 8000ef4:	4811      	ldr	r0, [pc, #68]	; (8000f3c <sendByte+0x118>)
 8000ef6:	f003 fc99 	bl	800482c <HAL_GPIO_WritePin>
	if(byte & 0x02) HAL_GPIO_WritePin(LCD1_GPIO_Port, LCD1_Pin, SET);
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	f003 0302 	and.w	r3, r3, #2
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d004      	beq.n	8000f0e <sendByte+0xea>
 8000f04:	2201      	movs	r2, #1
 8000f06:	2102      	movs	r1, #2
 8000f08:	480c      	ldr	r0, [pc, #48]	; (8000f3c <sendByte+0x118>)
 8000f0a:	f003 fc8f 	bl	800482c <HAL_GPIO_WritePin>
	if(byte & 0x01) HAL_GPIO_WritePin(LCD0_GPIO_Port, LCD0_Pin, SET);
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	f003 0301 	and.w	r3, r3, #1
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d004      	beq.n	8000f22 <sendByte+0xfe>
 8000f18:	2201      	movs	r2, #1
 8000f1a:	2101      	movs	r1, #1
 8000f1c:	4807      	ldr	r0, [pc, #28]	; (8000f3c <sendByte+0x118>)
 8000f1e:	f003 fc85 	bl	800482c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCDE_GPIO_Port, LCDE_Pin, RESET); //   
 8000f22:	2200      	movs	r2, #0
 8000f24:	2120      	movs	r1, #32
 8000f26:	4805      	ldr	r0, [pc, #20]	; (8000f3c <sendByte+0x118>)
 8000f28:	f003 fc80 	bl	800482c <HAL_GPIO_WritePin>

	HAL_Delay(1);
 8000f2c:	2001      	movs	r0, #1
 8000f2e:	f001 fc1b 	bl	8002768 <HAL_Delay>
}
 8000f32:	bf00      	nop
 8000f34:	3708      	adds	r7, #8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	40020400 	.word	0x40020400

08000f40 <sendStr>:


void sendStr( char *str, int row , int position )
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b086      	sub	sp, #24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	60f8      	str	r0, [r7, #12]
 8000f48:	60b9      	str	r1, [r7, #8]
 8000f4a:	607a      	str	r2, [r7, #4]
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	3b01      	subs	r3, #1
 8000f50:	2b03      	cmp	r3, #3
 8000f52:	d817      	bhi.n	8000f84 <sendStr+0x44>
 8000f54:	a201      	add	r2, pc, #4	; (adr r2, 8000f5c <sendStr+0x1c>)
 8000f56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f5a:	bf00      	nop
 8000f5c:	08000f6d 	.word	0x08000f6d
 8000f60:	08000f73 	.word	0x08000f73
 8000f64:	08000f79 	.word	0x08000f79
 8000f68:	08000f7f 	.word	0x08000f7f

	switch (row)
	{

		case 1:
			start_address = 0x0; // 1 
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	75fb      	strb	r3, [r7, #23]
			break;
 8000f70:	e008      	b.n	8000f84 <sendStr+0x44>

		case 2:
			start_address = 0x40; // 2 
 8000f72:	2340      	movs	r3, #64	; 0x40
 8000f74:	75fb      	strb	r3, [r7, #23]
			break;
 8000f76:	e005      	b.n	8000f84 <sendStr+0x44>

		case 3:
			start_address = 0x14; // 3 
 8000f78:	2314      	movs	r3, #20
 8000f7a:	75fb      	strb	r3, [r7, #23]
			break;
 8000f7c:	e002      	b.n	8000f84 <sendStr+0x44>

		case 4:
			start_address = 0x54; // 4 
 8000f7e:	2354      	movs	r3, #84	; 0x54
 8000f80:	75fb      	strb	r3, [r7, #23]
			break;
 8000f82:	bf00      	nop

	}

	start_address += position; //       
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	b2da      	uxtb	r2, r3
 8000f88:	7dfb      	ldrb	r3, [r7, #23]
 8000f8a:	4413      	add	r3, r2
 8000f8c:	75fb      	strb	r3, [r7, #23]

	sendByte((start_address |= SET_DDRAM_ADDRESS), 0); //         DDRAM
 8000f8e:	7dfb      	ldrb	r3, [r7, #23]
 8000f90:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f94:	75fb      	strb	r3, [r7, #23]
 8000f96:	7dfb      	ldrb	r3, [r7, #23]
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f7ff ff42 	bl	8000e24 <sendByte>

	HAL_Delay(4);
 8000fa0:	2004      	movs	r0, #4
 8000fa2:	f001 fbe1 	bl	8002768 <HAL_Delay>
	while(*str != '\0'){
 8000fa6:	e008      	b.n	8000fba <sendStr+0x7a>

		sendByte(*str, 1);
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	2101      	movs	r1, #1
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f7ff ff38 	bl	8000e24 <sendByte>
		str++;
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	60fb      	str	r3, [r7, #12]
	while(*str != '\0'){
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d1f2      	bne.n	8000fa8 <sendStr+0x68>
	}
}
 8000fc2:	bf00      	nop
 8000fc4:	bf00      	nop
 8000fc6:	3718      	adds	r7, #24
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fcc:	b5b0      	push	{r4, r5, r7, lr}
 8000fce:	b08a      	sub	sp, #40	; 0x28
 8000fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	ModbusInit();
 8000fd2:	f000 fa7b 	bl	80014cc <ModbusInit>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fd6:	f001 fb85 	bl	80026e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fda:	f000 f84f 	bl	800107c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fde:	f000 f939 	bl	8001254 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000fe2:	f000 f8bb 	bl	800115c <MX_USART1_UART_Init>
  MX_DMA_Init();
 8000fe6:	f000 f90d 	bl	8001204 <MX_DMA_Init>
  MX_USART6_UART_Init();
 8000fea:	f000 f8e1 	bl	80011b0 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8000fee:	f7ff fed3 	bl	8000d98 <lcd_init>
  ethernet_reset();
 8000ff2:	f7ff fd93 	bl	8000b1c <ethernet_reset>
  sendStr("HELLO, KONVELS",1,0);
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	2101      	movs	r1, #1
 8000ffa:	4819      	ldr	r0, [pc, #100]	; (8001060 <main+0x94>)
 8000ffc:	f7ff ffa0 	bl	8000f40 <sendStr>
  sendStr("POWERED BY", 2,0);
 8001000:	2200      	movs	r2, #0
 8001002:	2102      	movs	r1, #2
 8001004:	4817      	ldr	r0, [pc, #92]	; (8001064 <main+0x98>)
 8001006:	f7ff ff9b 	bl	8000f40 <sendStr>
  sendStr("STM32F407VG",3,0);
 800100a:	2200      	movs	r2, #0
 800100c:	2103      	movs	r1, #3
 800100e:	4816      	ldr	r0, [pc, #88]	; (8001068 <main+0x9c>)
 8001010:	f7ff ff96 	bl	8000f40 <sendStr>
  sendStr("I AM ROBOT", 4,0);
 8001014:	2200      	movs	r2, #0
 8001016:	2104      	movs	r1, #4
 8001018:	4814      	ldr	r0, [pc, #80]	; (800106c <main+0xa0>)
 800101a:	f7ff ff91 	bl	8000f40 <sendStr>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of writeMemorySemaphore */
  osSemaphoreDef(writeMemorySemaphore);
 800101e:	2300      	movs	r3, #0
 8001020:	623b      	str	r3, [r7, #32]
 8001022:	2300      	movs	r3, #0
 8001024:	627b      	str	r3, [r7, #36]	; 0x24
  writeMemorySemaphoreHandle = osSemaphoreCreate(osSemaphore(writeMemorySemaphore), 1);
 8001026:	f107 0320 	add.w	r3, r7, #32
 800102a:	2101      	movs	r1, #1
 800102c:	4618      	mov	r0, r3
 800102e:	f006 fb87 	bl	8007740 <osSemaphoreCreate>
 8001032:	4603      	mov	r3, r0
 8001034:	4a0e      	ldr	r2, [pc, #56]	; (8001070 <main+0xa4>)
 8001036:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001038:	4b0e      	ldr	r3, [pc, #56]	; (8001074 <main+0xa8>)
 800103a:	1d3c      	adds	r4, r7, #4
 800103c:	461d      	mov	r5, r3
 800103e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001040:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001042:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001046:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800104a:	1d3b      	adds	r3, r7, #4
 800104c:	2100      	movs	r1, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f006 fa79 	bl	8007546 <osThreadCreate>
 8001054:	4603      	mov	r3, r0
 8001056:	4a08      	ldr	r2, [pc, #32]	; (8001078 <main+0xac>)
 8001058:	6013      	str	r3, [r2, #0]

  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800105a:	f006 fa5d 	bl	8007518 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800105e:	e7fe      	b.n	800105e <main+0x92>
 8001060:	08018d30 	.word	0x08018d30
 8001064:	08018d40 	.word	0x08018d40
 8001068:	08018d4c 	.word	0x08018d4c
 800106c:	08018d58 	.word	0x08018d58
 8001070:	20006a98 	.word	0x20006a98
 8001074:	08018d64 	.word	0x08018d64
 8001078:	20006990 	.word	0x20006990

0800107c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b094      	sub	sp, #80	; 0x50
 8001080:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001082:	f107 0320 	add.w	r3, r7, #32
 8001086:	2230      	movs	r2, #48	; 0x30
 8001088:	2100      	movs	r1, #0
 800108a:	4618      	mov	r0, r3
 800108c:	f016 fea0 	bl	8017dd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001090:	f107 030c 	add.w	r3, r7, #12
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	605a      	str	r2, [r3, #4]
 800109a:	609a      	str	r2, [r3, #8]
 800109c:	60da      	str	r2, [r3, #12]
 800109e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010a0:	2300      	movs	r3, #0
 80010a2:	60bb      	str	r3, [r7, #8]
 80010a4:	4b2b      	ldr	r3, [pc, #172]	; (8001154 <SystemClock_Config+0xd8>)
 80010a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a8:	4a2a      	ldr	r2, [pc, #168]	; (8001154 <SystemClock_Config+0xd8>)
 80010aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010ae:	6413      	str	r3, [r2, #64]	; 0x40
 80010b0:	4b28      	ldr	r3, [pc, #160]	; (8001154 <SystemClock_Config+0xd8>)
 80010b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010b8:	60bb      	str	r3, [r7, #8]
 80010ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010bc:	2300      	movs	r3, #0
 80010be:	607b      	str	r3, [r7, #4]
 80010c0:	4b25      	ldr	r3, [pc, #148]	; (8001158 <SystemClock_Config+0xdc>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a24      	ldr	r2, [pc, #144]	; (8001158 <SystemClock_Config+0xdc>)
 80010c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010ca:	6013      	str	r3, [r2, #0]
 80010cc:	4b22      	ldr	r3, [pc, #136]	; (8001158 <SystemClock_Config+0xdc>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010d4:	607b      	str	r3, [r7, #4]
 80010d6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010d8:	2301      	movs	r3, #1
 80010da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010e0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010e2:	2302      	movs	r3, #2
 80010e4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010e6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80010ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80010ec:	2319      	movs	r3, #25
 80010ee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80010f0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80010f4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010f6:	2302      	movs	r3, #2
 80010f8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80010fa:	2304      	movs	r3, #4
 80010fc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010fe:	f107 0320 	add.w	r3, r7, #32
 8001102:	4618      	mov	r0, r3
 8001104:	f003 fbac 	bl	8004860 <HAL_RCC_OscConfig>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800110e:	f000 f9cf 	bl	80014b0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001112:	230f      	movs	r3, #15
 8001114:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001116:	2302      	movs	r3, #2
 8001118:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800111a:	2300      	movs	r3, #0
 800111c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800111e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001122:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001124:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001128:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800112a:	f107 030c 	add.w	r3, r7, #12
 800112e:	2105      	movs	r1, #5
 8001130:	4618      	mov	r0, r3
 8001132:	f003 fe0d 	bl	8004d50 <HAL_RCC_ClockConfig>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800113c:	f000 f9b8 	bl	80014b0 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1);
 8001140:	2200      	movs	r2, #0
 8001142:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001146:	2000      	movs	r0, #0
 8001148:	f003 fee8 	bl	8004f1c <HAL_RCC_MCOConfig>
}
 800114c:	bf00      	nop
 800114e:	3750      	adds	r7, #80	; 0x50
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	40023800 	.word	0x40023800
 8001158:	40007000 	.word	0x40007000

0800115c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001160:	4b11      	ldr	r3, [pc, #68]	; (80011a8 <MX_USART1_UART_Init+0x4c>)
 8001162:	4a12      	ldr	r2, [pc, #72]	; (80011ac <MX_USART1_UART_Init+0x50>)
 8001164:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001166:	4b10      	ldr	r3, [pc, #64]	; (80011a8 <MX_USART1_UART_Init+0x4c>)
 8001168:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800116c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800116e:	4b0e      	ldr	r3, [pc, #56]	; (80011a8 <MX_USART1_UART_Init+0x4c>)
 8001170:	2200      	movs	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001174:	4b0c      	ldr	r3, [pc, #48]	; (80011a8 <MX_USART1_UART_Init+0x4c>)
 8001176:	2200      	movs	r2, #0
 8001178:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800117a:	4b0b      	ldr	r3, [pc, #44]	; (80011a8 <MX_USART1_UART_Init+0x4c>)
 800117c:	2200      	movs	r2, #0
 800117e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001180:	4b09      	ldr	r3, [pc, #36]	; (80011a8 <MX_USART1_UART_Init+0x4c>)
 8001182:	220c      	movs	r2, #12
 8001184:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001186:	4b08      	ldr	r3, [pc, #32]	; (80011a8 <MX_USART1_UART_Init+0x4c>)
 8001188:	2200      	movs	r2, #0
 800118a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800118c:	4b06      	ldr	r3, [pc, #24]	; (80011a8 <MX_USART1_UART_Init+0x4c>)
 800118e:	2200      	movs	r2, #0
 8001190:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001192:	4805      	ldr	r0, [pc, #20]	; (80011a8 <MX_USART1_UART_Init+0x4c>)
 8001194:	f004 faf4 	bl	8005780 <HAL_UART_Init>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800119e:	f000 f987 	bl	80014b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	20006a54 	.word	0x20006a54
 80011ac:	40011000 	.word	0x40011000

080011b0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80011b4:	4b11      	ldr	r3, [pc, #68]	; (80011fc <MX_USART6_UART_Init+0x4c>)
 80011b6:	4a12      	ldr	r2, [pc, #72]	; (8001200 <MX_USART6_UART_Init+0x50>)
 80011b8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80011ba:	4b10      	ldr	r3, [pc, #64]	; (80011fc <MX_USART6_UART_Init+0x4c>)
 80011bc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80011c0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80011c2:	4b0e      	ldr	r3, [pc, #56]	; (80011fc <MX_USART6_UART_Init+0x4c>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80011c8:	4b0c      	ldr	r3, [pc, #48]	; (80011fc <MX_USART6_UART_Init+0x4c>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80011ce:	4b0b      	ldr	r3, [pc, #44]	; (80011fc <MX_USART6_UART_Init+0x4c>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80011d4:	4b09      	ldr	r3, [pc, #36]	; (80011fc <MX_USART6_UART_Init+0x4c>)
 80011d6:	220c      	movs	r2, #12
 80011d8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011da:	4b08      	ldr	r3, [pc, #32]	; (80011fc <MX_USART6_UART_Init+0x4c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80011e0:	4b06      	ldr	r3, [pc, #24]	; (80011fc <MX_USART6_UART_Init+0x4c>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80011e6:	4805      	ldr	r0, [pc, #20]	; (80011fc <MX_USART6_UART_Init+0x4c>)
 80011e8:	f004 faca 	bl	8005780 <HAL_UART_Init>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80011f2:	f000 f95d 	bl	80014b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	20006a9c 	.word	0x20006a9c
 8001200:	40011400 	.word	0x40011400

08001204 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800120a:	2300      	movs	r3, #0
 800120c:	607b      	str	r3, [r7, #4]
 800120e:	4b10      	ldr	r3, [pc, #64]	; (8001250 <MX_DMA_Init+0x4c>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001212:	4a0f      	ldr	r2, [pc, #60]	; (8001250 <MX_DMA_Init+0x4c>)
 8001214:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001218:	6313      	str	r3, [r2, #48]	; 0x30
 800121a:	4b0d      	ldr	r3, [pc, #52]	; (8001250 <MX_DMA_Init+0x4c>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001222:	607b      	str	r3, [r7, #4]
 8001224:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8001226:	2200      	movs	r2, #0
 8001228:	2105      	movs	r1, #5
 800122a:	2039      	movs	r0, #57	; 0x39
 800122c:	f001 fb78 	bl	8002920 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001230:	2039      	movs	r0, #57	; 0x39
 8001232:	f001 fb91 	bl	8002958 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001236:	2200      	movs	r2, #0
 8001238:	2105      	movs	r1, #5
 800123a:	203a      	movs	r0, #58	; 0x3a
 800123c:	f001 fb70 	bl	8002920 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001240:	203a      	movs	r0, #58	; 0x3a
 8001242:	f001 fb89 	bl	8002958 <HAL_NVIC_EnableIRQ>

}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	40023800 	.word	0x40023800

08001254 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b08c      	sub	sp, #48	; 0x30
 8001258:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800125a:	f107 031c 	add.w	r3, r7, #28
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	605a      	str	r2, [r3, #4]
 8001264:	609a      	str	r2, [r3, #8]
 8001266:	60da      	str	r2, [r3, #12]
 8001268:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800126a:	2300      	movs	r3, #0
 800126c:	61bb      	str	r3, [r7, #24]
 800126e:	4b7a      	ldr	r3, [pc, #488]	; (8001458 <MX_GPIO_Init+0x204>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001272:	4a79      	ldr	r2, [pc, #484]	; (8001458 <MX_GPIO_Init+0x204>)
 8001274:	f043 0310 	orr.w	r3, r3, #16
 8001278:	6313      	str	r3, [r2, #48]	; 0x30
 800127a:	4b77      	ldr	r3, [pc, #476]	; (8001458 <MX_GPIO_Init+0x204>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127e:	f003 0310 	and.w	r3, r3, #16
 8001282:	61bb      	str	r3, [r7, #24]
 8001284:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001286:	2300      	movs	r3, #0
 8001288:	617b      	str	r3, [r7, #20]
 800128a:	4b73      	ldr	r3, [pc, #460]	; (8001458 <MX_GPIO_Init+0x204>)
 800128c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128e:	4a72      	ldr	r2, [pc, #456]	; (8001458 <MX_GPIO_Init+0x204>)
 8001290:	f043 0304 	orr.w	r3, r3, #4
 8001294:	6313      	str	r3, [r2, #48]	; 0x30
 8001296:	4b70      	ldr	r3, [pc, #448]	; (8001458 <MX_GPIO_Init+0x204>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129a:	f003 0304 	and.w	r3, r3, #4
 800129e:	617b      	str	r3, [r7, #20]
 80012a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012a2:	2300      	movs	r3, #0
 80012a4:	613b      	str	r3, [r7, #16]
 80012a6:	4b6c      	ldr	r3, [pc, #432]	; (8001458 <MX_GPIO_Init+0x204>)
 80012a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012aa:	4a6b      	ldr	r2, [pc, #428]	; (8001458 <MX_GPIO_Init+0x204>)
 80012ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012b0:	6313      	str	r3, [r2, #48]	; 0x30
 80012b2:	4b69      	ldr	r3, [pc, #420]	; (8001458 <MX_GPIO_Init+0x204>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012ba:	613b      	str	r3, [r7, #16]
 80012bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012be:	2300      	movs	r3, #0
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	4b65      	ldr	r3, [pc, #404]	; (8001458 <MX_GPIO_Init+0x204>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c6:	4a64      	ldr	r2, [pc, #400]	; (8001458 <MX_GPIO_Init+0x204>)
 80012c8:	f043 0301 	orr.w	r3, r3, #1
 80012cc:	6313      	str	r3, [r2, #48]	; 0x30
 80012ce:	4b62      	ldr	r3, [pc, #392]	; (8001458 <MX_GPIO_Init+0x204>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d2:	f003 0301 	and.w	r3, r3, #1
 80012d6:	60fb      	str	r3, [r7, #12]
 80012d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012da:	2300      	movs	r3, #0
 80012dc:	60bb      	str	r3, [r7, #8]
 80012de:	4b5e      	ldr	r3, [pc, #376]	; (8001458 <MX_GPIO_Init+0x204>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e2:	4a5d      	ldr	r2, [pc, #372]	; (8001458 <MX_GPIO_Init+0x204>)
 80012e4:	f043 0302 	orr.w	r3, r3, #2
 80012e8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ea:	4b5b      	ldr	r3, [pc, #364]	; (8001458 <MX_GPIO_Init+0x204>)
 80012ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ee:	f003 0302 	and.w	r3, r3, #2
 80012f2:	60bb      	str	r3, [r7, #8]
 80012f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012f6:	2300      	movs	r3, #0
 80012f8:	607b      	str	r3, [r7, #4]
 80012fa:	4b57      	ldr	r3, [pc, #348]	; (8001458 <MX_GPIO_Init+0x204>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fe:	4a56      	ldr	r2, [pc, #344]	; (8001458 <MX_GPIO_Init+0x204>)
 8001300:	f043 0308 	orr.w	r3, r3, #8
 8001304:	6313      	str	r3, [r2, #48]	; 0x30
 8001306:	4b54      	ldr	r3, [pc, #336]	; (8001458 <MX_GPIO_Init+0x204>)
 8001308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130a:	f003 0308 	and.w	r3, r3, #8
 800130e:	607b      	str	r3, [r7, #4]
 8001310:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ERESET_GPIO_Port, ERESET_Pin, GPIO_PIN_RESET);
 8001312:	2200      	movs	r2, #0
 8001314:	2101      	movs	r1, #1
 8001316:	4851      	ldr	r0, [pc, #324]	; (800145c <MX_GPIO_Init+0x208>)
 8001318:	f003 fa88 	bl	800482c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD0_Pin|LCD1_Pin|LCD2_Pin|DOUT_9_Pin
 800131c:	2200      	movs	r2, #0
 800131e:	f24c 417f 	movw	r1, #50303	; 0xc47f
 8001322:	484f      	ldr	r0, [pc, #316]	; (8001460 <MX_GPIO_Init+0x20c>)
 8001324:	f003 fa82 	bl	800482c <HAL_GPIO_WritePin>
                          |LED_Pin|LCDLED_Pin|LCD3_Pin|LCDR_Pin
                          |LCDE_Pin|LCDA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DOUT_0_Pin|DOUT_1_Pin|DOUT_2_Pin|DOUT_3_Pin
 8001328:	2200      	movs	r2, #0
 800132a:	f64f 7180 	movw	r1, #65408	; 0xff80
 800132e:	484d      	ldr	r0, [pc, #308]	; (8001464 <MX_GPIO_Init+0x210>)
 8001330:	f003 fa7c 	bl	800482c <HAL_GPIO_WritePin>
                          |DOUT_4_Pin|DOUT_5_Pin|DOUT_6_Pin|DOUT_7_Pin
                          |DOUT_8_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DOUT_10_Pin|DOUT_11_Pin, GPIO_PIN_RESET);
 8001334:	2200      	movs	r2, #0
 8001336:	f44f 7140 	mov.w	r1, #768	; 0x300
 800133a:	484b      	ldr	r0, [pc, #300]	; (8001468 <MX_GPIO_Init+0x214>)
 800133c:	f003 fa76 	bl	800482c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_TX_GPIO_Port, RS485_TX_Pin, GPIO_PIN_RESET);
 8001340:	2200      	movs	r2, #0
 8001342:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001346:	4849      	ldr	r0, [pc, #292]	; (800146c <MX_GPIO_Init+0x218>)
 8001348:	f003 fa70 	bl	800482c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DIN_4_Pin DIN_5_Pin DIN_6_Pin DIN_7_Pin
                           DIN_8_Pin DIN_2_Pin DIN_3_Pin */
  GPIO_InitStruct.Pin = DIN_4_Pin|DIN_5_Pin|DIN_6_Pin|DIN_7_Pin
 800134c:	237f      	movs	r3, #127	; 0x7f
 800134e:	61fb      	str	r3, [r7, #28]
                          |DIN_8_Pin|DIN_2_Pin|DIN_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001350:	2300      	movs	r3, #0
 8001352:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001354:	2301      	movs	r3, #1
 8001356:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001358:	f107 031c 	add.w	r3, r7, #28
 800135c:	4619      	mov	r1, r3
 800135e:	4841      	ldr	r0, [pc, #260]	; (8001464 <MX_GPIO_Init+0x210>)
 8001360:	f003 f8b0 	bl	80044c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN_9_Pin DIN_10_Pin DIN_11_Pin */
  GPIO_InitStruct.Pin = DIN_9_Pin|DIN_10_Pin|DIN_11_Pin;
 8001364:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001368:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800136a:	2300      	movs	r3, #0
 800136c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800136e:	2301      	movs	r3, #1
 8001370:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001372:	f107 031c 	add.w	r3, r7, #28
 8001376:	4619      	mov	r1, r3
 8001378:	483c      	ldr	r0, [pc, #240]	; (800146c <MX_GPIO_Init+0x218>)
 800137a:	f003 f8a3 	bl	80044c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ERESET_Pin */
  GPIO_InitStruct.Pin = ERESET_Pin;
 800137e:	2301      	movs	r3, #1
 8001380:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001382:	2301      	movs	r3, #1
 8001384:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001386:	2300      	movs	r3, #0
 8001388:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138a:	2300      	movs	r3, #0
 800138c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(ERESET_GPIO_Port, &GPIO_InitStruct);
 800138e:	f107 031c 	add.w	r3, r7, #28
 8001392:	4619      	mov	r1, r3
 8001394:	4831      	ldr	r0, [pc, #196]	; (800145c <MX_GPIO_Init+0x208>)
 8001396:	f003 f895 	bl	80044c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD0_Pin LCD1_Pin LCD2_Pin DOUT_9_Pin
                           LED_Pin LCDLED_Pin LCD3_Pin LCDR_Pin
                           LCDE_Pin LCDA_Pin */
  GPIO_InitStruct.Pin = LCD0_Pin|LCD1_Pin|LCD2_Pin|DOUT_9_Pin
 800139a:	f24c 437f 	movw	r3, #50303	; 0xc47f
 800139e:	61fb      	str	r3, [r7, #28]
                          |LED_Pin|LCDLED_Pin|LCD3_Pin|LCDR_Pin
                          |LCDE_Pin|LCDA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a0:	2301      	movs	r3, #1
 80013a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a4:	2300      	movs	r3, #0
 80013a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a8:	2300      	movs	r3, #0
 80013aa:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ac:	f107 031c 	add.w	r3, r7, #28
 80013b0:	4619      	mov	r1, r3
 80013b2:	482b      	ldr	r0, [pc, #172]	; (8001460 <MX_GPIO_Init+0x20c>)
 80013b4:	f003 f886 	bl	80044c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT_0_Pin DOUT_1_Pin DOUT_2_Pin DOUT_3_Pin
                           DOUT_4_Pin DOUT_5_Pin DOUT_6_Pin DOUT_7_Pin
                           DOUT_8_Pin */
  GPIO_InitStruct.Pin = DOUT_0_Pin|DOUT_1_Pin|DOUT_2_Pin|DOUT_3_Pin
 80013b8:	f64f 7380 	movw	r3, #65408	; 0xff80
 80013bc:	61fb      	str	r3, [r7, #28]
                          |DOUT_4_Pin|DOUT_5_Pin|DOUT_6_Pin|DOUT_7_Pin
                          |DOUT_8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013be:	2301      	movs	r3, #1
 80013c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c2:	2300      	movs	r3, #0
 80013c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c6:	2300      	movs	r3, #0
 80013c8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013ca:	f107 031c 	add.w	r3, r7, #28
 80013ce:	4619      	mov	r1, r3
 80013d0:	4824      	ldr	r0, [pc, #144]	; (8001464 <MX_GPIO_Init+0x210>)
 80013d2:	f003 f877 	bl	80044c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT_10_Pin DOUT_11_Pin */
  GPIO_InitStruct.Pin = DOUT_10_Pin|DOUT_11_Pin;
 80013d6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80013da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013dc:	2301      	movs	r3, #1
 80013de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e0:	2300      	movs	r3, #0
 80013e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e4:	2300      	movs	r3, #0
 80013e6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013e8:	f107 031c 	add.w	r3, r7, #28
 80013ec:	4619      	mov	r1, r3
 80013ee:	481e      	ldr	r0, [pc, #120]	; (8001468 <MX_GPIO_Init+0x214>)
 80013f0:	f003 f868 	bl	80044c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_TX_Pin */
  GPIO_InitStruct.Pin = RS485_TX_Pin;
 80013f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013fa:	2301      	movs	r3, #1
 80013fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fe:	2300      	movs	r3, #0
 8001400:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001402:	2300      	movs	r3, #0
 8001404:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(RS485_TX_GPIO_Port, &GPIO_InitStruct);
 8001406:	f107 031c 	add.w	r3, r7, #28
 800140a:	4619      	mov	r1, r3
 800140c:	4817      	ldr	r0, [pc, #92]	; (800146c <MX_GPIO_Init+0x218>)
 800140e:	f003 f859 	bl	80044c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001412:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001416:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001418:	2302      	movs	r3, #2
 800141a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141c:	2300      	movs	r3, #0
 800141e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001420:	2300      	movs	r3, #0
 8001422:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001424:	2300      	movs	r3, #0
 8001426:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001428:	f107 031c 	add.w	r3, r7, #28
 800142c:	4619      	mov	r1, r3
 800142e:	480b      	ldr	r0, [pc, #44]	; (800145c <MX_GPIO_Init+0x208>)
 8001430:	f003 f848 	bl	80044c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN_0_Pin DIN_1_Pin */
  GPIO_InitStruct.Pin = DIN_0_Pin|DIN_1_Pin;
 8001434:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001438:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800143a:	2300      	movs	r3, #0
 800143c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800143e:	2301      	movs	r3, #1
 8001440:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001442:	f107 031c 	add.w	r3, r7, #28
 8001446:	4619      	mov	r1, r3
 8001448:	4805      	ldr	r0, [pc, #20]	; (8001460 <MX_GPIO_Init+0x20c>)
 800144a:	f003 f83b 	bl	80044c4 <HAL_GPIO_Init>

}
 800144e:	bf00      	nop
 8001450:	3730      	adds	r7, #48	; 0x30
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	40023800 	.word	0x40023800
 800145c:	40020000 	.word	0x40020000
 8001460:	40020400 	.word	0x40020400
 8001464:	40021000 	.word	0x40021000
 8001468:	40020c00 	.word	0x40020c00
 800146c:	40020800 	.word	0x40020800

08001470 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8001478:	f005 fb06 	bl	8006a88 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  task_init();
 800147c:	f7ff fc3c 	bl	8000cf8 <task_init>

  /* Infinite loop */
  for(;;)
  {
	main_process();
 8001480:	f000 f81b 	bl	80014ba <main_process>
    osDelay(1);
 8001484:	2001      	movs	r0, #1
 8001486:	f006 f8aa 	bl	80075de <osDelay>
	main_process();
 800148a:	e7f9      	b.n	8001480 <StartDefaultTask+0x10>

0800148c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a04      	ldr	r2, [pc, #16]	; (80014ac <HAL_TIM_PeriodElapsedCallback+0x20>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d101      	bne.n	80014a2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800149e:	f001 f943 	bl	8002728 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80014a2:	bf00      	nop
 80014a4:	3708      	adds	r7, #8
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	40010000 	.word	0x40010000

080014b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014b4:	b672      	cpsid	i
}
 80014b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014b8:	e7fe      	b.n	80014b8 <Error_Handler+0x8>

080014ba <main_process>:
 */
#include <string.h>
#include <dio.h>

void main_process()
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	af00      	add	r7, sp, #0
	Read_Inputs();
 80014be:	f7ff f86b 	bl	8000598 <Read_Inputs>
	Write_Outputs();
 80014c2:	f7ff f9b5 	bl	8000830 <Write_Outputs>
}
 80014c6:	bf00      	nop
 80014c8:	bd80      	pop	{r7, pc}
	...

080014cc <ModbusInit>:
static int WriteSingleRegister(uint8_t* request, uint8_t* answer, ModbusSource source);
static int WrieMultiplyRegisters(uint8_t* request, uint8_t* answer,ModbusSource source);
static int WriteToHoldings(uint8_t* request, uint8_t* answer,ModbusSource source, int (*write)(uint8_t*,uint8_t*,ModbusSource));

void ModbusInit()
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
	holding_pointer = (uint16_t*)&settings;
 80014d0:	4b0c      	ldr	r3, [pc, #48]	; (8001504 <ModbusInit+0x38>)
 80014d2:	4a0d      	ldr	r2, [pc, #52]	; (8001508 <ModbusInit+0x3c>)
 80014d4:	601a      	str	r2, [r3, #0]
	reading_pointer = (uint16_t*)&meas_data;
 80014d6:	4b0d      	ldr	r3, [pc, #52]	; (800150c <ModbusInit+0x40>)
 80014d8:	4a0d      	ldr	r2, [pc, #52]	; (8001510 <ModbusInit+0x44>)
 80014da:	601a      	str	r2, [r3, #0]
	holding_size = sizeof(settings)/2;
 80014dc:	4b0d      	ldr	r3, [pc, #52]	; (8001514 <ModbusInit+0x48>)
 80014de:	2237      	movs	r2, #55	; 0x37
 80014e0:	801a      	strh	r2, [r3, #0]
	reading_size = sizeof(meas_data)/2;
 80014e2:	4b0d      	ldr	r3, [pc, #52]	; (8001518 <ModbusInit+0x4c>)
 80014e4:	222a      	movs	r2, #42	; 0x2a
 80014e6:	801a      	strh	r2, [r3, #0]
	if(settings.mb_addr==0)settings.mb_addr = 1;
 80014e8:	4b07      	ldr	r3, [pc, #28]	; (8001508 <ModbusInit+0x3c>)
 80014ea:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d103      	bne.n	80014fa <ModbusInit+0x2e>
 80014f2:	4b05      	ldr	r3, [pc, #20]	; (8001508 <ModbusInit+0x3c>)
 80014f4:	2201      	movs	r2, #1
 80014f6:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
}
 80014fa:	bf00      	nop
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr
 8001504:	20000354 	.word	0x20000354
 8001508:	20006ae0 	.word	0x20006ae0
 800150c:	20000358 	.word	0x20000358
 8001510:	20006b50 	.word	0x20006b50
 8001514:	2000035c 	.word	0x2000035c
 8001518:	2000035e 	.word	0x2000035e

0800151c <ModbusParse>:


//-   ,   Modbus,   - 
int ModbusParse(uint8_t *request, uint16_t req_length, uint8_t *answer, ModbusSource source)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	607a      	str	r2, [r7, #4]
 8001526:	461a      	mov	r2, r3
 8001528:	460b      	mov	r3, r1
 800152a:	817b      	strh	r3, [r7, #10]
 800152c:	4613      	mov	r3, r2
 800152e:	727b      	strb	r3, [r7, #9]
	settings.data[37]++;
 8001530:	4b26      	ldr	r3, [pc, #152]	; (80015cc <ModbusParse+0xb0>)
 8001532:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8001536:	3301      	adds	r3, #1
 8001538:	b29a      	uxth	r2, r3
 800153a:	4b24      	ldr	r3, [pc, #144]	; (80015cc <ModbusParse+0xb0>)
 800153c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
	if(answer==NULL)return 0; // ,     
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d101      	bne.n	800154a <ModbusParse+0x2e>
 8001546:	2300      	movs	r3, #0
 8001548:	e03c      	b.n	80015c4 <ModbusParse+0xa8>
	if(!CheckRequestLength(request,req_length,source))return 0; //    
 800154a:	897b      	ldrh	r3, [r7, #10]
 800154c:	7a7a      	ldrb	r2, [r7, #9]
 800154e:	4619      	mov	r1, r3
 8001550:	68f8      	ldr	r0, [r7, #12]
 8001552:	f000 f83d 	bl	80015d0 <CheckRequestLength>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d101      	bne.n	8001560 <ModbusParse+0x44>
 800155c:	2300      	movs	r3, #0
 800155e:	e031      	b.n	80015c4 <ModbusParse+0xa8>
	if(!CheckMbAddr(request, source))return 0; //   
 8001560:	7a7b      	ldrb	r3, [r7, #9]
 8001562:	4619      	mov	r1, r3
 8001564:	68f8      	ldr	r0, [r7, #12]
 8001566:	f000 f857 	bl	8001618 <CheckMbAddr>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d101      	bne.n	8001574 <ModbusParse+0x58>
 8001570:	2300      	movs	r3, #0
 8001572:	e027      	b.n	80015c4 <ModbusParse+0xa8>
	if(!IsCorrectMbCommand(request, source))//    
 8001574:	7a7b      	ldrb	r3, [r7, #9]
 8001576:	4619      	mov	r1, r3
 8001578:	68f8      	ldr	r0, [r7, #12]
 800157a:	f000 f875 	bl	8001668 <IsCorrectMbCommand>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d107      	bne.n	8001594 <ModbusParse+0x78>
	{
		return SetInvalidCommand(request, answer, 1, source);
 8001584:	7a7b      	ldrb	r3, [r7, #9]
 8001586:	2201      	movs	r2, #1
 8001588:	6879      	ldr	r1, [r7, #4]
 800158a:	68f8      	ldr	r0, [r7, #12]
 800158c:	f000 f8a0 	bl	80016d0 <SetInvalidCommand>
 8001590:	4603      	mov	r3, r0
 8001592:	e017      	b.n	80015c4 <ModbusParse+0xa8>
	}
	if(!CheckCrc(request, req_length, source))
 8001594:	897b      	ldrh	r3, [r7, #10]
 8001596:	7a7a      	ldrb	r2, [r7, #9]
 8001598:	4619      	mov	r1, r3
 800159a:	68f8      	ldr	r0, [r7, #12]
 800159c:	f000 f941 	bl	8001822 <CheckCrc>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d107      	bne.n	80015b6 <ModbusParse+0x9a>
	{
		return SetInvalidCommand(request, answer, 3, source);
 80015a6:	7a7b      	ldrb	r3, [r7, #9]
 80015a8:	2203      	movs	r2, #3
 80015aa:	6879      	ldr	r1, [r7, #4]
 80015ac:	68f8      	ldr	r0, [r7, #12]
 80015ae:	f000 f88f 	bl	80016d0 <SetInvalidCommand>
 80015b2:	4603      	mov	r3, r0
 80015b4:	e006      	b.n	80015c4 <ModbusParse+0xa8>
	}
	return GetModbusAnswer(request, answer, source);
 80015b6:	7a7b      	ldrb	r3, [r7, #9]
 80015b8:	461a      	mov	r2, r3
 80015ba:	6879      	ldr	r1, [r7, #4]
 80015bc:	68f8      	ldr	r0, [r7, #12]
 80015be:	f000 f965 	bl	800188c <GetModbusAnswer>
 80015c2:	4603      	mov	r3, r0
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3710      	adds	r7, #16
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	20006ae0 	.word	0x20006ae0

080015d0 <CheckRequestLength>:

//   ,   
static uint8_t CheckRequestLength(uint8_t* request_pointer,int request_length, ModbusSource source)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b087      	sub	sp, #28
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	60f8      	str	r0, [r7, #12]
 80015d8:	60b9      	str	r1, [r7, #8]
 80015da:	4613      	mov	r3, r2
 80015dc:	71fb      	strb	r3, [r7, #7]
	if(source==RS485)return 1;
 80015de:	79fb      	ldrb	r3, [r7, #7]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d101      	bne.n	80015e8 <CheckRequestLength+0x18>
 80015e4:	2301      	movs	r3, #1
 80015e6:	e010      	b.n	800160a <CheckRequestLength+0x3a>
    int len_from_packet = (*(request_pointer+4))*256 + *(request_pointer+5);
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	3304      	adds	r3, #4
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	021b      	lsls	r3, r3, #8
 80015f0:	68fa      	ldr	r2, [r7, #12]
 80015f2:	3205      	adds	r2, #5
 80015f4:	7812      	ldrb	r2, [r2, #0]
 80015f6:	4413      	add	r3, r2
 80015f8:	617b      	str	r3, [r7, #20]
    return len_from_packet+6 == request_length;
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	3306      	adds	r3, #6
 80015fe:	68ba      	ldr	r2, [r7, #8]
 8001600:	429a      	cmp	r2, r3
 8001602:	bf0c      	ite	eq
 8001604:	2301      	moveq	r3, #1
 8001606:	2300      	movne	r3, #0
 8001608:	b2db      	uxtb	r3, r3
}
 800160a:	4618      	mov	r0, r3
 800160c:	371c      	adds	r7, #28
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
	...

08001618 <CheckMbAddr>:

//     Modbus 
static uint8_t CheckMbAddr(uint8_t *request,ModbusSource source)
{
 8001618:	b480      	push	{r7}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	460b      	mov	r3, r1
 8001622:	70fb      	strb	r3, [r7, #3]
	uint8_t addr = 0;
 8001624:	2300      	movs	r3, #0
 8001626:	73fb      	strb	r3, [r7, #15]
	if(source==ETHERNET)
 8001628:	78fb      	ldrb	r3, [r7, #3]
 800162a:	2b01      	cmp	r3, #1
 800162c:	d103      	bne.n	8001636 <CheckMbAddr+0x1e>
	{
		addr =  *(request+6);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	799b      	ldrb	r3, [r3, #6]
 8001632:	73fb      	strb	r3, [r7, #15]
 8001634:	e005      	b.n	8001642 <CheckMbAddr+0x2a>
	}
	else if(source==RS485)
 8001636:	78fb      	ldrb	r3, [r7, #3]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d102      	bne.n	8001642 <CheckMbAddr+0x2a>
	{
		addr =  *(request);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	73fb      	strb	r3, [r7, #15]
	}
	return addr == settings.mb_addr;
 8001642:	7bfb      	ldrb	r3, [r7, #15]
 8001644:	b29a      	uxth	r2, r3
 8001646:	4b07      	ldr	r3, [pc, #28]	; (8001664 <CheckMbAddr+0x4c>)
 8001648:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 800164c:	429a      	cmp	r2, r3
 800164e:	bf0c      	ite	eq
 8001650:	2301      	moveq	r3, #1
 8001652:	2300      	movne	r3, #0
 8001654:	b2db      	uxtb	r3, r3
}
 8001656:	4618      	mov	r0, r3
 8001658:	3714      	adds	r7, #20
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	20006ae0 	.word	0x20006ae0

08001668 <IsCorrectMbCommand>:

//   
static uint8_t IsCorrectMbCommand(uint8_t *request,ModbusSource source)
{
 8001668:	b480      	push	{r7}
 800166a:	b085      	sub	sp, #20
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	460b      	mov	r3, r1
 8001672:	70fb      	strb	r3, [r7, #3]
	uint8_t cmd = 0;
 8001674:	2300      	movs	r3, #0
 8001676:	73fb      	strb	r3, [r7, #15]
	if(source==ETHERNET)
 8001678:	78fb      	ldrb	r3, [r7, #3]
 800167a:	2b01      	cmp	r3, #1
 800167c:	d103      	bne.n	8001686 <IsCorrectMbCommand+0x1e>
	{
		cmd = *(request+7);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	79db      	ldrb	r3, [r3, #7]
 8001682:	73fb      	strb	r3, [r7, #15]
 8001684:	e005      	b.n	8001692 <IsCorrectMbCommand+0x2a>
	}
	else if(source==RS485)
 8001686:	78fb      	ldrb	r3, [r7, #3]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d102      	bne.n	8001692 <IsCorrectMbCommand+0x2a>
	{
		cmd = *(request+1);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	785b      	ldrb	r3, [r3, #1]
 8001690:	73fb      	strb	r3, [r7, #15]
	}
	/*
	 *   1,    , 0 -  
	 * cmd -  
	 * */
	switch (cmd) {
 8001692:	7bfb      	ldrb	r3, [r7, #15]
 8001694:	2b10      	cmp	r3, #16
 8001696:	bf8c      	ite	hi
 8001698:	2201      	movhi	r2, #1
 800169a:	2200      	movls	r2, #0
 800169c:	b2d2      	uxtb	r2, r2
 800169e:	2a00      	cmp	r2, #0
 80016a0:	d10c      	bne.n	80016bc <IsCorrectMbCommand+0x54>
 80016a2:	2201      	movs	r2, #1
 80016a4:	409a      	lsls	r2, r3
 80016a6:	4b09      	ldr	r3, [pc, #36]	; (80016cc <IsCorrectMbCommand+0x64>)
 80016a8:	4013      	ands	r3, r2
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	bf14      	ite	ne
 80016ae:	2301      	movne	r3, #1
 80016b0:	2300      	moveq	r3, #0
 80016b2:	b2db      	uxtb	r3, r3
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <IsCorrectMbCommand+0x54>
		case 3:
		case 4:
		case 6:
		//case 5:
        case 16:
            return 1;
 80016b8:	2301      	movs	r3, #1
 80016ba:	e000      	b.n	80016be <IsCorrectMbCommand+0x56>
		default:
			return 0;
 80016bc:	2300      	movs	r3, #0
	}
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3714      	adds	r7, #20
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	00010058 	.word	0x00010058

080016d0 <SetInvalidCommand>:

//   
static int SetInvalidCommand(uint8_t *request, uint8_t *answer, uint8_t code, ModbusSource source)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b086      	sub	sp, #24
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	60f8      	str	r0, [r7, #12]
 80016d8:	60b9      	str	r1, [r7, #8]
 80016da:	4611      	mov	r1, r2
 80016dc:	461a      	mov	r2, r3
 80016de:	460b      	mov	r3, r1
 80016e0:	71fb      	strb	r3, [r7, #7]
 80016e2:	4613      	mov	r3, r2
 80016e4:	71bb      	strb	r3, [r7, #6]
	uint8_t func_code = source ? *(request+1) : *(request+1);
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	785b      	ldrb	r3, [r3, #1]
 80016ea:	75fb      	strb	r3, [r7, #23]
	func_code = set_bit(func_code, 7);
 80016ec:	7dfb      	ldrb	r3, [r7, #23]
 80016ee:	b29b      	uxth	r3, r3
 80016f0:	2107      	movs	r1, #7
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7fe ff38 	bl	8000568 <set_bit>
 80016f8:	4603      	mov	r3, r0
 80016fa:	75fb      	strb	r3, [r7, #23]
	if(source==RS485)
 80016fc:	79bb      	ldrb	r3, [r7, #6]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d11d      	bne.n	800173e <SetInvalidCommand+0x6e>
	{
		uint8_t check_sum[2]={0};//     
 8001702:	2300      	movs	r3, #0
 8001704:	82bb      	strh	r3, [r7, #20]
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	781a      	ldrb	r2, [r3, #0]
		memcpy(answer,request,1);
 800170a:	68bb      	ldr	r3, [r7, #8]
 800170c:	701a      	strb	r2, [r3, #0]
		*(answer+1) = func_code;//    
 800170e:	68bb      	ldr	r3, [r7, #8]
 8001710:	3301      	adds	r3, #1
 8001712:	7dfa      	ldrb	r2, [r7, #23]
 8001714:	701a      	strb	r2, [r3, #0]
		*(answer+2) = code;//    
 8001716:	68bb      	ldr	r3, [r7, #8]
 8001718:	3302      	adds	r3, #2
 800171a:	79fa      	ldrb	r2, [r7, #7]
 800171c:	701a      	strb	r2, [r3, #0]
		CRC16_CALC(answer,check_sum,3);
 800171e:	f107 0314 	add.w	r3, r7, #20
 8001722:	2203      	movs	r2, #3
 8001724:	4619      	mov	r1, r3
 8001726:	68b8      	ldr	r0, [r7, #8]
 8001728:	f000 f832 	bl	8001790 <CRC16_CALC>
		*(answer+3) = check_sum[0];
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	3303      	adds	r3, #3
 8001730:	7d3a      	ldrb	r2, [r7, #20]
 8001732:	701a      	strb	r2, [r3, #0]
		*(answer+4) = check_sum[1];
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	3304      	adds	r3, #4
 8001738:	7d7a      	ldrb	r2, [r7, #21]
 800173a:	701a      	strb	r2, [r3, #0]
 800173c:	e01c      	b.n	8001778 <SetInvalidCommand+0xa8>
	}
	else if(source==ETHERNET)
 800173e:	79bb      	ldrb	r3, [r7, #6]
 8001740:	2b01      	cmp	r3, #1
 8001742:	d119      	bne.n	8001778 <SetInvalidCommand+0xa8>
	{
		memcpy(answer,request,8);
 8001744:	2208      	movs	r2, #8
 8001746:	68f9      	ldr	r1, [r7, #12]
 8001748:	68b8      	ldr	r0, [r7, #8]
 800174a:	f016 fb33 	bl	8017db4 <memcpy>
		*(answer+4) = 0;
 800174e:	68bb      	ldr	r3, [r7, #8]
 8001750:	3304      	adds	r3, #4
 8001752:	2200      	movs	r2, #0
 8001754:	701a      	strb	r2, [r3, #0]
		*(answer+5) = 3;
 8001756:	68bb      	ldr	r3, [r7, #8]
 8001758:	3305      	adds	r3, #5
 800175a:	2203      	movs	r2, #3
 800175c:	701a      	strb	r2, [r3, #0]
		*(answer+7) |= 128;
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	3307      	adds	r3, #7
 8001762:	781a      	ldrb	r2, [r3, #0]
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	3307      	adds	r3, #7
 8001768:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800176c:	b2d2      	uxtb	r2, r2
 800176e:	701a      	strb	r2, [r3, #0]
		*(answer+8) = code;
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	3308      	adds	r3, #8
 8001774:	79fa      	ldrb	r2, [r7, #7]
 8001776:	701a      	strb	r2, [r3, #0]
	}

	uint8_t len = source==RS485 ? 5 : 9;
 8001778:	79bb      	ldrb	r3, [r7, #6]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d101      	bne.n	8001782 <SetInvalidCommand+0xb2>
 800177e:	2305      	movs	r3, #5
 8001780:	e000      	b.n	8001784 <SetInvalidCommand+0xb4>
 8001782:	2309      	movs	r3, #9
 8001784:	75bb      	strb	r3, [r7, #22]
	return len;
 8001786:	7dbb      	ldrb	r3, [r7, #22]
}
 8001788:	4618      	mov	r0, r3
 800178a:	3718      	adds	r7, #24
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <CRC16_CALC>:

static void CRC16_CALC(uint8_t* arr, uint8_t* checkSum, uint8_t messageLength)
{
 8001790:	b480      	push	{r7}
 8001792:	b089      	sub	sp, #36	; 0x24
 8001794:	af00      	add	r7, sp, #0
 8001796:	60f8      	str	r0, [r7, #12]
 8001798:	60b9      	str	r1, [r7, #8]
 800179a:	4613      	mov	r3, r2
 800179c:	71fb      	strb	r3, [r7, #7]
	/*   
		 * arr -    ,     CRC
		 * checkSum -     2 ,    CRC
		 * messageLength - - ,     CRC	 *
		 * */
		uint16_t reg = 0xFFFF;
 800179e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017a2:	83fb      	strh	r3, [r7, #30]
		uint16_t polinom = 0xA001;
 80017a4:	f24a 0301 	movw	r3, #40961	; 0xa001
 80017a8:	827b      	strh	r3, [r7, #18]
		for(int i=0;i < messageLength;i++)
 80017aa:	2300      	movs	r3, #0
 80017ac:	61bb      	str	r3, [r7, #24]
 80017ae:	e023      	b.n	80017f8 <CRC16_CALC+0x68>
		{
			reg^=*(arr+i);
 80017b0:	69bb      	ldr	r3, [r7, #24]
 80017b2:	68fa      	ldr	r2, [r7, #12]
 80017b4:	4413      	add	r3, r2
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	b29a      	uxth	r2, r3
 80017ba:	8bfb      	ldrh	r3, [r7, #30]
 80017bc:	4053      	eors	r3, r2
 80017be:	83fb      	strh	r3, [r7, #30]
			for (int j = 0; j < 8; j++)
 80017c0:	2300      	movs	r3, #0
 80017c2:	617b      	str	r3, [r7, #20]
 80017c4:	e012      	b.n	80017ec <CRC16_CALC+0x5c>
			{
				if ((reg&1)==1) {
 80017c6:	8bfb      	ldrh	r3, [r7, #30]
 80017c8:	f003 0301 	and.w	r3, r3, #1
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d007      	beq.n	80017e0 <CRC16_CALC+0x50>
					reg>>=1;
 80017d0:	8bfb      	ldrh	r3, [r7, #30]
 80017d2:	085b      	lsrs	r3, r3, #1
 80017d4:	83fb      	strh	r3, [r7, #30]
					reg^=polinom;
 80017d6:	8bfa      	ldrh	r2, [r7, #30]
 80017d8:	8a7b      	ldrh	r3, [r7, #18]
 80017da:	4053      	eors	r3, r2
 80017dc:	83fb      	strh	r3, [r7, #30]
 80017de:	e002      	b.n	80017e6 <CRC16_CALC+0x56>
				}
				else reg>>=1;
 80017e0:	8bfb      	ldrh	r3, [r7, #30]
 80017e2:	085b      	lsrs	r3, r3, #1
 80017e4:	83fb      	strh	r3, [r7, #30]
			for (int j = 0; j < 8; j++)
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	3301      	adds	r3, #1
 80017ea:	617b      	str	r3, [r7, #20]
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	2b07      	cmp	r3, #7
 80017f0:	dde9      	ble.n	80017c6 <CRC16_CALC+0x36>
		for(int i=0;i < messageLength;i++)
 80017f2:	69bb      	ldr	r3, [r7, #24]
 80017f4:	3301      	adds	r3, #1
 80017f6:	61bb      	str	r3, [r7, #24]
 80017f8:	79fb      	ldrb	r3, [r7, #7]
 80017fa:	69ba      	ldr	r2, [r7, #24]
 80017fc:	429a      	cmp	r2, r3
 80017fe:	dbd7      	blt.n	80017b0 <CRC16_CALC+0x20>
			}
		}
		*(checkSum+1)=(uint8_t)(reg>>8);
 8001800:	8bfb      	ldrh	r3, [r7, #30]
 8001802:	0a1b      	lsrs	r3, r3, #8
 8001804:	b29a      	uxth	r2, r3
 8001806:	68bb      	ldr	r3, [r7, #8]
 8001808:	3301      	adds	r3, #1
 800180a:	b2d2      	uxtb	r2, r2
 800180c:	701a      	strb	r2, [r3, #0]
		*checkSum = (uint8_t)(reg & 0x00FF);
 800180e:	8bfb      	ldrh	r3, [r7, #30]
 8001810:	b2da      	uxtb	r2, r3
 8001812:	68bb      	ldr	r3, [r7, #8]
 8001814:	701a      	strb	r2, [r3, #0]
}
 8001816:	bf00      	nop
 8001818:	3724      	adds	r7, #36	; 0x24
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr

08001822 <CheckCrc>:

//   
static uint8_t CheckCrc(uint8_t* request_pointer,int request_length, ModbusSource source)
{
 8001822:	b580      	push	{r7, lr}
 8001824:	b086      	sub	sp, #24
 8001826:	af00      	add	r7, sp, #0
 8001828:	60f8      	str	r0, [r7, #12]
 800182a:	60b9      	str	r1, [r7, #8]
 800182c:	4613      	mov	r3, r2
 800182e:	71fb      	strb	r3, [r7, #7]
	if(source==ETHERNET)return 1;
 8001830:	79fb      	ldrb	r3, [r7, #7]
 8001832:	2b01      	cmp	r3, #1
 8001834:	d101      	bne.n	800183a <CheckCrc+0x18>
 8001836:	2301      	movs	r3, #1
 8001838:	e024      	b.n	8001884 <CheckCrc+0x62>
	uint8_t check_sum[2]={0};//     
 800183a:	2300      	movs	r3, #0
 800183c:	82bb      	strh	r3, [r7, #20]
	if(request_length<4)return 0;
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	2b03      	cmp	r3, #3
 8001842:	dc01      	bgt.n	8001848 <CheckCrc+0x26>
 8001844:	2300      	movs	r3, #0
 8001846:	e01d      	b.n	8001884 <CheckCrc+0x62>
	CRC16_CALC(request_pointer, check_sum, request_length-2);
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	b2db      	uxtb	r3, r3
 800184c:	3b02      	subs	r3, #2
 800184e:	b2da      	uxtb	r2, r3
 8001850:	f107 0314 	add.w	r3, r7, #20
 8001854:	4619      	mov	r1, r3
 8001856:	68f8      	ldr	r0, [r7, #12]
 8001858:	f7ff ff9a 	bl	8001790 <CRC16_CALC>
	return request_pointer[request_length-2]==check_sum[0] && request_pointer[request_length-1]==check_sum[1];
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	3b02      	subs	r3, #2
 8001860:	68fa      	ldr	r2, [r7, #12]
 8001862:	4413      	add	r3, r2
 8001864:	781a      	ldrb	r2, [r3, #0]
 8001866:	7d3b      	ldrb	r3, [r7, #20]
 8001868:	429a      	cmp	r2, r3
 800186a:	d109      	bne.n	8001880 <CheckCrc+0x5e>
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	3b01      	subs	r3, #1
 8001870:	68fa      	ldr	r2, [r7, #12]
 8001872:	4413      	add	r3, r2
 8001874:	781a      	ldrb	r2, [r3, #0]
 8001876:	7d7b      	ldrb	r3, [r7, #21]
 8001878:	429a      	cmp	r2, r3
 800187a:	d101      	bne.n	8001880 <CheckCrc+0x5e>
 800187c:	2301      	movs	r3, #1
 800187e:	e000      	b.n	8001882 <CheckCrc+0x60>
 8001880:	2300      	movs	r3, #0
 8001882:	b2db      	uxtb	r3, r3
}
 8001884:	4618      	mov	r0, r3
 8001886:	3718      	adds	r7, #24
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}

0800188c <GetModbusAnswer>:

// - ,    
static int GetModbusAnswer(uint8_t* request, uint8_t* answer, ModbusSource source)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b088      	sub	sp, #32
 8001890:	af02      	add	r7, sp, #8
 8001892:	60f8      	str	r0, [r7, #12]
 8001894:	60b9      	str	r1, [r7, #8]
 8001896:	4613      	mov	r3, r2
 8001898:	71fb      	strb	r3, [r7, #7]
	uint8_t func_code = source==RS485 ? *(request+1) : *(request+7);
 800189a:	79fb      	ldrb	r3, [r7, #7]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d102      	bne.n	80018a6 <GetModbusAnswer+0x1a>
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	785b      	ldrb	r3, [r3, #1]
 80018a4:	e001      	b.n	80018aa <GetModbusAnswer+0x1e>
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	79db      	ldrb	r3, [r3, #7]
 80018aa:	75fb      	strb	r3, [r7, #23]

	switch (func_code) {
 80018ac:	7dfb      	ldrb	r3, [r7, #23]
 80018ae:	3b03      	subs	r3, #3
 80018b0:	2b0d      	cmp	r3, #13
 80018b2:	d849      	bhi.n	8001948 <GetModbusAnswer+0xbc>
 80018b4:	a201      	add	r2, pc, #4	; (adr r2, 80018bc <GetModbusAnswer+0x30>)
 80018b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018ba:	bf00      	nop
 80018bc:	080018f5 	.word	0x080018f5
 80018c0:	0800190f 	.word	0x0800190f
 80018c4:	08001949 	.word	0x08001949
 80018c8:	08001929 	.word	0x08001929
 80018cc:	08001949 	.word	0x08001949
 80018d0:	08001949 	.word	0x08001949
 80018d4:	08001949 	.word	0x08001949
 80018d8:	08001949 	.word	0x08001949
 80018dc:	08001949 	.word	0x08001949
 80018e0:	08001949 	.word	0x08001949
 80018e4:	08001949 	.word	0x08001949
 80018e8:	08001949 	.word	0x08001949
 80018ec:	08001949 	.word	0x08001949
 80018f0:	08001939 	.word	0x08001939
		case READ_HOLDING_REGS:
			return ReadRegisters(request, answer, holding_pointer, holding_size, source);
 80018f4:	4b17      	ldr	r3, [pc, #92]	; (8001954 <GetModbusAnswer+0xc8>)
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	4b17      	ldr	r3, [pc, #92]	; (8001958 <GetModbusAnswer+0xcc>)
 80018fa:	8819      	ldrh	r1, [r3, #0]
 80018fc:	79fb      	ldrb	r3, [r7, #7]
 80018fe:	9300      	str	r3, [sp, #0]
 8001900:	460b      	mov	r3, r1
 8001902:	68b9      	ldr	r1, [r7, #8]
 8001904:	68f8      	ldr	r0, [r7, #12]
 8001906:	f000 f831 	bl	800196c <ReadRegisters>
 800190a:	4603      	mov	r3, r0
 800190c:	e01e      	b.n	800194c <GetModbusAnswer+0xc0>
		case READ_INPUT_REGS:
			return ReadRegisters(request, answer, reading_pointer, reading_size, source);
 800190e:	4b13      	ldr	r3, [pc, #76]	; (800195c <GetModbusAnswer+0xd0>)
 8001910:	681a      	ldr	r2, [r3, #0]
 8001912:	4b13      	ldr	r3, [pc, #76]	; (8001960 <GetModbusAnswer+0xd4>)
 8001914:	8819      	ldrh	r1, [r3, #0]
 8001916:	79fb      	ldrb	r3, [r7, #7]
 8001918:	9300      	str	r3, [sp, #0]
 800191a:	460b      	mov	r3, r1
 800191c:	68b9      	ldr	r1, [r7, #8]
 800191e:	68f8      	ldr	r0, [r7, #12]
 8001920:	f000 f824 	bl	800196c <ReadRegisters>
 8001924:	4603      	mov	r3, r0
 8001926:	e011      	b.n	800194c <GetModbusAnswer+0xc0>
		case WRITE_SINGLE_REG:
			return WriteToHoldings(request, answer, source, &WriteSingleRegister);
 8001928:	79fa      	ldrb	r2, [r7, #7]
 800192a:	4b0e      	ldr	r3, [pc, #56]	; (8001964 <GetModbusAnswer+0xd8>)
 800192c:	68b9      	ldr	r1, [r7, #8]
 800192e:	68f8      	ldr	r0, [r7, #12]
 8001930:	f000 f9dc 	bl	8001cec <WriteToHoldings>
 8001934:	4603      	mov	r3, r0
 8001936:	e009      	b.n	800194c <GetModbusAnswer+0xc0>
		case WRITE_MULTIPLY_REGS:
			return WriteToHoldings(request, answer, source, &WrieMultiplyRegisters);
 8001938:	79fa      	ldrb	r2, [r7, #7]
 800193a:	4b0b      	ldr	r3, [pc, #44]	; (8001968 <GetModbusAnswer+0xdc>)
 800193c:	68b9      	ldr	r1, [r7, #8]
 800193e:	68f8      	ldr	r0, [r7, #12]
 8001940:	f000 f9d4 	bl	8001cec <WriteToHoldings>
 8001944:	4603      	mov	r3, r0
 8001946:	e001      	b.n	800194c <GetModbusAnswer+0xc0>
		default:
			break;
 8001948:	bf00      	nop
	}
	return 0;
 800194a:	2300      	movs	r3, #0
}
 800194c:	4618      	mov	r0, r3
 800194e:	3718      	adds	r7, #24
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	20000354 	.word	0x20000354
 8001958:	2000035c 	.word	0x2000035c
 800195c:	20000358 	.word	0x20000358
 8001960:	2000035e 	.word	0x2000035e
 8001964:	08001b4d 	.word	0x08001b4d
 8001968:	08001bf1 	.word	0x08001bf1

0800196c <ReadRegisters>:

//-     memory_pointer  memory_size
static int ReadRegisters(uint8_t *request, uint8_t *answer, uint16_t *memory_pointer, uint16_t memory_size, ModbusSource source)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b088      	sub	sp, #32
 8001970:	af00      	add	r7, sp, #0
 8001972:	60f8      	str	r0, [r7, #12]
 8001974:	60b9      	str	r1, [r7, #8]
 8001976:	607a      	str	r2, [r7, #4]
 8001978:	807b      	strh	r3, [r7, #2]
	uint16_t  maxAddr = memory_size-1;
 800197a:	887b      	ldrh	r3, [r7, #2]
 800197c:	3b01      	subs	r3, #1
 800197e:	83fb      	strh	r3, [r7, #30]
	uint16_t start_reg = GetWordFromBytes(request,source==RS485?2:8);
 8001980:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001984:	2b00      	cmp	r3, #0
 8001986:	d101      	bne.n	800198c <ReadRegisters+0x20>
 8001988:	2302      	movs	r3, #2
 800198a:	e000      	b.n	800198e <ReadRegisters+0x22>
 800198c:	2308      	movs	r3, #8
 800198e:	4619      	mov	r1, r3
 8001990:	68f8      	ldr	r0, [r7, #12]
 8001992:	f000 f882 	bl	8001a9a <GetWordFromBytes>
 8001996:	4603      	mov	r3, r0
 8001998:	83bb      	strh	r3, [r7, #28]
	uint16_t reg_count = GetWordFromBytes(request,source==RS485?4:10);
 800199a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d101      	bne.n	80019a6 <ReadRegisters+0x3a>
 80019a2:	2304      	movs	r3, #4
 80019a4:	e000      	b.n	80019a8 <ReadRegisters+0x3c>
 80019a6:	230a      	movs	r3, #10
 80019a8:	4619      	mov	r1, r3
 80019aa:	68f8      	ldr	r0, [r7, #12]
 80019ac:	f000 f875 	bl	8001a9a <GetWordFromBytes>
 80019b0:	4603      	mov	r3, r0
 80019b2:	837b      	strh	r3, [r7, #26]
	if((start_reg+reg_count-1)>maxAddr)return SetInvalidCommand(request, answer, 2, source); //  
 80019b4:	8bba      	ldrh	r2, [r7, #28]
 80019b6:	8b7b      	ldrh	r3, [r7, #26]
 80019b8:	4413      	add	r3, r2
 80019ba:	1e5a      	subs	r2, r3, #1
 80019bc:	8bfb      	ldrh	r3, [r7, #30]
 80019be:	429a      	cmp	r2, r3
 80019c0:	dd08      	ble.n	80019d4 <ReadRegisters+0x68>
 80019c2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80019c6:	2202      	movs	r2, #2
 80019c8:	68b9      	ldr	r1, [r7, #8]
 80019ca:	68f8      	ldr	r0, [r7, #12]
 80019cc:	f7ff fe80 	bl	80016d0 <SetInvalidCommand>
 80019d0:	4603      	mov	r3, r0
 80019d2:	e05e      	b.n	8001a92 <ReadRegisters+0x126>
	if(source==ETHERNET)
 80019d4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d124      	bne.n	8001a26 <ReadRegisters+0xba>
	{
		memcpy(answer,request,8);
 80019dc:	2208      	movs	r2, #8
 80019de:	68f9      	ldr	r1, [r7, #12]
 80019e0:	68b8      	ldr	r0, [r7, #8]
 80019e2:	f016 f9e7 	bl	8017db4 <memcpy>
		InsertWordToMemory(reg_count*2+3, answer+4);// 
 80019e6:	8b7b      	ldrh	r3, [r7, #26]
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	3303      	adds	r3, #3
 80019ee:	b29a      	uxth	r2, r3
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	3304      	adds	r3, #4
 80019f4:	4619      	mov	r1, r3
 80019f6:	4610      	mov	r0, r2
 80019f8:	f000 f86a 	bl	8001ad0 <InsertWordToMemory>
		*(answer+8) = reg_count*2;//  
 80019fc:	8b7b      	ldrh	r3, [r7, #26]
 80019fe:	b2da      	uxtb	r2, r3
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	3308      	adds	r3, #8
 8001a04:	0052      	lsls	r2, r2, #1
 8001a06:	b2d2      	uxtb	r2, r2
 8001a08:	701a      	strb	r2, [r3, #0]
		InsertWordsToMemory(memory_pointer+start_reg,answer+9,reg_count);
 8001a0a:	8bbb      	ldrh	r3, [r7, #28]
 8001a0c:	005b      	lsls	r3, r3, #1
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	18d0      	adds	r0, r2, r3
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	3309      	adds	r3, #9
 8001a16:	8b7a      	ldrh	r2, [r7, #26]
 8001a18:	4619      	mov	r1, r3
 8001a1a:	f000 f869 	bl	8001af0 <InsertWordsToMemory>
		return 9+reg_count*2;
 8001a1e:	8b7b      	ldrh	r3, [r7, #26]
 8001a20:	005b      	lsls	r3, r3, #1
 8001a22:	3309      	adds	r3, #9
 8001a24:	e035      	b.n	8001a92 <ReadRegisters+0x126>
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	881b      	ldrh	r3, [r3, #0]
 8001a2a:	b29a      	uxth	r2, r3
	}
	else
	{
		memcpy(answer,request,2);
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	801a      	strh	r2, [r3, #0]
		*(answer+2) = reg_count*2;//  
 8001a30:	8b7b      	ldrh	r3, [r7, #26]
 8001a32:	b2da      	uxtb	r2, r3
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	3302      	adds	r3, #2
 8001a38:	0052      	lsls	r2, r2, #1
 8001a3a:	b2d2      	uxtb	r2, r2
 8001a3c:	701a      	strb	r2, [r3, #0]
		InsertWordsToMemory(memory_pointer+start_reg,answer+3,reg_count);//
 8001a3e:	8bbb      	ldrh	r3, [r7, #28]
 8001a40:	005b      	lsls	r3, r3, #1
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	18d0      	adds	r0, r2, r3
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	3303      	adds	r3, #3
 8001a4a:	8b7a      	ldrh	r2, [r7, #26]
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	f000 f84f 	bl	8001af0 <InsertWordsToMemory>
		uint8_t check_sum[2]={0};//     
 8001a52:	2300      	movs	r3, #0
 8001a54:	823b      	strh	r3, [r7, #16]
		CRC16_CALC(answer,check_sum,3+reg_count*2);
 8001a56:	8b7b      	ldrh	r3, [r7, #26]
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	005b      	lsls	r3, r3, #1
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	3303      	adds	r3, #3
 8001a60:	b2da      	uxtb	r2, r3
 8001a62:	f107 0310 	add.w	r3, r7, #16
 8001a66:	4619      	mov	r1, r3
 8001a68:	68b8      	ldr	r0, [r7, #8]
 8001a6a:	f7ff fe91 	bl	8001790 <CRC16_CALC>
		int offset = 3+reg_count*2;
 8001a6e:	8b7b      	ldrh	r3, [r7, #26]
 8001a70:	005b      	lsls	r3, r3, #1
 8001a72:	3303      	adds	r3, #3
 8001a74:	617b      	str	r3, [r7, #20]
		*(answer+offset)=check_sum[0];
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	68ba      	ldr	r2, [r7, #8]
 8001a7a:	4413      	add	r3, r2
 8001a7c:	7c3a      	ldrb	r2, [r7, #16]
 8001a7e:	701a      	strb	r2, [r3, #0]
		*(answer+offset+1)=check_sum[1];
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	3301      	adds	r3, #1
 8001a84:	68ba      	ldr	r2, [r7, #8]
 8001a86:	4413      	add	r3, r2
 8001a88:	7c7a      	ldrb	r2, [r7, #17]
 8001a8a:	701a      	strb	r2, [r3, #0]
		return 5+reg_count*2;
 8001a8c:	8b7b      	ldrh	r3, [r7, #26]
 8001a8e:	005b      	lsls	r3, r3, #1
 8001a90:	3305      	adds	r3, #5

	}
	return 0;
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3720      	adds	r7, #32
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <GetWordFromBytes>:

static uint16_t GetWordFromBytes(uint8_t *arr, uint8_t pos)
{
 8001a9a:	b480      	push	{r7}
 8001a9c:	b083      	sub	sp, #12
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	6078      	str	r0, [r7, #4]
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	70fb      	strb	r3, [r7, #3]
	/* 16    2x ,   
	 * arr -     ,     word
	 * pos -     
	 *
	 * */
	return (((uint16_t)(*(arr+pos)))<<8) + (uint16_t)(*(arr + pos+1));
 8001aa6:	78fb      	ldrb	r3, [r7, #3]
 8001aa8:	687a      	ldr	r2, [r7, #4]
 8001aaa:	4413      	add	r3, r2
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	b29b      	uxth	r3, r3
 8001ab0:	021b      	lsls	r3, r3, #8
 8001ab2:	b29a      	uxth	r2, r3
 8001ab4:	78fb      	ldrb	r3, [r7, #3]
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	6879      	ldr	r1, [r7, #4]
 8001aba:	440b      	add	r3, r1
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	b29b      	uxth	r3, r3
 8001ac0:	4413      	add	r3, r2
 8001ac2:	b29b      	uxth	r3, r3
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <InsertWordToMemory>:

static void InsertWordToMemory(uint16_t value, uint8_t* memory)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	6039      	str	r1, [r7, #0]
 8001ada:	80fb      	strh	r3, [r7, #6]
    InsertWordsToMemory(&value,memory,1);
 8001adc:	1dbb      	adds	r3, r7, #6
 8001ade:	2201      	movs	r2, #1
 8001ae0:	6839      	ldr	r1, [r7, #0]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f000 f804 	bl	8001af0 <InsertWordsToMemory>
}
 8001ae8:	bf00      	nop
 8001aea:	3708      	adds	r7, #8
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <InsertWordsToMemory>:

static void InsertWordsToMemory(uint16_t *source, uint8_t * destination, uint16_t count)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b087      	sub	sp, #28
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	60f8      	str	r0, [r7, #12]
 8001af8:	60b9      	str	r1, [r7, #8]
 8001afa:	4613      	mov	r3, r2
 8001afc:	80fb      	strh	r3, [r7, #6]
    int i = 0;
 8001afe:	2300      	movs	r3, #0
 8001b00:	617b      	str	r3, [r7, #20]
    for(i=0;i<count*2;i+=2)
 8001b02:	2300      	movs	r3, #0
 8001b04:	617b      	str	r3, [r7, #20]
 8001b06:	e014      	b.n	8001b32 <InsertWordsToMemory+0x42>
    {
        *(destination+i+1)=*((uint8_t*)source+i);
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	68fa      	ldr	r2, [r7, #12]
 8001b0c:	441a      	add	r2, r3
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	3301      	adds	r3, #1
 8001b12:	68b9      	ldr	r1, [r7, #8]
 8001b14:	440b      	add	r3, r1
 8001b16:	7812      	ldrb	r2, [r2, #0]
 8001b18:	701a      	strb	r2, [r3, #0]
        *(destination+i)=*((uint8_t*)source+i+1);
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	3301      	adds	r3, #1
 8001b1e:	68fa      	ldr	r2, [r7, #12]
 8001b20:	441a      	add	r2, r3
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	68b9      	ldr	r1, [r7, #8]
 8001b26:	440b      	add	r3, r1
 8001b28:	7812      	ldrb	r2, [r2, #0]
 8001b2a:	701a      	strb	r2, [r3, #0]
    for(i=0;i<count*2;i+=2)
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	3302      	adds	r3, #2
 8001b30:	617b      	str	r3, [r7, #20]
 8001b32:	88fb      	ldrh	r3, [r7, #6]
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	697a      	ldr	r2, [r7, #20]
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	dbe5      	blt.n	8001b08 <InsertWordsToMemory+0x18>
    }
}
 8001b3c:	bf00      	nop
 8001b3e:	bf00      	nop
 8001b40:	371c      	adds	r7, #28
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
	...

08001b4c <WriteSingleRegister>:


static int WriteSingleRegister(uint8_t* request, uint8_t* answer, ModbusSource source)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b086      	sub	sp, #24
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	60f8      	str	r0, [r7, #12]
 8001b54:	60b9      	str	r1, [r7, #8]
 8001b56:	4613      	mov	r3, r2
 8001b58:	71fb      	strb	r3, [r7, #7]
    uint16_t  maxAddr = holding_size-1;
 8001b5a:	4b23      	ldr	r3, [pc, #140]	; (8001be8 <WriteSingleRegister+0x9c>)
 8001b5c:	881b      	ldrh	r3, [r3, #0]
 8001b5e:	3b01      	subs	r3, #1
 8001b60:	82fb      	strh	r3, [r7, #22]
    uint16_t addr = GetWordFromBytes(request,source==RS485?2:8);
 8001b62:	79fb      	ldrb	r3, [r7, #7]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d101      	bne.n	8001b6c <WriteSingleRegister+0x20>
 8001b68:	2302      	movs	r3, #2
 8001b6a:	e000      	b.n	8001b6e <WriteSingleRegister+0x22>
 8001b6c:	2308      	movs	r3, #8
 8001b6e:	4619      	mov	r1, r3
 8001b70:	68f8      	ldr	r0, [r7, #12]
 8001b72:	f7ff ff92 	bl	8001a9a <GetWordFromBytes>
 8001b76:	4603      	mov	r3, r0
 8001b78:	82bb      	strh	r3, [r7, #20]
    if(addr>maxAddr)return SetInvalidCommand(request, answer, 2, source); //  
 8001b7a:	8aba      	ldrh	r2, [r7, #20]
 8001b7c:	8afb      	ldrh	r3, [r7, #22]
 8001b7e:	429a      	cmp	r2, r3
 8001b80:	d907      	bls.n	8001b92 <WriteSingleRegister+0x46>
 8001b82:	79fb      	ldrb	r3, [r7, #7]
 8001b84:	2202      	movs	r2, #2
 8001b86:	68b9      	ldr	r1, [r7, #8]
 8001b88:	68f8      	ldr	r0, [r7, #12]
 8001b8a:	f7ff fda1 	bl	80016d0 <SetInvalidCommand>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	e026      	b.n	8001be0 <WriteSingleRegister+0x94>
    //  ,      
    if(source==ETHERNET)
 8001b92:	79fb      	ldrb	r3, [r7, #7]
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d112      	bne.n	8001bbe <WriteSingleRegister+0x72>
    {
    	InsertWordsToMemory((uint16_t*)(request+10), ((uint8_t*)holding_pointer)+addr*2,1);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	f103 000a 	add.w	r0, r3, #10
 8001b9e:	4b13      	ldr	r3, [pc, #76]	; (8001bec <WriteSingleRegister+0xa0>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	8aba      	ldrh	r2, [r7, #20]
 8001ba4:	0052      	lsls	r2, r2, #1
 8001ba6:	4413      	add	r3, r2
 8001ba8:	2201      	movs	r2, #1
 8001baa:	4619      	mov	r1, r3
 8001bac:	f7ff ffa0 	bl	8001af0 <InsertWordsToMemory>
    	memcpy(answer, request,12);
 8001bb0:	220c      	movs	r2, #12
 8001bb2:	68f9      	ldr	r1, [r7, #12]
 8001bb4:	68b8      	ldr	r0, [r7, #8]
 8001bb6:	f016 f8fd 	bl	8017db4 <memcpy>
    	return 12;
 8001bba:	230c      	movs	r3, #12
 8001bbc:	e010      	b.n	8001be0 <WriteSingleRegister+0x94>
    }
    else
    {
    	InsertWordsToMemory((uint16_t*)(request+4), ((uint8_t*)holding_pointer)+addr*2,1);
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	1d18      	adds	r0, r3, #4
 8001bc2:	4b0a      	ldr	r3, [pc, #40]	; (8001bec <WriteSingleRegister+0xa0>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	8aba      	ldrh	r2, [r7, #20]
 8001bc8:	0052      	lsls	r2, r2, #1
 8001bca:	4413      	add	r3, r2
 8001bcc:	2201      	movs	r2, #1
 8001bce:	4619      	mov	r1, r3
 8001bd0:	f7ff ff8e 	bl	8001af0 <InsertWordsToMemory>
    	memcpy(answer, request,8);
 8001bd4:	2208      	movs	r2, #8
 8001bd6:	68f9      	ldr	r1, [r7, #12]
 8001bd8:	68b8      	ldr	r0, [r7, #8]
 8001bda:	f016 f8eb 	bl	8017db4 <memcpy>
    	return 8;
 8001bde:	2308      	movs	r3, #8
    }
    return 0;
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3718      	adds	r7, #24
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	2000035c 	.word	0x2000035c
 8001bec:	20000354 	.word	0x20000354

08001bf0 <WrieMultiplyRegisters>:

static int WrieMultiplyRegisters(uint8_t* request, uint8_t* answer,ModbusSource source)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b086      	sub	sp, #24
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	60f8      	str	r0, [r7, #12]
 8001bf8:	60b9      	str	r1, [r7, #8]
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	71fb      	strb	r3, [r7, #7]
	uint16_t  maxAddr = holding_size-1;
 8001bfe:	4b39      	ldr	r3, [pc, #228]	; (8001ce4 <WrieMultiplyRegisters+0xf4>)
 8001c00:	881b      	ldrh	r3, [r3, #0]
 8001c02:	3b01      	subs	r3, #1
 8001c04:	82fb      	strh	r3, [r7, #22]
	uint16_t start_reg = GetWordFromBytes(request,source==RS485?2:8);
 8001c06:	79fb      	ldrb	r3, [r7, #7]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d101      	bne.n	8001c10 <WrieMultiplyRegisters+0x20>
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	e000      	b.n	8001c12 <WrieMultiplyRegisters+0x22>
 8001c10:	2308      	movs	r3, #8
 8001c12:	4619      	mov	r1, r3
 8001c14:	68f8      	ldr	r0, [r7, #12]
 8001c16:	f7ff ff40 	bl	8001a9a <GetWordFromBytes>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	82bb      	strh	r3, [r7, #20]
	uint16_t reg_count = GetWordFromBytes(request,source==RS485?4:10);
 8001c1e:	79fb      	ldrb	r3, [r7, #7]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d101      	bne.n	8001c28 <WrieMultiplyRegisters+0x38>
 8001c24:	2304      	movs	r3, #4
 8001c26:	e000      	b.n	8001c2a <WrieMultiplyRegisters+0x3a>
 8001c28:	230a      	movs	r3, #10
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	68f8      	ldr	r0, [r7, #12]
 8001c2e:	f7ff ff34 	bl	8001a9a <GetWordFromBytes>
 8001c32:	4603      	mov	r3, r0
 8001c34:	827b      	strh	r3, [r7, #18]
    if((start_reg+reg_count-1)>maxAddr)return SetInvalidCommand(request, answer, 2, source); //  
 8001c36:	8aba      	ldrh	r2, [r7, #20]
 8001c38:	8a7b      	ldrh	r3, [r7, #18]
 8001c3a:	4413      	add	r3, r2
 8001c3c:	1e5a      	subs	r2, r3, #1
 8001c3e:	8afb      	ldrh	r3, [r7, #22]
 8001c40:	429a      	cmp	r2, r3
 8001c42:	dd07      	ble.n	8001c54 <WrieMultiplyRegisters+0x64>
 8001c44:	79fb      	ldrb	r3, [r7, #7]
 8001c46:	2202      	movs	r2, #2
 8001c48:	68b9      	ldr	r1, [r7, #8]
 8001c4a:	68f8      	ldr	r0, [r7, #12]
 8001c4c:	f7ff fd40 	bl	80016d0 <SetInvalidCommand>
 8001c50:	4603      	mov	r3, r0
 8001c52:	e042      	b.n	8001cda <WrieMultiplyRegisters+0xea>
    //  ,      
    if(source==ETHERNET)
 8001c54:	79fb      	ldrb	r3, [r7, #7]
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d11d      	bne.n	8001c96 <WrieMultiplyRegisters+0xa6>
    {
    	memcpy(answer, request,12);//    
 8001c5a:	220c      	movs	r2, #12
 8001c5c:	68f9      	ldr	r1, [r7, #12]
 8001c5e:	68b8      	ldr	r0, [r7, #8]
 8001c60:	f016 f8a8 	bl	8017db4 <memcpy>
    	InsertWordToMemory(reg_count*2+4, answer+4);// 
 8001c64:	8a7b      	ldrh	r3, [r7, #18]
 8001c66:	3302      	adds	r3, #2
 8001c68:	b29b      	uxth	r3, r3
 8001c6a:	005b      	lsls	r3, r3, #1
 8001c6c:	b29a      	uxth	r2, r3
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	3304      	adds	r3, #4
 8001c72:	4619      	mov	r1, r3
 8001c74:	4610      	mov	r0, r2
 8001c76:	f7ff ff2b 	bl	8001ad0 <InsertWordToMemory>
    	InsertWordsToMemory((uint16_t*)(request+13), ((uint8_t*)holding_pointer)+start_reg*2,reg_count);
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f103 000d 	add.w	r0, r3, #13
 8001c80:	4b19      	ldr	r3, [pc, #100]	; (8001ce8 <WrieMultiplyRegisters+0xf8>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	8aba      	ldrh	r2, [r7, #20]
 8001c86:	0052      	lsls	r2, r2, #1
 8001c88:	4413      	add	r3, r2
 8001c8a:	8a7a      	ldrh	r2, [r7, #18]
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	f7ff ff2f 	bl	8001af0 <InsertWordsToMemory>
        return 12;
 8001c92:	230c      	movs	r3, #12
 8001c94:	e021      	b.n	8001cda <WrieMultiplyRegisters+0xea>
    }
    else
    {
    	memcpy(answer, request,6);//    
 8001c96:	2206      	movs	r2, #6
 8001c98:	68f9      	ldr	r1, [r7, #12]
 8001c9a:	68b8      	ldr	r0, [r7, #8]
 8001c9c:	f016 f88a 	bl	8017db4 <memcpy>
    	uint8_t check_sum[2]={0};//     
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	823b      	strh	r3, [r7, #16]
    	CRC16_CALC(answer,check_sum,6);
 8001ca4:	f107 0310 	add.w	r3, r7, #16
 8001ca8:	2206      	movs	r2, #6
 8001caa:	4619      	mov	r1, r3
 8001cac:	68b8      	ldr	r0, [r7, #8]
 8001cae:	f7ff fd6f 	bl	8001790 <CRC16_CALC>
		*(answer+6)=check_sum[0];
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	3306      	adds	r3, #6
 8001cb6:	7c3a      	ldrb	r2, [r7, #16]
 8001cb8:	701a      	strb	r2, [r3, #0]
		*(answer+7)=check_sum[1];
 8001cba:	68bb      	ldr	r3, [r7, #8]
 8001cbc:	3307      	adds	r3, #7
 8001cbe:	7c7a      	ldrb	r2, [r7, #17]
 8001cc0:	701a      	strb	r2, [r3, #0]
		InsertWordsToMemory((uint16_t*)(request+7), ((uint8_t*)holding_pointer)+start_reg*2,reg_count);
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	1dd8      	adds	r0, r3, #7
 8001cc6:	4b08      	ldr	r3, [pc, #32]	; (8001ce8 <WrieMultiplyRegisters+0xf8>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	8aba      	ldrh	r2, [r7, #20]
 8001ccc:	0052      	lsls	r2, r2, #1
 8001cce:	4413      	add	r3, r2
 8001cd0:	8a7a      	ldrh	r2, [r7, #18]
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	f7ff ff0c 	bl	8001af0 <InsertWordsToMemory>
		return 8;
 8001cd8:	2308      	movs	r3, #8
    }
    return 0;
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3718      	adds	r7, #24
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	2000035c 	.word	0x2000035c
 8001ce8:	20000354 	.word	0x20000354

08001cec <WriteToHoldings>:

static int WriteToHoldings(uint8_t* request, uint8_t* answer,ModbusSource source, int (*write)(uint8_t*,uint8_t*,ModbusSource))
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b086      	sub	sp, #24
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	60b9      	str	r1, [r7, #8]
 8001cf6:	603b      	str	r3, [r7, #0]
 8001cf8:	4613      	mov	r3, r2
 8001cfa:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	617b      	str	r3, [r7, #20]
	if(writeMemorySemaphoreHandle!=NULL)
 8001d00:	4b0e      	ldr	r3, [pc, #56]	; (8001d3c <WriteToHoldings+0x50>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d014      	beq.n	8001d32 <WriteToHoldings+0x46>
	{
		if(osSemaphoreWait(writeMemorySemaphoreHandle, 1000)==osOK)
 8001d08:	4b0c      	ldr	r3, [pc, #48]	; (8001d3c <WriteToHoldings+0x50>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001d10:	4618      	mov	r0, r3
 8001d12:	f005 fd47 	bl	80077a4 <osSemaphoreWait>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d10a      	bne.n	8001d32 <WriteToHoldings+0x46>
		{
			result =  (*write)(request,answer,source);
 8001d1c:	79fa      	ldrb	r2, [r7, #7]
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	68b9      	ldr	r1, [r7, #8]
 8001d22:	68f8      	ldr	r0, [r7, #12]
 8001d24:	4798      	blx	r3
 8001d26:	6178      	str	r0, [r7, #20]
			osSemaphoreRelease(writeMemorySemaphoreHandle);
 8001d28:	4b04      	ldr	r3, [pc, #16]	; (8001d3c <WriteToHoldings+0x50>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f005 fd87 	bl	8007840 <osSemaphoreRelease>
		}
	}
	return result;
 8001d32:	697b      	ldr	r3, [r7, #20]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3718      	adds	r7, #24
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	20006a98 	.word	0x20006a98

08001d40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	607b      	str	r3, [r7, #4]
 8001d4a:	4b12      	ldr	r3, [pc, #72]	; (8001d94 <HAL_MspInit+0x54>)
 8001d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d4e:	4a11      	ldr	r2, [pc, #68]	; (8001d94 <HAL_MspInit+0x54>)
 8001d50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d54:	6453      	str	r3, [r2, #68]	; 0x44
 8001d56:	4b0f      	ldr	r3, [pc, #60]	; (8001d94 <HAL_MspInit+0x54>)
 8001d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d5e:	607b      	str	r3, [r7, #4]
 8001d60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	603b      	str	r3, [r7, #0]
 8001d66:	4b0b      	ldr	r3, [pc, #44]	; (8001d94 <HAL_MspInit+0x54>)
 8001d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6a:	4a0a      	ldr	r2, [pc, #40]	; (8001d94 <HAL_MspInit+0x54>)
 8001d6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d70:	6413      	str	r3, [r2, #64]	; 0x40
 8001d72:	4b08      	ldr	r3, [pc, #32]	; (8001d94 <HAL_MspInit+0x54>)
 8001d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d7a:	603b      	str	r3, [r7, #0]
 8001d7c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d7e:	2200      	movs	r2, #0
 8001d80:	210f      	movs	r1, #15
 8001d82:	f06f 0001 	mvn.w	r0, #1
 8001d86:	f000 fdcb 	bl	8002920 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	40023800 	.word	0x40023800

08001d98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b08c      	sub	sp, #48	; 0x30
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da0:	f107 031c 	add.w	r3, r7, #28
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	605a      	str	r2, [r3, #4]
 8001daa:	609a      	str	r2, [r3, #8]
 8001dac:	60da      	str	r2, [r3, #12]
 8001dae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a68      	ldr	r2, [pc, #416]	; (8001f58 <HAL_UART_MspInit+0x1c0>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d163      	bne.n	8001e82 <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	61bb      	str	r3, [r7, #24]
 8001dbe:	4b67      	ldr	r3, [pc, #412]	; (8001f5c <HAL_UART_MspInit+0x1c4>)
 8001dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dc2:	4a66      	ldr	r2, [pc, #408]	; (8001f5c <HAL_UART_MspInit+0x1c4>)
 8001dc4:	f043 0310 	orr.w	r3, r3, #16
 8001dc8:	6453      	str	r3, [r2, #68]	; 0x44
 8001dca:	4b64      	ldr	r3, [pc, #400]	; (8001f5c <HAL_UART_MspInit+0x1c4>)
 8001dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dce:	f003 0310 	and.w	r3, r3, #16
 8001dd2:	61bb      	str	r3, [r7, #24]
 8001dd4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	617b      	str	r3, [r7, #20]
 8001dda:	4b60      	ldr	r3, [pc, #384]	; (8001f5c <HAL_UART_MspInit+0x1c4>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dde:	4a5f      	ldr	r2, [pc, #380]	; (8001f5c <HAL_UART_MspInit+0x1c4>)
 8001de0:	f043 0301 	orr.w	r3, r3, #1
 8001de4:	6313      	str	r3, [r2, #48]	; 0x30
 8001de6:	4b5d      	ldr	r3, [pc, #372]	; (8001f5c <HAL_UART_MspInit+0x1c4>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	617b      	str	r3, [r7, #20]
 8001df0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001df2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001df6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df8:	2302      	movs	r3, #2
 8001dfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e00:	2303      	movs	r3, #3
 8001e02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e04:	2307      	movs	r3, #7
 8001e06:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e08:	f107 031c 	add.w	r3, r7, #28
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	4854      	ldr	r0, [pc, #336]	; (8001f60 <HAL_UART_MspInit+0x1c8>)
 8001e10:	f002 fb58 	bl	80044c4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001e14:	4b53      	ldr	r3, [pc, #332]	; (8001f64 <HAL_UART_MspInit+0x1cc>)
 8001e16:	4a54      	ldr	r2, [pc, #336]	; (8001f68 <HAL_UART_MspInit+0x1d0>)
 8001e18:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001e1a:	4b52      	ldr	r3, [pc, #328]	; (8001f64 <HAL_UART_MspInit+0x1cc>)
 8001e1c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e20:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e22:	4b50      	ldr	r3, [pc, #320]	; (8001f64 <HAL_UART_MspInit+0x1cc>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e28:	4b4e      	ldr	r3, [pc, #312]	; (8001f64 <HAL_UART_MspInit+0x1cc>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e2e:	4b4d      	ldr	r3, [pc, #308]	; (8001f64 <HAL_UART_MspInit+0x1cc>)
 8001e30:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e34:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e36:	4b4b      	ldr	r3, [pc, #300]	; (8001f64 <HAL_UART_MspInit+0x1cc>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e3c:	4b49      	ldr	r3, [pc, #292]	; (8001f64 <HAL_UART_MspInit+0x1cc>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001e42:	4b48      	ldr	r3, [pc, #288]	; (8001f64 <HAL_UART_MspInit+0x1cc>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e48:	4b46      	ldr	r3, [pc, #280]	; (8001f64 <HAL_UART_MspInit+0x1cc>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e4e:	4b45      	ldr	r3, [pc, #276]	; (8001f64 <HAL_UART_MspInit+0x1cc>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001e54:	4843      	ldr	r0, [pc, #268]	; (8001f64 <HAL_UART_MspInit+0x1cc>)
 8001e56:	f000 fd8d 	bl	8002974 <HAL_DMA_Init>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001e60:	f7ff fb26 	bl	80014b0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4a3f      	ldr	r2, [pc, #252]	; (8001f64 <HAL_UART_MspInit+0x1cc>)
 8001e68:	639a      	str	r2, [r3, #56]	; 0x38
 8001e6a:	4a3e      	ldr	r2, [pc, #248]	; (8001f64 <HAL_UART_MspInit+0x1cc>)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001e70:	2200      	movs	r2, #0
 8001e72:	2105      	movs	r1, #5
 8001e74:	2025      	movs	r0, #37	; 0x25
 8001e76:	f000 fd53 	bl	8002920 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001e7a:	2025      	movs	r0, #37	; 0x25
 8001e7c:	f000 fd6c 	bl	8002958 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001e80:	e066      	b.n	8001f50 <HAL_UART_MspInit+0x1b8>
  else if(huart->Instance==USART6)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a39      	ldr	r2, [pc, #228]	; (8001f6c <HAL_UART_MspInit+0x1d4>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d161      	bne.n	8001f50 <HAL_UART_MspInit+0x1b8>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	613b      	str	r3, [r7, #16]
 8001e90:	4b32      	ldr	r3, [pc, #200]	; (8001f5c <HAL_UART_MspInit+0x1c4>)
 8001e92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e94:	4a31      	ldr	r2, [pc, #196]	; (8001f5c <HAL_UART_MspInit+0x1c4>)
 8001e96:	f043 0320 	orr.w	r3, r3, #32
 8001e9a:	6453      	str	r3, [r2, #68]	; 0x44
 8001e9c:	4b2f      	ldr	r3, [pc, #188]	; (8001f5c <HAL_UART_MspInit+0x1c4>)
 8001e9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea0:	f003 0320 	and.w	r3, r3, #32
 8001ea4:	613b      	str	r3, [r7, #16]
 8001ea6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	60fb      	str	r3, [r7, #12]
 8001eac:	4b2b      	ldr	r3, [pc, #172]	; (8001f5c <HAL_UART_MspInit+0x1c4>)
 8001eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb0:	4a2a      	ldr	r2, [pc, #168]	; (8001f5c <HAL_UART_MspInit+0x1c4>)
 8001eb2:	f043 0304 	orr.w	r3, r3, #4
 8001eb6:	6313      	str	r3, [r2, #48]	; 0x30
 8001eb8:	4b28      	ldr	r3, [pc, #160]	; (8001f5c <HAL_UART_MspInit+0x1c4>)
 8001eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ebc:	f003 0304 	and.w	r3, r3, #4
 8001ec0:	60fb      	str	r3, [r7, #12]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ec4:	23c0      	movs	r3, #192	; 0xc0
 8001ec6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec8:	2302      	movs	r3, #2
 8001eca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001ed4:	2308      	movs	r3, #8
 8001ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ed8:	f107 031c 	add.w	r3, r7, #28
 8001edc:	4619      	mov	r1, r3
 8001ede:	4824      	ldr	r0, [pc, #144]	; (8001f70 <HAL_UART_MspInit+0x1d8>)
 8001ee0:	f002 faf0 	bl	80044c4 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8001ee4:	4b23      	ldr	r3, [pc, #140]	; (8001f74 <HAL_UART_MspInit+0x1dc>)
 8001ee6:	4a24      	ldr	r2, [pc, #144]	; (8001f78 <HAL_UART_MspInit+0x1e0>)
 8001ee8:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8001eea:	4b22      	ldr	r3, [pc, #136]	; (8001f74 <HAL_UART_MspInit+0x1dc>)
 8001eec:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8001ef0:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ef2:	4b20      	ldr	r3, [pc, #128]	; (8001f74 <HAL_UART_MspInit+0x1dc>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ef8:	4b1e      	ldr	r3, [pc, #120]	; (8001f74 <HAL_UART_MspInit+0x1dc>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001efe:	4b1d      	ldr	r3, [pc, #116]	; (8001f74 <HAL_UART_MspInit+0x1dc>)
 8001f00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f04:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f06:	4b1b      	ldr	r3, [pc, #108]	; (8001f74 <HAL_UART_MspInit+0x1dc>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f0c:	4b19      	ldr	r3, [pc, #100]	; (8001f74 <HAL_UART_MspInit+0x1dc>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8001f12:	4b18      	ldr	r3, [pc, #96]	; (8001f74 <HAL_UART_MspInit+0x1dc>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f18:	4b16      	ldr	r3, [pc, #88]	; (8001f74 <HAL_UART_MspInit+0x1dc>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f1e:	4b15      	ldr	r3, [pc, #84]	; (8001f74 <HAL_UART_MspInit+0x1dc>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8001f24:	4813      	ldr	r0, [pc, #76]	; (8001f74 <HAL_UART_MspInit+0x1dc>)
 8001f26:	f000 fd25 	bl	8002974 <HAL_DMA_Init>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d001      	beq.n	8001f34 <HAL_UART_MspInit+0x19c>
      Error_Handler();
 8001f30:	f7ff fabe 	bl	80014b0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	4a0f      	ldr	r2, [pc, #60]	; (8001f74 <HAL_UART_MspInit+0x1dc>)
 8001f38:	639a      	str	r2, [r3, #56]	; 0x38
 8001f3a:	4a0e      	ldr	r2, [pc, #56]	; (8001f74 <HAL_UART_MspInit+0x1dc>)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8001f40:	2200      	movs	r2, #0
 8001f42:	2105      	movs	r1, #5
 8001f44:	2047      	movs	r0, #71	; 0x47
 8001f46:	f000 fceb 	bl	8002920 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001f4a:	2047      	movs	r0, #71	; 0x47
 8001f4c:	f000 fd04 	bl	8002958 <HAL_NVIC_EnableIRQ>
}
 8001f50:	bf00      	nop
 8001f52:	3730      	adds	r7, #48	; 0x30
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	40011000 	.word	0x40011000
 8001f5c:	40023800 	.word	0x40023800
 8001f60:	40020000 	.word	0x40020000
 8001f64:	200069f4 	.word	0x200069f4
 8001f68:	40026440 	.word	0x40026440
 8001f6c:	40011400 	.word	0x40011400
 8001f70:	40020800 	.word	0x40020800
 8001f74:	20006994 	.word	0x20006994
 8001f78:	40026428 	.word	0x40026428

08001f7c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b08c      	sub	sp, #48	; 0x30
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001f84:	2300      	movs	r3, #0
 8001f86:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	6879      	ldr	r1, [r7, #4]
 8001f90:	2019      	movs	r0, #25
 8001f92:	f000 fcc5 	bl	8002920 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001f96:	2019      	movs	r0, #25
 8001f98:	f000 fcde 	bl	8002958 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	60fb      	str	r3, [r7, #12]
 8001fa0:	4b1f      	ldr	r3, [pc, #124]	; (8002020 <HAL_InitTick+0xa4>)
 8001fa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fa4:	4a1e      	ldr	r2, [pc, #120]	; (8002020 <HAL_InitTick+0xa4>)
 8001fa6:	f043 0301 	orr.w	r3, r3, #1
 8001faa:	6453      	str	r3, [r2, #68]	; 0x44
 8001fac:	4b1c      	ldr	r3, [pc, #112]	; (8002020 <HAL_InitTick+0xa4>)
 8001fae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fb0:	f003 0301 	and.w	r3, r3, #1
 8001fb4:	60fb      	str	r3, [r7, #12]
 8001fb6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001fb8:	f107 0210 	add.w	r2, r7, #16
 8001fbc:	f107 0314 	add.w	r3, r7, #20
 8001fc0:	4611      	mov	r1, r2
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f003 f8fc 	bl	80051c0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001fc8:	f003 f8e6 	bl	8005198 <HAL_RCC_GetPCLK2Freq>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	005b      	lsls	r3, r3, #1
 8001fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fd4:	4a13      	ldr	r2, [pc, #76]	; (8002024 <HAL_InitTick+0xa8>)
 8001fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8001fda:	0c9b      	lsrs	r3, r3, #18
 8001fdc:	3b01      	subs	r3, #1
 8001fde:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001fe0:	4b11      	ldr	r3, [pc, #68]	; (8002028 <HAL_InitTick+0xac>)
 8001fe2:	4a12      	ldr	r2, [pc, #72]	; (800202c <HAL_InitTick+0xb0>)
 8001fe4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001fe6:	4b10      	ldr	r3, [pc, #64]	; (8002028 <HAL_InitTick+0xac>)
 8001fe8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001fec:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001fee:	4a0e      	ldr	r2, [pc, #56]	; (8002028 <HAL_InitTick+0xac>)
 8001ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ff2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001ff4:	4b0c      	ldr	r3, [pc, #48]	; (8002028 <HAL_InitTick+0xac>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ffa:	4b0b      	ldr	r3, [pc, #44]	; (8002028 <HAL_InitTick+0xac>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002000:	4809      	ldr	r0, [pc, #36]	; (8002028 <HAL_InitTick+0xac>)
 8002002:	f003 f90f 	bl	8005224 <HAL_TIM_Base_Init>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d104      	bne.n	8002016 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800200c:	4806      	ldr	r0, [pc, #24]	; (8002028 <HAL_InitTick+0xac>)
 800200e:	f003 f963 	bl	80052d8 <HAL_TIM_Base_Start_IT>
 8002012:	4603      	mov	r3, r0
 8002014:	e000      	b.n	8002018 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
}
 8002018:	4618      	mov	r0, r3
 800201a:	3730      	adds	r7, #48	; 0x30
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	40023800 	.word	0x40023800
 8002024:	431bde83 	.word	0x431bde83
 8002028:	20006ba4 	.word	0x20006ba4
 800202c:	40010000 	.word	0x40010000

08002030 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002034:	e7fe      	b.n	8002034 <NMI_Handler+0x4>

08002036 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002036:	b480      	push	{r7}
 8002038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800203a:	e7fe      	b.n	800203a <HardFault_Handler+0x4>

0800203c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002040:	e7fe      	b.n	8002040 <MemManage_Handler+0x4>

08002042 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002042:	b480      	push	{r7}
 8002044:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002046:	e7fe      	b.n	8002046 <BusFault_Handler+0x4>

08002048 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800204c:	e7fe      	b.n	800204c <UsageFault_Handler+0x4>

0800204e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800204e:	b480      	push	{r7}
 8002050:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002052:	bf00      	nop
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr

0800205c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002060:	4802      	ldr	r0, [pc, #8]	; (800206c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002062:	f003 f9a9 	bl	80053b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002066:	bf00      	nop
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	20006ba4 	.word	0x20006ba4

08002070 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002074:	4802      	ldr	r0, [pc, #8]	; (8002080 <USART1_IRQHandler+0x10>)
 8002076:	f003 fcc7 	bl	8005a08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800207a:	bf00      	nop
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	20006a54 	.word	0x20006a54

08002084 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002088:	4802      	ldr	r0, [pc, #8]	; (8002094 <DMA2_Stream1_IRQHandler+0x10>)
 800208a:	f000 fe0b 	bl	8002ca4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800208e:	bf00      	nop
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	20006994 	.word	0x20006994

08002098 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800209c:	4802      	ldr	r0, [pc, #8]	; (80020a8 <DMA2_Stream2_IRQHandler+0x10>)
 800209e:	f000 fe01 	bl	8002ca4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80020a2:	bf00      	nop
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	200069f4 	.word	0x200069f4

080020ac <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80020b0:	4802      	ldr	r0, [pc, #8]	; (80020bc <ETH_IRQHandler+0x10>)
 80020b2:	f001 fc45 	bl	8003940 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80020b6:	bf00      	nop
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	20008814 	.word	0x20008814

080020c0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80020c4:	4802      	ldr	r0, [pc, #8]	; (80020d0 <USART6_IRQHandler+0x10>)
 80020c6:	f003 fc9f 	bl	8005a08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80020ca:	bf00      	nop
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	20006a9c 	.word	0x20006a9c

080020d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
	return 1;
 80020d8:	2301      	movs	r3, #1
}
 80020da:	4618      	mov	r0, r3
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr

080020e4 <_kill>:

int _kill(int pid, int sig)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80020ee:	4b05      	ldr	r3, [pc, #20]	; (8002104 <_kill+0x20>)
 80020f0:	2216      	movs	r2, #22
 80020f2:	601a      	str	r2, [r3, #0]
	return -1;
 80020f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr
 8002104:	2000d7a0 	.word	0x2000d7a0

08002108 <_exit>:

void _exit (int status)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002110:	f04f 31ff 	mov.w	r1, #4294967295
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f7ff ffe5 	bl	80020e4 <_kill>
	while (1) {}		/* Make sure we hang here */
 800211a:	e7fe      	b.n	800211a <_exit+0x12>

0800211c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b086      	sub	sp, #24
 8002120:	af00      	add	r7, sp, #0
 8002122:	60f8      	str	r0, [r7, #12]
 8002124:	60b9      	str	r1, [r7, #8]
 8002126:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002128:	2300      	movs	r3, #0
 800212a:	617b      	str	r3, [r7, #20]
 800212c:	e00a      	b.n	8002144 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800212e:	f3af 8000 	nop.w
 8002132:	4601      	mov	r1, r0
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	1c5a      	adds	r2, r3, #1
 8002138:	60ba      	str	r2, [r7, #8]
 800213a:	b2ca      	uxtb	r2, r1
 800213c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	3301      	adds	r3, #1
 8002142:	617b      	str	r3, [r7, #20]
 8002144:	697a      	ldr	r2, [r7, #20]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	429a      	cmp	r2, r3
 800214a:	dbf0      	blt.n	800212e <_read+0x12>
	}

return len;
 800214c:	687b      	ldr	r3, [r7, #4]
}
 800214e:	4618      	mov	r0, r3
 8002150:	3718      	adds	r7, #24
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}

08002156 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002156:	b580      	push	{r7, lr}
 8002158:	b086      	sub	sp, #24
 800215a:	af00      	add	r7, sp, #0
 800215c:	60f8      	str	r0, [r7, #12]
 800215e:	60b9      	str	r1, [r7, #8]
 8002160:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002162:	2300      	movs	r3, #0
 8002164:	617b      	str	r3, [r7, #20]
 8002166:	e009      	b.n	800217c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	1c5a      	adds	r2, r3, #1
 800216c:	60ba      	str	r2, [r7, #8]
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	4618      	mov	r0, r3
 8002172:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	3301      	adds	r3, #1
 800217a:	617b      	str	r3, [r7, #20]
 800217c:	697a      	ldr	r2, [r7, #20]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	429a      	cmp	r2, r3
 8002182:	dbf1      	blt.n	8002168 <_write+0x12>
	}
	return len;
 8002184:	687b      	ldr	r3, [r7, #4]
}
 8002186:	4618      	mov	r0, r3
 8002188:	3718      	adds	r7, #24
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}

0800218e <_close>:

int _close(int file)
{
 800218e:	b480      	push	{r7}
 8002190:	b083      	sub	sp, #12
 8002192:	af00      	add	r7, sp, #0
 8002194:	6078      	str	r0, [r7, #4]
	return -1;
 8002196:	f04f 33ff 	mov.w	r3, #4294967295
}
 800219a:	4618      	mov	r0, r3
 800219c:	370c      	adds	r7, #12
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr

080021a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021a6:	b480      	push	{r7}
 80021a8:	b083      	sub	sp, #12
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	6078      	str	r0, [r7, #4]
 80021ae:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021b6:	605a      	str	r2, [r3, #4]
	return 0;
 80021b8:	2300      	movs	r3, #0
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	370c      	adds	r7, #12
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr

080021c6 <_isatty>:

int _isatty(int file)
{
 80021c6:	b480      	push	{r7}
 80021c8:	b083      	sub	sp, #12
 80021ca:	af00      	add	r7, sp, #0
 80021cc:	6078      	str	r0, [r7, #4]
	return 1;
 80021ce:	2301      	movs	r3, #1
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021dc:	b480      	push	{r7}
 80021de:	b085      	sub	sp, #20
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	60f8      	str	r0, [r7, #12]
 80021e4:	60b9      	str	r1, [r7, #8]
 80021e6:	607a      	str	r2, [r7, #4]
	return 0;
 80021e8:	2300      	movs	r3, #0
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3714      	adds	r7, #20
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
	...

080021f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b087      	sub	sp, #28
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002200:	4a14      	ldr	r2, [pc, #80]	; (8002254 <_sbrk+0x5c>)
 8002202:	4b15      	ldr	r3, [pc, #84]	; (8002258 <_sbrk+0x60>)
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800220c:	4b13      	ldr	r3, [pc, #76]	; (800225c <_sbrk+0x64>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d102      	bne.n	800221a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002214:	4b11      	ldr	r3, [pc, #68]	; (800225c <_sbrk+0x64>)
 8002216:	4a12      	ldr	r2, [pc, #72]	; (8002260 <_sbrk+0x68>)
 8002218:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800221a:	4b10      	ldr	r3, [pc, #64]	; (800225c <_sbrk+0x64>)
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4413      	add	r3, r2
 8002222:	693a      	ldr	r2, [r7, #16]
 8002224:	429a      	cmp	r2, r3
 8002226:	d205      	bcs.n	8002234 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8002228:	4b0e      	ldr	r3, [pc, #56]	; (8002264 <_sbrk+0x6c>)
 800222a:	220c      	movs	r2, #12
 800222c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800222e:	f04f 33ff 	mov.w	r3, #4294967295
 8002232:	e009      	b.n	8002248 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8002234:	4b09      	ldr	r3, [pc, #36]	; (800225c <_sbrk+0x64>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800223a:	4b08      	ldr	r3, [pc, #32]	; (800225c <_sbrk+0x64>)
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4413      	add	r3, r2
 8002242:	4a06      	ldr	r2, [pc, #24]	; (800225c <_sbrk+0x64>)
 8002244:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002246:	68fb      	ldr	r3, [r7, #12]
}
 8002248:	4618      	mov	r0, r3
 800224a:	371c      	adds	r7, #28
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr
 8002254:	20020000 	.word	0x20020000
 8002258:	00000400 	.word	0x00000400
 800225c:	20000360 	.word	0x20000360
 8002260:	2000d7a8 	.word	0x2000d7a8
 8002264:	2000d7a0 	.word	0x2000d7a0

08002268 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800226c:	4b06      	ldr	r3, [pc, #24]	; (8002288 <SystemInit+0x20>)
 800226e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002272:	4a05      	ldr	r2, [pc, #20]	; (8002288 <SystemInit+0x20>)
 8002274:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002278:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800227c:	bf00      	nop
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	e000ed00 	.word	0xe000ed00

0800228c <uart_thread>:
static void StartReciveUartAll();
static void Transmit(UART_HandleTypeDef *huart, uint8_t *p, uint16_t size);


void uart_thread(void *argument)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b088      	sub	sp, #32
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
	osEvent event;
	Uart_Queue_Struct *queue_arg;
	StartReciveUartAll();
 8002294:	f000 f82c 	bl	80022f0 <StartReciveUartAll>
	while(1)
	{
		event = osMailGet(uart_queue, osWaitForever);
 8002298:	4b14      	ldr	r3, [pc, #80]	; (80022ec <uart_thread+0x60>)
 800229a:	6819      	ldr	r1, [r3, #0]
 800229c:	f107 030c 	add.w	r3, r7, #12
 80022a0:	f04f 32ff 	mov.w	r2, #4294967295
 80022a4:	4618      	mov	r0, r3
 80022a6:	f005 fd9d 	bl	8007de4 <osMailGet>
		if(event.status == osEventMail)
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2b20      	cmp	r3, #32
 80022ae:	d1f3      	bne.n	8002298 <uart_thread+0xc>
		{
			int result = 0;
 80022b0:	2300      	movs	r3, #0
 80022b2:	61fb      	str	r3, [r7, #28]
			queue_arg = event.value.p;
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	61bb      	str	r3, [r7, #24]
			result = RecognizePacket(queue_arg);
 80022b8:	69b8      	ldr	r0, [r7, #24]
 80022ba:	f000 f8c5 	bl	8002448 <RecognizePacket>
 80022be:	61f8      	str	r0, [r7, #28]
			if(result)Transmit(queue_arg->huart, queue_arg->output_pointer, result);
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d008      	beq.n	80022d8 <uart_thread+0x4c>
 80022c6:	69bb      	ldr	r3, [r7, #24]
 80022c8:	68d8      	ldr	r0, [r3, #12]
 80022ca:	69bb      	ldr	r3, [r7, #24]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	69fa      	ldr	r2, [r7, #28]
 80022d0:	b292      	uxth	r2, r2
 80022d2:	4619      	mov	r1, r3
 80022d4:	f000 f8ec 	bl	80024b0 <Transmit>
			StartReceive(1);
 80022d8:	2001      	movs	r0, #1
 80022da:	f000 f81d 	bl	8002318 <StartReceive>
			osMailFree(uart_queue, queue_arg);
 80022de:	4b03      	ldr	r3, [pc, #12]	; (80022ec <uart_thread+0x60>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	69b9      	ldr	r1, [r7, #24]
 80022e4:	4618      	mov	r0, r3
 80022e6:	f005 fdf1 	bl	8007ecc <osMailFree>
		event = osMailGet(uart_queue, osWaitForever);
 80022ea:	e7d5      	b.n	8002298 <uart_thread+0xc>
 80022ec:	2000698c 	.word	0x2000698c

080022f0 <StartReciveUartAll>:
	}
}


static void StartReciveUartAll()
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
	for (int i = 0; i < 2; ++i) {
 80022f6:	2300      	movs	r3, #0
 80022f8:	607b      	str	r3, [r7, #4]
 80022fa:	e005      	b.n	8002308 <StartReciveUartAll+0x18>
		StartReceive(i);
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	f000 f80b 	bl	8002318 <StartReceive>
	for (int i = 0; i < 2; ++i) {
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	3301      	adds	r3, #1
 8002306:	607b      	str	r3, [r7, #4]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2b01      	cmp	r3, #1
 800230c:	ddf6      	ble.n	80022fc <StartReciveUartAll+0xc>
	}
}
 800230e:	bf00      	nop
 8002310:	bf00      	nop
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <StartReceive>:


static void StartReceive(int index)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
	switch (index) {
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d003      	beq.n	800232e <StartReceive+0x16>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2b01      	cmp	r3, #1
 800232a:	d016      	beq.n	800235a <StartReceive+0x42>
				HAL_UARTEx_ReceiveToIdle_DMA(&huart6, uart_input_buffer[1], UART_INPUT_BUFFER_SZ);
				__HAL_DMA_DISABLE_IT(&hdma_usart6_rx,DMA_IT_HT);
			}
			break;
		default:
			break;
 800232c:	e02e      	b.n	800238c <StartReceive+0x74>
			if (huart1.hdmarx->State==HAL_DMA_STATE_READY) {
 800232e:	4b19      	ldr	r3, [pc, #100]	; (8002394 <StartReceive+0x7c>)
 8002330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002332:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002336:	b2db      	uxtb	r3, r3
 8002338:	2b01      	cmp	r3, #1
 800233a:	d124      	bne.n	8002386 <StartReceive+0x6e>
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart_input_buffer[0], UART_INPUT_BUFFER_SZ);
 800233c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002340:	4915      	ldr	r1, [pc, #84]	; (8002398 <StartReceive+0x80>)
 8002342:	4814      	ldr	r0, [pc, #80]	; (8002394 <StartReceive+0x7c>)
 8002344:	f003 fafb 	bl	800593e <HAL_UARTEx_ReceiveToIdle_DMA>
				__HAL_DMA_DISABLE_IT(&hdma_usart1_rx,DMA_IT_HT);
 8002348:	4b14      	ldr	r3, [pc, #80]	; (800239c <StartReceive+0x84>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	4b13      	ldr	r3, [pc, #76]	; (800239c <StartReceive+0x84>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f022 0208 	bic.w	r2, r2, #8
 8002356:	601a      	str	r2, [r3, #0]
			break;
 8002358:	e015      	b.n	8002386 <StartReceive+0x6e>
			if(huart6.hdmarx->State==HAL_DMA_STATE_READY){
 800235a:	4b11      	ldr	r3, [pc, #68]	; (80023a0 <StartReceive+0x88>)
 800235c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800235e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002362:	b2db      	uxtb	r3, r3
 8002364:	2b01      	cmp	r3, #1
 8002366:	d110      	bne.n	800238a <StartReceive+0x72>
				HAL_UARTEx_ReceiveToIdle_DMA(&huart6, uart_input_buffer[1], UART_INPUT_BUFFER_SZ);
 8002368:	f44f 7280 	mov.w	r2, #256	; 0x100
 800236c:	490d      	ldr	r1, [pc, #52]	; (80023a4 <StartReceive+0x8c>)
 800236e:	480c      	ldr	r0, [pc, #48]	; (80023a0 <StartReceive+0x88>)
 8002370:	f003 fae5 	bl	800593e <HAL_UARTEx_ReceiveToIdle_DMA>
				__HAL_DMA_DISABLE_IT(&hdma_usart6_rx,DMA_IT_HT);
 8002374:	4b0c      	ldr	r3, [pc, #48]	; (80023a8 <StartReceive+0x90>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	4b0b      	ldr	r3, [pc, #44]	; (80023a8 <StartReceive+0x90>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f022 0208 	bic.w	r2, r2, #8
 8002382:	601a      	str	r2, [r3, #0]
			break;
 8002384:	e001      	b.n	800238a <StartReceive+0x72>
			break;
 8002386:	bf00      	nop
 8002388:	e000      	b.n	800238c <StartReceive+0x74>
			break;
 800238a:	bf00      	nop
	}
}
 800238c:	bf00      	nop
 800238e:	3708      	adds	r7, #8
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	20006a54 	.word	0x20006a54
 8002398:	20006bec 	.word	0x20006bec
 800239c:	200069f4 	.word	0x200069f4
 80023a0:	20006a9c 	.word	0x20006a9c
 80023a4:	20006cec 	.word	0x20006cec
 80023a8:	20006994 	.word	0x20006994

080023ac <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b086      	sub	sp, #24
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	460b      	mov	r3, r1
 80023b6:	807b      	strh	r3, [r7, #2]
	Uart_Queue_Struct *queue_arg;
	uint8_t *input_pointer = NULL;
 80023b8:	2300      	movs	r3, #0
 80023ba:	617b      	str	r3, [r7, #20]
	uint8_t *output_pointer = NULL;
 80023bc:	2300      	movs	r3, #0
 80023be:	613b      	str	r3, [r7, #16]
	if (huart->Instance==USART1) {
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a1a      	ldr	r2, [pc, #104]	; (8002430 <HAL_UARTEx_RxEventCallback+0x84>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d105      	bne.n	80023d6 <HAL_UARTEx_RxEventCallback+0x2a>
		input_pointer = uart_input_buffer[0];
 80023ca:	4b1a      	ldr	r3, [pc, #104]	; (8002434 <HAL_UARTEx_RxEventCallback+0x88>)
 80023cc:	617b      	str	r3, [r7, #20]
		StartReceive(0);
 80023ce:	2000      	movs	r0, #0
 80023d0:	f7ff ffa2 	bl	8002318 <StartReceive>
 80023d4:	e008      	b.n	80023e8 <HAL_UARTEx_RxEventCallback+0x3c>
	}
	else if(huart->Instance==USART6){
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a17      	ldr	r2, [pc, #92]	; (8002438 <HAL_UARTEx_RxEventCallback+0x8c>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d120      	bne.n	8002422 <HAL_UARTEx_RxEventCallback+0x76>
		input_pointer = uart_input_buffer[1];
 80023e0:	4b16      	ldr	r3, [pc, #88]	; (800243c <HAL_UARTEx_RxEventCallback+0x90>)
 80023e2:	617b      	str	r3, [r7, #20]
		output_pointer = rs_answer;
 80023e4:	4b16      	ldr	r3, [pc, #88]	; (8002440 <HAL_UARTEx_RxEventCallback+0x94>)
 80023e6:	613b      	str	r3, [r7, #16]

	}
	else return;
	queue_arg = osMailAlloc(uart_queue, 0);
 80023e8:	4b16      	ldr	r3, [pc, #88]	; (8002444 <HAL_UARTEx_RxEventCallback+0x98>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2100      	movs	r1, #0
 80023ee:	4618      	mov	r0, r3
 80023f0:	f005 fca4 	bl	8007d3c <osMailAlloc>
 80023f4:	60f8      	str	r0, [r7, #12]
	if(queue_arg==NULL)return;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d014      	beq.n	8002426 <HAL_UARTEx_RxEventCallback+0x7a>
	queue_arg->inpit_size = size;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	887a      	ldrh	r2, [r7, #2]
 8002400:	811a      	strh	r2, [r3, #8]
	queue_arg->input_pointer = input_pointer;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	697a      	ldr	r2, [r7, #20]
 8002406:	601a      	str	r2, [r3, #0]
	queue_arg->output_pointer = output_pointer;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	605a      	str	r2, [r3, #4]
	queue_arg->huart = huart;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	687a      	ldr	r2, [r7, #4]
 8002412:	60da      	str	r2, [r3, #12]
	osMailPut(uart_queue, queue_arg);
 8002414:	4b0b      	ldr	r3, [pc, #44]	; (8002444 <HAL_UARTEx_RxEventCallback+0x98>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	68f9      	ldr	r1, [r7, #12]
 800241a:	4618      	mov	r0, r3
 800241c:	f005 fca4 	bl	8007d68 <osMailPut>
 8002420:	e002      	b.n	8002428 <HAL_UARTEx_RxEventCallback+0x7c>
	else return;
 8002422:	bf00      	nop
 8002424:	e000      	b.n	8002428 <HAL_UARTEx_RxEventCallback+0x7c>
	if(queue_arg==NULL)return;
 8002426:	bf00      	nop
}
 8002428:	3718      	adds	r7, #24
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	40011000 	.word	0x40011000
 8002434:	20006bec 	.word	0x20006bec
 8002438:	40011400 	.word	0x40011400
 800243c:	20006cec 	.word	0x20006cec
 8002440:	20006dec 	.word	0x20006dec
 8002444:	2000698c 	.word	0x2000698c

08002448 <RecognizePacket>:

static int RecognizePacket(Uart_Queue_Struct *request)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
	int result = 0;
 8002450:	2300      	movs	r3, #0
 8002452:	60fb      	str	r3, [r7, #12]
	if(request->input_pointer==NULL)return 0;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d101      	bne.n	8002460 <RecognizePacket+0x18>
 800245c:	2300      	movs	r3, #0
 800245e:	e01e      	b.n	800249e <RecognizePacket+0x56>
	if(request->huart->Instance==USART1)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a10      	ldr	r2, [pc, #64]	; (80024a8 <RecognizePacket+0x60>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d101      	bne.n	8002470 <RecognizePacket+0x28>
	{
		//     
		return 0;
 800246c:	2300      	movs	r3, #0
 800246e:	e016      	b.n	800249e <RecognizePacket+0x56>
	}
	else if (request->huart->Instance==USART6) {
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a0d      	ldr	r2, [pc, #52]	; (80024ac <RecognizePacket+0x64>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d10f      	bne.n	800249c <RecognizePacket+0x54>
		if(request->output_pointer == NULL)return 0;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d101      	bne.n	8002488 <RecognizePacket+0x40>
 8002484:	2300      	movs	r3, #0
 8002486:	e00a      	b.n	800249e <RecognizePacket+0x56>
		result = ModbusParse(request->input_pointer, request->inpit_size, request->output_pointer, RS485);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6818      	ldr	r0, [r3, #0]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	8919      	ldrh	r1, [r3, #8]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	685a      	ldr	r2, [r3, #4]
 8002494:	2300      	movs	r3, #0
 8002496:	f7ff f841 	bl	800151c <ModbusParse>
 800249a:	60f8      	str	r0, [r7, #12]
	}
	return result;
 800249c:	68fb      	ldr	r3, [r7, #12]
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3710      	adds	r7, #16
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	40011000 	.word	0x40011000
 80024ac:	40011400 	.word	0x40011400

080024b0 <Transmit>:

static void Transmit(UART_HandleTypeDef *huart, uint8_t *p, uint16_t size)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	60f8      	str	r0, [r7, #12]
 80024b8:	60b9      	str	r1, [r7, #8]
 80024ba:	4613      	mov	r3, r2
 80024bc:	80fb      	strh	r3, [r7, #6]
	if(huart->Instance==USART6)
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a0d      	ldr	r2, [pc, #52]	; (80024f8 <Transmit+0x48>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d112      	bne.n	80024ee <Transmit+0x3e>
	{
		HAL_GPIO_WritePin(RS485_TX_GPIO_Port, RS485_TX_Pin, SET);
 80024c8:	2201      	movs	r2, #1
 80024ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024ce:	480b      	ldr	r0, [pc, #44]	; (80024fc <Transmit+0x4c>)
 80024d0:	f002 f9ac 	bl	800482c <HAL_GPIO_WritePin>
		HAL_UART_Transmit(huart, p, size, 1000);
 80024d4:	88fa      	ldrh	r2, [r7, #6]
 80024d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024da:	68b9      	ldr	r1, [r7, #8]
 80024dc:	68f8      	ldr	r0, [r7, #12]
 80024de:	f003 f99c 	bl	800581a <HAL_UART_Transmit>
		HAL_GPIO_WritePin(RS485_TX_GPIO_Port, RS485_TX_Pin, RESET);
 80024e2:	2200      	movs	r2, #0
 80024e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024e8:	4804      	ldr	r0, [pc, #16]	; (80024fc <Transmit+0x4c>)
 80024ea:	f002 f99f 	bl	800482c <HAL_GPIO_WritePin>

	}
}
 80024ee:	bf00      	nop
 80024f0:	3710      	adds	r7, #16
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	40011400 	.word	0x40011400
 80024fc:	40020800 	.word	0x40020800

08002500 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002500:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002538 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002504:	480d      	ldr	r0, [pc, #52]	; (800253c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002506:	490e      	ldr	r1, [pc, #56]	; (8002540 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002508:	4a0e      	ldr	r2, [pc, #56]	; (8002544 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800250a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800250c:	e002      	b.n	8002514 <LoopCopyDataInit>

0800250e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800250e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002510:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002512:	3304      	adds	r3, #4

08002514 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002514:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002516:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002518:	d3f9      	bcc.n	800250e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800251a:	4a0b      	ldr	r2, [pc, #44]	; (8002548 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800251c:	4c0b      	ldr	r4, [pc, #44]	; (800254c <LoopFillZerobss+0x26>)
  movs r3, #0
 800251e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002520:	e001      	b.n	8002526 <LoopFillZerobss>

08002522 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002522:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002524:	3204      	adds	r2, #4

08002526 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002526:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002528:	d3fb      	bcc.n	8002522 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800252a:	f7ff fe9d 	bl	8002268 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800252e:	f015 fc07 	bl	8017d40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002532:	f7fe fd4b 	bl	8000fcc <main>
  bx  lr    
 8002536:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002538:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800253c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002540:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8002544:	0801c57c 	.word	0x0801c57c
  ldr r2, =_sbss
 8002548:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 800254c:	2000d7a8 	.word	0x2000d7a8

08002550 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002550:	e7fe      	b.n	8002550 <ADC_IRQHandler>

08002552 <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 8002552:	b580      	push	{r7, lr}
 8002554:	b084      	sub	sp, #16
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d104      	bne.n	800256a <stm32_lock_init+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002560:	b672      	cpsid	i
}
 8002562:	bf00      	nop
 8002564:	f7fe ffa4 	bl	80014b0 <Error_Handler>
 8002568:	e7fe      	b.n	8002568 <stm32_lock_init+0x16>
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 800256a:	2300      	movs	r3, #0
 800256c:	60fb      	str	r3, [r7, #12]
 800256e:	e007      	b.n	8002580 <stm32_lock_init+0x2e>
  {
    lock->basepri[i] = 0;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	68fa      	ldr	r2, [r7, #12]
 8002574:	2100      	movs	r1, #0
 8002576:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	3301      	adds	r3, #1
 800257e:	60fb      	str	r3, [r7, #12]
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2b01      	cmp	r3, #1
 8002584:	d9f4      	bls.n	8002570 <stm32_lock_init+0x1e>
  }
  lock->nesting_level = 0;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2200      	movs	r2, #0
 800258a:	721a      	strb	r2, [r3, #8]
}
 800258c:	bf00      	nop
 800258e:	3710      	adds	r7, #16
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d104      	bne.n	80025ac <stm32_lock_acquire+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 80025a2:	b672      	cpsid	i
}
 80025a4:	bf00      	nop
 80025a6:	f7fe ff83 	bl	80014b0 <Error_Handler>
 80025aa:	e7fe      	b.n	80025aa <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	7a1b      	ldrb	r3, [r3, #8]
 80025b0:	2b01      	cmp	r3, #1
 80025b2:	d904      	bls.n	80025be <stm32_lock_acquire+0x2a>
  __ASM volatile ("cpsid i" : : : "memory");
 80025b4:	b672      	cpsid	i
}
 80025b6:	bf00      	nop
 80025b8:	f7fe ff7a 	bl	80014b0 <Error_Handler>
 80025bc:	e7fe      	b.n	80025bc <stm32_lock_acquire+0x28>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	7a1b      	ldrb	r3, [r3, #8]
 80025c2:	1c5a      	adds	r2, r3, #1
 80025c4:	b2d1      	uxtb	r1, r2
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	7211      	strb	r1, [r2, #8]
 80025ca:	4619      	mov	r1, r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80025cc:	f3ef 8211 	mrs	r2, BASEPRI
 80025d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025d4:	f383 8811 	msr	BASEPRI, r3
 80025d8:	f3bf 8f6f 	isb	sy
 80025dc:	f3bf 8f4f 	dsb	sy
 80025e0:	60fa      	str	r2, [r7, #12]
 80025e2:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80025e4:	68fa      	ldr	r2, [r7, #12]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 80025ec:	bf00      	nop
 80025ee:	3710      	adds	r7, #16
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}

080025f4 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d104      	bne.n	800260c <stm32_lock_release+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002602:	b672      	cpsid	i
}
 8002604:	bf00      	nop
 8002606:	f7fe ff53 	bl	80014b0 <Error_Handler>
 800260a:	e7fe      	b.n	800260a <stm32_lock_release+0x16>
  lock->nesting_level--;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	7a1b      	ldrb	r3, [r3, #8]
 8002610:	3b01      	subs	r3, #1
 8002612:	b2da      	uxtb	r2, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	7a1b      	ldrb	r3, [r3, #8]
 800261c:	2b01      	cmp	r3, #1
 800261e:	d904      	bls.n	800262a <stm32_lock_release+0x36>
  __ASM volatile ("cpsid i" : : : "memory");
 8002620:	b672      	cpsid	i
}
 8002622:	bf00      	nop
 8002624:	f7fe ff44 	bl	80014b0 <Error_Handler>
 8002628:	e7fe      	b.n	8002628 <stm32_lock_release+0x34>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	7a1b      	ldrb	r3, [r3, #8]
 800262e:	461a      	mov	r2, r3
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002636:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800263e:	bf00      	nop
}
 8002640:	bf00      	nop
 8002642:	3710      	adds	r7, #16
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d103      	bne.n	800265e <__retarget_lock_init_recursive+0x16>
  {
    errno = EINVAL;
 8002656:	4b0e      	ldr	r3, [pc, #56]	; (8002690 <__retarget_lock_init_recursive+0x48>)
 8002658:	2216      	movs	r2, #22
 800265a:	601a      	str	r2, [r3, #0]
    return;
 800265c:	e015      	b.n	800268a <__retarget_lock_init_recursive+0x42>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 800265e:	200c      	movs	r0, #12
 8002660:	f015 fb92 	bl	8017d88 <malloc>
 8002664:	4603      	mov	r3, r0
 8002666:	461a      	mov	r2, r3
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d005      	beq.n	8002680 <__retarget_lock_init_recursive+0x38>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4618      	mov	r0, r3
 800267a:	f7ff ff6a 	bl	8002552 <stm32_lock_init>
    return;
 800267e:	e004      	b.n	800268a <__retarget_lock_init_recursive+0x42>
  __ASM volatile ("cpsid i" : : : "memory");
 8002680:	b672      	cpsid	i
}
 8002682:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 8002684:	f7fe ff14 	bl	80014b0 <Error_Handler>
 8002688:	e7fe      	b.n	8002688 <__retarget_lock_init_recursive+0x40>
}
 800268a:	3708      	adds	r7, #8
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	2000d7a0 	.word	0x2000d7a0

08002694 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d104      	bne.n	80026ac <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 80026a2:	b672      	cpsid	i
}
 80026a4:	bf00      	nop
 80026a6:	f7fe ff03 	bl	80014b0 <Error_Handler>
 80026aa:	e7fe      	b.n	80026aa <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7ff ff70 	bl	8002594 <stm32_lock_acquire>
}
 80026b4:	bf00      	nop
 80026b6:	3708      	adds	r7, #8
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}

080026bc <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b082      	sub	sp, #8
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d104      	bne.n	80026d4 <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 80026ca:	b672      	cpsid	i
}
 80026cc:	bf00      	nop
 80026ce:	f7fe feef 	bl	80014b0 <Error_Handler>
 80026d2:	e7fe      	b.n	80026d2 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7ff ff8c 	bl	80025f4 <stm32_lock_release>
}
 80026dc:	bf00      	nop
 80026de:	3708      	adds	r7, #8
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026e8:	4b0e      	ldr	r3, [pc, #56]	; (8002724 <HAL_Init+0x40>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a0d      	ldr	r2, [pc, #52]	; (8002724 <HAL_Init+0x40>)
 80026ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026f4:	4b0b      	ldr	r3, [pc, #44]	; (8002724 <HAL_Init+0x40>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a0a      	ldr	r2, [pc, #40]	; (8002724 <HAL_Init+0x40>)
 80026fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002700:	4b08      	ldr	r3, [pc, #32]	; (8002724 <HAL_Init+0x40>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a07      	ldr	r2, [pc, #28]	; (8002724 <HAL_Init+0x40>)
 8002706:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800270a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800270c:	2003      	movs	r0, #3
 800270e:	f000 f8fc 	bl	800290a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002712:	200f      	movs	r0, #15
 8002714:	f7ff fc32 	bl	8001f7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002718:	f7ff fb12 	bl	8001d40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800271c:	2300      	movs	r3, #0
}
 800271e:	4618      	mov	r0, r3
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	40023c00 	.word	0x40023c00

08002728 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002728:	b480      	push	{r7}
 800272a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800272c:	4b06      	ldr	r3, [pc, #24]	; (8002748 <HAL_IncTick+0x20>)
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	461a      	mov	r2, r3
 8002732:	4b06      	ldr	r3, [pc, #24]	; (800274c <HAL_IncTick+0x24>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4413      	add	r3, r2
 8002738:	4a04      	ldr	r2, [pc, #16]	; (800274c <HAL_IncTick+0x24>)
 800273a:	6013      	str	r3, [r2, #0]
}
 800273c:	bf00      	nop
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	2000000c 	.word	0x2000000c
 800274c:	20006eec 	.word	0x20006eec

08002750 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0
  return uwTick;
 8002754:	4b03      	ldr	r3, [pc, #12]	; (8002764 <HAL_GetTick+0x14>)
 8002756:	681b      	ldr	r3, [r3, #0]
}
 8002758:	4618      	mov	r0, r3
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	20006eec 	.word	0x20006eec

08002768 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b084      	sub	sp, #16
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002770:	f7ff ffee 	bl	8002750 <HAL_GetTick>
 8002774:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002780:	d005      	beq.n	800278e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002782:	4b0a      	ldr	r3, [pc, #40]	; (80027ac <HAL_Delay+0x44>)
 8002784:	781b      	ldrb	r3, [r3, #0]
 8002786:	461a      	mov	r2, r3
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	4413      	add	r3, r2
 800278c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800278e:	bf00      	nop
 8002790:	f7ff ffde 	bl	8002750 <HAL_GetTick>
 8002794:	4602      	mov	r2, r0
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	1ad3      	subs	r3, r2, r3
 800279a:	68fa      	ldr	r2, [r7, #12]
 800279c:	429a      	cmp	r2, r3
 800279e:	d8f7      	bhi.n	8002790 <HAL_Delay+0x28>
  {
  }
}
 80027a0:	bf00      	nop
 80027a2:	bf00      	nop
 80027a4:	3710      	adds	r7, #16
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	2000000c 	.word	0x2000000c

080027b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b085      	sub	sp, #20
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	f003 0307 	and.w	r3, r3, #7
 80027be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027c0:	4b0c      	ldr	r3, [pc, #48]	; (80027f4 <__NVIC_SetPriorityGrouping+0x44>)
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027c6:	68ba      	ldr	r2, [r7, #8]
 80027c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027cc:	4013      	ands	r3, r2
 80027ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027e2:	4a04      	ldr	r2, [pc, #16]	; (80027f4 <__NVIC_SetPriorityGrouping+0x44>)
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	60d3      	str	r3, [r2, #12]
}
 80027e8:	bf00      	nop
 80027ea:	3714      	adds	r7, #20
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr
 80027f4:	e000ed00 	.word	0xe000ed00

080027f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027fc:	4b04      	ldr	r3, [pc, #16]	; (8002810 <__NVIC_GetPriorityGrouping+0x18>)
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	0a1b      	lsrs	r3, r3, #8
 8002802:	f003 0307 	and.w	r3, r3, #7
}
 8002806:	4618      	mov	r0, r3
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr
 8002810:	e000ed00 	.word	0xe000ed00

08002814 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	4603      	mov	r3, r0
 800281c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800281e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002822:	2b00      	cmp	r3, #0
 8002824:	db0b      	blt.n	800283e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002826:	79fb      	ldrb	r3, [r7, #7]
 8002828:	f003 021f 	and.w	r2, r3, #31
 800282c:	4907      	ldr	r1, [pc, #28]	; (800284c <__NVIC_EnableIRQ+0x38>)
 800282e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002832:	095b      	lsrs	r3, r3, #5
 8002834:	2001      	movs	r0, #1
 8002836:	fa00 f202 	lsl.w	r2, r0, r2
 800283a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800283e:	bf00      	nop
 8002840:	370c      	adds	r7, #12
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	e000e100 	.word	0xe000e100

08002850 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	4603      	mov	r3, r0
 8002858:	6039      	str	r1, [r7, #0]
 800285a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800285c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002860:	2b00      	cmp	r3, #0
 8002862:	db0a      	blt.n	800287a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	b2da      	uxtb	r2, r3
 8002868:	490c      	ldr	r1, [pc, #48]	; (800289c <__NVIC_SetPriority+0x4c>)
 800286a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800286e:	0112      	lsls	r2, r2, #4
 8002870:	b2d2      	uxtb	r2, r2
 8002872:	440b      	add	r3, r1
 8002874:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002878:	e00a      	b.n	8002890 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	b2da      	uxtb	r2, r3
 800287e:	4908      	ldr	r1, [pc, #32]	; (80028a0 <__NVIC_SetPriority+0x50>)
 8002880:	79fb      	ldrb	r3, [r7, #7]
 8002882:	f003 030f 	and.w	r3, r3, #15
 8002886:	3b04      	subs	r3, #4
 8002888:	0112      	lsls	r2, r2, #4
 800288a:	b2d2      	uxtb	r2, r2
 800288c:	440b      	add	r3, r1
 800288e:	761a      	strb	r2, [r3, #24]
}
 8002890:	bf00      	nop
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr
 800289c:	e000e100 	.word	0xe000e100
 80028a0:	e000ed00 	.word	0xe000ed00

080028a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b089      	sub	sp, #36	; 0x24
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	60f8      	str	r0, [r7, #12]
 80028ac:	60b9      	str	r1, [r7, #8]
 80028ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	f003 0307 	and.w	r3, r3, #7
 80028b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	f1c3 0307 	rsb	r3, r3, #7
 80028be:	2b04      	cmp	r3, #4
 80028c0:	bf28      	it	cs
 80028c2:	2304      	movcs	r3, #4
 80028c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	3304      	adds	r3, #4
 80028ca:	2b06      	cmp	r3, #6
 80028cc:	d902      	bls.n	80028d4 <NVIC_EncodePriority+0x30>
 80028ce:	69fb      	ldr	r3, [r7, #28]
 80028d0:	3b03      	subs	r3, #3
 80028d2:	e000      	b.n	80028d6 <NVIC_EncodePriority+0x32>
 80028d4:	2300      	movs	r3, #0
 80028d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028d8:	f04f 32ff 	mov.w	r2, #4294967295
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	fa02 f303 	lsl.w	r3, r2, r3
 80028e2:	43da      	mvns	r2, r3
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	401a      	ands	r2, r3
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028ec:	f04f 31ff 	mov.w	r1, #4294967295
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	fa01 f303 	lsl.w	r3, r1, r3
 80028f6:	43d9      	mvns	r1, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028fc:	4313      	orrs	r3, r2
         );
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3724      	adds	r7, #36	; 0x24
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr

0800290a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800290a:	b580      	push	{r7, lr}
 800290c:	b082      	sub	sp, #8
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f7ff ff4c 	bl	80027b0 <__NVIC_SetPriorityGrouping>
}
 8002918:	bf00      	nop
 800291a:	3708      	adds	r7, #8
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}

08002920 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002920:	b580      	push	{r7, lr}
 8002922:	b086      	sub	sp, #24
 8002924:	af00      	add	r7, sp, #0
 8002926:	4603      	mov	r3, r0
 8002928:	60b9      	str	r1, [r7, #8]
 800292a:	607a      	str	r2, [r7, #4]
 800292c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800292e:	2300      	movs	r3, #0
 8002930:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002932:	f7ff ff61 	bl	80027f8 <__NVIC_GetPriorityGrouping>
 8002936:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	68b9      	ldr	r1, [r7, #8]
 800293c:	6978      	ldr	r0, [r7, #20]
 800293e:	f7ff ffb1 	bl	80028a4 <NVIC_EncodePriority>
 8002942:	4602      	mov	r2, r0
 8002944:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002948:	4611      	mov	r1, r2
 800294a:	4618      	mov	r0, r3
 800294c:	f7ff ff80 	bl	8002850 <__NVIC_SetPriority>
}
 8002950:	bf00      	nop
 8002952:	3718      	adds	r7, #24
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}

08002958 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b082      	sub	sp, #8
 800295c:	af00      	add	r7, sp, #0
 800295e:	4603      	mov	r3, r0
 8002960:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002966:	4618      	mov	r0, r3
 8002968:	f7ff ff54 	bl	8002814 <__NVIC_EnableIRQ>
}
 800296c:	bf00      	nop
 800296e:	3708      	adds	r7, #8
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}

08002974 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b086      	sub	sp, #24
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800297c:	2300      	movs	r3, #0
 800297e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002980:	f7ff fee6 	bl	8002750 <HAL_GetTick>
 8002984:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d101      	bne.n	8002990 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e099      	b.n	8002ac4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2202      	movs	r2, #2
 8002994:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f022 0201 	bic.w	r2, r2, #1
 80029ae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029b0:	e00f      	b.n	80029d2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80029b2:	f7ff fecd 	bl	8002750 <HAL_GetTick>
 80029b6:	4602      	mov	r2, r0
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	2b05      	cmp	r3, #5
 80029be:	d908      	bls.n	80029d2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2220      	movs	r2, #32
 80029c4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2203      	movs	r2, #3
 80029ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80029ce:	2303      	movs	r3, #3
 80029d0:	e078      	b.n	8002ac4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0301 	and.w	r3, r3, #1
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d1e8      	bne.n	80029b2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80029e8:	697a      	ldr	r2, [r7, #20]
 80029ea:	4b38      	ldr	r3, [pc, #224]	; (8002acc <HAL_DMA_Init+0x158>)
 80029ec:	4013      	ands	r3, r2
 80029ee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	685a      	ldr	r2, [r3, #4]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80029fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	691b      	ldr	r3, [r3, #16]
 8002a04:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	699b      	ldr	r3, [r3, #24]
 8002a10:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6a1b      	ldr	r3, [r3, #32]
 8002a1c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a1e:	697a      	ldr	r2, [r7, #20]
 8002a20:	4313      	orrs	r3, r2
 8002a22:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a28:	2b04      	cmp	r3, #4
 8002a2a:	d107      	bne.n	8002a3c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a34:	4313      	orrs	r3, r2
 8002a36:	697a      	ldr	r2, [r7, #20]
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	697a      	ldr	r2, [r7, #20]
 8002a42:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	695b      	ldr	r3, [r3, #20]
 8002a4a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	f023 0307 	bic.w	r3, r3, #7
 8002a52:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a58:	697a      	ldr	r2, [r7, #20]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a62:	2b04      	cmp	r3, #4
 8002a64:	d117      	bne.n	8002a96 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a6a:	697a      	ldr	r2, [r7, #20]
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d00e      	beq.n	8002a96 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f000 fb01 	bl	8003080 <DMA_CheckFifoParam>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d008      	beq.n	8002a96 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2240      	movs	r2, #64	; 0x40
 8002a88:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002a92:	2301      	movs	r3, #1
 8002a94:	e016      	b.n	8002ac4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	697a      	ldr	r2, [r7, #20]
 8002a9c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f000 fab8 	bl	8003014 <DMA_CalcBaseAndBitshift>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aac:	223f      	movs	r2, #63	; 0x3f
 8002aae:	409a      	lsls	r2, r3
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2201      	movs	r2, #1
 8002abe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002ac2:	2300      	movs	r3, #0
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3718      	adds	r7, #24
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	f010803f 	.word	0xf010803f

08002ad0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b086      	sub	sp, #24
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	60b9      	str	r1, [r7, #8]
 8002ada:	607a      	str	r2, [r7, #4]
 8002adc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ae6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	d101      	bne.n	8002af6 <HAL_DMA_Start_IT+0x26>
 8002af2:	2302      	movs	r3, #2
 8002af4:	e040      	b.n	8002b78 <HAL_DMA_Start_IT+0xa8>
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2201      	movs	r2, #1
 8002afa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d12f      	bne.n	8002b6a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	2202      	movs	r2, #2
 8002b0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	2200      	movs	r2, #0
 8002b16:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	68b9      	ldr	r1, [r7, #8]
 8002b1e:	68f8      	ldr	r0, [r7, #12]
 8002b20:	f000 fa4a 	bl	8002fb8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b28:	223f      	movs	r2, #63	; 0x3f
 8002b2a:	409a      	lsls	r2, r3
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f042 0216 	orr.w	r2, r2, #22
 8002b3e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d007      	beq.n	8002b58 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f042 0208 	orr.w	r2, r2, #8
 8002b56:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f042 0201 	orr.w	r2, r2, #1
 8002b66:	601a      	str	r2, [r3, #0]
 8002b68:	e005      	b.n	8002b76 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002b72:	2302      	movs	r3, #2
 8002b74:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002b76:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3718      	adds	r7, #24
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}

08002b80 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b084      	sub	sp, #16
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b8c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002b8e:	f7ff fddf 	bl	8002750 <HAL_GetTick>
 8002b92:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d008      	beq.n	8002bb2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2280      	movs	r2, #128	; 0x80
 8002ba4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e052      	b.n	8002c58 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f022 0216 	bic.w	r2, r2, #22
 8002bc0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	695a      	ldr	r2, [r3, #20]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002bd0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d103      	bne.n	8002be2 <HAL_DMA_Abort+0x62>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d007      	beq.n	8002bf2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f022 0208 	bic.w	r2, r2, #8
 8002bf0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f022 0201 	bic.w	r2, r2, #1
 8002c00:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c02:	e013      	b.n	8002c2c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c04:	f7ff fda4 	bl	8002750 <HAL_GetTick>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	2b05      	cmp	r3, #5
 8002c10:	d90c      	bls.n	8002c2c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2220      	movs	r2, #32
 8002c16:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2203      	movs	r2, #3
 8002c1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2200      	movs	r2, #0
 8002c24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	e015      	b.n	8002c58 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d1e4      	bne.n	8002c04 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c3e:	223f      	movs	r2, #63	; 0x3f
 8002c40:	409a      	lsls	r2, r3
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002c56:	2300      	movs	r3, #0
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3710      	adds	r7, #16
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d004      	beq.n	8002c7e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2280      	movs	r2, #128	; 0x80
 8002c78:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e00c      	b.n	8002c98 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2205      	movs	r2, #5
 8002c82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f022 0201 	bic.w	r2, r2, #1
 8002c94:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002c96:	2300      	movs	r3, #0
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	370c      	adds	r7, #12
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr

08002ca4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b086      	sub	sp, #24
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002cac:	2300      	movs	r3, #0
 8002cae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002cb0:	4b92      	ldr	r3, [pc, #584]	; (8002efc <HAL_DMA_IRQHandler+0x258>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a92      	ldr	r2, [pc, #584]	; (8002f00 <HAL_DMA_IRQHandler+0x25c>)
 8002cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cba:	0a9b      	lsrs	r3, r3, #10
 8002cbc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cc2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cce:	2208      	movs	r2, #8
 8002cd0:	409a      	lsls	r2, r3
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d01a      	beq.n	8002d10 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 0304 	and.w	r3, r3, #4
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d013      	beq.n	8002d10 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f022 0204 	bic.w	r2, r2, #4
 8002cf6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cfc:	2208      	movs	r2, #8
 8002cfe:	409a      	lsls	r2, r3
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d08:	f043 0201 	orr.w	r2, r3, #1
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d14:	2201      	movs	r2, #1
 8002d16:	409a      	lsls	r2, r3
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d012      	beq.n	8002d46 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	695b      	ldr	r3, [r3, #20]
 8002d26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d00b      	beq.n	8002d46 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d32:	2201      	movs	r2, #1
 8002d34:	409a      	lsls	r2, r3
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d3e:	f043 0202 	orr.w	r2, r3, #2
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d4a:	2204      	movs	r2, #4
 8002d4c:	409a      	lsls	r2, r3
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	4013      	ands	r3, r2
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d012      	beq.n	8002d7c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 0302 	and.w	r3, r3, #2
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d00b      	beq.n	8002d7c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d68:	2204      	movs	r2, #4
 8002d6a:	409a      	lsls	r2, r3
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d74:	f043 0204 	orr.w	r2, r3, #4
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d80:	2210      	movs	r2, #16
 8002d82:	409a      	lsls	r2, r3
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	4013      	ands	r3, r2
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d043      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0308 	and.w	r3, r3, #8
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d03c      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d9e:	2210      	movs	r2, #16
 8002da0:	409a      	lsls	r2, r3
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d018      	beq.n	8002de6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d108      	bne.n	8002dd4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d024      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	4798      	blx	r3
 8002dd2:	e01f      	b.n	8002e14 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d01b      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002de0:	6878      	ldr	r0, [r7, #4]
 8002de2:	4798      	blx	r3
 8002de4:	e016      	b.n	8002e14 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d107      	bne.n	8002e04 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f022 0208 	bic.w	r2, r2, #8
 8002e02:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d003      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e10:	6878      	ldr	r0, [r7, #4]
 8002e12:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e18:	2220      	movs	r2, #32
 8002e1a:	409a      	lsls	r2, r3
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	4013      	ands	r3, r2
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	f000 808e 	beq.w	8002f42 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0310 	and.w	r3, r3, #16
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	f000 8086 	beq.w	8002f42 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e3a:	2220      	movs	r2, #32
 8002e3c:	409a      	lsls	r2, r3
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	2b05      	cmp	r3, #5
 8002e4c:	d136      	bne.n	8002ebc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f022 0216 	bic.w	r2, r2, #22
 8002e5c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	695a      	ldr	r2, [r3, #20]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e6c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d103      	bne.n	8002e7e <HAL_DMA_IRQHandler+0x1da>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d007      	beq.n	8002e8e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f022 0208 	bic.w	r2, r2, #8
 8002e8c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e92:	223f      	movs	r2, #63	; 0x3f
 8002e94:	409a      	lsls	r2, r3
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d07d      	beq.n	8002fae <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	4798      	blx	r3
        }
        return;
 8002eba:	e078      	b.n	8002fae <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d01c      	beq.n	8002f04 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d108      	bne.n	8002eea <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d030      	beq.n	8002f42 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	4798      	blx	r3
 8002ee8:	e02b      	b.n	8002f42 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d027      	beq.n	8002f42 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	4798      	blx	r3
 8002efa:	e022      	b.n	8002f42 <HAL_DMA_IRQHandler+0x29e>
 8002efc:	20000004 	.word	0x20000004
 8002f00:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d10f      	bne.n	8002f32 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f022 0210 	bic.w	r2, r2, #16
 8002f20:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2201      	movs	r2, #1
 8002f26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d003      	beq.n	8002f42 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d032      	beq.n	8002fb0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f4e:	f003 0301 	and.w	r3, r3, #1
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d022      	beq.n	8002f9c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2205      	movs	r2, #5
 8002f5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f022 0201 	bic.w	r2, r2, #1
 8002f6c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	3301      	adds	r3, #1
 8002f72:	60bb      	str	r3, [r7, #8]
 8002f74:	697a      	ldr	r2, [r7, #20]
 8002f76:	429a      	cmp	r2, r3
 8002f78:	d307      	bcc.n	8002f8a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 0301 	and.w	r3, r3, #1
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d1f2      	bne.n	8002f6e <HAL_DMA_IRQHandler+0x2ca>
 8002f88:	e000      	b.n	8002f8c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002f8a:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2200      	movs	r2, #0
 8002f98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d005      	beq.n	8002fb0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	4798      	blx	r3
 8002fac:	e000      	b.n	8002fb0 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002fae:	bf00      	nop
    }
  }
}
 8002fb0:	3718      	adds	r7, #24
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop

08002fb8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b085      	sub	sp, #20
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	60b9      	str	r1, [r7, #8]
 8002fc2:	607a      	str	r2, [r7, #4]
 8002fc4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002fd4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	683a      	ldr	r2, [r7, #0]
 8002fdc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	689b      	ldr	r3, [r3, #8]
 8002fe2:	2b40      	cmp	r3, #64	; 0x40
 8002fe4:	d108      	bne.n	8002ff8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	687a      	ldr	r2, [r7, #4]
 8002fec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	68ba      	ldr	r2, [r7, #8]
 8002ff4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002ff6:	e007      	b.n	8003008 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	68ba      	ldr	r2, [r7, #8]
 8002ffe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	60da      	str	r2, [r3, #12]
}
 8003008:	bf00      	nop
 800300a:	3714      	adds	r7, #20
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr

08003014 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003014:	b480      	push	{r7}
 8003016:	b085      	sub	sp, #20
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	b2db      	uxtb	r3, r3
 8003022:	3b10      	subs	r3, #16
 8003024:	4a14      	ldr	r2, [pc, #80]	; (8003078 <DMA_CalcBaseAndBitshift+0x64>)
 8003026:	fba2 2303 	umull	r2, r3, r2, r3
 800302a:	091b      	lsrs	r3, r3, #4
 800302c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800302e:	4a13      	ldr	r2, [pc, #76]	; (800307c <DMA_CalcBaseAndBitshift+0x68>)
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	4413      	add	r3, r2
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	461a      	mov	r2, r3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2b03      	cmp	r3, #3
 8003040:	d909      	bls.n	8003056 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800304a:	f023 0303 	bic.w	r3, r3, #3
 800304e:	1d1a      	adds	r2, r3, #4
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	659a      	str	r2, [r3, #88]	; 0x58
 8003054:	e007      	b.n	8003066 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800305e:	f023 0303 	bic.w	r3, r3, #3
 8003062:	687a      	ldr	r2, [r7, #4]
 8003064:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800306a:	4618      	mov	r0, r3
 800306c:	3714      	adds	r7, #20
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	aaaaaaab 	.word	0xaaaaaaab
 800307c:	0801c2e8 	.word	0x0801c2e8

08003080 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003080:	b480      	push	{r7}
 8003082:	b085      	sub	sp, #20
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003088:	2300      	movs	r3, #0
 800308a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003090:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	699b      	ldr	r3, [r3, #24]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d11f      	bne.n	80030da <DMA_CheckFifoParam+0x5a>
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	2b03      	cmp	r3, #3
 800309e:	d856      	bhi.n	800314e <DMA_CheckFifoParam+0xce>
 80030a0:	a201      	add	r2, pc, #4	; (adr r2, 80030a8 <DMA_CheckFifoParam+0x28>)
 80030a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030a6:	bf00      	nop
 80030a8:	080030b9 	.word	0x080030b9
 80030ac:	080030cb 	.word	0x080030cb
 80030b0:	080030b9 	.word	0x080030b9
 80030b4:	0800314f 	.word	0x0800314f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d046      	beq.n	8003152 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030c8:	e043      	b.n	8003152 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ce:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80030d2:	d140      	bne.n	8003156 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030d8:	e03d      	b.n	8003156 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	699b      	ldr	r3, [r3, #24]
 80030de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030e2:	d121      	bne.n	8003128 <DMA_CheckFifoParam+0xa8>
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	2b03      	cmp	r3, #3
 80030e8:	d837      	bhi.n	800315a <DMA_CheckFifoParam+0xda>
 80030ea:	a201      	add	r2, pc, #4	; (adr r2, 80030f0 <DMA_CheckFifoParam+0x70>)
 80030ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030f0:	08003101 	.word	0x08003101
 80030f4:	08003107 	.word	0x08003107
 80030f8:	08003101 	.word	0x08003101
 80030fc:	08003119 	.word	0x08003119
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	73fb      	strb	r3, [r7, #15]
      break;
 8003104:	e030      	b.n	8003168 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800310a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d025      	beq.n	800315e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003116:	e022      	b.n	800315e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800311c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003120:	d11f      	bne.n	8003162 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003126:	e01c      	b.n	8003162 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	2b02      	cmp	r3, #2
 800312c:	d903      	bls.n	8003136 <DMA_CheckFifoParam+0xb6>
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	2b03      	cmp	r3, #3
 8003132:	d003      	beq.n	800313c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003134:	e018      	b.n	8003168 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	73fb      	strb	r3, [r7, #15]
      break;
 800313a:	e015      	b.n	8003168 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003140:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003144:	2b00      	cmp	r3, #0
 8003146:	d00e      	beq.n	8003166 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	73fb      	strb	r3, [r7, #15]
      break;
 800314c:	e00b      	b.n	8003166 <DMA_CheckFifoParam+0xe6>
      break;
 800314e:	bf00      	nop
 8003150:	e00a      	b.n	8003168 <DMA_CheckFifoParam+0xe8>
      break;
 8003152:	bf00      	nop
 8003154:	e008      	b.n	8003168 <DMA_CheckFifoParam+0xe8>
      break;
 8003156:	bf00      	nop
 8003158:	e006      	b.n	8003168 <DMA_CheckFifoParam+0xe8>
      break;
 800315a:	bf00      	nop
 800315c:	e004      	b.n	8003168 <DMA_CheckFifoParam+0xe8>
      break;
 800315e:	bf00      	nop
 8003160:	e002      	b.n	8003168 <DMA_CheckFifoParam+0xe8>
      break;   
 8003162:	bf00      	nop
 8003164:	e000      	b.n	8003168 <DMA_CheckFifoParam+0xe8>
      break;
 8003166:	bf00      	nop
    }
  } 
  
  return status; 
 8003168:	7bfb      	ldrb	r3, [r7, #15]
}
 800316a:	4618      	mov	r0, r3
 800316c:	3714      	adds	r7, #20
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr
 8003176:	bf00      	nop

08003178 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b088      	sub	sp, #32
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8003180:	2300      	movs	r3, #0
 8003182:	61fb      	str	r3, [r7, #28]
 8003184:	2300      	movs	r3, #0
 8003186:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8003188:	4baa      	ldr	r3, [pc, #680]	; (8003434 <HAL_ETH_Init+0x2bc>)
 800318a:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 800318c:	2300      	movs	r3, #0
 800318e:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8003190:	2300      	movs	r3, #0
 8003192:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d101      	bne.n	800319e <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e183      	b.n	80034a6 <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d106      	bne.n	80031b8 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2200      	movs	r2, #0
 80031ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f003 fdb4 	bl	8006d20 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031b8:	2300      	movs	r3, #0
 80031ba:	60bb      	str	r3, [r7, #8]
 80031bc:	4b9e      	ldr	r3, [pc, #632]	; (8003438 <HAL_ETH_Init+0x2c0>)
 80031be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031c0:	4a9d      	ldr	r2, [pc, #628]	; (8003438 <HAL_ETH_Init+0x2c0>)
 80031c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031c6:	6453      	str	r3, [r2, #68]	; 0x44
 80031c8:	4b9b      	ldr	r3, [pc, #620]	; (8003438 <HAL_ETH_Init+0x2c0>)
 80031ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031d0:	60bb      	str	r3, [r7, #8]
 80031d2:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80031d4:	4b99      	ldr	r3, [pc, #612]	; (800343c <HAL_ETH_Init+0x2c4>)
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	4a98      	ldr	r2, [pc, #608]	; (800343c <HAL_ETH_Init+0x2c4>)
 80031da:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80031de:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80031e0:	4b96      	ldr	r3, [pc, #600]	; (800343c <HAL_ETH_Init+0x2c4>)
 80031e2:	685a      	ldr	r2, [r3, #4]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a1b      	ldr	r3, [r3, #32]
 80031e8:	4994      	ldr	r1, [pc, #592]	; (800343c <HAL_ETH_Init+0x2c4>)
 80031ea:	4313      	orrs	r3, r2
 80031ec:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f042 0201 	orr.w	r2, r2, #1
 8003200:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003204:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8003206:	f7ff faa3 	bl	8002750 <HAL_GetTick>
 800320a:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800320c:	e011      	b.n	8003232 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 800320e:	f7ff fa9f 	bl	8002750 <HAL_GetTick>
 8003212:	4602      	mov	r2, r0
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800321c:	d909      	bls.n	8003232 <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2203      	movs	r2, #3
 8003222:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e139      	b.n	80034a6 <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0301 	and.w	r3, r3, #1
 8003240:	2b00      	cmp	r3, #0
 8003242:	d1e4      	bne.n	800320e <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	691b      	ldr	r3, [r3, #16]
 800324a:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 800324c:	69fb      	ldr	r3, [r7, #28]
 800324e:	f023 031c 	bic.w	r3, r3, #28
 8003252:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8003254:	f001 ff80 	bl	8005158 <HAL_RCC_GetHCLKFreq>
 8003258:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	4a78      	ldr	r2, [pc, #480]	; (8003440 <HAL_ETH_Init+0x2c8>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d908      	bls.n	8003274 <HAL_ETH_Init+0xfc>
 8003262:	69bb      	ldr	r3, [r7, #24]
 8003264:	4a77      	ldr	r2, [pc, #476]	; (8003444 <HAL_ETH_Init+0x2cc>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d804      	bhi.n	8003274 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	f043 0308 	orr.w	r3, r3, #8
 8003270:	61fb      	str	r3, [r7, #28]
 8003272:	e027      	b.n	80032c4 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8003274:	69bb      	ldr	r3, [r7, #24]
 8003276:	4a73      	ldr	r2, [pc, #460]	; (8003444 <HAL_ETH_Init+0x2cc>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d908      	bls.n	800328e <HAL_ETH_Init+0x116>
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	4a6d      	ldr	r2, [pc, #436]	; (8003434 <HAL_ETH_Init+0x2bc>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d204      	bcs.n	800328e <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	f043 030c 	orr.w	r3, r3, #12
 800328a:	61fb      	str	r3, [r7, #28]
 800328c:	e01a      	b.n	80032c4 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 800328e:	69bb      	ldr	r3, [r7, #24]
 8003290:	4a68      	ldr	r2, [pc, #416]	; (8003434 <HAL_ETH_Init+0x2bc>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d303      	bcc.n	800329e <HAL_ETH_Init+0x126>
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	4a6b      	ldr	r2, [pc, #428]	; (8003448 <HAL_ETH_Init+0x2d0>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d911      	bls.n	80032c2 <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	4a69      	ldr	r2, [pc, #420]	; (8003448 <HAL_ETH_Init+0x2d0>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d908      	bls.n	80032b8 <HAL_ETH_Init+0x140>
 80032a6:	69bb      	ldr	r3, [r7, #24]
 80032a8:	4a68      	ldr	r2, [pc, #416]	; (800344c <HAL_ETH_Init+0x2d4>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d804      	bhi.n	80032b8 <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	f043 0304 	orr.w	r3, r3, #4
 80032b4:	61fb      	str	r3, [r7, #28]
 80032b6:	e005      	b.n	80032c4 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	f043 0310 	orr.w	r3, r3, #16
 80032be:	61fb      	str	r3, [r7, #28]
 80032c0:	e000      	b.n	80032c4 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 80032c2:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	69fa      	ldr	r2, [r7, #28]
 80032ca:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80032cc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80032d0:	2100      	movs	r1, #0
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 fc17 	bl	8003b06 <HAL_ETH_WritePHYRegister>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d00b      	beq.n	80032f6 <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 80032e2:	6939      	ldr	r1, [r7, #16]
 80032e4:	6878      	ldr	r0, [r7, #4]
 80032e6:	f000 fdcd 	bl	8003e84 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2201      	movs	r2, #1
 80032ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e0d7      	b.n	80034a6 <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 80032f6:	20ff      	movs	r0, #255	; 0xff
 80032f8:	f7ff fa36 	bl	8002768 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	2b00      	cmp	r3, #0
 8003302:	f000 80a5 	beq.w	8003450 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003306:	f7ff fa23 	bl	8002750 <HAL_GetTick>
 800330a:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800330c:	f107 030c 	add.w	r3, r7, #12
 8003310:	461a      	mov	r2, r3
 8003312:	2101      	movs	r1, #1
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	f000 fb8e 	bl	8003a36 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 800331a:	f7ff fa19 	bl	8002750 <HAL_GetTick>
 800331e:	4602      	mov	r2, r0
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	f241 3288 	movw	r2, #5000	; 0x1388
 8003328:	4293      	cmp	r3, r2
 800332a:	d90f      	bls.n	800334c <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8003330:	6939      	ldr	r1, [r7, #16]
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f000 fda6 	bl	8003e84 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8003348:	2303      	movs	r3, #3
 800334a:	e0ac      	b.n	80034a6 <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	f003 0304 	and.w	r3, r3, #4
 8003352:	2b00      	cmp	r3, #0
 8003354:	d0da      	beq.n	800330c <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8003356:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800335a:	2100      	movs	r1, #0
 800335c:	6878      	ldr	r0, [r7, #4]
 800335e:	f000 fbd2 	bl	8003b06 <HAL_ETH_WritePHYRegister>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d00b      	beq.n	8003380 <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800336c:	6939      	ldr	r1, [r7, #16]
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f000 fd88 	bl	8003e84 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2201      	movs	r2, #1
 8003378:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 800337c:	2301      	movs	r3, #1
 800337e:	e092      	b.n	80034a6 <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8003380:	f7ff f9e6 	bl	8002750 <HAL_GetTick>
 8003384:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8003386:	f107 030c 	add.w	r3, r7, #12
 800338a:	461a      	mov	r2, r3
 800338c:	2101      	movs	r1, #1
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f000 fb51 	bl	8003a36 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8003394:	f7ff f9dc 	bl	8002750 <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	f241 3288 	movw	r2, #5000	; 0x1388
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d90f      	bls.n	80033c6 <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80033aa:	6939      	ldr	r1, [r7, #16]
 80033ac:	6878      	ldr	r0, [r7, #4]
 80033ae:	f000 fd69 	bl	8003e84 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2201      	movs	r2, #1
 80033b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	e06f      	b.n	80034a6 <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	f003 0320 	and.w	r3, r3, #32
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d0da      	beq.n	8003386 <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 80033d0:	f107 030c 	add.w	r3, r7, #12
 80033d4:	461a      	mov	r2, r3
 80033d6:	2110      	movs	r1, #16
 80033d8:	6878      	ldr	r0, [r7, #4]
 80033da:	f000 fb2c 	bl	8003a36 <HAL_ETH_ReadPHYRegister>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d00b      	beq.n	80033fc <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80033e8:	6939      	ldr	r1, [r7, #16]
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f000 fd4a 	bl	8003e84 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2201      	movs	r2, #1
 80033f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80033f8:	2301      	movs	r3, #1
 80033fa:	e054      	b.n	80034a6 <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	f003 0304 	and.w	r3, r3, #4
 8003402:	2b00      	cmp	r3, #0
 8003404:	d004      	beq.n	8003410 <HAL_ETH_Init+0x298>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800340c:	60da      	str	r2, [r3, #12]
 800340e:	e002      	b.n	8003416 <HAL_ETH_Init+0x29e>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	f003 0302 	and.w	r3, r3, #2
 800341c:	2b00      	cmp	r3, #0
 800341e:	d003      	beq.n	8003428 <HAL_ETH_Init+0x2b0>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	609a      	str	r2, [r3, #8]
 8003426:	e035      	b.n	8003494 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800342e:	609a      	str	r2, [r3, #8]
 8003430:	e030      	b.n	8003494 <HAL_ETH_Init+0x31c>
 8003432:	bf00      	nop
 8003434:	03938700 	.word	0x03938700
 8003438:	40023800 	.word	0x40023800
 800343c:	40013800 	.word	0x40013800
 8003440:	01312cff 	.word	0x01312cff
 8003444:	02160ebf 	.word	0x02160ebf
 8003448:	05f5e0ff 	.word	0x05f5e0ff
 800344c:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	08db      	lsrs	r3, r3, #3
 8003456:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	085b      	lsrs	r3, r3, #1
 800345e:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8003460:	4313      	orrs	r3, r2
 8003462:	b29b      	uxth	r3, r3
 8003464:	461a      	mov	r2, r3
 8003466:	2100      	movs	r1, #0
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f000 fb4c 	bl	8003b06 <HAL_ETH_WritePHYRegister>
 800346e:	4603      	mov	r3, r0
 8003470:	2b00      	cmp	r3, #0
 8003472:	d00b      	beq.n	800348c <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8003478:	6939      	ldr	r1, [r7, #16]
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f000 fd02 	bl	8003e84 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2201      	movs	r2, #1
 8003484:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e00c      	b.n	80034a6 <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 800348c:	f640 70ff 	movw	r0, #4095	; 0xfff
 8003490:	f7ff f96a 	bl	8002768 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8003494:	6939      	ldr	r1, [r7, #16]
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f000 fcf4 	bl	8003e84 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2201      	movs	r2, #1
 80034a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 80034a4:	2300      	movs	r3, #0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3720      	adds	r7, #32
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop

080034b0 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b087      	sub	sp, #28
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	60b9      	str	r1, [r7, #8]
 80034ba:	607a      	str	r2, [r7, #4]
 80034bc:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 80034be:	2300      	movs	r3, #0
 80034c0:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d101      	bne.n	80034d0 <HAL_ETH_DMATxDescListInit+0x20>
 80034cc:	2302      	movs	r3, #2
 80034ce:	e052      	b.n	8003576 <HAL_ETH_DMATxDescListInit+0xc6>
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2201      	movs	r2, #1
 80034d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2202      	movs	r2, #2
 80034dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	68ba      	ldr	r2, [r7, #8]
 80034e4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 80034e6:	2300      	movs	r3, #0
 80034e8:	617b      	str	r3, [r7, #20]
 80034ea:	e030      	b.n	800354e <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	015b      	lsls	r3, r3, #5
 80034f0:	68ba      	ldr	r2, [r7, #8]
 80034f2:	4413      	add	r3, r2
 80034f4:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80034fc:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8003504:	fb02 f303 	mul.w	r3, r2, r3
 8003508:	687a      	ldr	r2, [r7, #4]
 800350a:	4413      	add	r3, r2
 800350c:	461a      	mov	r2, r3
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	69db      	ldr	r3, [r3, #28]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d105      	bne.n	8003526 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	3b01      	subs	r3, #1
 800352a:	697a      	ldr	r2, [r7, #20]
 800352c:	429a      	cmp	r2, r3
 800352e:	d208      	bcs.n	8003542 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	3301      	adds	r3, #1
 8003534:	015b      	lsls	r3, r3, #5
 8003536:	68ba      	ldr	r2, [r7, #8]
 8003538:	4413      	add	r3, r2
 800353a:	461a      	mov	r2, r3
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	60da      	str	r2, [r3, #12]
 8003540:	e002      	b.n	8003548 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 8003542:	68ba      	ldr	r2, [r7, #8]
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	3301      	adds	r3, #1
 800354c:	617b      	str	r3, [r7, #20]
 800354e:	697a      	ldr	r2, [r7, #20]
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	429a      	cmp	r2, r3
 8003554:	d3ca      	bcc.n	80034ec <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	68ba      	ldr	r2, [r7, #8]
 800355c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003560:	3310      	adds	r3, #16
 8003562:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2201      	movs	r2, #1
 8003568:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8003574:	2300      	movs	r3, #0
}
 8003576:	4618      	mov	r0, r3
 8003578:	371c      	adds	r7, #28
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr

08003582 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8003582:	b480      	push	{r7}
 8003584:	b087      	sub	sp, #28
 8003586:	af00      	add	r7, sp, #0
 8003588:	60f8      	str	r0, [r7, #12]
 800358a:	60b9      	str	r1, [r7, #8]
 800358c:	607a      	str	r2, [r7, #4]
 800358e:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8003590:	2300      	movs	r3, #0
 8003592:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800359a:	2b01      	cmp	r3, #1
 800359c:	d101      	bne.n	80035a2 <HAL_ETH_DMARxDescListInit+0x20>
 800359e:	2302      	movs	r3, #2
 80035a0:	e056      	b.n	8003650 <HAL_ETH_DMARxDescListInit+0xce>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2201      	movs	r2, #1
 80035a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2202      	movs	r2, #2
 80035ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	68ba      	ldr	r2, [r7, #8]
 80035b6:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 80035b8:	2300      	movs	r3, #0
 80035ba:	617b      	str	r3, [r7, #20]
 80035bc:	e034      	b.n	8003628 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	015b      	lsls	r3, r3, #5
 80035c2:	68ba      	ldr	r2, [r7, #8]
 80035c4:	4413      	add	r3, r2
 80035c6:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80035ce:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 80035d0:	693b      	ldr	r3, [r7, #16]
 80035d2:	f244 52f4 	movw	r2, #17908	; 0x45f4
 80035d6:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80035de:	fb02 f303 	mul.w	r3, r2, r3
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	4413      	add	r3, r2
 80035e6:	461a      	mov	r2, r3
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	699b      	ldr	r3, [r3, #24]
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d105      	bne.n	8003600 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	3b01      	subs	r3, #1
 8003604:	697a      	ldr	r2, [r7, #20]
 8003606:	429a      	cmp	r2, r3
 8003608:	d208      	bcs.n	800361c <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	3301      	adds	r3, #1
 800360e:	015b      	lsls	r3, r3, #5
 8003610:	68ba      	ldr	r2, [r7, #8]
 8003612:	4413      	add	r3, r2
 8003614:	461a      	mov	r2, r3
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	60da      	str	r2, [r3, #12]
 800361a:	e002      	b.n	8003622 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 800361c:	68ba      	ldr	r2, [r7, #8]
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	3301      	adds	r3, #1
 8003626:	617b      	str	r3, [r7, #20]
 8003628:	697a      	ldr	r2, [r7, #20]
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	429a      	cmp	r2, r3
 800362e:	d3c6      	bcc.n	80035be <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	68ba      	ldr	r2, [r7, #8]
 8003636:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800363a:	330c      	adds	r3, #12
 800363c:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2201      	movs	r2, #1
 8003642:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2200      	movs	r2, #0
 800364a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800364e:	2300      	movs	r3, #0
}
 8003650:	4618      	mov	r0, r3
 8003652:	371c      	adds	r7, #28
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr

0800365c <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 800365c:	b480      	push	{r7}
 800365e:	b087      	sub	sp, #28
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 8003666:	2300      	movs	r3, #0
 8003668:	617b      	str	r3, [r7, #20]
 800366a:	2300      	movs	r3, #0
 800366c:	60fb      	str	r3, [r7, #12]
 800366e:	2300      	movs	r3, #0
 8003670:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003678:	2b01      	cmp	r3, #1
 800367a:	d101      	bne.n	8003680 <HAL_ETH_TransmitFrame+0x24>
 800367c:	2302      	movs	r3, #2
 800367e:	e0cd      	b.n	800381c <HAL_ETH_TransmitFrame+0x1c0>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2202      	movs	r2, #2
 800368c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d109      	bne.n	80036aa <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2201      	movs	r2, #1
 800369a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 80036a6:	2301      	movs	r3, #1
 80036a8:	e0b8      	b.n	800381c <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	da09      	bge.n	80036c8 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2212      	movs	r2, #18
 80036b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2200      	movs	r2, #0
 80036c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e0a9      	b.n	800381c <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d915      	bls.n	80036fe <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	4a54      	ldr	r2, [pc, #336]	; (8003828 <HAL_ETH_TransmitFrame+0x1cc>)
 80036d6:	fba2 2303 	umull	r2, r3, r2, r3
 80036da:	0a9b      	lsrs	r3, r3, #10
 80036dc:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 80036de:	683a      	ldr	r2, [r7, #0]
 80036e0:	4b51      	ldr	r3, [pc, #324]	; (8003828 <HAL_ETH_TransmitFrame+0x1cc>)
 80036e2:	fba3 1302 	umull	r1, r3, r3, r2
 80036e6:	0a9b      	lsrs	r3, r3, #10
 80036e8:	f240 51f4 	movw	r1, #1524	; 0x5f4
 80036ec:	fb01 f303 	mul.w	r3, r1, r3
 80036f0:	1ad3      	subs	r3, r2, r3
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d005      	beq.n	8003702 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	3301      	adds	r3, #1
 80036fa:	617b      	str	r3, [r7, #20]
 80036fc:	e001      	b.n	8003702 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 80036fe:	2301      	movs	r3, #1
 8003700:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	2b01      	cmp	r3, #1
 8003706:	d11c      	bne.n	8003742 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003712:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8003716:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800371c:	683a      	ldr	r2, [r7, #0]
 800371e:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8003722:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800372e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003732:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	461a      	mov	r2, r3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	62da      	str	r2, [r3, #44]	; 0x2c
 8003740:	e04b      	b.n	80037da <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 8003742:	2300      	movs	r3, #0
 8003744:	613b      	str	r3, [r7, #16]
 8003746:	e044      	b.n	80037d2 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003752:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003756:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d107      	bne.n	800376e <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003768:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800376c:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003772:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8003776:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	3b01      	subs	r3, #1
 800377c:	693a      	ldr	r2, [r7, #16]
 800377e:	429a      	cmp	r2, r3
 8003780:	d116      	bne.n	80037b0 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800378c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003790:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	4a25      	ldr	r2, [pc, #148]	; (800382c <HAL_ETH_TransmitFrame+0x1d0>)
 8003796:	fb02 f203 	mul.w	r2, r2, r3
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	4413      	add	r3, r2
 800379e:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80037a2:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037a8:	68fa      	ldr	r2, [r7, #12]
 80037aa:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80037ae:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ba:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80037be:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	461a      	mov	r2, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	3301      	adds	r3, #1
 80037d0:	613b      	str	r3, [r7, #16]
 80037d2:	693a      	ldr	r2, [r7, #16]
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	429a      	cmp	r2, r3
 80037d8:	d3b6      	bcc.n	8003748 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80037e2:	3314      	adds	r3, #20
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0304 	and.w	r3, r3, #4
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d00d      	beq.n	800380a <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80037f6:	3314      	adds	r3, #20
 80037f8:	2204      	movs	r2, #4
 80037fa:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003804:	3304      	adds	r3, #4
 8003806:	2200      	movs	r2, #0
 8003808:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2201      	movs	r2, #1
 800380e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800381a:	2300      	movs	r3, #0
}
 800381c:	4618      	mov	r0, r3
 800381e:	371c      	adds	r7, #28
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr
 8003828:	ac02b00b 	.word	0xac02b00b
 800382c:	fffffa0c 	.word	0xfffffa0c

08003830 <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 8003830:	b480      	push	{r7}
 8003832:	b085      	sub	sp, #20
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0U;
 8003838:	2300      	movs	r3, #0
 800383a:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003842:	2b01      	cmp	r3, #1
 8003844:	d101      	bne.n	800384a <HAL_ETH_GetReceivedFrame_IT+0x1a>
 8003846:	2302      	movs	r3, #2
 8003848:	e074      	b.n	8003934 <HAL_ETH_GetReceivedFrame_IT+0x104>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2201      	movs	r2, #1
 800384e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2202      	movs	r2, #2
 8003856:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 800385a:	e05a      	b.n	8003912 <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	3301      	adds	r3, #1
 8003860:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800386c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003870:	d10d      	bne.n	800388e <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1U;   
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2201      	movs	r2, #1
 800387e:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	461a      	mov	r2, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	629a      	str	r2, [r3, #40]	; 0x28
 800388c:	e041      	b.n	8003912 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003898:	2b00      	cmp	r3, #0
 800389a:	d10b      	bne.n	80038b4 <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038a0:	1c5a      	adds	r2, r3, #1
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038aa:	68db      	ldr	r3, [r3, #12]
 80038ac:	461a      	mov	r2, r3
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	629a      	str	r2, [r3, #40]	; 0x28
 80038b2:	e02e      	b.n	8003912 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038c0:	1c5a      	adds	r2, r3, #1
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1U)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d103      	bne.n	80038d6 <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	0c1b      	lsrs	r3, r3, #16
 80038de:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80038e2:	1f1a      	subs	r2, r3, #4
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ec:	689a      	ldr	r2, [r3, #8]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	461a      	mov	r2, r3
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2201      	movs	r2, #1
 8003902:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2200      	movs	r2, #0
 800390a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 800390e:	2300      	movs	r3, #0
 8003910:	e010      	b.n	8003934 <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	2b00      	cmp	r3, #0
 800391a:	db02      	blt.n	8003922 <HAL_ETH_GetReceivedFrame_IT+0xf2>
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2b03      	cmp	r3, #3
 8003920:	d99c      	bls.n	800385c <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2201      	movs	r2, #1
 8003926:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2200      	movs	r2, #0
 800392e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
}
 8003934:	4618      	mov	r0, r3
 8003936:	3714      	adds	r7, #20
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr

08003940 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b082      	sub	sp, #8
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003950:	3314      	adds	r3, #20
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003958:	2b40      	cmp	r3, #64	; 0x40
 800395a:	d112      	bne.n	8003982 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f003 fa8d 	bl	8006e7c <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800396a:	3314      	adds	r3, #20
 800396c:	2240      	movs	r2, #64	; 0x40
 800396e:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003980:	e01b      	b.n	80039ba <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800398a:	3314      	adds	r3, #20
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0301 	and.w	r3, r3, #1
 8003992:	2b01      	cmp	r3, #1
 8003994:	d111      	bne.n	80039ba <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f000 f839 	bl	8003a0e <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039a4:	3314      	adds	r3, #20
 80039a6:	2201      	movs	r2, #1
 80039a8:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2201      	movs	r2, #1
 80039ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039c2:	3314      	adds	r3, #20
 80039c4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80039c8:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039d2:	3314      	adds	r3, #20
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80039da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039de:	d112      	bne.n	8003a06 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f000 f81e 	bl	8003a22 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039ee:	3314      	adds	r3, #20
 80039f0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80039f4:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2201      	movs	r2, #1
 80039fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8003a06:	bf00      	nop
 8003a08:	3708      	adds	r7, #8
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}

08003a0e <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8003a0e:	b480      	push	{r7}
 8003a10:	b083      	sub	sp, #12
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8003a16:	bf00      	nop
 8003a18:	370c      	adds	r7, #12
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr

08003a22 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8003a22:	b480      	push	{r7}
 8003a24:	b083      	sub	sp, #12
 8003a26:	af00      	add	r7, sp, #0
 8003a28:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8003a2a:	bf00      	nop
 8003a2c:	370c      	adds	r7, #12
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a34:	4770      	bx	lr

08003a36 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8003a36:	b580      	push	{r7, lr}
 8003a38:	b086      	sub	sp, #24
 8003a3a:	af00      	add	r7, sp, #0
 8003a3c:	60f8      	str	r0, [r7, #12]
 8003a3e:	460b      	mov	r3, r1
 8003a40:	607a      	str	r2, [r7, #4]
 8003a42:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 8003a44:	2300      	movs	r3, #0
 8003a46:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003a52:	b2db      	uxtb	r3, r3
 8003a54:	2b82      	cmp	r3, #130	; 0x82
 8003a56:	d101      	bne.n	8003a5c <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8003a58:	2302      	movs	r3, #2
 8003a5a:	e050      	b.n	8003afe <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2282      	movs	r2, #130	; 0x82
 8003a60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	691b      	ldr	r3, [r3, #16]
 8003a6a:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	f003 031c 	and.w	r3, r3, #28
 8003a72:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	8a1b      	ldrh	r3, [r3, #16]
 8003a78:	02db      	lsls	r3, r3, #11
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	697a      	ldr	r2, [r7, #20]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8003a82:	897b      	ldrh	r3, [r7, #10]
 8003a84:	019b      	lsls	r3, r3, #6
 8003a86:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8003a8a:	697a      	ldr	r2, [r7, #20]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	f023 0302 	bic.w	r3, r3, #2
 8003a96:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	f043 0301 	orr.w	r3, r3, #1
 8003a9e:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	697a      	ldr	r2, [r7, #20]
 8003aa6:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8003aa8:	f7fe fe52 	bl	8002750 <HAL_GetTick>
 8003aac:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003aae:	e015      	b.n	8003adc <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8003ab0:	f7fe fe4e 	bl	8002750 <HAL_GetTick>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	1ad3      	subs	r3, r2, r3
 8003aba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003abe:	d309      	bcc.n	8003ad4 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2200      	movs	r2, #0
 8003acc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8003ad0:	2303      	movs	r3, #3
 8003ad2:	e014      	b.n	8003afe <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	691b      	ldr	r3, [r3, #16]
 8003ada:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	f003 0301 	and.w	r3, r3, #1
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d1e4      	bne.n	8003ab0 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	695b      	ldr	r3, [r3, #20]
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	461a      	mov	r2, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2201      	movs	r2, #1
 8003af8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8003afc:	2300      	movs	r3, #0
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3718      	adds	r7, #24
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}

08003b06 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8003b06:	b580      	push	{r7, lr}
 8003b08:	b086      	sub	sp, #24
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	60f8      	str	r0, [r7, #12]
 8003b0e:	460b      	mov	r3, r1
 8003b10:	607a      	str	r2, [r7, #4]
 8003b12:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8003b14:	2300      	movs	r3, #0
 8003b16:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	2b42      	cmp	r3, #66	; 0x42
 8003b26:	d101      	bne.n	8003b2c <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8003b28:	2302      	movs	r3, #2
 8003b2a:	e04e      	b.n	8003bca <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2242      	movs	r2, #66	; 0x42
 8003b30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	691b      	ldr	r3, [r3, #16]
 8003b3a:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	f003 031c 	and.w	r3, r3, #28
 8003b42:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	8a1b      	ldrh	r3, [r3, #16]
 8003b48:	02db      	lsls	r3, r3, #11
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	697a      	ldr	r2, [r7, #20]
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8003b52:	897b      	ldrh	r3, [r7, #10]
 8003b54:	019b      	lsls	r3, r3, #6
 8003b56:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8003b5a:	697a      	ldr	r2, [r7, #20]
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	f043 0302 	orr.w	r3, r3, #2
 8003b66:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	f043 0301 	orr.w	r3, r3, #1
 8003b6e:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	b29a      	uxth	r2, r3
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	697a      	ldr	r2, [r7, #20]
 8003b80:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8003b82:	f7fe fde5 	bl	8002750 <HAL_GetTick>
 8003b86:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003b88:	e015      	b.n	8003bb6 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8003b8a:	f7fe fde1 	bl	8002750 <HAL_GetTick>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b98:	d309      	bcc.n	8003bae <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8003baa:	2303      	movs	r3, #3
 8003bac:	e00d      	b.n	8003bca <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	691b      	ldr	r3, [r3, #16]
 8003bb4:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	f003 0301 	and.w	r3, r3, #1
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d1e4      	bne.n	8003b8a <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8003bc8:	2300      	movs	r3, #0
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	3718      	adds	r7, #24
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}

08003bd2 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 8003bd2:	b580      	push	{r7, lr}
 8003bd4:	b082      	sub	sp, #8
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d101      	bne.n	8003be8 <HAL_ETH_Start+0x16>
 8003be4:	2302      	movs	r3, #2
 8003be6:	e01f      	b.n	8003c28 <HAL_ETH_Start+0x56>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2202      	movs	r2, #2
 8003bf4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f000 fb45 	bl	8004288 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f000 fb7c 	bl	80042fc <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	f000 fc13 	bl	8004430 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	f000 fbb0 	bl	8004370 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f000 fbdd 	bl	80043d0 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2201      	movs	r2, #1
 8003c1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8003c26:	2300      	movs	r3, #0
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	3708      	adds	r7, #8
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}

08003c30 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b082      	sub	sp, #8
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d101      	bne.n	8003c46 <HAL_ETH_Stop+0x16>
 8003c42:	2302      	movs	r3, #2
 8003c44:	e01f      	b.n	8003c86 <HAL_ETH_Stop+0x56>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2201      	movs	r2, #1
 8003c4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2202      	movs	r2, #2
 8003c52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f000 fba2 	bl	80043a0 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	f000 fbcf 	bl	8004400 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f000 fb67 	bl	8004336 <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	f000 fbe1 	bl	8004430 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f000 fb27 	bl	80042c2 <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8003c84:	2300      	movs	r3, #0
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	3708      	adds	r7, #8
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
	...

08003c90 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d101      	bne.n	8003cac <HAL_ETH_ConfigMAC+0x1c>
 8003ca8:	2302      	movs	r3, #2
 8003caa:	e0e4      	b.n	8003e76 <HAL_ETH_ConfigMAC+0x1e6>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2202      	movs	r2, #2
 8003cb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	f000 80b1 	beq.w	8003e26 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003ccc:	68fa      	ldr	r2, [r7, #12]
 8003cce:	4b6c      	ldr	r3, [pc, #432]	; (8003e80 <HAL_ETH_ConfigMAC+0x1f0>)
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8003cdc:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 8003ce2:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 8003ce8:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 8003cee:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 8003cf4:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 8003cfa:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 8003d00:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 8003d06:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 8003d0c:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 8003d12:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 8003d18:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 8003d1e:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8003d20:	68fa      	ldr	r2, [r7, #12]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68fa      	ldr	r2, [r7, #12]
 8003d2c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003d36:	2001      	movs	r0, #1
 8003d38:	f7fe fd16 	bl	8002768 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1; 
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	68fa      	ldr	r2, [r7, #12]
 8003d42:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8003d4c:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8003d52:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8003d58:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 8003d5e:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8003d64:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 8003d6a:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8003d76:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8003d78:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFFR;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8003d82:	2001      	movs	r0, #1
 8003d84:	f7fe fcf0 	bl	8002768 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg1;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	68fa      	ldr	r2, [r7, #12]
 8003d8e:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	683a      	ldr	r2, [r7, #0]
 8003d96:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003d98:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	683a      	ldr	r2, [r7, #0]
 8003da0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003da2:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg1 = (heth->Instance)->MACFCR;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	699b      	ldr	r3, [r3, #24]
 8003daa:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003dac:	68fa      	ldr	r2, [r7, #12]
 8003dae:	f64f 7341 	movw	r3, #65345	; 0xff41
 8003db2:	4013      	ands	r3, r2
 8003db4:	60fb      	str	r3, [r7, #12]
     
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dba:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8003dc0:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 8003dc6:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8003dcc:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 8003dd2:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8003dd8:	4313      	orrs	r3, r2
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8003dda:	68fa      	ldr	r2, [r7, #12]
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	68fa      	ldr	r2, [r7, #12]
 8003de6:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFCR;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	699b      	ldr	r3, [r3, #24]
 8003dee:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8003df0:	2001      	movs	r0, #1
 8003df2:	f7fe fcb9 	bl	8002768 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg1;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	68fa      	ldr	r2, [r7, #12]
 8003dfc:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg1 = (heth->Instance)->MACVLANTR;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	69db      	ldr	r3, [r3, #28]
 8003e14:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 8003e16:	2001      	movs	r0, #1
 8003e18:	f7fe fca6 	bl	8002768 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg1;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	68fa      	ldr	r2, [r7, #12]
 8003e22:	61da      	str	r2, [r3, #28]
 8003e24:	e01e      	b.n	8003e64 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8003e34:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	689a      	ldr	r2, [r3, #8]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	68fa      	ldr	r2, [r7, #12]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	68fa      	ldr	r2, [r7, #12]
 8003e4c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003e56:	2001      	movs	r0, #1
 8003e58:	f7fe fc86 	bl	8002768 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	68fa      	ldr	r2, [r7, #12]
 8003e62:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 8003e74:	2300      	movs	r3, #0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3710      	adds	r7, #16
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	ff20810f 	.word	0xff20810f

08003e84 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b0b0      	sub	sp, #192	; 0xc0
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
 8003e8c:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d007      	beq.n	8003eaa <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ea0:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003ea8:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	69db      	ldr	r3, [r3, #28]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d103      	bne.n	8003ed2 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8003eca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ece:	663b      	str	r3, [r7, #96]	; 0x60
 8003ed0:	e001      	b.n	8003ed6 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8003ed6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003eda:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8003edc:	2300      	movs	r3, #0
 8003ede:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8003eec:	2300      	movs	r3, #0
 8003eee:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8003ef0:	2340      	movs	r3, #64	; 0x40
 8003ef2:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8003efa:	2300      	movs	r3, #0
 8003efc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8003f00:	2300      	movs	r3, #0
 8003f02:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8003f06:	2300      	movs	r3, #0
 8003f08:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 8003f12:	2300      	movs	r3, #0
 8003f14:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8003f24:	2380      	movs	r3, #128	; 0x80
 8003f26:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8003f30:	2300      	movs	r3, #0
 8003f32:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8003f36:	2300      	movs	r3, #0
 8003f38:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8003f42:	2300      	movs	r3, #0
 8003f44:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003f58:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003f5c:	4bac      	ldr	r3, [pc, #688]	; (8004210 <ETH_MACDMAConfig+0x38c>)
 8003f5e:	4013      	ands	r3, r2
 8003f60:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8003f64:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8003f66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8003f68:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8003f6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8003f6c:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 8003f6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8003f70:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8003f76:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8003f78:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8003f7a:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8003f7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 8003f7e:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8003f84:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8003f86:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8003f88:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8003f8a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8003f8c:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 8003f8e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8003f90:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8003f92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8003f94:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8003f96:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8003f98:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8003f9a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003fac:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003fb8:	2001      	movs	r0, #1
 8003fba:	f7fe fbd5 	bl	8002768 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003fc6:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8003fc8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8003fca:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8003fcc:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8003fce:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8003fd0:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 8003fd2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8003fd6:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8003fd8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8003fdc:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8003fde:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8003fe2:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8003fe4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8003fe8:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8003fec:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8003ff4:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8003ff6:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8004002:	2001      	movs	r0, #1
 8004004:	f7fe fbb0 	bl	8002768 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004010:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800401a:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8004024:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	699b      	ldr	r3, [r3, #24]
 800402c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8004030:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004034:	f64f 7341 	movw	r3, #65345	; 0xff41
 8004038:	4013      	ands	r3, r2
 800403a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 800403e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004042:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8004044:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8004048:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 800404a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 800404e:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8004050:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8004054:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8004056:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 800405a:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 800405c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8004060:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8004062:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004066:	4313      	orrs	r3, r2
 8004068:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004074:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	699b      	ldr	r3, [r3, #24]
 800407c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8004080:	2001      	movs	r0, #1
 8004082:	f7fe fb71 	bl	8002768 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800408e:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8004090:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8004094:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	430a      	orrs	r2, r1
 800409e:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	69db      	ldr	r3, [r3, #28]
 80040a6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80040aa:	2001      	movs	r0, #1
 80040ac:	f7fe fb5c 	bl	8002768 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80040b8:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 80040ba:	2300      	movs	r3, #0
 80040bc:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 80040be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80040c2:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 80040c4:	2300      	movs	r3, #0
 80040c6:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 80040c8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80040cc:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80040ce:	2300      	movs	r3, #0
 80040d0:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 80040d2:	2300      	movs	r3, #0
 80040d4:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 80040d6:	2300      	movs	r3, #0
 80040d8:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80040da:	2300      	movs	r3, #0
 80040dc:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 80040de:	2304      	movs	r3, #4
 80040e0:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 80040e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80040e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 80040e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80040ec:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80040ee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80040f2:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80040f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80040f8:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 80040fa:	2380      	movs	r3, #128	; 0x80
 80040fc:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 80040fe:	2300      	movs	r3, #0
 8004100:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8004102:	2300      	movs	r3, #0
 8004104:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800410e:	3318      	adds	r3, #24
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8004116:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800411a:	4b3e      	ldr	r3, [pc, #248]	; (8004214 <ETH_MACDMAConfig+0x390>)
 800411c:	4013      	ands	r3, r2
 800411e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8004122:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8004124:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8004126:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8004128:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 800412a:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 800412c:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 800412e:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8004130:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8004132:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8004134:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8004136:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8004138:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 800413a:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 800413c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 800413e:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8004140:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8004142:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8004144:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004148:	4313      	orrs	r3, r2
 800414a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004156:	3318      	adds	r3, #24
 8004158:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800415c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004166:	3318      	adds	r3, #24
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800416e:	2001      	movs	r0, #1
 8004170:	f7fe fafa 	bl	8002768 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800417c:	3318      	adds	r3, #24
 800417e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004182:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8004184:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8004186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8004188:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800418a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 800418c:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 800418e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8004190:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 8004192:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8004194:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 8004196:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004198:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 800419a:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 800419c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 800419e:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80041a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041ac:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80041bc:	2001      	movs	r0, #1
 80041be:	f7fe fad3 	bl	8002768 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041ca:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80041ce:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	699b      	ldr	r3, [r3, #24]
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d10f      	bne.n	80041f8 <ETH_MACDMAConfig+0x374>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041e0:	331c      	adds	r3, #28
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80041ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80041f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041f4:	331c      	adds	r3, #28
 80041f6:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	695b      	ldr	r3, [r3, #20]
 80041fc:	461a      	mov	r2, r3
 80041fe:	2100      	movs	r1, #0
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f000 f809 	bl	8004218 <ETH_MACAddressConfig>
}
 8004206:	bf00      	nop
 8004208:	37c0      	adds	r7, #192	; 0xc0
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}
 800420e:	bf00      	nop
 8004210:	ff20810f 	.word	0xff20810f
 8004214:	f8de3f23 	.word	0xf8de3f23

08004218 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004218:	b480      	push	{r7}
 800421a:	b087      	sub	sp, #28
 800421c:	af00      	add	r7, sp, #0
 800421e:	60f8      	str	r0, [r7, #12]
 8004220:	60b9      	str	r1, [r7, #8]
 8004222:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	3305      	adds	r3, #5
 8004228:	781b      	ldrb	r3, [r3, #0]
 800422a:	021b      	lsls	r3, r3, #8
 800422c:	687a      	ldr	r2, [r7, #4]
 800422e:	3204      	adds	r2, #4
 8004230:	7812      	ldrb	r2, [r2, #0]
 8004232:	4313      	orrs	r3, r2
 8004234:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8004236:	68ba      	ldr	r2, [r7, #8]
 8004238:	4b11      	ldr	r3, [pc, #68]	; (8004280 <ETH_MACAddressConfig+0x68>)
 800423a:	4413      	add	r3, r2
 800423c:	461a      	mov	r2, r3
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	3303      	adds	r3, #3
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	061a      	lsls	r2, r3, #24
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	3302      	adds	r3, #2
 800424e:	781b      	ldrb	r3, [r3, #0]
 8004250:	041b      	lsls	r3, r3, #16
 8004252:	431a      	orrs	r2, r3
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	3301      	adds	r3, #1
 8004258:	781b      	ldrb	r3, [r3, #0]
 800425a:	021b      	lsls	r3, r3, #8
 800425c:	4313      	orrs	r3, r2
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	7812      	ldrb	r2, [r2, #0]
 8004262:	4313      	orrs	r3, r2
 8004264:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8004266:	68ba      	ldr	r2, [r7, #8]
 8004268:	4b06      	ldr	r3, [pc, #24]	; (8004284 <ETH_MACAddressConfig+0x6c>)
 800426a:	4413      	add	r3, r2
 800426c:	461a      	mov	r2, r3
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	6013      	str	r3, [r2, #0]
}
 8004272:	bf00      	nop
 8004274:	371c      	adds	r7, #28
 8004276:	46bd      	mov	sp, r7
 8004278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop
 8004280:	40028040 	.word	0x40028040
 8004284:	40028044 	.word	0x40028044

08004288 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8004288:	b580      	push	{r7, lr}
 800428a:	b084      	sub	sp, #16
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8004290:	2300      	movs	r3, #0
 8004292:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f042 0208 	orr.w	r2, r2, #8
 80042a2:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80042ac:	2001      	movs	r0, #1
 80042ae:	f000 f8e9 	bl	8004484 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	68fa      	ldr	r2, [r7, #12]
 80042b8:	601a      	str	r2, [r3, #0]
}
 80042ba:	bf00      	nop
 80042bc:	3710      	adds	r7, #16
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}

080042c2 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 80042c2:	b580      	push	{r7, lr}
 80042c4:	b084      	sub	sp, #16
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80042ca:	2300      	movs	r3, #0
 80042cc:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f022 0208 	bic.w	r2, r2, #8
 80042dc:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80042e6:	2001      	movs	r0, #1
 80042e8:	f000 f8cc 	bl	8004484 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	68fa      	ldr	r2, [r7, #12]
 80042f2:	601a      	str	r2, [r3, #0]
}
 80042f4:	bf00      	nop
 80042f6:	3710      	adds	r7, #16
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}

080042fc <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b084      	sub	sp, #16
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8004304:	2300      	movs	r3, #0
 8004306:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f042 0204 	orr.w	r2, r2, #4
 8004316:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8004320:	2001      	movs	r0, #1
 8004322:	f000 f8af 	bl	8004484 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	68fa      	ldr	r2, [r7, #12]
 800432c:	601a      	str	r2, [r3, #0]
}
 800432e:	bf00      	nop
 8004330:	3710      	adds	r7, #16
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}

08004336 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8004336:	b580      	push	{r7, lr}
 8004338:	b084      	sub	sp, #16
 800433a:	af00      	add	r7, sp, #0
 800433c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800433e:	2300      	movs	r3, #0
 8004340:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f022 0204 	bic.w	r2, r2, #4
 8004350:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800435a:	2001      	movs	r0, #1
 800435c:	f000 f892 	bl	8004484 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	68fa      	ldr	r2, [r7, #12]
 8004366:	601a      	str	r2, [r3, #0]
}
 8004368:	bf00      	nop
 800436a:	3710      	adds	r7, #16
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}

08004370 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8004370:	b480      	push	{r7}
 8004372:	b083      	sub	sp, #12
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004380:	3318      	adds	r3, #24
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800438c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004390:	3318      	adds	r3, #24
 8004392:	601a      	str	r2, [r3, #0]
}
 8004394:	bf00      	nop
 8004396:	370c      	adds	r7, #12
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr

080043a0 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 80043a0:	b480      	push	{r7}
 80043a2:	b083      	sub	sp, #12
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80043b0:	3318      	adds	r3, #24
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80043c0:	3318      	adds	r3, #24
 80043c2:	601a      	str	r2, [r3, #0]
}
 80043c4:	bf00      	nop
 80043c6:	370c      	adds	r7, #12
 80043c8:	46bd      	mov	sp, r7
 80043ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ce:	4770      	bx	lr

080043d0 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80043e0:	3318      	adds	r3, #24
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f042 0202 	orr.w	r2, r2, #2
 80043ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80043f0:	3318      	adds	r3, #24
 80043f2:	601a      	str	r2, [r3, #0]
}
 80043f4:	bf00      	nop
 80043f6:	370c      	adds	r7, #12
 80043f8:	46bd      	mov	sp, r7
 80043fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fe:	4770      	bx	lr

08004400 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8004400:	b480      	push	{r7}
 8004402:	b083      	sub	sp, #12
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004410:	3318      	adds	r3, #24
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f022 0202 	bic.w	r2, r2, #2
 800441c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004420:	3318      	adds	r3, #24
 8004422:	601a      	str	r2, [r3, #0]
}
 8004424:	bf00      	nop
 8004426:	370c      	adds	r7, #12
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr

08004430 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8004438:	2300      	movs	r3, #0
 800443a:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004444:	3318      	adds	r3, #24
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004450:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004454:	3318      	adds	r3, #24
 8004456:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004460:	3318      	adds	r3, #24
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8004466:	2001      	movs	r0, #1
 8004468:	f000 f80c 	bl	8004484 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	68fa      	ldr	r2, [r7, #12]
 8004472:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004476:	3318      	adds	r3, #24
 8004478:	601a      	str	r2, [r3, #0]
}
 800447a:	bf00      	nop
 800447c:	3710      	adds	r7, #16
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}
	...

08004484 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8004484:	b480      	push	{r7}
 8004486:	b085      	sub	sp, #20
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800448c:	4b0b      	ldr	r3, [pc, #44]	; (80044bc <ETH_Delay+0x38>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a0b      	ldr	r2, [pc, #44]	; (80044c0 <ETH_Delay+0x3c>)
 8004492:	fba2 2303 	umull	r2, r3, r2, r3
 8004496:	0a5b      	lsrs	r3, r3, #9
 8004498:	687a      	ldr	r2, [r7, #4]
 800449a:	fb02 f303 	mul.w	r3, r2, r3
 800449e:	60fb      	str	r3, [r7, #12]
  do 
  {
    __NOP();
 80044a0:	bf00      	nop
  } 
  while (Delay --);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	1e5a      	subs	r2, r3, #1
 80044a6:	60fa      	str	r2, [r7, #12]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d1f9      	bne.n	80044a0 <ETH_Delay+0x1c>
}
 80044ac:	bf00      	nop
 80044ae:	bf00      	nop
 80044b0:	3714      	adds	r7, #20
 80044b2:	46bd      	mov	sp, r7
 80044b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop
 80044bc:	20000004 	.word	0x20000004
 80044c0:	10624dd3 	.word	0x10624dd3

080044c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b089      	sub	sp, #36	; 0x24
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
 80044cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80044ce:	2300      	movs	r3, #0
 80044d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80044d2:	2300      	movs	r3, #0
 80044d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80044d6:	2300      	movs	r3, #0
 80044d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044da:	2300      	movs	r3, #0
 80044dc:	61fb      	str	r3, [r7, #28]
 80044de:	e16b      	b.n	80047b8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80044e0:	2201      	movs	r2, #1
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	fa02 f303 	lsl.w	r3, r2, r3
 80044e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	697a      	ldr	r2, [r7, #20]
 80044f0:	4013      	ands	r3, r2
 80044f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80044f4:	693a      	ldr	r2, [r7, #16]
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	429a      	cmp	r2, r3
 80044fa:	f040 815a 	bne.w	80047b2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	f003 0303 	and.w	r3, r3, #3
 8004506:	2b01      	cmp	r3, #1
 8004508:	d005      	beq.n	8004516 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004512:	2b02      	cmp	r3, #2
 8004514:	d130      	bne.n	8004578 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800451c:	69fb      	ldr	r3, [r7, #28]
 800451e:	005b      	lsls	r3, r3, #1
 8004520:	2203      	movs	r2, #3
 8004522:	fa02 f303 	lsl.w	r3, r2, r3
 8004526:	43db      	mvns	r3, r3
 8004528:	69ba      	ldr	r2, [r7, #24]
 800452a:	4013      	ands	r3, r2
 800452c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	68da      	ldr	r2, [r3, #12]
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	005b      	lsls	r3, r3, #1
 8004536:	fa02 f303 	lsl.w	r3, r2, r3
 800453a:	69ba      	ldr	r2, [r7, #24]
 800453c:	4313      	orrs	r3, r2
 800453e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	69ba      	ldr	r2, [r7, #24]
 8004544:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800454c:	2201      	movs	r2, #1
 800454e:	69fb      	ldr	r3, [r7, #28]
 8004550:	fa02 f303 	lsl.w	r3, r2, r3
 8004554:	43db      	mvns	r3, r3
 8004556:	69ba      	ldr	r2, [r7, #24]
 8004558:	4013      	ands	r3, r2
 800455a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	091b      	lsrs	r3, r3, #4
 8004562:	f003 0201 	and.w	r2, r3, #1
 8004566:	69fb      	ldr	r3, [r7, #28]
 8004568:	fa02 f303 	lsl.w	r3, r2, r3
 800456c:	69ba      	ldr	r2, [r7, #24]
 800456e:	4313      	orrs	r3, r2
 8004570:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	69ba      	ldr	r2, [r7, #24]
 8004576:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	f003 0303 	and.w	r3, r3, #3
 8004580:	2b03      	cmp	r3, #3
 8004582:	d017      	beq.n	80045b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	005b      	lsls	r3, r3, #1
 800458e:	2203      	movs	r2, #3
 8004590:	fa02 f303 	lsl.w	r3, r2, r3
 8004594:	43db      	mvns	r3, r3
 8004596:	69ba      	ldr	r2, [r7, #24]
 8004598:	4013      	ands	r3, r2
 800459a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	689a      	ldr	r2, [r3, #8]
 80045a0:	69fb      	ldr	r3, [r7, #28]
 80045a2:	005b      	lsls	r3, r3, #1
 80045a4:	fa02 f303 	lsl.w	r3, r2, r3
 80045a8:	69ba      	ldr	r2, [r7, #24]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	69ba      	ldr	r2, [r7, #24]
 80045b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	f003 0303 	and.w	r3, r3, #3
 80045bc:	2b02      	cmp	r3, #2
 80045be:	d123      	bne.n	8004608 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	08da      	lsrs	r2, r3, #3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	3208      	adds	r2, #8
 80045c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80045ce:	69fb      	ldr	r3, [r7, #28]
 80045d0:	f003 0307 	and.w	r3, r3, #7
 80045d4:	009b      	lsls	r3, r3, #2
 80045d6:	220f      	movs	r2, #15
 80045d8:	fa02 f303 	lsl.w	r3, r2, r3
 80045dc:	43db      	mvns	r3, r3
 80045de:	69ba      	ldr	r2, [r7, #24]
 80045e0:	4013      	ands	r3, r2
 80045e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	691a      	ldr	r2, [r3, #16]
 80045e8:	69fb      	ldr	r3, [r7, #28]
 80045ea:	f003 0307 	and.w	r3, r3, #7
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	fa02 f303 	lsl.w	r3, r2, r3
 80045f4:	69ba      	ldr	r2, [r7, #24]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80045fa:	69fb      	ldr	r3, [r7, #28]
 80045fc:	08da      	lsrs	r2, r3, #3
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	3208      	adds	r2, #8
 8004602:	69b9      	ldr	r1, [r7, #24]
 8004604:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800460e:	69fb      	ldr	r3, [r7, #28]
 8004610:	005b      	lsls	r3, r3, #1
 8004612:	2203      	movs	r2, #3
 8004614:	fa02 f303 	lsl.w	r3, r2, r3
 8004618:	43db      	mvns	r3, r3
 800461a:	69ba      	ldr	r2, [r7, #24]
 800461c:	4013      	ands	r3, r2
 800461e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	f003 0203 	and.w	r2, r3, #3
 8004628:	69fb      	ldr	r3, [r7, #28]
 800462a:	005b      	lsls	r3, r3, #1
 800462c:	fa02 f303 	lsl.w	r3, r2, r3
 8004630:	69ba      	ldr	r2, [r7, #24]
 8004632:	4313      	orrs	r3, r2
 8004634:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	69ba      	ldr	r2, [r7, #24]
 800463a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004644:	2b00      	cmp	r3, #0
 8004646:	f000 80b4 	beq.w	80047b2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800464a:	2300      	movs	r3, #0
 800464c:	60fb      	str	r3, [r7, #12]
 800464e:	4b60      	ldr	r3, [pc, #384]	; (80047d0 <HAL_GPIO_Init+0x30c>)
 8004650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004652:	4a5f      	ldr	r2, [pc, #380]	; (80047d0 <HAL_GPIO_Init+0x30c>)
 8004654:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004658:	6453      	str	r3, [r2, #68]	; 0x44
 800465a:	4b5d      	ldr	r3, [pc, #372]	; (80047d0 <HAL_GPIO_Init+0x30c>)
 800465c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800465e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004662:	60fb      	str	r3, [r7, #12]
 8004664:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004666:	4a5b      	ldr	r2, [pc, #364]	; (80047d4 <HAL_GPIO_Init+0x310>)
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	089b      	lsrs	r3, r3, #2
 800466c:	3302      	adds	r3, #2
 800466e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004672:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004674:	69fb      	ldr	r3, [r7, #28]
 8004676:	f003 0303 	and.w	r3, r3, #3
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	220f      	movs	r2, #15
 800467e:	fa02 f303 	lsl.w	r3, r2, r3
 8004682:	43db      	mvns	r3, r3
 8004684:	69ba      	ldr	r2, [r7, #24]
 8004686:	4013      	ands	r3, r2
 8004688:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4a52      	ldr	r2, [pc, #328]	; (80047d8 <HAL_GPIO_Init+0x314>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d02b      	beq.n	80046ea <HAL_GPIO_Init+0x226>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	4a51      	ldr	r2, [pc, #324]	; (80047dc <HAL_GPIO_Init+0x318>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d025      	beq.n	80046e6 <HAL_GPIO_Init+0x222>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	4a50      	ldr	r2, [pc, #320]	; (80047e0 <HAL_GPIO_Init+0x31c>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d01f      	beq.n	80046e2 <HAL_GPIO_Init+0x21e>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	4a4f      	ldr	r2, [pc, #316]	; (80047e4 <HAL_GPIO_Init+0x320>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d019      	beq.n	80046de <HAL_GPIO_Init+0x21a>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	4a4e      	ldr	r2, [pc, #312]	; (80047e8 <HAL_GPIO_Init+0x324>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d013      	beq.n	80046da <HAL_GPIO_Init+0x216>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	4a4d      	ldr	r2, [pc, #308]	; (80047ec <HAL_GPIO_Init+0x328>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d00d      	beq.n	80046d6 <HAL_GPIO_Init+0x212>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a4c      	ldr	r2, [pc, #304]	; (80047f0 <HAL_GPIO_Init+0x32c>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d007      	beq.n	80046d2 <HAL_GPIO_Init+0x20e>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	4a4b      	ldr	r2, [pc, #300]	; (80047f4 <HAL_GPIO_Init+0x330>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d101      	bne.n	80046ce <HAL_GPIO_Init+0x20a>
 80046ca:	2307      	movs	r3, #7
 80046cc:	e00e      	b.n	80046ec <HAL_GPIO_Init+0x228>
 80046ce:	2308      	movs	r3, #8
 80046d0:	e00c      	b.n	80046ec <HAL_GPIO_Init+0x228>
 80046d2:	2306      	movs	r3, #6
 80046d4:	e00a      	b.n	80046ec <HAL_GPIO_Init+0x228>
 80046d6:	2305      	movs	r3, #5
 80046d8:	e008      	b.n	80046ec <HAL_GPIO_Init+0x228>
 80046da:	2304      	movs	r3, #4
 80046dc:	e006      	b.n	80046ec <HAL_GPIO_Init+0x228>
 80046de:	2303      	movs	r3, #3
 80046e0:	e004      	b.n	80046ec <HAL_GPIO_Init+0x228>
 80046e2:	2302      	movs	r3, #2
 80046e4:	e002      	b.n	80046ec <HAL_GPIO_Init+0x228>
 80046e6:	2301      	movs	r3, #1
 80046e8:	e000      	b.n	80046ec <HAL_GPIO_Init+0x228>
 80046ea:	2300      	movs	r3, #0
 80046ec:	69fa      	ldr	r2, [r7, #28]
 80046ee:	f002 0203 	and.w	r2, r2, #3
 80046f2:	0092      	lsls	r2, r2, #2
 80046f4:	4093      	lsls	r3, r2
 80046f6:	69ba      	ldr	r2, [r7, #24]
 80046f8:	4313      	orrs	r3, r2
 80046fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80046fc:	4935      	ldr	r1, [pc, #212]	; (80047d4 <HAL_GPIO_Init+0x310>)
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	089b      	lsrs	r3, r3, #2
 8004702:	3302      	adds	r3, #2
 8004704:	69ba      	ldr	r2, [r7, #24]
 8004706:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800470a:	4b3b      	ldr	r3, [pc, #236]	; (80047f8 <HAL_GPIO_Init+0x334>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	43db      	mvns	r3, r3
 8004714:	69ba      	ldr	r2, [r7, #24]
 8004716:	4013      	ands	r3, r2
 8004718:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004722:	2b00      	cmp	r3, #0
 8004724:	d003      	beq.n	800472e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004726:	69ba      	ldr	r2, [r7, #24]
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	4313      	orrs	r3, r2
 800472c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800472e:	4a32      	ldr	r2, [pc, #200]	; (80047f8 <HAL_GPIO_Init+0x334>)
 8004730:	69bb      	ldr	r3, [r7, #24]
 8004732:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004734:	4b30      	ldr	r3, [pc, #192]	; (80047f8 <HAL_GPIO_Init+0x334>)
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	43db      	mvns	r3, r3
 800473e:	69ba      	ldr	r2, [r7, #24]
 8004740:	4013      	ands	r3, r2
 8004742:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800474c:	2b00      	cmp	r3, #0
 800474e:	d003      	beq.n	8004758 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004750:	69ba      	ldr	r2, [r7, #24]
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	4313      	orrs	r3, r2
 8004756:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004758:	4a27      	ldr	r2, [pc, #156]	; (80047f8 <HAL_GPIO_Init+0x334>)
 800475a:	69bb      	ldr	r3, [r7, #24]
 800475c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800475e:	4b26      	ldr	r3, [pc, #152]	; (80047f8 <HAL_GPIO_Init+0x334>)
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	43db      	mvns	r3, r3
 8004768:	69ba      	ldr	r2, [r7, #24]
 800476a:	4013      	ands	r3, r2
 800476c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004776:	2b00      	cmp	r3, #0
 8004778:	d003      	beq.n	8004782 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800477a:	69ba      	ldr	r2, [r7, #24]
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	4313      	orrs	r3, r2
 8004780:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004782:	4a1d      	ldr	r2, [pc, #116]	; (80047f8 <HAL_GPIO_Init+0x334>)
 8004784:	69bb      	ldr	r3, [r7, #24]
 8004786:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004788:	4b1b      	ldr	r3, [pc, #108]	; (80047f8 <HAL_GPIO_Init+0x334>)
 800478a:	68db      	ldr	r3, [r3, #12]
 800478c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	43db      	mvns	r3, r3
 8004792:	69ba      	ldr	r2, [r7, #24]
 8004794:	4013      	ands	r3, r2
 8004796:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d003      	beq.n	80047ac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80047a4:	69ba      	ldr	r2, [r7, #24]
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	4313      	orrs	r3, r2
 80047aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80047ac:	4a12      	ldr	r2, [pc, #72]	; (80047f8 <HAL_GPIO_Init+0x334>)
 80047ae:	69bb      	ldr	r3, [r7, #24]
 80047b0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	3301      	adds	r3, #1
 80047b6:	61fb      	str	r3, [r7, #28]
 80047b8:	69fb      	ldr	r3, [r7, #28]
 80047ba:	2b0f      	cmp	r3, #15
 80047bc:	f67f ae90 	bls.w	80044e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80047c0:	bf00      	nop
 80047c2:	bf00      	nop
 80047c4:	3724      	adds	r7, #36	; 0x24
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr
 80047ce:	bf00      	nop
 80047d0:	40023800 	.word	0x40023800
 80047d4:	40013800 	.word	0x40013800
 80047d8:	40020000 	.word	0x40020000
 80047dc:	40020400 	.word	0x40020400
 80047e0:	40020800 	.word	0x40020800
 80047e4:	40020c00 	.word	0x40020c00
 80047e8:	40021000 	.word	0x40021000
 80047ec:	40021400 	.word	0x40021400
 80047f0:	40021800 	.word	0x40021800
 80047f4:	40021c00 	.word	0x40021c00
 80047f8:	40013c00 	.word	0x40013c00

080047fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b085      	sub	sp, #20
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	460b      	mov	r3, r1
 8004806:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	691a      	ldr	r2, [r3, #16]
 800480c:	887b      	ldrh	r3, [r7, #2]
 800480e:	4013      	ands	r3, r2
 8004810:	2b00      	cmp	r3, #0
 8004812:	d002      	beq.n	800481a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004814:	2301      	movs	r3, #1
 8004816:	73fb      	strb	r3, [r7, #15]
 8004818:	e001      	b.n	800481e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800481a:	2300      	movs	r3, #0
 800481c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800481e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004820:	4618      	mov	r0, r3
 8004822:	3714      	adds	r7, #20
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr

0800482c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800482c:	b480      	push	{r7}
 800482e:	b083      	sub	sp, #12
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
 8004834:	460b      	mov	r3, r1
 8004836:	807b      	strh	r3, [r7, #2]
 8004838:	4613      	mov	r3, r2
 800483a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800483c:	787b      	ldrb	r3, [r7, #1]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d003      	beq.n	800484a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004842:	887a      	ldrh	r2, [r7, #2]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004848:	e003      	b.n	8004852 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800484a:	887b      	ldrh	r3, [r7, #2]
 800484c:	041a      	lsls	r2, r3, #16
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	619a      	str	r2, [r3, #24]
}
 8004852:	bf00      	nop
 8004854:	370c      	adds	r7, #12
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr
	...

08004860 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b086      	sub	sp, #24
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d101      	bne.n	8004872 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e264      	b.n	8004d3c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 0301 	and.w	r3, r3, #1
 800487a:	2b00      	cmp	r3, #0
 800487c:	d075      	beq.n	800496a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800487e:	4ba3      	ldr	r3, [pc, #652]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	f003 030c 	and.w	r3, r3, #12
 8004886:	2b04      	cmp	r3, #4
 8004888:	d00c      	beq.n	80048a4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800488a:	4ba0      	ldr	r3, [pc, #640]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004892:	2b08      	cmp	r3, #8
 8004894:	d112      	bne.n	80048bc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004896:	4b9d      	ldr	r3, [pc, #628]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800489e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80048a2:	d10b      	bne.n	80048bc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048a4:	4b99      	ldr	r3, [pc, #612]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d05b      	beq.n	8004968 <HAL_RCC_OscConfig+0x108>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d157      	bne.n	8004968 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	e23f      	b.n	8004d3c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048c4:	d106      	bne.n	80048d4 <HAL_RCC_OscConfig+0x74>
 80048c6:	4b91      	ldr	r3, [pc, #580]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a90      	ldr	r2, [pc, #576]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 80048cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048d0:	6013      	str	r3, [r2, #0]
 80048d2:	e01d      	b.n	8004910 <HAL_RCC_OscConfig+0xb0>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048dc:	d10c      	bne.n	80048f8 <HAL_RCC_OscConfig+0x98>
 80048de:	4b8b      	ldr	r3, [pc, #556]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a8a      	ldr	r2, [pc, #552]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 80048e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048e8:	6013      	str	r3, [r2, #0]
 80048ea:	4b88      	ldr	r3, [pc, #544]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a87      	ldr	r2, [pc, #540]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 80048f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048f4:	6013      	str	r3, [r2, #0]
 80048f6:	e00b      	b.n	8004910 <HAL_RCC_OscConfig+0xb0>
 80048f8:	4b84      	ldr	r3, [pc, #528]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a83      	ldr	r2, [pc, #524]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 80048fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004902:	6013      	str	r3, [r2, #0]
 8004904:	4b81      	ldr	r3, [pc, #516]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a80      	ldr	r2, [pc, #512]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 800490a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800490e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d013      	beq.n	8004940 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004918:	f7fd ff1a 	bl	8002750 <HAL_GetTick>
 800491c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800491e:	e008      	b.n	8004932 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004920:	f7fd ff16 	bl	8002750 <HAL_GetTick>
 8004924:	4602      	mov	r2, r0
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	1ad3      	subs	r3, r2, r3
 800492a:	2b64      	cmp	r3, #100	; 0x64
 800492c:	d901      	bls.n	8004932 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	e204      	b.n	8004d3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004932:	4b76      	ldr	r3, [pc, #472]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800493a:	2b00      	cmp	r3, #0
 800493c:	d0f0      	beq.n	8004920 <HAL_RCC_OscConfig+0xc0>
 800493e:	e014      	b.n	800496a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004940:	f7fd ff06 	bl	8002750 <HAL_GetTick>
 8004944:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004946:	e008      	b.n	800495a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004948:	f7fd ff02 	bl	8002750 <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	2b64      	cmp	r3, #100	; 0x64
 8004954:	d901      	bls.n	800495a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	e1f0      	b.n	8004d3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800495a:	4b6c      	ldr	r3, [pc, #432]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d1f0      	bne.n	8004948 <HAL_RCC_OscConfig+0xe8>
 8004966:	e000      	b.n	800496a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004968:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0302 	and.w	r3, r3, #2
 8004972:	2b00      	cmp	r3, #0
 8004974:	d063      	beq.n	8004a3e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004976:	4b65      	ldr	r3, [pc, #404]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	f003 030c 	and.w	r3, r3, #12
 800497e:	2b00      	cmp	r3, #0
 8004980:	d00b      	beq.n	800499a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004982:	4b62      	ldr	r3, [pc, #392]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800498a:	2b08      	cmp	r3, #8
 800498c:	d11c      	bne.n	80049c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800498e:	4b5f      	ldr	r3, [pc, #380]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004996:	2b00      	cmp	r3, #0
 8004998:	d116      	bne.n	80049c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800499a:	4b5c      	ldr	r3, [pc, #368]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 0302 	and.w	r3, r3, #2
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d005      	beq.n	80049b2 <HAL_RCC_OscConfig+0x152>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d001      	beq.n	80049b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	e1c4      	b.n	8004d3c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049b2:	4b56      	ldr	r3, [pc, #344]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	00db      	lsls	r3, r3, #3
 80049c0:	4952      	ldr	r1, [pc, #328]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 80049c2:	4313      	orrs	r3, r2
 80049c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049c6:	e03a      	b.n	8004a3e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d020      	beq.n	8004a12 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049d0:	4b4f      	ldr	r3, [pc, #316]	; (8004b10 <HAL_RCC_OscConfig+0x2b0>)
 80049d2:	2201      	movs	r2, #1
 80049d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049d6:	f7fd febb 	bl	8002750 <HAL_GetTick>
 80049da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049dc:	e008      	b.n	80049f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049de:	f7fd feb7 	bl	8002750 <HAL_GetTick>
 80049e2:	4602      	mov	r2, r0
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	1ad3      	subs	r3, r2, r3
 80049e8:	2b02      	cmp	r3, #2
 80049ea:	d901      	bls.n	80049f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80049ec:	2303      	movs	r3, #3
 80049ee:	e1a5      	b.n	8004d3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049f0:	4b46      	ldr	r3, [pc, #280]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f003 0302 	and.w	r3, r3, #2
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d0f0      	beq.n	80049de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049fc:	4b43      	ldr	r3, [pc, #268]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	691b      	ldr	r3, [r3, #16]
 8004a08:	00db      	lsls	r3, r3, #3
 8004a0a:	4940      	ldr	r1, [pc, #256]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	600b      	str	r3, [r1, #0]
 8004a10:	e015      	b.n	8004a3e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a12:	4b3f      	ldr	r3, [pc, #252]	; (8004b10 <HAL_RCC_OscConfig+0x2b0>)
 8004a14:	2200      	movs	r2, #0
 8004a16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a18:	f7fd fe9a 	bl	8002750 <HAL_GetTick>
 8004a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a1e:	e008      	b.n	8004a32 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a20:	f7fd fe96 	bl	8002750 <HAL_GetTick>
 8004a24:	4602      	mov	r2, r0
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	2b02      	cmp	r3, #2
 8004a2c:	d901      	bls.n	8004a32 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e184      	b.n	8004d3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a32:	4b36      	ldr	r3, [pc, #216]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0302 	and.w	r3, r3, #2
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d1f0      	bne.n	8004a20 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 0308 	and.w	r3, r3, #8
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d030      	beq.n	8004aac <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	695b      	ldr	r3, [r3, #20]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d016      	beq.n	8004a80 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a52:	4b30      	ldr	r3, [pc, #192]	; (8004b14 <HAL_RCC_OscConfig+0x2b4>)
 8004a54:	2201      	movs	r2, #1
 8004a56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a58:	f7fd fe7a 	bl	8002750 <HAL_GetTick>
 8004a5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a5e:	e008      	b.n	8004a72 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a60:	f7fd fe76 	bl	8002750 <HAL_GetTick>
 8004a64:	4602      	mov	r2, r0
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	1ad3      	subs	r3, r2, r3
 8004a6a:	2b02      	cmp	r3, #2
 8004a6c:	d901      	bls.n	8004a72 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004a6e:	2303      	movs	r3, #3
 8004a70:	e164      	b.n	8004d3c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a72:	4b26      	ldr	r3, [pc, #152]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 8004a74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a76:	f003 0302 	and.w	r3, r3, #2
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d0f0      	beq.n	8004a60 <HAL_RCC_OscConfig+0x200>
 8004a7e:	e015      	b.n	8004aac <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a80:	4b24      	ldr	r3, [pc, #144]	; (8004b14 <HAL_RCC_OscConfig+0x2b4>)
 8004a82:	2200      	movs	r2, #0
 8004a84:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a86:	f7fd fe63 	bl	8002750 <HAL_GetTick>
 8004a8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a8c:	e008      	b.n	8004aa0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a8e:	f7fd fe5f 	bl	8002750 <HAL_GetTick>
 8004a92:	4602      	mov	r2, r0
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	1ad3      	subs	r3, r2, r3
 8004a98:	2b02      	cmp	r3, #2
 8004a9a:	d901      	bls.n	8004aa0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004a9c:	2303      	movs	r3, #3
 8004a9e:	e14d      	b.n	8004d3c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004aa0:	4b1a      	ldr	r3, [pc, #104]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 8004aa2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004aa4:	f003 0302 	and.w	r3, r3, #2
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d1f0      	bne.n	8004a8e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f003 0304 	and.w	r3, r3, #4
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	f000 80a0 	beq.w	8004bfa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004aba:	2300      	movs	r3, #0
 8004abc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004abe:	4b13      	ldr	r3, [pc, #76]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 8004ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d10f      	bne.n	8004aea <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004aca:	2300      	movs	r3, #0
 8004acc:	60bb      	str	r3, [r7, #8]
 8004ace:	4b0f      	ldr	r3, [pc, #60]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 8004ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad2:	4a0e      	ldr	r2, [pc, #56]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 8004ad4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ad8:	6413      	str	r3, [r2, #64]	; 0x40
 8004ada:	4b0c      	ldr	r3, [pc, #48]	; (8004b0c <HAL_RCC_OscConfig+0x2ac>)
 8004adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ade:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ae2:	60bb      	str	r3, [r7, #8]
 8004ae4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aea:	4b0b      	ldr	r3, [pc, #44]	; (8004b18 <HAL_RCC_OscConfig+0x2b8>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d121      	bne.n	8004b3a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004af6:	4b08      	ldr	r3, [pc, #32]	; (8004b18 <HAL_RCC_OscConfig+0x2b8>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a07      	ldr	r2, [pc, #28]	; (8004b18 <HAL_RCC_OscConfig+0x2b8>)
 8004afc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b02:	f7fd fe25 	bl	8002750 <HAL_GetTick>
 8004b06:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b08:	e011      	b.n	8004b2e <HAL_RCC_OscConfig+0x2ce>
 8004b0a:	bf00      	nop
 8004b0c:	40023800 	.word	0x40023800
 8004b10:	42470000 	.word	0x42470000
 8004b14:	42470e80 	.word	0x42470e80
 8004b18:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b1c:	f7fd fe18 	bl	8002750 <HAL_GetTick>
 8004b20:	4602      	mov	r2, r0
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	1ad3      	subs	r3, r2, r3
 8004b26:	2b02      	cmp	r3, #2
 8004b28:	d901      	bls.n	8004b2e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	e106      	b.n	8004d3c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b2e:	4b85      	ldr	r3, [pc, #532]	; (8004d44 <HAL_RCC_OscConfig+0x4e4>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d0f0      	beq.n	8004b1c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	2b01      	cmp	r3, #1
 8004b40:	d106      	bne.n	8004b50 <HAL_RCC_OscConfig+0x2f0>
 8004b42:	4b81      	ldr	r3, [pc, #516]	; (8004d48 <HAL_RCC_OscConfig+0x4e8>)
 8004b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b46:	4a80      	ldr	r2, [pc, #512]	; (8004d48 <HAL_RCC_OscConfig+0x4e8>)
 8004b48:	f043 0301 	orr.w	r3, r3, #1
 8004b4c:	6713      	str	r3, [r2, #112]	; 0x70
 8004b4e:	e01c      	b.n	8004b8a <HAL_RCC_OscConfig+0x32a>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	2b05      	cmp	r3, #5
 8004b56:	d10c      	bne.n	8004b72 <HAL_RCC_OscConfig+0x312>
 8004b58:	4b7b      	ldr	r3, [pc, #492]	; (8004d48 <HAL_RCC_OscConfig+0x4e8>)
 8004b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b5c:	4a7a      	ldr	r2, [pc, #488]	; (8004d48 <HAL_RCC_OscConfig+0x4e8>)
 8004b5e:	f043 0304 	orr.w	r3, r3, #4
 8004b62:	6713      	str	r3, [r2, #112]	; 0x70
 8004b64:	4b78      	ldr	r3, [pc, #480]	; (8004d48 <HAL_RCC_OscConfig+0x4e8>)
 8004b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b68:	4a77      	ldr	r2, [pc, #476]	; (8004d48 <HAL_RCC_OscConfig+0x4e8>)
 8004b6a:	f043 0301 	orr.w	r3, r3, #1
 8004b6e:	6713      	str	r3, [r2, #112]	; 0x70
 8004b70:	e00b      	b.n	8004b8a <HAL_RCC_OscConfig+0x32a>
 8004b72:	4b75      	ldr	r3, [pc, #468]	; (8004d48 <HAL_RCC_OscConfig+0x4e8>)
 8004b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b76:	4a74      	ldr	r2, [pc, #464]	; (8004d48 <HAL_RCC_OscConfig+0x4e8>)
 8004b78:	f023 0301 	bic.w	r3, r3, #1
 8004b7c:	6713      	str	r3, [r2, #112]	; 0x70
 8004b7e:	4b72      	ldr	r3, [pc, #456]	; (8004d48 <HAL_RCC_OscConfig+0x4e8>)
 8004b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b82:	4a71      	ldr	r2, [pc, #452]	; (8004d48 <HAL_RCC_OscConfig+0x4e8>)
 8004b84:	f023 0304 	bic.w	r3, r3, #4
 8004b88:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d015      	beq.n	8004bbe <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b92:	f7fd fddd 	bl	8002750 <HAL_GetTick>
 8004b96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b98:	e00a      	b.n	8004bb0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b9a:	f7fd fdd9 	bl	8002750 <HAL_GetTick>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	1ad3      	subs	r3, r2, r3
 8004ba4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d901      	bls.n	8004bb0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004bac:	2303      	movs	r3, #3
 8004bae:	e0c5      	b.n	8004d3c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bb0:	4b65      	ldr	r3, [pc, #404]	; (8004d48 <HAL_RCC_OscConfig+0x4e8>)
 8004bb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bb4:	f003 0302 	and.w	r3, r3, #2
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d0ee      	beq.n	8004b9a <HAL_RCC_OscConfig+0x33a>
 8004bbc:	e014      	b.n	8004be8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bbe:	f7fd fdc7 	bl	8002750 <HAL_GetTick>
 8004bc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bc4:	e00a      	b.n	8004bdc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bc6:	f7fd fdc3 	bl	8002750 <HAL_GetTick>
 8004bca:	4602      	mov	r2, r0
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	1ad3      	subs	r3, r2, r3
 8004bd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d901      	bls.n	8004bdc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004bd8:	2303      	movs	r3, #3
 8004bda:	e0af      	b.n	8004d3c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bdc:	4b5a      	ldr	r3, [pc, #360]	; (8004d48 <HAL_RCC_OscConfig+0x4e8>)
 8004bde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004be0:	f003 0302 	and.w	r3, r3, #2
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d1ee      	bne.n	8004bc6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004be8:	7dfb      	ldrb	r3, [r7, #23]
 8004bea:	2b01      	cmp	r3, #1
 8004bec:	d105      	bne.n	8004bfa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bee:	4b56      	ldr	r3, [pc, #344]	; (8004d48 <HAL_RCC_OscConfig+0x4e8>)
 8004bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf2:	4a55      	ldr	r2, [pc, #340]	; (8004d48 <HAL_RCC_OscConfig+0x4e8>)
 8004bf4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bf8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	699b      	ldr	r3, [r3, #24]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	f000 809b 	beq.w	8004d3a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c04:	4b50      	ldr	r3, [pc, #320]	; (8004d48 <HAL_RCC_OscConfig+0x4e8>)
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	f003 030c 	and.w	r3, r3, #12
 8004c0c:	2b08      	cmp	r3, #8
 8004c0e:	d05c      	beq.n	8004cca <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	699b      	ldr	r3, [r3, #24]
 8004c14:	2b02      	cmp	r3, #2
 8004c16:	d141      	bne.n	8004c9c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c18:	4b4c      	ldr	r3, [pc, #304]	; (8004d4c <HAL_RCC_OscConfig+0x4ec>)
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c1e:	f7fd fd97 	bl	8002750 <HAL_GetTick>
 8004c22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c24:	e008      	b.n	8004c38 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c26:	f7fd fd93 	bl	8002750 <HAL_GetTick>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	1ad3      	subs	r3, r2, r3
 8004c30:	2b02      	cmp	r3, #2
 8004c32:	d901      	bls.n	8004c38 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004c34:	2303      	movs	r3, #3
 8004c36:	e081      	b.n	8004d3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c38:	4b43      	ldr	r3, [pc, #268]	; (8004d48 <HAL_RCC_OscConfig+0x4e8>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d1f0      	bne.n	8004c26 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	69da      	ldr	r2, [r3, #28]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6a1b      	ldr	r3, [r3, #32]
 8004c4c:	431a      	orrs	r2, r3
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c52:	019b      	lsls	r3, r3, #6
 8004c54:	431a      	orrs	r2, r3
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c5a:	085b      	lsrs	r3, r3, #1
 8004c5c:	3b01      	subs	r3, #1
 8004c5e:	041b      	lsls	r3, r3, #16
 8004c60:	431a      	orrs	r2, r3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c66:	061b      	lsls	r3, r3, #24
 8004c68:	4937      	ldr	r1, [pc, #220]	; (8004d48 <HAL_RCC_OscConfig+0x4e8>)
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c6e:	4b37      	ldr	r3, [pc, #220]	; (8004d4c <HAL_RCC_OscConfig+0x4ec>)
 8004c70:	2201      	movs	r2, #1
 8004c72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c74:	f7fd fd6c 	bl	8002750 <HAL_GetTick>
 8004c78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c7a:	e008      	b.n	8004c8e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c7c:	f7fd fd68 	bl	8002750 <HAL_GetTick>
 8004c80:	4602      	mov	r2, r0
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	1ad3      	subs	r3, r2, r3
 8004c86:	2b02      	cmp	r3, #2
 8004c88:	d901      	bls.n	8004c8e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	e056      	b.n	8004d3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c8e:	4b2e      	ldr	r3, [pc, #184]	; (8004d48 <HAL_RCC_OscConfig+0x4e8>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d0f0      	beq.n	8004c7c <HAL_RCC_OscConfig+0x41c>
 8004c9a:	e04e      	b.n	8004d3a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c9c:	4b2b      	ldr	r3, [pc, #172]	; (8004d4c <HAL_RCC_OscConfig+0x4ec>)
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ca2:	f7fd fd55 	bl	8002750 <HAL_GetTick>
 8004ca6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ca8:	e008      	b.n	8004cbc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004caa:	f7fd fd51 	bl	8002750 <HAL_GetTick>
 8004cae:	4602      	mov	r2, r0
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	1ad3      	subs	r3, r2, r3
 8004cb4:	2b02      	cmp	r3, #2
 8004cb6:	d901      	bls.n	8004cbc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004cb8:	2303      	movs	r3, #3
 8004cba:	e03f      	b.n	8004d3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cbc:	4b22      	ldr	r3, [pc, #136]	; (8004d48 <HAL_RCC_OscConfig+0x4e8>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d1f0      	bne.n	8004caa <HAL_RCC_OscConfig+0x44a>
 8004cc8:	e037      	b.n	8004d3a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	699b      	ldr	r3, [r3, #24]
 8004cce:	2b01      	cmp	r3, #1
 8004cd0:	d101      	bne.n	8004cd6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e032      	b.n	8004d3c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004cd6:	4b1c      	ldr	r3, [pc, #112]	; (8004d48 <HAL_RCC_OscConfig+0x4e8>)
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	699b      	ldr	r3, [r3, #24]
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d028      	beq.n	8004d36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d121      	bne.n	8004d36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	d11a      	bne.n	8004d36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d00:	68fa      	ldr	r2, [r7, #12]
 8004d02:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004d06:	4013      	ands	r3, r2
 8004d08:	687a      	ldr	r2, [r7, #4]
 8004d0a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004d0c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d111      	bne.n	8004d36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d1c:	085b      	lsrs	r3, r3, #1
 8004d1e:	3b01      	subs	r3, #1
 8004d20:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d107      	bne.n	8004d36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d30:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d001      	beq.n	8004d3a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e000      	b.n	8004d3c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004d3a:	2300      	movs	r3, #0
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3718      	adds	r7, #24
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	40007000 	.word	0x40007000
 8004d48:	40023800 	.word	0x40023800
 8004d4c:	42470060 	.word	0x42470060

08004d50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b084      	sub	sp, #16
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
 8004d58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d101      	bne.n	8004d64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e0cc      	b.n	8004efe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d64:	4b68      	ldr	r3, [pc, #416]	; (8004f08 <HAL_RCC_ClockConfig+0x1b8>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0307 	and.w	r3, r3, #7
 8004d6c:	683a      	ldr	r2, [r7, #0]
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d90c      	bls.n	8004d8c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d72:	4b65      	ldr	r3, [pc, #404]	; (8004f08 <HAL_RCC_ClockConfig+0x1b8>)
 8004d74:	683a      	ldr	r2, [r7, #0]
 8004d76:	b2d2      	uxtb	r2, r2
 8004d78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d7a:	4b63      	ldr	r3, [pc, #396]	; (8004f08 <HAL_RCC_ClockConfig+0x1b8>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f003 0307 	and.w	r3, r3, #7
 8004d82:	683a      	ldr	r2, [r7, #0]
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d001      	beq.n	8004d8c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	e0b8      	b.n	8004efe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 0302 	and.w	r3, r3, #2
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d020      	beq.n	8004dda <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f003 0304 	and.w	r3, r3, #4
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d005      	beq.n	8004db0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004da4:	4b59      	ldr	r3, [pc, #356]	; (8004f0c <HAL_RCC_ClockConfig+0x1bc>)
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	4a58      	ldr	r2, [pc, #352]	; (8004f0c <HAL_RCC_ClockConfig+0x1bc>)
 8004daa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004dae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f003 0308 	and.w	r3, r3, #8
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d005      	beq.n	8004dc8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004dbc:	4b53      	ldr	r3, [pc, #332]	; (8004f0c <HAL_RCC_ClockConfig+0x1bc>)
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	4a52      	ldr	r2, [pc, #328]	; (8004f0c <HAL_RCC_ClockConfig+0x1bc>)
 8004dc2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004dc6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004dc8:	4b50      	ldr	r3, [pc, #320]	; (8004f0c <HAL_RCC_ClockConfig+0x1bc>)
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	494d      	ldr	r1, [pc, #308]	; (8004f0c <HAL_RCC_ClockConfig+0x1bc>)
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 0301 	and.w	r3, r3, #1
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d044      	beq.n	8004e70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	d107      	bne.n	8004dfe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dee:	4b47      	ldr	r3, [pc, #284]	; (8004f0c <HAL_RCC_ClockConfig+0x1bc>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d119      	bne.n	8004e2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e07f      	b.n	8004efe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	2b02      	cmp	r3, #2
 8004e04:	d003      	beq.n	8004e0e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e0a:	2b03      	cmp	r3, #3
 8004e0c:	d107      	bne.n	8004e1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e0e:	4b3f      	ldr	r3, [pc, #252]	; (8004f0c <HAL_RCC_ClockConfig+0x1bc>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d109      	bne.n	8004e2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e06f      	b.n	8004efe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e1e:	4b3b      	ldr	r3, [pc, #236]	; (8004f0c <HAL_RCC_ClockConfig+0x1bc>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f003 0302 	and.w	r3, r3, #2
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d101      	bne.n	8004e2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e067      	b.n	8004efe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e2e:	4b37      	ldr	r3, [pc, #220]	; (8004f0c <HAL_RCC_ClockConfig+0x1bc>)
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	f023 0203 	bic.w	r2, r3, #3
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	4934      	ldr	r1, [pc, #208]	; (8004f0c <HAL_RCC_ClockConfig+0x1bc>)
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e40:	f7fd fc86 	bl	8002750 <HAL_GetTick>
 8004e44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e46:	e00a      	b.n	8004e5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e48:	f7fd fc82 	bl	8002750 <HAL_GetTick>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d901      	bls.n	8004e5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e5a:	2303      	movs	r3, #3
 8004e5c:	e04f      	b.n	8004efe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e5e:	4b2b      	ldr	r3, [pc, #172]	; (8004f0c <HAL_RCC_ClockConfig+0x1bc>)
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	f003 020c 	and.w	r2, r3, #12
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	009b      	lsls	r3, r3, #2
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	d1eb      	bne.n	8004e48 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e70:	4b25      	ldr	r3, [pc, #148]	; (8004f08 <HAL_RCC_ClockConfig+0x1b8>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f003 0307 	and.w	r3, r3, #7
 8004e78:	683a      	ldr	r2, [r7, #0]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d20c      	bcs.n	8004e98 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e7e:	4b22      	ldr	r3, [pc, #136]	; (8004f08 <HAL_RCC_ClockConfig+0x1b8>)
 8004e80:	683a      	ldr	r2, [r7, #0]
 8004e82:	b2d2      	uxtb	r2, r2
 8004e84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e86:	4b20      	ldr	r3, [pc, #128]	; (8004f08 <HAL_RCC_ClockConfig+0x1b8>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 0307 	and.w	r3, r3, #7
 8004e8e:	683a      	ldr	r2, [r7, #0]
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d001      	beq.n	8004e98 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e032      	b.n	8004efe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 0304 	and.w	r3, r3, #4
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d008      	beq.n	8004eb6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ea4:	4b19      	ldr	r3, [pc, #100]	; (8004f0c <HAL_RCC_ClockConfig+0x1bc>)
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	68db      	ldr	r3, [r3, #12]
 8004eb0:	4916      	ldr	r1, [pc, #88]	; (8004f0c <HAL_RCC_ClockConfig+0x1bc>)
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 0308 	and.w	r3, r3, #8
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d009      	beq.n	8004ed6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ec2:	4b12      	ldr	r3, [pc, #72]	; (8004f0c <HAL_RCC_ClockConfig+0x1bc>)
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	691b      	ldr	r3, [r3, #16]
 8004ece:	00db      	lsls	r3, r3, #3
 8004ed0:	490e      	ldr	r1, [pc, #56]	; (8004f0c <HAL_RCC_ClockConfig+0x1bc>)
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004ed6:	f000 f889 	bl	8004fec <HAL_RCC_GetSysClockFreq>
 8004eda:	4602      	mov	r2, r0
 8004edc:	4b0b      	ldr	r3, [pc, #44]	; (8004f0c <HAL_RCC_ClockConfig+0x1bc>)
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	091b      	lsrs	r3, r3, #4
 8004ee2:	f003 030f 	and.w	r3, r3, #15
 8004ee6:	490a      	ldr	r1, [pc, #40]	; (8004f10 <HAL_RCC_ClockConfig+0x1c0>)
 8004ee8:	5ccb      	ldrb	r3, [r1, r3]
 8004eea:	fa22 f303 	lsr.w	r3, r2, r3
 8004eee:	4a09      	ldr	r2, [pc, #36]	; (8004f14 <HAL_RCC_ClockConfig+0x1c4>)
 8004ef0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004ef2:	4b09      	ldr	r3, [pc, #36]	; (8004f18 <HAL_RCC_ClockConfig+0x1c8>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f7fd f840 	bl	8001f7c <HAL_InitTick>

  return HAL_OK;
 8004efc:	2300      	movs	r3, #0
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3710      	adds	r7, #16
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}
 8004f06:	bf00      	nop
 8004f08:	40023c00 	.word	0x40023c00
 8004f0c:	40023800 	.word	0x40023800
 8004f10:	0801c2d0 	.word	0x0801c2d0
 8004f14:	20000004 	.word	0x20000004
 8004f18:	20000008 	.word	0x20000008

08004f1c <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b08c      	sub	sp, #48	; 0x30
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	60f8      	str	r0, [r7, #12]
 8004f24:	60b9      	str	r1, [r7, #8]
 8004f26:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d129      	bne.n	8004f82 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8004f2e:	2300      	movs	r3, #0
 8004f30:	61bb      	str	r3, [r7, #24]
 8004f32:	4b2b      	ldr	r3, [pc, #172]	; (8004fe0 <HAL_RCC_MCOConfig+0xc4>)
 8004f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f36:	4a2a      	ldr	r2, [pc, #168]	; (8004fe0 <HAL_RCC_MCOConfig+0xc4>)
 8004f38:	f043 0301 	orr.w	r3, r3, #1
 8004f3c:	6313      	str	r3, [r2, #48]	; 0x30
 8004f3e:	4b28      	ldr	r3, [pc, #160]	; (8004fe0 <HAL_RCC_MCOConfig+0xc4>)
 8004f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f42:	f003 0301 	and.w	r3, r3, #1
 8004f46:	61bb      	str	r3, [r7, #24]
 8004f48:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8004f4a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f50:	2302      	movs	r3, #2
 8004f52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f54:	2303      	movs	r3, #3
 8004f56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8004f60:	f107 031c 	add.w	r3, r7, #28
 8004f64:	4619      	mov	r1, r3
 8004f66:	481f      	ldr	r0, [pc, #124]	; (8004fe4 <HAL_RCC_MCOConfig+0xc8>)
 8004f68:	f7ff faac 	bl	80044c4 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8004f6c:	4b1c      	ldr	r3, [pc, #112]	; (8004fe0 <HAL_RCC_MCOConfig+0xc4>)
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8004f74:	68b9      	ldr	r1, [r7, #8]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	430b      	orrs	r3, r1
 8004f7a:	4919      	ldr	r1, [pc, #100]	; (8004fe0 <HAL_RCC_MCOConfig+0xc4>)
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8004f80:	e029      	b.n	8004fd6 <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8004f82:	2300      	movs	r3, #0
 8004f84:	617b      	str	r3, [r7, #20]
 8004f86:	4b16      	ldr	r3, [pc, #88]	; (8004fe0 <HAL_RCC_MCOConfig+0xc4>)
 8004f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f8a:	4a15      	ldr	r2, [pc, #84]	; (8004fe0 <HAL_RCC_MCOConfig+0xc4>)
 8004f8c:	f043 0304 	orr.w	r3, r3, #4
 8004f90:	6313      	str	r3, [r2, #48]	; 0x30
 8004f92:	4b13      	ldr	r3, [pc, #76]	; (8004fe0 <HAL_RCC_MCOConfig+0xc4>)
 8004f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f96:	f003 0304 	and.w	r3, r3, #4
 8004f9a:	617b      	str	r3, [r7, #20]
 8004f9c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8004f9e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004fa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fa4:	2302      	movs	r3, #2
 8004fa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fa8:	2303      	movs	r3, #3
 8004faa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fac:	2300      	movs	r3, #0
 8004fae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8004fb4:	f107 031c 	add.w	r3, r7, #28
 8004fb8:	4619      	mov	r1, r3
 8004fba:	480b      	ldr	r0, [pc, #44]	; (8004fe8 <HAL_RCC_MCOConfig+0xcc>)
 8004fbc:	f7ff fa82 	bl	80044c4 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8004fc0:	4b07      	ldr	r3, [pc, #28]	; (8004fe0 <HAL_RCC_MCOConfig+0xc4>)
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	00d9      	lsls	r1, r3, #3
 8004fcc:	68bb      	ldr	r3, [r7, #8]
 8004fce:	430b      	orrs	r3, r1
 8004fd0:	4903      	ldr	r1, [pc, #12]	; (8004fe0 <HAL_RCC_MCOConfig+0xc4>)
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	608b      	str	r3, [r1, #8]
}
 8004fd6:	bf00      	nop
 8004fd8:	3730      	adds	r7, #48	; 0x30
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	40023800 	.word	0x40023800
 8004fe4:	40020000 	.word	0x40020000
 8004fe8:	40020800 	.word	0x40020800

08004fec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fec:	b5b0      	push	{r4, r5, r7, lr}
 8004fee:	b084      	sub	sp, #16
 8004ff0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004ff2:	2100      	movs	r1, #0
 8004ff4:	6079      	str	r1, [r7, #4]
 8004ff6:	2100      	movs	r1, #0
 8004ff8:	60f9      	str	r1, [r7, #12]
 8004ffa:	2100      	movs	r1, #0
 8004ffc:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004ffe:	2100      	movs	r1, #0
 8005000:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005002:	4952      	ldr	r1, [pc, #328]	; (800514c <HAL_RCC_GetSysClockFreq+0x160>)
 8005004:	6889      	ldr	r1, [r1, #8]
 8005006:	f001 010c 	and.w	r1, r1, #12
 800500a:	2908      	cmp	r1, #8
 800500c:	d00d      	beq.n	800502a <HAL_RCC_GetSysClockFreq+0x3e>
 800500e:	2908      	cmp	r1, #8
 8005010:	f200 8094 	bhi.w	800513c <HAL_RCC_GetSysClockFreq+0x150>
 8005014:	2900      	cmp	r1, #0
 8005016:	d002      	beq.n	800501e <HAL_RCC_GetSysClockFreq+0x32>
 8005018:	2904      	cmp	r1, #4
 800501a:	d003      	beq.n	8005024 <HAL_RCC_GetSysClockFreq+0x38>
 800501c:	e08e      	b.n	800513c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800501e:	4b4c      	ldr	r3, [pc, #304]	; (8005150 <HAL_RCC_GetSysClockFreq+0x164>)
 8005020:	60bb      	str	r3, [r7, #8]
       break;
 8005022:	e08e      	b.n	8005142 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005024:	4b4b      	ldr	r3, [pc, #300]	; (8005154 <HAL_RCC_GetSysClockFreq+0x168>)
 8005026:	60bb      	str	r3, [r7, #8]
      break;
 8005028:	e08b      	b.n	8005142 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800502a:	4948      	ldr	r1, [pc, #288]	; (800514c <HAL_RCC_GetSysClockFreq+0x160>)
 800502c:	6849      	ldr	r1, [r1, #4]
 800502e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8005032:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005034:	4945      	ldr	r1, [pc, #276]	; (800514c <HAL_RCC_GetSysClockFreq+0x160>)
 8005036:	6849      	ldr	r1, [r1, #4]
 8005038:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800503c:	2900      	cmp	r1, #0
 800503e:	d024      	beq.n	800508a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005040:	4942      	ldr	r1, [pc, #264]	; (800514c <HAL_RCC_GetSysClockFreq+0x160>)
 8005042:	6849      	ldr	r1, [r1, #4]
 8005044:	0989      	lsrs	r1, r1, #6
 8005046:	4608      	mov	r0, r1
 8005048:	f04f 0100 	mov.w	r1, #0
 800504c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8005050:	f04f 0500 	mov.w	r5, #0
 8005054:	ea00 0204 	and.w	r2, r0, r4
 8005058:	ea01 0305 	and.w	r3, r1, r5
 800505c:	493d      	ldr	r1, [pc, #244]	; (8005154 <HAL_RCC_GetSysClockFreq+0x168>)
 800505e:	fb01 f003 	mul.w	r0, r1, r3
 8005062:	2100      	movs	r1, #0
 8005064:	fb01 f102 	mul.w	r1, r1, r2
 8005068:	1844      	adds	r4, r0, r1
 800506a:	493a      	ldr	r1, [pc, #232]	; (8005154 <HAL_RCC_GetSysClockFreq+0x168>)
 800506c:	fba2 0101 	umull	r0, r1, r2, r1
 8005070:	1863      	adds	r3, r4, r1
 8005072:	4619      	mov	r1, r3
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	461a      	mov	r2, r3
 8005078:	f04f 0300 	mov.w	r3, #0
 800507c:	f7fb f8f8 	bl	8000270 <__aeabi_uldivmod>
 8005080:	4602      	mov	r2, r0
 8005082:	460b      	mov	r3, r1
 8005084:	4613      	mov	r3, r2
 8005086:	60fb      	str	r3, [r7, #12]
 8005088:	e04a      	b.n	8005120 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800508a:	4b30      	ldr	r3, [pc, #192]	; (800514c <HAL_RCC_GetSysClockFreq+0x160>)
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	099b      	lsrs	r3, r3, #6
 8005090:	461a      	mov	r2, r3
 8005092:	f04f 0300 	mov.w	r3, #0
 8005096:	f240 10ff 	movw	r0, #511	; 0x1ff
 800509a:	f04f 0100 	mov.w	r1, #0
 800509e:	ea02 0400 	and.w	r4, r2, r0
 80050a2:	ea03 0501 	and.w	r5, r3, r1
 80050a6:	4620      	mov	r0, r4
 80050a8:	4629      	mov	r1, r5
 80050aa:	f04f 0200 	mov.w	r2, #0
 80050ae:	f04f 0300 	mov.w	r3, #0
 80050b2:	014b      	lsls	r3, r1, #5
 80050b4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80050b8:	0142      	lsls	r2, r0, #5
 80050ba:	4610      	mov	r0, r2
 80050bc:	4619      	mov	r1, r3
 80050be:	1b00      	subs	r0, r0, r4
 80050c0:	eb61 0105 	sbc.w	r1, r1, r5
 80050c4:	f04f 0200 	mov.w	r2, #0
 80050c8:	f04f 0300 	mov.w	r3, #0
 80050cc:	018b      	lsls	r3, r1, #6
 80050ce:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80050d2:	0182      	lsls	r2, r0, #6
 80050d4:	1a12      	subs	r2, r2, r0
 80050d6:	eb63 0301 	sbc.w	r3, r3, r1
 80050da:	f04f 0000 	mov.w	r0, #0
 80050de:	f04f 0100 	mov.w	r1, #0
 80050e2:	00d9      	lsls	r1, r3, #3
 80050e4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80050e8:	00d0      	lsls	r0, r2, #3
 80050ea:	4602      	mov	r2, r0
 80050ec:	460b      	mov	r3, r1
 80050ee:	1912      	adds	r2, r2, r4
 80050f0:	eb45 0303 	adc.w	r3, r5, r3
 80050f4:	f04f 0000 	mov.w	r0, #0
 80050f8:	f04f 0100 	mov.w	r1, #0
 80050fc:	0299      	lsls	r1, r3, #10
 80050fe:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005102:	0290      	lsls	r0, r2, #10
 8005104:	4602      	mov	r2, r0
 8005106:	460b      	mov	r3, r1
 8005108:	4610      	mov	r0, r2
 800510a:	4619      	mov	r1, r3
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	461a      	mov	r2, r3
 8005110:	f04f 0300 	mov.w	r3, #0
 8005114:	f7fb f8ac 	bl	8000270 <__aeabi_uldivmod>
 8005118:	4602      	mov	r2, r0
 800511a:	460b      	mov	r3, r1
 800511c:	4613      	mov	r3, r2
 800511e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005120:	4b0a      	ldr	r3, [pc, #40]	; (800514c <HAL_RCC_GetSysClockFreq+0x160>)
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	0c1b      	lsrs	r3, r3, #16
 8005126:	f003 0303 	and.w	r3, r3, #3
 800512a:	3301      	adds	r3, #1
 800512c:	005b      	lsls	r3, r3, #1
 800512e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005130:	68fa      	ldr	r2, [r7, #12]
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	fbb2 f3f3 	udiv	r3, r2, r3
 8005138:	60bb      	str	r3, [r7, #8]
      break;
 800513a:	e002      	b.n	8005142 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800513c:	4b04      	ldr	r3, [pc, #16]	; (8005150 <HAL_RCC_GetSysClockFreq+0x164>)
 800513e:	60bb      	str	r3, [r7, #8]
      break;
 8005140:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005142:	68bb      	ldr	r3, [r7, #8]
}
 8005144:	4618      	mov	r0, r3
 8005146:	3710      	adds	r7, #16
 8005148:	46bd      	mov	sp, r7
 800514a:	bdb0      	pop	{r4, r5, r7, pc}
 800514c:	40023800 	.word	0x40023800
 8005150:	00f42400 	.word	0x00f42400
 8005154:	017d7840 	.word	0x017d7840

08005158 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005158:	b480      	push	{r7}
 800515a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800515c:	4b03      	ldr	r3, [pc, #12]	; (800516c <HAL_RCC_GetHCLKFreq+0x14>)
 800515e:	681b      	ldr	r3, [r3, #0]
}
 8005160:	4618      	mov	r0, r3
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr
 800516a:	bf00      	nop
 800516c:	20000004 	.word	0x20000004

08005170 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005174:	f7ff fff0 	bl	8005158 <HAL_RCC_GetHCLKFreq>
 8005178:	4602      	mov	r2, r0
 800517a:	4b05      	ldr	r3, [pc, #20]	; (8005190 <HAL_RCC_GetPCLK1Freq+0x20>)
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	0a9b      	lsrs	r3, r3, #10
 8005180:	f003 0307 	and.w	r3, r3, #7
 8005184:	4903      	ldr	r1, [pc, #12]	; (8005194 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005186:	5ccb      	ldrb	r3, [r1, r3]
 8005188:	fa22 f303 	lsr.w	r3, r2, r3
}
 800518c:	4618      	mov	r0, r3
 800518e:	bd80      	pop	{r7, pc}
 8005190:	40023800 	.word	0x40023800
 8005194:	0801c2e0 	.word	0x0801c2e0

08005198 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800519c:	f7ff ffdc 	bl	8005158 <HAL_RCC_GetHCLKFreq>
 80051a0:	4602      	mov	r2, r0
 80051a2:	4b05      	ldr	r3, [pc, #20]	; (80051b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	0b5b      	lsrs	r3, r3, #13
 80051a8:	f003 0307 	and.w	r3, r3, #7
 80051ac:	4903      	ldr	r1, [pc, #12]	; (80051bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80051ae:	5ccb      	ldrb	r3, [r1, r3]
 80051b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	bd80      	pop	{r7, pc}
 80051b8:	40023800 	.word	0x40023800
 80051bc:	0801c2e0 	.word	0x0801c2e0

080051c0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b083      	sub	sp, #12
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	220f      	movs	r2, #15
 80051ce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80051d0:	4b12      	ldr	r3, [pc, #72]	; (800521c <HAL_RCC_GetClockConfig+0x5c>)
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	f003 0203 	and.w	r2, r3, #3
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80051dc:	4b0f      	ldr	r3, [pc, #60]	; (800521c <HAL_RCC_GetClockConfig+0x5c>)
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80051e8:	4b0c      	ldr	r3, [pc, #48]	; (800521c <HAL_RCC_GetClockConfig+0x5c>)
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80051f4:	4b09      	ldr	r3, [pc, #36]	; (800521c <HAL_RCC_GetClockConfig+0x5c>)
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	08db      	lsrs	r3, r3, #3
 80051fa:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005202:	4b07      	ldr	r3, [pc, #28]	; (8005220 <HAL_RCC_GetClockConfig+0x60>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 0207 	and.w	r2, r3, #7
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	601a      	str	r2, [r3, #0]
}
 800520e:	bf00      	nop
 8005210:	370c      	adds	r7, #12
 8005212:	46bd      	mov	sp, r7
 8005214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005218:	4770      	bx	lr
 800521a:	bf00      	nop
 800521c:	40023800 	.word	0x40023800
 8005220:	40023c00 	.word	0x40023c00

08005224 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b082      	sub	sp, #8
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d101      	bne.n	8005236 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	e041      	b.n	80052ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800523c:	b2db      	uxtb	r3, r3
 800523e:	2b00      	cmp	r3, #0
 8005240:	d106      	bne.n	8005250 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2200      	movs	r2, #0
 8005246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f000 f839 	bl	80052c2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2202      	movs	r2, #2
 8005254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	3304      	adds	r3, #4
 8005260:	4619      	mov	r1, r3
 8005262:	4610      	mov	r0, r2
 8005264:	f000 f9d8 	bl	8005618 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2201      	movs	r2, #1
 800526c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2201      	movs	r2, #1
 800528c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2201      	movs	r2, #1
 800529c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80052b8:	2300      	movs	r3, #0
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	3708      	adds	r7, #8
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}

080052c2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80052c2:	b480      	push	{r7}
 80052c4:	b083      	sub	sp, #12
 80052c6:	af00      	add	r7, sp, #0
 80052c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80052ca:	bf00      	nop
 80052cc:	370c      	adds	r7, #12
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr
	...

080052d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80052d8:	b480      	push	{r7}
 80052da:	b085      	sub	sp, #20
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052e6:	b2db      	uxtb	r3, r3
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d001      	beq.n	80052f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
 80052ee:	e04e      	b.n	800538e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2202      	movs	r2, #2
 80052f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	68da      	ldr	r2, [r3, #12]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f042 0201 	orr.w	r2, r2, #1
 8005306:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a23      	ldr	r2, [pc, #140]	; (800539c <HAL_TIM_Base_Start_IT+0xc4>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d022      	beq.n	8005358 <HAL_TIM_Base_Start_IT+0x80>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800531a:	d01d      	beq.n	8005358 <HAL_TIM_Base_Start_IT+0x80>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a1f      	ldr	r2, [pc, #124]	; (80053a0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d018      	beq.n	8005358 <HAL_TIM_Base_Start_IT+0x80>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a1e      	ldr	r2, [pc, #120]	; (80053a4 <HAL_TIM_Base_Start_IT+0xcc>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d013      	beq.n	8005358 <HAL_TIM_Base_Start_IT+0x80>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a1c      	ldr	r2, [pc, #112]	; (80053a8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d00e      	beq.n	8005358 <HAL_TIM_Base_Start_IT+0x80>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a1b      	ldr	r2, [pc, #108]	; (80053ac <HAL_TIM_Base_Start_IT+0xd4>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d009      	beq.n	8005358 <HAL_TIM_Base_Start_IT+0x80>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a19      	ldr	r2, [pc, #100]	; (80053b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d004      	beq.n	8005358 <HAL_TIM_Base_Start_IT+0x80>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4a18      	ldr	r2, [pc, #96]	; (80053b4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d111      	bne.n	800537c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	689b      	ldr	r3, [r3, #8]
 800535e:	f003 0307 	and.w	r3, r3, #7
 8005362:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2b06      	cmp	r3, #6
 8005368:	d010      	beq.n	800538c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	681a      	ldr	r2, [r3, #0]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f042 0201 	orr.w	r2, r2, #1
 8005378:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800537a:	e007      	b.n	800538c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f042 0201 	orr.w	r2, r2, #1
 800538a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800538c:	2300      	movs	r3, #0
}
 800538e:	4618      	mov	r0, r3
 8005390:	3714      	adds	r7, #20
 8005392:	46bd      	mov	sp, r7
 8005394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005398:	4770      	bx	lr
 800539a:	bf00      	nop
 800539c:	40010000 	.word	0x40010000
 80053a0:	40000400 	.word	0x40000400
 80053a4:	40000800 	.word	0x40000800
 80053a8:	40000c00 	.word	0x40000c00
 80053ac:	40010400 	.word	0x40010400
 80053b0:	40014000 	.word	0x40014000
 80053b4:	40001800 	.word	0x40001800

080053b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b082      	sub	sp, #8
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	691b      	ldr	r3, [r3, #16]
 80053c6:	f003 0302 	and.w	r3, r3, #2
 80053ca:	2b02      	cmp	r3, #2
 80053cc:	d122      	bne.n	8005414 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	68db      	ldr	r3, [r3, #12]
 80053d4:	f003 0302 	and.w	r3, r3, #2
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d11b      	bne.n	8005414 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f06f 0202 	mvn.w	r2, #2
 80053e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2201      	movs	r2, #1
 80053ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	699b      	ldr	r3, [r3, #24]
 80053f2:	f003 0303 	and.w	r3, r3, #3
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d003      	beq.n	8005402 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f000 f8ee 	bl	80055dc <HAL_TIM_IC_CaptureCallback>
 8005400:	e005      	b.n	800540e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f000 f8e0 	bl	80055c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f000 f8f1 	bl	80055f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2200      	movs	r2, #0
 8005412:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	691b      	ldr	r3, [r3, #16]
 800541a:	f003 0304 	and.w	r3, r3, #4
 800541e:	2b04      	cmp	r3, #4
 8005420:	d122      	bne.n	8005468 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	f003 0304 	and.w	r3, r3, #4
 800542c:	2b04      	cmp	r3, #4
 800542e:	d11b      	bne.n	8005468 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f06f 0204 	mvn.w	r2, #4
 8005438:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2202      	movs	r2, #2
 800543e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	699b      	ldr	r3, [r3, #24]
 8005446:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800544a:	2b00      	cmp	r3, #0
 800544c:	d003      	beq.n	8005456 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f000 f8c4 	bl	80055dc <HAL_TIM_IC_CaptureCallback>
 8005454:	e005      	b.n	8005462 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	f000 f8b6 	bl	80055c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800545c:	6878      	ldr	r0, [r7, #4]
 800545e:	f000 f8c7 	bl	80055f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2200      	movs	r2, #0
 8005466:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	691b      	ldr	r3, [r3, #16]
 800546e:	f003 0308 	and.w	r3, r3, #8
 8005472:	2b08      	cmp	r3, #8
 8005474:	d122      	bne.n	80054bc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	68db      	ldr	r3, [r3, #12]
 800547c:	f003 0308 	and.w	r3, r3, #8
 8005480:	2b08      	cmp	r3, #8
 8005482:	d11b      	bne.n	80054bc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f06f 0208 	mvn.w	r2, #8
 800548c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2204      	movs	r2, #4
 8005492:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	69db      	ldr	r3, [r3, #28]
 800549a:	f003 0303 	and.w	r3, r3, #3
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d003      	beq.n	80054aa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f000 f89a 	bl	80055dc <HAL_TIM_IC_CaptureCallback>
 80054a8:	e005      	b.n	80054b6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f000 f88c 	bl	80055c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f000 f89d 	bl	80055f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	691b      	ldr	r3, [r3, #16]
 80054c2:	f003 0310 	and.w	r3, r3, #16
 80054c6:	2b10      	cmp	r3, #16
 80054c8:	d122      	bne.n	8005510 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	f003 0310 	and.w	r3, r3, #16
 80054d4:	2b10      	cmp	r3, #16
 80054d6:	d11b      	bne.n	8005510 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f06f 0210 	mvn.w	r2, #16
 80054e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2208      	movs	r2, #8
 80054e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	69db      	ldr	r3, [r3, #28]
 80054ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d003      	beq.n	80054fe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f000 f870 	bl	80055dc <HAL_TIM_IC_CaptureCallback>
 80054fc:	e005      	b.n	800550a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f000 f862 	bl	80055c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f000 f873 	bl	80055f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2200      	movs	r2, #0
 800550e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	691b      	ldr	r3, [r3, #16]
 8005516:	f003 0301 	and.w	r3, r3, #1
 800551a:	2b01      	cmp	r3, #1
 800551c:	d10e      	bne.n	800553c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	68db      	ldr	r3, [r3, #12]
 8005524:	f003 0301 	and.w	r3, r3, #1
 8005528:	2b01      	cmp	r3, #1
 800552a:	d107      	bne.n	800553c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f06f 0201 	mvn.w	r2, #1
 8005534:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f7fb ffa8 	bl	800148c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	691b      	ldr	r3, [r3, #16]
 8005542:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005546:	2b80      	cmp	r3, #128	; 0x80
 8005548:	d10e      	bne.n	8005568 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005554:	2b80      	cmp	r3, #128	; 0x80
 8005556:	d107      	bne.n	8005568 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005560:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f000 f902 	bl	800576c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	691b      	ldr	r3, [r3, #16]
 800556e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005572:	2b40      	cmp	r3, #64	; 0x40
 8005574:	d10e      	bne.n	8005594 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005580:	2b40      	cmp	r3, #64	; 0x40
 8005582:	d107      	bne.n	8005594 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800558c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 f838 	bl	8005604 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	691b      	ldr	r3, [r3, #16]
 800559a:	f003 0320 	and.w	r3, r3, #32
 800559e:	2b20      	cmp	r3, #32
 80055a0:	d10e      	bne.n	80055c0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	f003 0320 	and.w	r3, r3, #32
 80055ac:	2b20      	cmp	r3, #32
 80055ae:	d107      	bne.n	80055c0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f06f 0220 	mvn.w	r2, #32
 80055b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f000 f8cc 	bl	8005758 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80055c0:	bf00      	nop
 80055c2:	3708      	adds	r7, #8
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}

080055c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055d0:	bf00      	nop
 80055d2:	370c      	adds	r7, #12
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr

080055dc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80055dc:	b480      	push	{r7}
 80055de:	b083      	sub	sp, #12
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80055e4:	bf00      	nop
 80055e6:	370c      	adds	r7, #12
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr

080055f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b083      	sub	sp, #12
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80055f8:	bf00      	nop
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr

08005604 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005604:	b480      	push	{r7}
 8005606:	b083      	sub	sp, #12
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800560c:	bf00      	nop
 800560e:	370c      	adds	r7, #12
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr

08005618 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005618:	b480      	push	{r7}
 800561a:	b085      	sub	sp, #20
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	4a40      	ldr	r2, [pc, #256]	; (800572c <TIM_Base_SetConfig+0x114>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d013      	beq.n	8005658 <TIM_Base_SetConfig+0x40>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005636:	d00f      	beq.n	8005658 <TIM_Base_SetConfig+0x40>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4a3d      	ldr	r2, [pc, #244]	; (8005730 <TIM_Base_SetConfig+0x118>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d00b      	beq.n	8005658 <TIM_Base_SetConfig+0x40>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	4a3c      	ldr	r2, [pc, #240]	; (8005734 <TIM_Base_SetConfig+0x11c>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d007      	beq.n	8005658 <TIM_Base_SetConfig+0x40>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4a3b      	ldr	r2, [pc, #236]	; (8005738 <TIM_Base_SetConfig+0x120>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d003      	beq.n	8005658 <TIM_Base_SetConfig+0x40>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	4a3a      	ldr	r2, [pc, #232]	; (800573c <TIM_Base_SetConfig+0x124>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d108      	bne.n	800566a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800565e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	68fa      	ldr	r2, [r7, #12]
 8005666:	4313      	orrs	r3, r2
 8005668:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	4a2f      	ldr	r2, [pc, #188]	; (800572c <TIM_Base_SetConfig+0x114>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d02b      	beq.n	80056ca <TIM_Base_SetConfig+0xb2>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005678:	d027      	beq.n	80056ca <TIM_Base_SetConfig+0xb2>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	4a2c      	ldr	r2, [pc, #176]	; (8005730 <TIM_Base_SetConfig+0x118>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d023      	beq.n	80056ca <TIM_Base_SetConfig+0xb2>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	4a2b      	ldr	r2, [pc, #172]	; (8005734 <TIM_Base_SetConfig+0x11c>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d01f      	beq.n	80056ca <TIM_Base_SetConfig+0xb2>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	4a2a      	ldr	r2, [pc, #168]	; (8005738 <TIM_Base_SetConfig+0x120>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d01b      	beq.n	80056ca <TIM_Base_SetConfig+0xb2>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	4a29      	ldr	r2, [pc, #164]	; (800573c <TIM_Base_SetConfig+0x124>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d017      	beq.n	80056ca <TIM_Base_SetConfig+0xb2>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	4a28      	ldr	r2, [pc, #160]	; (8005740 <TIM_Base_SetConfig+0x128>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d013      	beq.n	80056ca <TIM_Base_SetConfig+0xb2>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	4a27      	ldr	r2, [pc, #156]	; (8005744 <TIM_Base_SetConfig+0x12c>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d00f      	beq.n	80056ca <TIM_Base_SetConfig+0xb2>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4a26      	ldr	r2, [pc, #152]	; (8005748 <TIM_Base_SetConfig+0x130>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d00b      	beq.n	80056ca <TIM_Base_SetConfig+0xb2>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a25      	ldr	r2, [pc, #148]	; (800574c <TIM_Base_SetConfig+0x134>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d007      	beq.n	80056ca <TIM_Base_SetConfig+0xb2>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4a24      	ldr	r2, [pc, #144]	; (8005750 <TIM_Base_SetConfig+0x138>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d003      	beq.n	80056ca <TIM_Base_SetConfig+0xb2>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4a23      	ldr	r2, [pc, #140]	; (8005754 <TIM_Base_SetConfig+0x13c>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d108      	bne.n	80056dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	68db      	ldr	r3, [r3, #12]
 80056d6:	68fa      	ldr	r2, [r7, #12]
 80056d8:	4313      	orrs	r3, r2
 80056da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	695b      	ldr	r3, [r3, #20]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	68fa      	ldr	r2, [r7, #12]
 80056ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	689a      	ldr	r2, [r3, #8]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	4a0a      	ldr	r2, [pc, #40]	; (800572c <TIM_Base_SetConfig+0x114>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d003      	beq.n	8005710 <TIM_Base_SetConfig+0xf8>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	4a0c      	ldr	r2, [pc, #48]	; (800573c <TIM_Base_SetConfig+0x124>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d103      	bne.n	8005718 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	691a      	ldr	r2, [r3, #16]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2201      	movs	r2, #1
 800571c:	615a      	str	r2, [r3, #20]
}
 800571e:	bf00      	nop
 8005720:	3714      	adds	r7, #20
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr
 800572a:	bf00      	nop
 800572c:	40010000 	.word	0x40010000
 8005730:	40000400 	.word	0x40000400
 8005734:	40000800 	.word	0x40000800
 8005738:	40000c00 	.word	0x40000c00
 800573c:	40010400 	.word	0x40010400
 8005740:	40014000 	.word	0x40014000
 8005744:	40014400 	.word	0x40014400
 8005748:	40014800 	.word	0x40014800
 800574c:	40001800 	.word	0x40001800
 8005750:	40001c00 	.word	0x40001c00
 8005754:	40002000 	.word	0x40002000

08005758 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005760:	bf00      	nop
 8005762:	370c      	adds	r7, #12
 8005764:	46bd      	mov	sp, r7
 8005766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576a:	4770      	bx	lr

0800576c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800576c:	b480      	push	{r7}
 800576e:	b083      	sub	sp, #12
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005774:	bf00      	nop
 8005776:	370c      	adds	r7, #12
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr

08005780 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b082      	sub	sp, #8
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d101      	bne.n	8005792 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	e03f      	b.n	8005812 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005798:	b2db      	uxtb	r3, r3
 800579a:	2b00      	cmp	r3, #0
 800579c:	d106      	bne.n	80057ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f7fc faf6 	bl	8001d98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2224      	movs	r2, #36	; 0x24
 80057b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	68da      	ldr	r2, [r3, #12]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80057c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f000 ff97 	bl	80066f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	691a      	ldr	r2, [r3, #16]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80057d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	695a      	ldr	r2, [r3, #20]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80057e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	68da      	ldr	r2, [r3, #12]
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80057f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2220      	movs	r2, #32
 8005804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2220      	movs	r2, #32
 800580c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005810:	2300      	movs	r3, #0
}
 8005812:	4618      	mov	r0, r3
 8005814:	3708      	adds	r7, #8
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}

0800581a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800581a:	b580      	push	{r7, lr}
 800581c:	b08a      	sub	sp, #40	; 0x28
 800581e:	af02      	add	r7, sp, #8
 8005820:	60f8      	str	r0, [r7, #12]
 8005822:	60b9      	str	r1, [r7, #8]
 8005824:	603b      	str	r3, [r7, #0]
 8005826:	4613      	mov	r3, r2
 8005828:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800582a:	2300      	movs	r3, #0
 800582c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005834:	b2db      	uxtb	r3, r3
 8005836:	2b20      	cmp	r3, #32
 8005838:	d17c      	bne.n	8005934 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d002      	beq.n	8005846 <HAL_UART_Transmit+0x2c>
 8005840:	88fb      	ldrh	r3, [r7, #6]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d101      	bne.n	800584a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	e075      	b.n	8005936 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005850:	2b01      	cmp	r3, #1
 8005852:	d101      	bne.n	8005858 <HAL_UART_Transmit+0x3e>
 8005854:	2302      	movs	r3, #2
 8005856:	e06e      	b.n	8005936 <HAL_UART_Transmit+0x11c>
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2201      	movs	r2, #1
 800585c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	2200      	movs	r2, #0
 8005864:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2221      	movs	r2, #33	; 0x21
 800586a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800586e:	f7fc ff6f 	bl	8002750 <HAL_GetTick>
 8005872:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	88fa      	ldrh	r2, [r7, #6]
 8005878:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	88fa      	ldrh	r2, [r7, #6]
 800587e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005888:	d108      	bne.n	800589c <HAL_UART_Transmit+0x82>
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	691b      	ldr	r3, [r3, #16]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d104      	bne.n	800589c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005892:	2300      	movs	r3, #0
 8005894:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	61bb      	str	r3, [r7, #24]
 800589a:	e003      	b.n	80058a4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80058a0:	2300      	movs	r3, #0
 80058a2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	2200      	movs	r2, #0
 80058a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80058ac:	e02a      	b.n	8005904 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	9300      	str	r3, [sp, #0]
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	2200      	movs	r2, #0
 80058b6:	2180      	movs	r1, #128	; 0x80
 80058b8:	68f8      	ldr	r0, [r7, #12]
 80058ba:	f000 fc53 	bl	8006164 <UART_WaitOnFlagUntilTimeout>
 80058be:	4603      	mov	r3, r0
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d001      	beq.n	80058c8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80058c4:	2303      	movs	r3, #3
 80058c6:	e036      	b.n	8005936 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80058c8:	69fb      	ldr	r3, [r7, #28]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d10b      	bne.n	80058e6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80058ce:	69bb      	ldr	r3, [r7, #24]
 80058d0:	881b      	ldrh	r3, [r3, #0]
 80058d2:	461a      	mov	r2, r3
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058dc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80058de:	69bb      	ldr	r3, [r7, #24]
 80058e0:	3302      	adds	r3, #2
 80058e2:	61bb      	str	r3, [r7, #24]
 80058e4:	e007      	b.n	80058f6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80058e6:	69fb      	ldr	r3, [r7, #28]
 80058e8:	781a      	ldrb	r2, [r3, #0]
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80058f0:	69fb      	ldr	r3, [r7, #28]
 80058f2:	3301      	adds	r3, #1
 80058f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80058fa:	b29b      	uxth	r3, r3
 80058fc:	3b01      	subs	r3, #1
 80058fe:	b29a      	uxth	r2, r3
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005908:	b29b      	uxth	r3, r3
 800590a:	2b00      	cmp	r3, #0
 800590c:	d1cf      	bne.n	80058ae <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	9300      	str	r3, [sp, #0]
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	2200      	movs	r2, #0
 8005916:	2140      	movs	r1, #64	; 0x40
 8005918:	68f8      	ldr	r0, [r7, #12]
 800591a:	f000 fc23 	bl	8006164 <UART_WaitOnFlagUntilTimeout>
 800591e:	4603      	mov	r3, r0
 8005920:	2b00      	cmp	r3, #0
 8005922:	d001      	beq.n	8005928 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005924:	2303      	movs	r3, #3
 8005926:	e006      	b.n	8005936 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2220      	movs	r2, #32
 800592c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005930:	2300      	movs	r3, #0
 8005932:	e000      	b.n	8005936 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005934:	2302      	movs	r3, #2
  }
}
 8005936:	4618      	mov	r0, r3
 8005938:	3720      	adds	r7, #32
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}

0800593e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800593e:	b580      	push	{r7, lr}
 8005940:	b08c      	sub	sp, #48	; 0x30
 8005942:	af00      	add	r7, sp, #0
 8005944:	60f8      	str	r0, [r7, #12]
 8005946:	60b9      	str	r1, [r7, #8]
 8005948:	4613      	mov	r3, r2
 800594a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005952:	b2db      	uxtb	r3, r3
 8005954:	2b20      	cmp	r3, #32
 8005956:	d152      	bne.n	80059fe <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d002      	beq.n	8005964 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800595e:	88fb      	ldrh	r3, [r7, #6]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d101      	bne.n	8005968 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005964:	2301      	movs	r3, #1
 8005966:	e04b      	b.n	8005a00 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800596e:	2b01      	cmp	r3, #1
 8005970:	d101      	bne.n	8005976 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8005972:	2302      	movs	r3, #2
 8005974:	e044      	b.n	8005a00 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2201      	movs	r2, #1
 800597a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2201      	movs	r2, #1
 8005982:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005984:	88fb      	ldrh	r3, [r7, #6]
 8005986:	461a      	mov	r2, r3
 8005988:	68b9      	ldr	r1, [r7, #8]
 800598a:	68f8      	ldr	r0, [r7, #12]
 800598c:	f000 fc58 	bl	8006240 <UART_Start_Receive_DMA>
 8005990:	4603      	mov	r3, r0
 8005992:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005996:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800599a:	2b00      	cmp	r3, #0
 800599c:	d12c      	bne.n	80059f8 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d125      	bne.n	80059f2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80059a6:	2300      	movs	r3, #0
 80059a8:	613b      	str	r3, [r7, #16]
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	613b      	str	r3, [r7, #16]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	613b      	str	r3, [r7, #16]
 80059ba:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	330c      	adds	r3, #12
 80059c2:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c4:	69bb      	ldr	r3, [r7, #24]
 80059c6:	e853 3f00 	ldrex	r3, [r3]
 80059ca:	617b      	str	r3, [r7, #20]
   return(result);
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	f043 0310 	orr.w	r3, r3, #16
 80059d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	330c      	adds	r3, #12
 80059da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059dc:	627a      	str	r2, [r7, #36]	; 0x24
 80059de:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e0:	6a39      	ldr	r1, [r7, #32]
 80059e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059e4:	e841 2300 	strex	r3, r2, [r1]
 80059e8:	61fb      	str	r3, [r7, #28]
   return(result);
 80059ea:	69fb      	ldr	r3, [r7, #28]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d1e5      	bne.n	80059bc <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 80059f0:	e002      	b.n	80059f8 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80059f2:	2301      	movs	r3, #1
 80059f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 80059f8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80059fc:	e000      	b.n	8005a00 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 80059fe:	2302      	movs	r3, #2
  }
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	3730      	adds	r7, #48	; 0x30
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bd80      	pop	{r7, pc}

08005a08 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b0ba      	sub	sp, #232	; 0xe8
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	68db      	ldr	r3, [r3, #12]
 8005a20:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	695b      	ldr	r3, [r3, #20]
 8005a2a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005a34:	2300      	movs	r3, #0
 8005a36:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005a3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a3e:	f003 030f 	and.w	r3, r3, #15
 8005a42:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005a46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d10f      	bne.n	8005a6e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a52:	f003 0320 	and.w	r3, r3, #32
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d009      	beq.n	8005a6e <HAL_UART_IRQHandler+0x66>
 8005a5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a5e:	f003 0320 	and.w	r3, r3, #32
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d003      	beq.n	8005a6e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f000 fd8b 	bl	8006582 <UART_Receive_IT>
      return;
 8005a6c:	e256      	b.n	8005f1c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005a6e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	f000 80de 	beq.w	8005c34 <HAL_UART_IRQHandler+0x22c>
 8005a78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a7c:	f003 0301 	and.w	r3, r3, #1
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d106      	bne.n	8005a92 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005a84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a88:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	f000 80d1 	beq.w	8005c34 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005a92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a96:	f003 0301 	and.w	r3, r3, #1
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d00b      	beq.n	8005ab6 <HAL_UART_IRQHandler+0xae>
 8005a9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005aa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d005      	beq.n	8005ab6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aae:	f043 0201 	orr.w	r2, r3, #1
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005ab6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005aba:	f003 0304 	and.w	r3, r3, #4
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d00b      	beq.n	8005ada <HAL_UART_IRQHandler+0xd2>
 8005ac2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ac6:	f003 0301 	and.w	r3, r3, #1
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d005      	beq.n	8005ada <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad2:	f043 0202 	orr.w	r2, r3, #2
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005ada:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ade:	f003 0302 	and.w	r3, r3, #2
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d00b      	beq.n	8005afe <HAL_UART_IRQHandler+0xf6>
 8005ae6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005aea:	f003 0301 	and.w	r3, r3, #1
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d005      	beq.n	8005afe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005af6:	f043 0204 	orr.w	r2, r3, #4
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005afe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b02:	f003 0308 	and.w	r3, r3, #8
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d011      	beq.n	8005b2e <HAL_UART_IRQHandler+0x126>
 8005b0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b0e:	f003 0320 	and.w	r3, r3, #32
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d105      	bne.n	8005b22 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005b16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b1a:	f003 0301 	and.w	r3, r3, #1
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d005      	beq.n	8005b2e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b26:	f043 0208 	orr.w	r2, r3, #8
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	f000 81ed 	beq.w	8005f12 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b3c:	f003 0320 	and.w	r3, r3, #32
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d008      	beq.n	8005b56 <HAL_UART_IRQHandler+0x14e>
 8005b44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b48:	f003 0320 	and.w	r3, r3, #32
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d002      	beq.n	8005b56 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f000 fd16 	bl	8006582 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	695b      	ldr	r3, [r3, #20]
 8005b5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b60:	2b40      	cmp	r3, #64	; 0x40
 8005b62:	bf0c      	ite	eq
 8005b64:	2301      	moveq	r3, #1
 8005b66:	2300      	movne	r3, #0
 8005b68:	b2db      	uxtb	r3, r3
 8005b6a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b72:	f003 0308 	and.w	r3, r3, #8
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d103      	bne.n	8005b82 <HAL_UART_IRQHandler+0x17a>
 8005b7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d04f      	beq.n	8005c22 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f000 fc1e 	bl	80063c4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	695b      	ldr	r3, [r3, #20]
 8005b8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b92:	2b40      	cmp	r3, #64	; 0x40
 8005b94:	d141      	bne.n	8005c1a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	3314      	adds	r3, #20
 8005b9c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005ba4:	e853 3f00 	ldrex	r3, [r3]
 8005ba8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005bac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005bb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005bb4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	3314      	adds	r3, #20
 8005bbe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005bc2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005bc6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005bce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005bd2:	e841 2300 	strex	r3, r2, [r1]
 8005bd6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005bda:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d1d9      	bne.n	8005b96 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d013      	beq.n	8005c12 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bee:	4a7d      	ldr	r2, [pc, #500]	; (8005de4 <HAL_UART_IRQHandler+0x3dc>)
 8005bf0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f7fd f832 	bl	8002c60 <HAL_DMA_Abort_IT>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d016      	beq.n	8005c30 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c08:	687a      	ldr	r2, [r7, #4]
 8005c0a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005c0c:	4610      	mov	r0, r2
 8005c0e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c10:	e00e      	b.n	8005c30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f000 f9a4 	bl	8005f60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c18:	e00a      	b.n	8005c30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	f000 f9a0 	bl	8005f60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c20:	e006      	b.n	8005c30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f000 f99c 	bl	8005f60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005c2e:	e170      	b.n	8005f12 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c30:	bf00      	nop
    return;
 8005c32:	e16e      	b.n	8005f12 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	f040 814a 	bne.w	8005ed2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005c3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c42:	f003 0310 	and.w	r3, r3, #16
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	f000 8143 	beq.w	8005ed2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005c4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c50:	f003 0310 	and.w	r3, r3, #16
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	f000 813c 	beq.w	8005ed2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	60bb      	str	r3, [r7, #8]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	60bb      	str	r3, [r7, #8]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	60bb      	str	r3, [r7, #8]
 8005c6e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	695b      	ldr	r3, [r3, #20]
 8005c76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c7a:	2b40      	cmp	r3, #64	; 0x40
 8005c7c:	f040 80b4 	bne.w	8005de8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005c8c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	f000 8140 	beq.w	8005f16 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005c9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005c9e:	429a      	cmp	r2, r3
 8005ca0:	f080 8139 	bcs.w	8005f16 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005caa:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cb0:	69db      	ldr	r3, [r3, #28]
 8005cb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cb6:	f000 8088 	beq.w	8005dca <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	330c      	adds	r3, #12
 8005cc0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005cc8:	e853 3f00 	ldrex	r3, [r3]
 8005ccc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005cd0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005cd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005cd8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	330c      	adds	r3, #12
 8005ce2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005ce6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005cea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cee:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005cf2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005cf6:	e841 2300 	strex	r3, r2, [r1]
 8005cfa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005cfe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d1d9      	bne.n	8005cba <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	3314      	adds	r3, #20
 8005d0c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d10:	e853 3f00 	ldrex	r3, [r3]
 8005d14:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005d16:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005d18:	f023 0301 	bic.w	r3, r3, #1
 8005d1c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	3314      	adds	r3, #20
 8005d26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005d2a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005d2e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d30:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005d32:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005d36:	e841 2300 	strex	r3, r2, [r1]
 8005d3a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005d3c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d1e1      	bne.n	8005d06 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	3314      	adds	r3, #20
 8005d48:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d4a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d4c:	e853 3f00 	ldrex	r3, [r3]
 8005d50:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005d52:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d54:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d58:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	3314      	adds	r3, #20
 8005d62:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005d66:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005d68:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005d6c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005d6e:	e841 2300 	strex	r3, r2, [r1]
 8005d72:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005d74:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d1e3      	bne.n	8005d42 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2220      	movs	r2, #32
 8005d7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2200      	movs	r2, #0
 8005d86:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	330c      	adds	r3, #12
 8005d8e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d92:	e853 3f00 	ldrex	r3, [r3]
 8005d96:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005d98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d9a:	f023 0310 	bic.w	r3, r3, #16
 8005d9e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	330c      	adds	r3, #12
 8005da8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005dac:	65ba      	str	r2, [r7, #88]	; 0x58
 8005dae:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005db0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005db2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005db4:	e841 2300 	strex	r3, r2, [r1]
 8005db8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005dba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d1e3      	bne.n	8005d88 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	f7fc fedb 	bl	8002b80 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005dd2:	b29b      	uxth	r3, r3
 8005dd4:	1ad3      	subs	r3, r2, r3
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	4619      	mov	r1, r3
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f7fc fae6 	bl	80023ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005de0:	e099      	b.n	8005f16 <HAL_UART_IRQHandler+0x50e>
 8005de2:	bf00      	nop
 8005de4:	0800648b 	.word	0x0800648b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005df0:	b29b      	uxth	r3, r3
 8005df2:	1ad3      	subs	r3, r2, r3
 8005df4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	f000 808b 	beq.w	8005f1a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005e04:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	f000 8086 	beq.w	8005f1a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	330c      	adds	r3, #12
 8005e14:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e18:	e853 3f00 	ldrex	r3, [r3]
 8005e1c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005e1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e20:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e24:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	330c      	adds	r3, #12
 8005e2e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005e32:	647a      	str	r2, [r7, #68]	; 0x44
 8005e34:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e36:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005e38:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e3a:	e841 2300 	strex	r3, r2, [r1]
 8005e3e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005e40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d1e3      	bne.n	8005e0e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	3314      	adds	r3, #20
 8005e4c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e50:	e853 3f00 	ldrex	r3, [r3]
 8005e54:	623b      	str	r3, [r7, #32]
   return(result);
 8005e56:	6a3b      	ldr	r3, [r7, #32]
 8005e58:	f023 0301 	bic.w	r3, r3, #1
 8005e5c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	3314      	adds	r3, #20
 8005e66:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005e6a:	633a      	str	r2, [r7, #48]	; 0x30
 8005e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e72:	e841 2300 	strex	r3, r2, [r1]
 8005e76:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005e78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d1e3      	bne.n	8005e46 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2220      	movs	r2, #32
 8005e82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	330c      	adds	r3, #12
 8005e92:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	e853 3f00 	ldrex	r3, [r3]
 8005e9a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	f023 0310 	bic.w	r3, r3, #16
 8005ea2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	330c      	adds	r3, #12
 8005eac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005eb0:	61fa      	str	r2, [r7, #28]
 8005eb2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb4:	69b9      	ldr	r1, [r7, #24]
 8005eb6:	69fa      	ldr	r2, [r7, #28]
 8005eb8:	e841 2300 	strex	r3, r2, [r1]
 8005ebc:	617b      	str	r3, [r7, #20]
   return(result);
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d1e3      	bne.n	8005e8c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005ec4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005ec8:	4619      	mov	r1, r3
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f7fc fa6e 	bl	80023ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005ed0:	e023      	b.n	8005f1a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005ed2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ed6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d009      	beq.n	8005ef2 <HAL_UART_IRQHandler+0x4ea>
 8005ede:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ee2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d003      	beq.n	8005ef2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f000 fae1 	bl	80064b2 <UART_Transmit_IT>
    return;
 8005ef0:	e014      	b.n	8005f1c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005ef2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ef6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d00e      	beq.n	8005f1c <HAL_UART_IRQHandler+0x514>
 8005efe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d008      	beq.n	8005f1c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f000 fb21 	bl	8006552 <UART_EndTransmit_IT>
    return;
 8005f10:	e004      	b.n	8005f1c <HAL_UART_IRQHandler+0x514>
    return;
 8005f12:	bf00      	nop
 8005f14:	e002      	b.n	8005f1c <HAL_UART_IRQHandler+0x514>
      return;
 8005f16:	bf00      	nop
 8005f18:	e000      	b.n	8005f1c <HAL_UART_IRQHandler+0x514>
      return;
 8005f1a:	bf00      	nop
  }
}
 8005f1c:	37e8      	adds	r7, #232	; 0xe8
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}
 8005f22:	bf00      	nop

08005f24 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f24:	b480      	push	{r7}
 8005f26:	b083      	sub	sp, #12
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005f2c:	bf00      	nop
 8005f2e:	370c      	adds	r7, #12
 8005f30:	46bd      	mov	sp, r7
 8005f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f36:	4770      	bx	lr

08005f38 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b083      	sub	sp, #12
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005f40:	bf00      	nop
 8005f42:	370c      	adds	r7, #12
 8005f44:	46bd      	mov	sp, r7
 8005f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4a:	4770      	bx	lr

08005f4c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b083      	sub	sp, #12
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005f54:	bf00      	nop
 8005f56:	370c      	adds	r7, #12
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5e:	4770      	bx	lr

08005f60 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b083      	sub	sp, #12
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005f68:	bf00      	nop
 8005f6a:	370c      	adds	r7, #12
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f72:	4770      	bx	lr

08005f74 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b09c      	sub	sp, #112	; 0x70
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f80:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d172      	bne.n	8006076 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005f90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f92:	2200      	movs	r2, #0
 8005f94:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	330c      	adds	r3, #12
 8005f9c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005fa0:	e853 3f00 	ldrex	r3, [r3]
 8005fa4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005fa6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005fa8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005fac:	66bb      	str	r3, [r7, #104]	; 0x68
 8005fae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	330c      	adds	r3, #12
 8005fb4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005fb6:	65ba      	str	r2, [r7, #88]	; 0x58
 8005fb8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fba:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005fbc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005fbe:	e841 2300 	strex	r3, r2, [r1]
 8005fc2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005fc4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d1e5      	bne.n	8005f96 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	3314      	adds	r3, #20
 8005fd0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fd4:	e853 3f00 	ldrex	r3, [r3]
 8005fd8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005fda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fdc:	f023 0301 	bic.w	r3, r3, #1
 8005fe0:	667b      	str	r3, [r7, #100]	; 0x64
 8005fe2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	3314      	adds	r3, #20
 8005fe8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005fea:	647a      	str	r2, [r7, #68]	; 0x44
 8005fec:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fee:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005ff0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005ff2:	e841 2300 	strex	r3, r2, [r1]
 8005ff6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005ff8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d1e5      	bne.n	8005fca <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ffe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	3314      	adds	r3, #20
 8006004:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006008:	e853 3f00 	ldrex	r3, [r3]
 800600c:	623b      	str	r3, [r7, #32]
   return(result);
 800600e:	6a3b      	ldr	r3, [r7, #32]
 8006010:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006014:	663b      	str	r3, [r7, #96]	; 0x60
 8006016:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	3314      	adds	r3, #20
 800601c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800601e:	633a      	str	r2, [r7, #48]	; 0x30
 8006020:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006022:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006024:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006026:	e841 2300 	strex	r3, r2, [r1]
 800602a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800602c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800602e:	2b00      	cmp	r3, #0
 8006030:	d1e5      	bne.n	8005ffe <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006032:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006034:	2220      	movs	r2, #32
 8006036:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800603a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800603c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800603e:	2b01      	cmp	r3, #1
 8006040:	d119      	bne.n	8006076 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006042:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	330c      	adds	r3, #12
 8006048:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	e853 3f00 	ldrex	r3, [r3]
 8006050:	60fb      	str	r3, [r7, #12]
   return(result);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	f023 0310 	bic.w	r3, r3, #16
 8006058:	65fb      	str	r3, [r7, #92]	; 0x5c
 800605a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	330c      	adds	r3, #12
 8006060:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006062:	61fa      	str	r2, [r7, #28]
 8006064:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006066:	69b9      	ldr	r1, [r7, #24]
 8006068:	69fa      	ldr	r2, [r7, #28]
 800606a:	e841 2300 	strex	r3, r2, [r1]
 800606e:	617b      	str	r3, [r7, #20]
   return(result);
 8006070:	697b      	ldr	r3, [r7, #20]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d1e5      	bne.n	8006042 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006076:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800607a:	2b01      	cmp	r3, #1
 800607c:	d106      	bne.n	800608c <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800607e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006080:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006082:	4619      	mov	r1, r3
 8006084:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006086:	f7fc f991 	bl	80023ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800608a:	e002      	b.n	8006092 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800608c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800608e:	f7ff ff53 	bl	8005f38 <HAL_UART_RxCpltCallback>
}
 8006092:	bf00      	nop
 8006094:	3770      	adds	r7, #112	; 0x70
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}

0800609a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800609a:	b580      	push	{r7, lr}
 800609c:	b084      	sub	sp, #16
 800609e:	af00      	add	r7, sp, #0
 80060a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060a6:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d108      	bne.n	80060c2 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80060b4:	085b      	lsrs	r3, r3, #1
 80060b6:	b29b      	uxth	r3, r3
 80060b8:	4619      	mov	r1, r3
 80060ba:	68f8      	ldr	r0, [r7, #12]
 80060bc:	f7fc f976 	bl	80023ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80060c0:	e002      	b.n	80060c8 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80060c2:	68f8      	ldr	r0, [r7, #12]
 80060c4:	f7ff ff42 	bl	8005f4c <HAL_UART_RxHalfCpltCallback>
}
 80060c8:	bf00      	nop
 80060ca:	3710      	adds	r7, #16
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}

080060d0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b084      	sub	sp, #16
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80060d8:	2300      	movs	r3, #0
 80060da:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060e0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	695b      	ldr	r3, [r3, #20]
 80060e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060ec:	2b80      	cmp	r3, #128	; 0x80
 80060ee:	bf0c      	ite	eq
 80060f0:	2301      	moveq	r3, #1
 80060f2:	2300      	movne	r3, #0
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060fe:	b2db      	uxtb	r3, r3
 8006100:	2b21      	cmp	r3, #33	; 0x21
 8006102:	d108      	bne.n	8006116 <UART_DMAError+0x46>
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d005      	beq.n	8006116 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	2200      	movs	r2, #0
 800610e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006110:	68b8      	ldr	r0, [r7, #8]
 8006112:	f000 f92f 	bl	8006374 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	695b      	ldr	r3, [r3, #20]
 800611c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006120:	2b40      	cmp	r3, #64	; 0x40
 8006122:	bf0c      	ite	eq
 8006124:	2301      	moveq	r3, #1
 8006126:	2300      	movne	r3, #0
 8006128:	b2db      	uxtb	r3, r3
 800612a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006132:	b2db      	uxtb	r3, r3
 8006134:	2b22      	cmp	r3, #34	; 0x22
 8006136:	d108      	bne.n	800614a <UART_DMAError+0x7a>
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d005      	beq.n	800614a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	2200      	movs	r2, #0
 8006142:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006144:	68b8      	ldr	r0, [r7, #8]
 8006146:	f000 f93d 	bl	80063c4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800614e:	f043 0210 	orr.w	r2, r3, #16
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006156:	68b8      	ldr	r0, [r7, #8]
 8006158:	f7ff ff02 	bl	8005f60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800615c:	bf00      	nop
 800615e:	3710      	adds	r7, #16
 8006160:	46bd      	mov	sp, r7
 8006162:	bd80      	pop	{r7, pc}

08006164 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b090      	sub	sp, #64	; 0x40
 8006168:	af00      	add	r7, sp, #0
 800616a:	60f8      	str	r0, [r7, #12]
 800616c:	60b9      	str	r1, [r7, #8]
 800616e:	603b      	str	r3, [r7, #0]
 8006170:	4613      	mov	r3, r2
 8006172:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006174:	e050      	b.n	8006218 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006176:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800617c:	d04c      	beq.n	8006218 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800617e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006180:	2b00      	cmp	r3, #0
 8006182:	d007      	beq.n	8006194 <UART_WaitOnFlagUntilTimeout+0x30>
 8006184:	f7fc fae4 	bl	8002750 <HAL_GetTick>
 8006188:	4602      	mov	r2, r0
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	1ad3      	subs	r3, r2, r3
 800618e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006190:	429a      	cmp	r2, r3
 8006192:	d241      	bcs.n	8006218 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	330c      	adds	r3, #12
 800619a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800619c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800619e:	e853 3f00 	ldrex	r3, [r3]
 80061a2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80061a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80061aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	330c      	adds	r3, #12
 80061b2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80061b4:	637a      	str	r2, [r7, #52]	; 0x34
 80061b6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061b8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80061ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80061bc:	e841 2300 	strex	r3, r2, [r1]
 80061c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80061c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d1e5      	bne.n	8006194 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	3314      	adds	r3, #20
 80061ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	e853 3f00 	ldrex	r3, [r3]
 80061d6:	613b      	str	r3, [r7, #16]
   return(result);
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	f023 0301 	bic.w	r3, r3, #1
 80061de:	63bb      	str	r3, [r7, #56]	; 0x38
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	3314      	adds	r3, #20
 80061e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80061e8:	623a      	str	r2, [r7, #32]
 80061ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ec:	69f9      	ldr	r1, [r7, #28]
 80061ee:	6a3a      	ldr	r2, [r7, #32]
 80061f0:	e841 2300 	strex	r3, r2, [r1]
 80061f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80061f6:	69bb      	ldr	r3, [r7, #24]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d1e5      	bne.n	80061c8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	2220      	movs	r2, #32
 8006200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2220      	movs	r2, #32
 8006208:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2200      	movs	r2, #0
 8006210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006214:	2303      	movs	r3, #3
 8006216:	e00f      	b.n	8006238 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	4013      	ands	r3, r2
 8006222:	68ba      	ldr	r2, [r7, #8]
 8006224:	429a      	cmp	r2, r3
 8006226:	bf0c      	ite	eq
 8006228:	2301      	moveq	r3, #1
 800622a:	2300      	movne	r3, #0
 800622c:	b2db      	uxtb	r3, r3
 800622e:	461a      	mov	r2, r3
 8006230:	79fb      	ldrb	r3, [r7, #7]
 8006232:	429a      	cmp	r2, r3
 8006234:	d09f      	beq.n	8006176 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006236:	2300      	movs	r3, #0
}
 8006238:	4618      	mov	r0, r3
 800623a:	3740      	adds	r7, #64	; 0x40
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}

08006240 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b098      	sub	sp, #96	; 0x60
 8006244:	af00      	add	r7, sp, #0
 8006246:	60f8      	str	r0, [r7, #12]
 8006248:	60b9      	str	r1, [r7, #8]
 800624a:	4613      	mov	r3, r2
 800624c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800624e:	68ba      	ldr	r2, [r7, #8]
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	88fa      	ldrh	r2, [r7, #6]
 8006258:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2200      	movs	r2, #0
 800625e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2222      	movs	r2, #34	; 0x22
 8006264:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800626c:	4a3e      	ldr	r2, [pc, #248]	; (8006368 <UART_Start_Receive_DMA+0x128>)
 800626e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006274:	4a3d      	ldr	r2, [pc, #244]	; (800636c <UART_Start_Receive_DMA+0x12c>)
 8006276:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800627c:	4a3c      	ldr	r2, [pc, #240]	; (8006370 <UART_Start_Receive_DMA+0x130>)
 800627e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006284:	2200      	movs	r2, #0
 8006286:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006288:	f107 0308 	add.w	r3, r7, #8
 800628c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	3304      	adds	r3, #4
 8006298:	4619      	mov	r1, r3
 800629a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	88fb      	ldrh	r3, [r7, #6]
 80062a0:	f7fc fc16 	bl	8002ad0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80062a4:	2300      	movs	r3, #0
 80062a6:	613b      	str	r3, [r7, #16]
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	613b      	str	r3, [r7, #16]
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	685b      	ldr	r3, [r3, #4]
 80062b6:	613b      	str	r3, [r7, #16]
 80062b8:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2200      	movs	r2, #0
 80062be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	330c      	adds	r3, #12
 80062c8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062cc:	e853 3f00 	ldrex	r3, [r3]
 80062d0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80062d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062d8:	65bb      	str	r3, [r7, #88]	; 0x58
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	330c      	adds	r3, #12
 80062e0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80062e2:	64fa      	str	r2, [r7, #76]	; 0x4c
 80062e4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062e6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80062e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80062ea:	e841 2300 	strex	r3, r2, [r1]
 80062ee:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80062f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d1e5      	bne.n	80062c2 <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	3314      	adds	r3, #20
 80062fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006300:	e853 3f00 	ldrex	r3, [r3]
 8006304:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006306:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006308:	f043 0301 	orr.w	r3, r3, #1
 800630c:	657b      	str	r3, [r7, #84]	; 0x54
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	3314      	adds	r3, #20
 8006314:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006316:	63ba      	str	r2, [r7, #56]	; 0x38
 8006318:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800631a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800631c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800631e:	e841 2300 	strex	r3, r2, [r1]
 8006322:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006326:	2b00      	cmp	r3, #0
 8006328:	d1e5      	bne.n	80062f6 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	3314      	adds	r3, #20
 8006330:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006332:	69bb      	ldr	r3, [r7, #24]
 8006334:	e853 3f00 	ldrex	r3, [r3]
 8006338:	617b      	str	r3, [r7, #20]
   return(result);
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006340:	653b      	str	r3, [r7, #80]	; 0x50
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	3314      	adds	r3, #20
 8006348:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800634a:	627a      	str	r2, [r7, #36]	; 0x24
 800634c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800634e:	6a39      	ldr	r1, [r7, #32]
 8006350:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006352:	e841 2300 	strex	r3, r2, [r1]
 8006356:	61fb      	str	r3, [r7, #28]
   return(result);
 8006358:	69fb      	ldr	r3, [r7, #28]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d1e5      	bne.n	800632a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800635e:	2300      	movs	r3, #0
}
 8006360:	4618      	mov	r0, r3
 8006362:	3760      	adds	r7, #96	; 0x60
 8006364:	46bd      	mov	sp, r7
 8006366:	bd80      	pop	{r7, pc}
 8006368:	08005f75 	.word	0x08005f75
 800636c:	0800609b 	.word	0x0800609b
 8006370:	080060d1 	.word	0x080060d1

08006374 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006374:	b480      	push	{r7}
 8006376:	b089      	sub	sp, #36	; 0x24
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	330c      	adds	r3, #12
 8006382:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	e853 3f00 	ldrex	r3, [r3]
 800638a:	60bb      	str	r3, [r7, #8]
   return(result);
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006392:	61fb      	str	r3, [r7, #28]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	330c      	adds	r3, #12
 800639a:	69fa      	ldr	r2, [r7, #28]
 800639c:	61ba      	str	r2, [r7, #24]
 800639e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a0:	6979      	ldr	r1, [r7, #20]
 80063a2:	69ba      	ldr	r2, [r7, #24]
 80063a4:	e841 2300 	strex	r3, r2, [r1]
 80063a8:	613b      	str	r3, [r7, #16]
   return(result);
 80063aa:	693b      	ldr	r3, [r7, #16]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d1e5      	bne.n	800637c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2220      	movs	r2, #32
 80063b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80063b8:	bf00      	nop
 80063ba:	3724      	adds	r7, #36	; 0x24
 80063bc:	46bd      	mov	sp, r7
 80063be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c2:	4770      	bx	lr

080063c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b095      	sub	sp, #84	; 0x54
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	330c      	adds	r3, #12
 80063d2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063d6:	e853 3f00 	ldrex	r3, [r3]
 80063da:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80063dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063de:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80063e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	330c      	adds	r3, #12
 80063ea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80063ec:	643a      	str	r2, [r7, #64]	; 0x40
 80063ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80063f2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80063f4:	e841 2300 	strex	r3, r2, [r1]
 80063f8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80063fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d1e5      	bne.n	80063cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	3314      	adds	r3, #20
 8006406:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006408:	6a3b      	ldr	r3, [r7, #32]
 800640a:	e853 3f00 	ldrex	r3, [r3]
 800640e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006410:	69fb      	ldr	r3, [r7, #28]
 8006412:	f023 0301 	bic.w	r3, r3, #1
 8006416:	64bb      	str	r3, [r7, #72]	; 0x48
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	3314      	adds	r3, #20
 800641e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006420:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006422:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006424:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006426:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006428:	e841 2300 	strex	r3, r2, [r1]
 800642c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800642e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006430:	2b00      	cmp	r3, #0
 8006432:	d1e5      	bne.n	8006400 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006438:	2b01      	cmp	r3, #1
 800643a:	d119      	bne.n	8006470 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	330c      	adds	r3, #12
 8006442:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	e853 3f00 	ldrex	r3, [r3]
 800644a:	60bb      	str	r3, [r7, #8]
   return(result);
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	f023 0310 	bic.w	r3, r3, #16
 8006452:	647b      	str	r3, [r7, #68]	; 0x44
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	330c      	adds	r3, #12
 800645a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800645c:	61ba      	str	r2, [r7, #24]
 800645e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006460:	6979      	ldr	r1, [r7, #20]
 8006462:	69ba      	ldr	r2, [r7, #24]
 8006464:	e841 2300 	strex	r3, r2, [r1]
 8006468:	613b      	str	r3, [r7, #16]
   return(result);
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d1e5      	bne.n	800643c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2220      	movs	r2, #32
 8006474:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2200      	movs	r2, #0
 800647c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800647e:	bf00      	nop
 8006480:	3754      	adds	r7, #84	; 0x54
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr

0800648a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800648a:	b580      	push	{r7, lr}
 800648c:	b084      	sub	sp, #16
 800648e:	af00      	add	r7, sp, #0
 8006490:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006496:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2200      	movs	r2, #0
 800649c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2200      	movs	r2, #0
 80064a2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80064a4:	68f8      	ldr	r0, [r7, #12]
 80064a6:	f7ff fd5b 	bl	8005f60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064aa:	bf00      	nop
 80064ac:	3710      	adds	r7, #16
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}

080064b2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80064b2:	b480      	push	{r7}
 80064b4:	b085      	sub	sp, #20
 80064b6:	af00      	add	r7, sp, #0
 80064b8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064c0:	b2db      	uxtb	r3, r3
 80064c2:	2b21      	cmp	r3, #33	; 0x21
 80064c4:	d13e      	bne.n	8006544 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	689b      	ldr	r3, [r3, #8]
 80064ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064ce:	d114      	bne.n	80064fa <UART_Transmit_IT+0x48>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	691b      	ldr	r3, [r3, #16]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d110      	bne.n	80064fa <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6a1b      	ldr	r3, [r3, #32]
 80064dc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	881b      	ldrh	r3, [r3, #0]
 80064e2:	461a      	mov	r2, r3
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064ec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6a1b      	ldr	r3, [r3, #32]
 80064f2:	1c9a      	adds	r2, r3, #2
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	621a      	str	r2, [r3, #32]
 80064f8:	e008      	b.n	800650c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6a1b      	ldr	r3, [r3, #32]
 80064fe:	1c59      	adds	r1, r3, #1
 8006500:	687a      	ldr	r2, [r7, #4]
 8006502:	6211      	str	r1, [r2, #32]
 8006504:	781a      	ldrb	r2, [r3, #0]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006510:	b29b      	uxth	r3, r3
 8006512:	3b01      	subs	r3, #1
 8006514:	b29b      	uxth	r3, r3
 8006516:	687a      	ldr	r2, [r7, #4]
 8006518:	4619      	mov	r1, r3
 800651a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800651c:	2b00      	cmp	r3, #0
 800651e:	d10f      	bne.n	8006540 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	68da      	ldr	r2, [r3, #12]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800652e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	68da      	ldr	r2, [r3, #12]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800653e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006540:	2300      	movs	r3, #0
 8006542:	e000      	b.n	8006546 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006544:	2302      	movs	r3, #2
  }
}
 8006546:	4618      	mov	r0, r3
 8006548:	3714      	adds	r7, #20
 800654a:	46bd      	mov	sp, r7
 800654c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006550:	4770      	bx	lr

08006552 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006552:	b580      	push	{r7, lr}
 8006554:	b082      	sub	sp, #8
 8006556:	af00      	add	r7, sp, #0
 8006558:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	68da      	ldr	r2, [r3, #12]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006568:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2220      	movs	r2, #32
 800656e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f7ff fcd6 	bl	8005f24 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006578:	2300      	movs	r3, #0
}
 800657a:	4618      	mov	r0, r3
 800657c:	3708      	adds	r7, #8
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}

08006582 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006582:	b580      	push	{r7, lr}
 8006584:	b08c      	sub	sp, #48	; 0x30
 8006586:	af00      	add	r7, sp, #0
 8006588:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006590:	b2db      	uxtb	r3, r3
 8006592:	2b22      	cmp	r3, #34	; 0x22
 8006594:	f040 80ab 	bne.w	80066ee <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	689b      	ldr	r3, [r3, #8]
 800659c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065a0:	d117      	bne.n	80065d2 <UART_Receive_IT+0x50>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	691b      	ldr	r3, [r3, #16]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d113      	bne.n	80065d2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80065aa:	2300      	movs	r3, #0
 80065ac:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065b2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065c0:	b29a      	uxth	r2, r3
 80065c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065c4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065ca:	1c9a      	adds	r2, r3, #2
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	629a      	str	r2, [r3, #40]	; 0x28
 80065d0:	e026      	b.n	8006620 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065d6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80065d8:	2300      	movs	r3, #0
 80065da:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065e4:	d007      	beq.n	80065f6 <UART_Receive_IT+0x74>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d10a      	bne.n	8006604 <UART_Receive_IT+0x82>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	691b      	ldr	r3, [r3, #16]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d106      	bne.n	8006604 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	b2da      	uxtb	r2, r3
 80065fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006600:	701a      	strb	r2, [r3, #0]
 8006602:	e008      	b.n	8006616 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	b2db      	uxtb	r3, r3
 800660c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006610:	b2da      	uxtb	r2, r3
 8006612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006614:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800661a:	1c5a      	adds	r2, r3, #1
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006624:	b29b      	uxth	r3, r3
 8006626:	3b01      	subs	r3, #1
 8006628:	b29b      	uxth	r3, r3
 800662a:	687a      	ldr	r2, [r7, #4]
 800662c:	4619      	mov	r1, r3
 800662e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006630:	2b00      	cmp	r3, #0
 8006632:	d15a      	bne.n	80066ea <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	68da      	ldr	r2, [r3, #12]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f022 0220 	bic.w	r2, r2, #32
 8006642:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	68da      	ldr	r2, [r3, #12]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006652:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	695a      	ldr	r2, [r3, #20]
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f022 0201 	bic.w	r2, r2, #1
 8006662:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2220      	movs	r2, #32
 8006668:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006670:	2b01      	cmp	r3, #1
 8006672:	d135      	bne.n	80066e0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2200      	movs	r2, #0
 8006678:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	330c      	adds	r3, #12
 8006680:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	e853 3f00 	ldrex	r3, [r3]
 8006688:	613b      	str	r3, [r7, #16]
   return(result);
 800668a:	693b      	ldr	r3, [r7, #16]
 800668c:	f023 0310 	bic.w	r3, r3, #16
 8006690:	627b      	str	r3, [r7, #36]	; 0x24
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	330c      	adds	r3, #12
 8006698:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800669a:	623a      	str	r2, [r7, #32]
 800669c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800669e:	69f9      	ldr	r1, [r7, #28]
 80066a0:	6a3a      	ldr	r2, [r7, #32]
 80066a2:	e841 2300 	strex	r3, r2, [r1]
 80066a6:	61bb      	str	r3, [r7, #24]
   return(result);
 80066a8:	69bb      	ldr	r3, [r7, #24]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d1e5      	bne.n	800667a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f003 0310 	and.w	r3, r3, #16
 80066b8:	2b10      	cmp	r3, #16
 80066ba:	d10a      	bne.n	80066d2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80066bc:	2300      	movs	r3, #0
 80066be:	60fb      	str	r3, [r7, #12]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	60fb      	str	r3, [r7, #12]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	685b      	ldr	r3, [r3, #4]
 80066ce:	60fb      	str	r3, [r7, #12]
 80066d0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80066d6:	4619      	mov	r1, r3
 80066d8:	6878      	ldr	r0, [r7, #4]
 80066da:	f7fb fe67 	bl	80023ac <HAL_UARTEx_RxEventCallback>
 80066de:	e002      	b.n	80066e6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f7ff fc29 	bl	8005f38 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80066e6:	2300      	movs	r3, #0
 80066e8:	e002      	b.n	80066f0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80066ea:	2300      	movs	r3, #0
 80066ec:	e000      	b.n	80066f0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80066ee:	2302      	movs	r3, #2
  }
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	3730      	adds	r7, #48	; 0x30
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd80      	pop	{r7, pc}

080066f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066fc:	b09f      	sub	sp, #124	; 0x7c
 80066fe:	af00      	add	r7, sp, #0
 8006700:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006702:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	691b      	ldr	r3, [r3, #16]
 8006708:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800670c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800670e:	68d9      	ldr	r1, [r3, #12]
 8006710:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	ea40 0301 	orr.w	r3, r0, r1
 8006718:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800671a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800671c:	689a      	ldr	r2, [r3, #8]
 800671e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006720:	691b      	ldr	r3, [r3, #16]
 8006722:	431a      	orrs	r2, r3
 8006724:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006726:	695b      	ldr	r3, [r3, #20]
 8006728:	431a      	orrs	r2, r3
 800672a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800672c:	69db      	ldr	r3, [r3, #28]
 800672e:	4313      	orrs	r3, r2
 8006730:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8006732:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	68db      	ldr	r3, [r3, #12]
 8006738:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800673c:	f021 010c 	bic.w	r1, r1, #12
 8006740:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006742:	681a      	ldr	r2, [r3, #0]
 8006744:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006746:	430b      	orrs	r3, r1
 8006748:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800674a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	695b      	ldr	r3, [r3, #20]
 8006750:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006754:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006756:	6999      	ldr	r1, [r3, #24]
 8006758:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800675a:	681a      	ldr	r2, [r3, #0]
 800675c:	ea40 0301 	orr.w	r3, r0, r1
 8006760:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006762:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006764:	681a      	ldr	r2, [r3, #0]
 8006766:	4bc5      	ldr	r3, [pc, #788]	; (8006a7c <UART_SetConfig+0x384>)
 8006768:	429a      	cmp	r2, r3
 800676a:	d004      	beq.n	8006776 <UART_SetConfig+0x7e>
 800676c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800676e:	681a      	ldr	r2, [r3, #0]
 8006770:	4bc3      	ldr	r3, [pc, #780]	; (8006a80 <UART_SetConfig+0x388>)
 8006772:	429a      	cmp	r2, r3
 8006774:	d103      	bne.n	800677e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006776:	f7fe fd0f 	bl	8005198 <HAL_RCC_GetPCLK2Freq>
 800677a:	6778      	str	r0, [r7, #116]	; 0x74
 800677c:	e002      	b.n	8006784 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800677e:	f7fe fcf7 	bl	8005170 <HAL_RCC_GetPCLK1Freq>
 8006782:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006784:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006786:	69db      	ldr	r3, [r3, #28]
 8006788:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800678c:	f040 80b6 	bne.w	80068fc <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006790:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006792:	461c      	mov	r4, r3
 8006794:	f04f 0500 	mov.w	r5, #0
 8006798:	4622      	mov	r2, r4
 800679a:	462b      	mov	r3, r5
 800679c:	1891      	adds	r1, r2, r2
 800679e:	6439      	str	r1, [r7, #64]	; 0x40
 80067a0:	415b      	adcs	r3, r3
 80067a2:	647b      	str	r3, [r7, #68]	; 0x44
 80067a4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80067a8:	1912      	adds	r2, r2, r4
 80067aa:	eb45 0303 	adc.w	r3, r5, r3
 80067ae:	f04f 0000 	mov.w	r0, #0
 80067b2:	f04f 0100 	mov.w	r1, #0
 80067b6:	00d9      	lsls	r1, r3, #3
 80067b8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80067bc:	00d0      	lsls	r0, r2, #3
 80067be:	4602      	mov	r2, r0
 80067c0:	460b      	mov	r3, r1
 80067c2:	1911      	adds	r1, r2, r4
 80067c4:	6639      	str	r1, [r7, #96]	; 0x60
 80067c6:	416b      	adcs	r3, r5
 80067c8:	667b      	str	r3, [r7, #100]	; 0x64
 80067ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	461a      	mov	r2, r3
 80067d0:	f04f 0300 	mov.w	r3, #0
 80067d4:	1891      	adds	r1, r2, r2
 80067d6:	63b9      	str	r1, [r7, #56]	; 0x38
 80067d8:	415b      	adcs	r3, r3
 80067da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80067dc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80067e0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80067e4:	f7f9 fd44 	bl	8000270 <__aeabi_uldivmod>
 80067e8:	4602      	mov	r2, r0
 80067ea:	460b      	mov	r3, r1
 80067ec:	4ba5      	ldr	r3, [pc, #660]	; (8006a84 <UART_SetConfig+0x38c>)
 80067ee:	fba3 2302 	umull	r2, r3, r3, r2
 80067f2:	095b      	lsrs	r3, r3, #5
 80067f4:	011e      	lsls	r6, r3, #4
 80067f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80067f8:	461c      	mov	r4, r3
 80067fa:	f04f 0500 	mov.w	r5, #0
 80067fe:	4622      	mov	r2, r4
 8006800:	462b      	mov	r3, r5
 8006802:	1891      	adds	r1, r2, r2
 8006804:	6339      	str	r1, [r7, #48]	; 0x30
 8006806:	415b      	adcs	r3, r3
 8006808:	637b      	str	r3, [r7, #52]	; 0x34
 800680a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800680e:	1912      	adds	r2, r2, r4
 8006810:	eb45 0303 	adc.w	r3, r5, r3
 8006814:	f04f 0000 	mov.w	r0, #0
 8006818:	f04f 0100 	mov.w	r1, #0
 800681c:	00d9      	lsls	r1, r3, #3
 800681e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006822:	00d0      	lsls	r0, r2, #3
 8006824:	4602      	mov	r2, r0
 8006826:	460b      	mov	r3, r1
 8006828:	1911      	adds	r1, r2, r4
 800682a:	65b9      	str	r1, [r7, #88]	; 0x58
 800682c:	416b      	adcs	r3, r5
 800682e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006830:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	461a      	mov	r2, r3
 8006836:	f04f 0300 	mov.w	r3, #0
 800683a:	1891      	adds	r1, r2, r2
 800683c:	62b9      	str	r1, [r7, #40]	; 0x28
 800683e:	415b      	adcs	r3, r3
 8006840:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006842:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006846:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800684a:	f7f9 fd11 	bl	8000270 <__aeabi_uldivmod>
 800684e:	4602      	mov	r2, r0
 8006850:	460b      	mov	r3, r1
 8006852:	4b8c      	ldr	r3, [pc, #560]	; (8006a84 <UART_SetConfig+0x38c>)
 8006854:	fba3 1302 	umull	r1, r3, r3, r2
 8006858:	095b      	lsrs	r3, r3, #5
 800685a:	2164      	movs	r1, #100	; 0x64
 800685c:	fb01 f303 	mul.w	r3, r1, r3
 8006860:	1ad3      	subs	r3, r2, r3
 8006862:	00db      	lsls	r3, r3, #3
 8006864:	3332      	adds	r3, #50	; 0x32
 8006866:	4a87      	ldr	r2, [pc, #540]	; (8006a84 <UART_SetConfig+0x38c>)
 8006868:	fba2 2303 	umull	r2, r3, r2, r3
 800686c:	095b      	lsrs	r3, r3, #5
 800686e:	005b      	lsls	r3, r3, #1
 8006870:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006874:	441e      	add	r6, r3
 8006876:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006878:	4618      	mov	r0, r3
 800687a:	f04f 0100 	mov.w	r1, #0
 800687e:	4602      	mov	r2, r0
 8006880:	460b      	mov	r3, r1
 8006882:	1894      	adds	r4, r2, r2
 8006884:	623c      	str	r4, [r7, #32]
 8006886:	415b      	adcs	r3, r3
 8006888:	627b      	str	r3, [r7, #36]	; 0x24
 800688a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800688e:	1812      	adds	r2, r2, r0
 8006890:	eb41 0303 	adc.w	r3, r1, r3
 8006894:	f04f 0400 	mov.w	r4, #0
 8006898:	f04f 0500 	mov.w	r5, #0
 800689c:	00dd      	lsls	r5, r3, #3
 800689e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80068a2:	00d4      	lsls	r4, r2, #3
 80068a4:	4622      	mov	r2, r4
 80068a6:	462b      	mov	r3, r5
 80068a8:	1814      	adds	r4, r2, r0
 80068aa:	653c      	str	r4, [r7, #80]	; 0x50
 80068ac:	414b      	adcs	r3, r1
 80068ae:	657b      	str	r3, [r7, #84]	; 0x54
 80068b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	461a      	mov	r2, r3
 80068b6:	f04f 0300 	mov.w	r3, #0
 80068ba:	1891      	adds	r1, r2, r2
 80068bc:	61b9      	str	r1, [r7, #24]
 80068be:	415b      	adcs	r3, r3
 80068c0:	61fb      	str	r3, [r7, #28]
 80068c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80068c6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80068ca:	f7f9 fcd1 	bl	8000270 <__aeabi_uldivmod>
 80068ce:	4602      	mov	r2, r0
 80068d0:	460b      	mov	r3, r1
 80068d2:	4b6c      	ldr	r3, [pc, #432]	; (8006a84 <UART_SetConfig+0x38c>)
 80068d4:	fba3 1302 	umull	r1, r3, r3, r2
 80068d8:	095b      	lsrs	r3, r3, #5
 80068da:	2164      	movs	r1, #100	; 0x64
 80068dc:	fb01 f303 	mul.w	r3, r1, r3
 80068e0:	1ad3      	subs	r3, r2, r3
 80068e2:	00db      	lsls	r3, r3, #3
 80068e4:	3332      	adds	r3, #50	; 0x32
 80068e6:	4a67      	ldr	r2, [pc, #412]	; (8006a84 <UART_SetConfig+0x38c>)
 80068e8:	fba2 2303 	umull	r2, r3, r2, r3
 80068ec:	095b      	lsrs	r3, r3, #5
 80068ee:	f003 0207 	and.w	r2, r3, #7
 80068f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4432      	add	r2, r6
 80068f8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80068fa:	e0b9      	b.n	8006a70 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80068fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068fe:	461c      	mov	r4, r3
 8006900:	f04f 0500 	mov.w	r5, #0
 8006904:	4622      	mov	r2, r4
 8006906:	462b      	mov	r3, r5
 8006908:	1891      	adds	r1, r2, r2
 800690a:	6139      	str	r1, [r7, #16]
 800690c:	415b      	adcs	r3, r3
 800690e:	617b      	str	r3, [r7, #20]
 8006910:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006914:	1912      	adds	r2, r2, r4
 8006916:	eb45 0303 	adc.w	r3, r5, r3
 800691a:	f04f 0000 	mov.w	r0, #0
 800691e:	f04f 0100 	mov.w	r1, #0
 8006922:	00d9      	lsls	r1, r3, #3
 8006924:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006928:	00d0      	lsls	r0, r2, #3
 800692a:	4602      	mov	r2, r0
 800692c:	460b      	mov	r3, r1
 800692e:	eb12 0804 	adds.w	r8, r2, r4
 8006932:	eb43 0905 	adc.w	r9, r3, r5
 8006936:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	4618      	mov	r0, r3
 800693c:	f04f 0100 	mov.w	r1, #0
 8006940:	f04f 0200 	mov.w	r2, #0
 8006944:	f04f 0300 	mov.w	r3, #0
 8006948:	008b      	lsls	r3, r1, #2
 800694a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800694e:	0082      	lsls	r2, r0, #2
 8006950:	4640      	mov	r0, r8
 8006952:	4649      	mov	r1, r9
 8006954:	f7f9 fc8c 	bl	8000270 <__aeabi_uldivmod>
 8006958:	4602      	mov	r2, r0
 800695a:	460b      	mov	r3, r1
 800695c:	4b49      	ldr	r3, [pc, #292]	; (8006a84 <UART_SetConfig+0x38c>)
 800695e:	fba3 2302 	umull	r2, r3, r3, r2
 8006962:	095b      	lsrs	r3, r3, #5
 8006964:	011e      	lsls	r6, r3, #4
 8006966:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006968:	4618      	mov	r0, r3
 800696a:	f04f 0100 	mov.w	r1, #0
 800696e:	4602      	mov	r2, r0
 8006970:	460b      	mov	r3, r1
 8006972:	1894      	adds	r4, r2, r2
 8006974:	60bc      	str	r4, [r7, #8]
 8006976:	415b      	adcs	r3, r3
 8006978:	60fb      	str	r3, [r7, #12]
 800697a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800697e:	1812      	adds	r2, r2, r0
 8006980:	eb41 0303 	adc.w	r3, r1, r3
 8006984:	f04f 0400 	mov.w	r4, #0
 8006988:	f04f 0500 	mov.w	r5, #0
 800698c:	00dd      	lsls	r5, r3, #3
 800698e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006992:	00d4      	lsls	r4, r2, #3
 8006994:	4622      	mov	r2, r4
 8006996:	462b      	mov	r3, r5
 8006998:	1814      	adds	r4, r2, r0
 800699a:	64bc      	str	r4, [r7, #72]	; 0x48
 800699c:	414b      	adcs	r3, r1
 800699e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80069a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	4618      	mov	r0, r3
 80069a6:	f04f 0100 	mov.w	r1, #0
 80069aa:	f04f 0200 	mov.w	r2, #0
 80069ae:	f04f 0300 	mov.w	r3, #0
 80069b2:	008b      	lsls	r3, r1, #2
 80069b4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80069b8:	0082      	lsls	r2, r0, #2
 80069ba:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80069be:	f7f9 fc57 	bl	8000270 <__aeabi_uldivmod>
 80069c2:	4602      	mov	r2, r0
 80069c4:	460b      	mov	r3, r1
 80069c6:	4b2f      	ldr	r3, [pc, #188]	; (8006a84 <UART_SetConfig+0x38c>)
 80069c8:	fba3 1302 	umull	r1, r3, r3, r2
 80069cc:	095b      	lsrs	r3, r3, #5
 80069ce:	2164      	movs	r1, #100	; 0x64
 80069d0:	fb01 f303 	mul.w	r3, r1, r3
 80069d4:	1ad3      	subs	r3, r2, r3
 80069d6:	011b      	lsls	r3, r3, #4
 80069d8:	3332      	adds	r3, #50	; 0x32
 80069da:	4a2a      	ldr	r2, [pc, #168]	; (8006a84 <UART_SetConfig+0x38c>)
 80069dc:	fba2 2303 	umull	r2, r3, r2, r3
 80069e0:	095b      	lsrs	r3, r3, #5
 80069e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80069e6:	441e      	add	r6, r3
 80069e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80069ea:	4618      	mov	r0, r3
 80069ec:	f04f 0100 	mov.w	r1, #0
 80069f0:	4602      	mov	r2, r0
 80069f2:	460b      	mov	r3, r1
 80069f4:	1894      	adds	r4, r2, r2
 80069f6:	603c      	str	r4, [r7, #0]
 80069f8:	415b      	adcs	r3, r3
 80069fa:	607b      	str	r3, [r7, #4]
 80069fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a00:	1812      	adds	r2, r2, r0
 8006a02:	eb41 0303 	adc.w	r3, r1, r3
 8006a06:	f04f 0400 	mov.w	r4, #0
 8006a0a:	f04f 0500 	mov.w	r5, #0
 8006a0e:	00dd      	lsls	r5, r3, #3
 8006a10:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006a14:	00d4      	lsls	r4, r2, #3
 8006a16:	4622      	mov	r2, r4
 8006a18:	462b      	mov	r3, r5
 8006a1a:	eb12 0a00 	adds.w	sl, r2, r0
 8006a1e:	eb43 0b01 	adc.w	fp, r3, r1
 8006a22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	4618      	mov	r0, r3
 8006a28:	f04f 0100 	mov.w	r1, #0
 8006a2c:	f04f 0200 	mov.w	r2, #0
 8006a30:	f04f 0300 	mov.w	r3, #0
 8006a34:	008b      	lsls	r3, r1, #2
 8006a36:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006a3a:	0082      	lsls	r2, r0, #2
 8006a3c:	4650      	mov	r0, sl
 8006a3e:	4659      	mov	r1, fp
 8006a40:	f7f9 fc16 	bl	8000270 <__aeabi_uldivmod>
 8006a44:	4602      	mov	r2, r0
 8006a46:	460b      	mov	r3, r1
 8006a48:	4b0e      	ldr	r3, [pc, #56]	; (8006a84 <UART_SetConfig+0x38c>)
 8006a4a:	fba3 1302 	umull	r1, r3, r3, r2
 8006a4e:	095b      	lsrs	r3, r3, #5
 8006a50:	2164      	movs	r1, #100	; 0x64
 8006a52:	fb01 f303 	mul.w	r3, r1, r3
 8006a56:	1ad3      	subs	r3, r2, r3
 8006a58:	011b      	lsls	r3, r3, #4
 8006a5a:	3332      	adds	r3, #50	; 0x32
 8006a5c:	4a09      	ldr	r2, [pc, #36]	; (8006a84 <UART_SetConfig+0x38c>)
 8006a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8006a62:	095b      	lsrs	r3, r3, #5
 8006a64:	f003 020f 	and.w	r2, r3, #15
 8006a68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4432      	add	r2, r6
 8006a6e:	609a      	str	r2, [r3, #8]
}
 8006a70:	bf00      	nop
 8006a72:	377c      	adds	r7, #124	; 0x7c
 8006a74:	46bd      	mov	sp, r7
 8006a76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a7a:	bf00      	nop
 8006a7c:	40011000 	.word	0x40011000
 8006a80:	40011400 	.word	0x40011400
 8006a84:	51eb851f 	.word	0x51eb851f

08006a88 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b086      	sub	sp, #24
 8006a8c:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8006a8e:	4b98      	ldr	r3, [pc, #608]	; (8006cf0 <MX_LWIP_Init+0x268>)
 8006a90:	22c0      	movs	r2, #192	; 0xc0
 8006a92:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8006a94:	4b96      	ldr	r3, [pc, #600]	; (8006cf0 <MX_LWIP_Init+0x268>)
 8006a96:	22a8      	movs	r2, #168	; 0xa8
 8006a98:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 8006a9a:	4b95      	ldr	r3, [pc, #596]	; (8006cf0 <MX_LWIP_Init+0x268>)
 8006a9c:	2201      	movs	r2, #1
 8006a9e:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 177;
 8006aa0:	4b93      	ldr	r3, [pc, #588]	; (8006cf0 <MX_LWIP_Init+0x268>)
 8006aa2:	22b1      	movs	r2, #177	; 0xb1
 8006aa4:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 8006aa6:	4b93      	ldr	r3, [pc, #588]	; (8006cf4 <MX_LWIP_Init+0x26c>)
 8006aa8:	22ff      	movs	r2, #255	; 0xff
 8006aaa:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8006aac:	4b91      	ldr	r3, [pc, #580]	; (8006cf4 <MX_LWIP_Init+0x26c>)
 8006aae:	22ff      	movs	r2, #255	; 0xff
 8006ab0:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8006ab2:	4b90      	ldr	r3, [pc, #576]	; (8006cf4 <MX_LWIP_Init+0x26c>)
 8006ab4:	22ff      	movs	r2, #255	; 0xff
 8006ab6:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8006ab8:	4b8e      	ldr	r3, [pc, #568]	; (8006cf4 <MX_LWIP_Init+0x26c>)
 8006aba:	2200      	movs	r2, #0
 8006abc:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8006abe:	4b8e      	ldr	r3, [pc, #568]	; (8006cf8 <MX_LWIP_Init+0x270>)
 8006ac0:	22c0      	movs	r2, #192	; 0xc0
 8006ac2:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8006ac4:	4b8c      	ldr	r3, [pc, #560]	; (8006cf8 <MX_LWIP_Init+0x270>)
 8006ac6:	22a8      	movs	r2, #168	; 0xa8
 8006ac8:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 8006aca:	4b8b      	ldr	r3, [pc, #556]	; (8006cf8 <MX_LWIP_Init+0x270>)
 8006acc:	2201      	movs	r2, #1
 8006ace:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8006ad0:	4b89      	ldr	r3, [pc, #548]	; (8006cf8 <MX_LWIP_Init+0x270>)
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 8006ad6:	2100      	movs	r1, #0
 8006ad8:	2000      	movs	r0, #0
 8006ada:	f005 ff41 	bl	800c960 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8006ade:	4b84      	ldr	r3, [pc, #528]	; (8006cf0 <MX_LWIP_Init+0x268>)
 8006ae0:	781b      	ldrb	r3, [r3, #0]
 8006ae2:	061a      	lsls	r2, r3, #24
 8006ae4:	4b82      	ldr	r3, [pc, #520]	; (8006cf0 <MX_LWIP_Init+0x268>)
 8006ae6:	785b      	ldrb	r3, [r3, #1]
 8006ae8:	041b      	lsls	r3, r3, #16
 8006aea:	431a      	orrs	r2, r3
 8006aec:	4b80      	ldr	r3, [pc, #512]	; (8006cf0 <MX_LWIP_Init+0x268>)
 8006aee:	789b      	ldrb	r3, [r3, #2]
 8006af0:	021b      	lsls	r3, r3, #8
 8006af2:	4313      	orrs	r3, r2
 8006af4:	4a7e      	ldr	r2, [pc, #504]	; (8006cf0 <MX_LWIP_Init+0x268>)
 8006af6:	78d2      	ldrb	r2, [r2, #3]
 8006af8:	4313      	orrs	r3, r2
 8006afa:	061a      	lsls	r2, r3, #24
 8006afc:	4b7c      	ldr	r3, [pc, #496]	; (8006cf0 <MX_LWIP_Init+0x268>)
 8006afe:	781b      	ldrb	r3, [r3, #0]
 8006b00:	0619      	lsls	r1, r3, #24
 8006b02:	4b7b      	ldr	r3, [pc, #492]	; (8006cf0 <MX_LWIP_Init+0x268>)
 8006b04:	785b      	ldrb	r3, [r3, #1]
 8006b06:	041b      	lsls	r3, r3, #16
 8006b08:	4319      	orrs	r1, r3
 8006b0a:	4b79      	ldr	r3, [pc, #484]	; (8006cf0 <MX_LWIP_Init+0x268>)
 8006b0c:	789b      	ldrb	r3, [r3, #2]
 8006b0e:	021b      	lsls	r3, r3, #8
 8006b10:	430b      	orrs	r3, r1
 8006b12:	4977      	ldr	r1, [pc, #476]	; (8006cf0 <MX_LWIP_Init+0x268>)
 8006b14:	78c9      	ldrb	r1, [r1, #3]
 8006b16:	430b      	orrs	r3, r1
 8006b18:	021b      	lsls	r3, r3, #8
 8006b1a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006b1e:	431a      	orrs	r2, r3
 8006b20:	4b73      	ldr	r3, [pc, #460]	; (8006cf0 <MX_LWIP_Init+0x268>)
 8006b22:	781b      	ldrb	r3, [r3, #0]
 8006b24:	0619      	lsls	r1, r3, #24
 8006b26:	4b72      	ldr	r3, [pc, #456]	; (8006cf0 <MX_LWIP_Init+0x268>)
 8006b28:	785b      	ldrb	r3, [r3, #1]
 8006b2a:	041b      	lsls	r3, r3, #16
 8006b2c:	4319      	orrs	r1, r3
 8006b2e:	4b70      	ldr	r3, [pc, #448]	; (8006cf0 <MX_LWIP_Init+0x268>)
 8006b30:	789b      	ldrb	r3, [r3, #2]
 8006b32:	021b      	lsls	r3, r3, #8
 8006b34:	430b      	orrs	r3, r1
 8006b36:	496e      	ldr	r1, [pc, #440]	; (8006cf0 <MX_LWIP_Init+0x268>)
 8006b38:	78c9      	ldrb	r1, [r1, #3]
 8006b3a:	430b      	orrs	r3, r1
 8006b3c:	0a1b      	lsrs	r3, r3, #8
 8006b3e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006b42:	431a      	orrs	r2, r3
 8006b44:	4b6a      	ldr	r3, [pc, #424]	; (8006cf0 <MX_LWIP_Init+0x268>)
 8006b46:	781b      	ldrb	r3, [r3, #0]
 8006b48:	0619      	lsls	r1, r3, #24
 8006b4a:	4b69      	ldr	r3, [pc, #420]	; (8006cf0 <MX_LWIP_Init+0x268>)
 8006b4c:	785b      	ldrb	r3, [r3, #1]
 8006b4e:	041b      	lsls	r3, r3, #16
 8006b50:	4319      	orrs	r1, r3
 8006b52:	4b67      	ldr	r3, [pc, #412]	; (8006cf0 <MX_LWIP_Init+0x268>)
 8006b54:	789b      	ldrb	r3, [r3, #2]
 8006b56:	021b      	lsls	r3, r3, #8
 8006b58:	430b      	orrs	r3, r1
 8006b5a:	4965      	ldr	r1, [pc, #404]	; (8006cf0 <MX_LWIP_Init+0x268>)
 8006b5c:	78c9      	ldrb	r1, [r1, #3]
 8006b5e:	430b      	orrs	r3, r1
 8006b60:	0e1b      	lsrs	r3, r3, #24
 8006b62:	4313      	orrs	r3, r2
 8006b64:	4a65      	ldr	r2, [pc, #404]	; (8006cfc <MX_LWIP_Init+0x274>)
 8006b66:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8006b68:	4b62      	ldr	r3, [pc, #392]	; (8006cf4 <MX_LWIP_Init+0x26c>)
 8006b6a:	781b      	ldrb	r3, [r3, #0]
 8006b6c:	061a      	lsls	r2, r3, #24
 8006b6e:	4b61      	ldr	r3, [pc, #388]	; (8006cf4 <MX_LWIP_Init+0x26c>)
 8006b70:	785b      	ldrb	r3, [r3, #1]
 8006b72:	041b      	lsls	r3, r3, #16
 8006b74:	431a      	orrs	r2, r3
 8006b76:	4b5f      	ldr	r3, [pc, #380]	; (8006cf4 <MX_LWIP_Init+0x26c>)
 8006b78:	789b      	ldrb	r3, [r3, #2]
 8006b7a:	021b      	lsls	r3, r3, #8
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	4a5d      	ldr	r2, [pc, #372]	; (8006cf4 <MX_LWIP_Init+0x26c>)
 8006b80:	78d2      	ldrb	r2, [r2, #3]
 8006b82:	4313      	orrs	r3, r2
 8006b84:	061a      	lsls	r2, r3, #24
 8006b86:	4b5b      	ldr	r3, [pc, #364]	; (8006cf4 <MX_LWIP_Init+0x26c>)
 8006b88:	781b      	ldrb	r3, [r3, #0]
 8006b8a:	0619      	lsls	r1, r3, #24
 8006b8c:	4b59      	ldr	r3, [pc, #356]	; (8006cf4 <MX_LWIP_Init+0x26c>)
 8006b8e:	785b      	ldrb	r3, [r3, #1]
 8006b90:	041b      	lsls	r3, r3, #16
 8006b92:	4319      	orrs	r1, r3
 8006b94:	4b57      	ldr	r3, [pc, #348]	; (8006cf4 <MX_LWIP_Init+0x26c>)
 8006b96:	789b      	ldrb	r3, [r3, #2]
 8006b98:	021b      	lsls	r3, r3, #8
 8006b9a:	430b      	orrs	r3, r1
 8006b9c:	4955      	ldr	r1, [pc, #340]	; (8006cf4 <MX_LWIP_Init+0x26c>)
 8006b9e:	78c9      	ldrb	r1, [r1, #3]
 8006ba0:	430b      	orrs	r3, r1
 8006ba2:	021b      	lsls	r3, r3, #8
 8006ba4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006ba8:	431a      	orrs	r2, r3
 8006baa:	4b52      	ldr	r3, [pc, #328]	; (8006cf4 <MX_LWIP_Init+0x26c>)
 8006bac:	781b      	ldrb	r3, [r3, #0]
 8006bae:	0619      	lsls	r1, r3, #24
 8006bb0:	4b50      	ldr	r3, [pc, #320]	; (8006cf4 <MX_LWIP_Init+0x26c>)
 8006bb2:	785b      	ldrb	r3, [r3, #1]
 8006bb4:	041b      	lsls	r3, r3, #16
 8006bb6:	4319      	orrs	r1, r3
 8006bb8:	4b4e      	ldr	r3, [pc, #312]	; (8006cf4 <MX_LWIP_Init+0x26c>)
 8006bba:	789b      	ldrb	r3, [r3, #2]
 8006bbc:	021b      	lsls	r3, r3, #8
 8006bbe:	430b      	orrs	r3, r1
 8006bc0:	494c      	ldr	r1, [pc, #304]	; (8006cf4 <MX_LWIP_Init+0x26c>)
 8006bc2:	78c9      	ldrb	r1, [r1, #3]
 8006bc4:	430b      	orrs	r3, r1
 8006bc6:	0a1b      	lsrs	r3, r3, #8
 8006bc8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006bcc:	431a      	orrs	r2, r3
 8006bce:	4b49      	ldr	r3, [pc, #292]	; (8006cf4 <MX_LWIP_Init+0x26c>)
 8006bd0:	781b      	ldrb	r3, [r3, #0]
 8006bd2:	0619      	lsls	r1, r3, #24
 8006bd4:	4b47      	ldr	r3, [pc, #284]	; (8006cf4 <MX_LWIP_Init+0x26c>)
 8006bd6:	785b      	ldrb	r3, [r3, #1]
 8006bd8:	041b      	lsls	r3, r3, #16
 8006bda:	4319      	orrs	r1, r3
 8006bdc:	4b45      	ldr	r3, [pc, #276]	; (8006cf4 <MX_LWIP_Init+0x26c>)
 8006bde:	789b      	ldrb	r3, [r3, #2]
 8006be0:	021b      	lsls	r3, r3, #8
 8006be2:	430b      	orrs	r3, r1
 8006be4:	4943      	ldr	r1, [pc, #268]	; (8006cf4 <MX_LWIP_Init+0x26c>)
 8006be6:	78c9      	ldrb	r1, [r1, #3]
 8006be8:	430b      	orrs	r3, r1
 8006bea:	0e1b      	lsrs	r3, r3, #24
 8006bec:	4313      	orrs	r3, r2
 8006bee:	4a44      	ldr	r2, [pc, #272]	; (8006d00 <MX_LWIP_Init+0x278>)
 8006bf0:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8006bf2:	4b41      	ldr	r3, [pc, #260]	; (8006cf8 <MX_LWIP_Init+0x270>)
 8006bf4:	781b      	ldrb	r3, [r3, #0]
 8006bf6:	061a      	lsls	r2, r3, #24
 8006bf8:	4b3f      	ldr	r3, [pc, #252]	; (8006cf8 <MX_LWIP_Init+0x270>)
 8006bfa:	785b      	ldrb	r3, [r3, #1]
 8006bfc:	041b      	lsls	r3, r3, #16
 8006bfe:	431a      	orrs	r2, r3
 8006c00:	4b3d      	ldr	r3, [pc, #244]	; (8006cf8 <MX_LWIP_Init+0x270>)
 8006c02:	789b      	ldrb	r3, [r3, #2]
 8006c04:	021b      	lsls	r3, r3, #8
 8006c06:	4313      	orrs	r3, r2
 8006c08:	4a3b      	ldr	r2, [pc, #236]	; (8006cf8 <MX_LWIP_Init+0x270>)
 8006c0a:	78d2      	ldrb	r2, [r2, #3]
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	061a      	lsls	r2, r3, #24
 8006c10:	4b39      	ldr	r3, [pc, #228]	; (8006cf8 <MX_LWIP_Init+0x270>)
 8006c12:	781b      	ldrb	r3, [r3, #0]
 8006c14:	0619      	lsls	r1, r3, #24
 8006c16:	4b38      	ldr	r3, [pc, #224]	; (8006cf8 <MX_LWIP_Init+0x270>)
 8006c18:	785b      	ldrb	r3, [r3, #1]
 8006c1a:	041b      	lsls	r3, r3, #16
 8006c1c:	4319      	orrs	r1, r3
 8006c1e:	4b36      	ldr	r3, [pc, #216]	; (8006cf8 <MX_LWIP_Init+0x270>)
 8006c20:	789b      	ldrb	r3, [r3, #2]
 8006c22:	021b      	lsls	r3, r3, #8
 8006c24:	430b      	orrs	r3, r1
 8006c26:	4934      	ldr	r1, [pc, #208]	; (8006cf8 <MX_LWIP_Init+0x270>)
 8006c28:	78c9      	ldrb	r1, [r1, #3]
 8006c2a:	430b      	orrs	r3, r1
 8006c2c:	021b      	lsls	r3, r3, #8
 8006c2e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006c32:	431a      	orrs	r2, r3
 8006c34:	4b30      	ldr	r3, [pc, #192]	; (8006cf8 <MX_LWIP_Init+0x270>)
 8006c36:	781b      	ldrb	r3, [r3, #0]
 8006c38:	0619      	lsls	r1, r3, #24
 8006c3a:	4b2f      	ldr	r3, [pc, #188]	; (8006cf8 <MX_LWIP_Init+0x270>)
 8006c3c:	785b      	ldrb	r3, [r3, #1]
 8006c3e:	041b      	lsls	r3, r3, #16
 8006c40:	4319      	orrs	r1, r3
 8006c42:	4b2d      	ldr	r3, [pc, #180]	; (8006cf8 <MX_LWIP_Init+0x270>)
 8006c44:	789b      	ldrb	r3, [r3, #2]
 8006c46:	021b      	lsls	r3, r3, #8
 8006c48:	430b      	orrs	r3, r1
 8006c4a:	492b      	ldr	r1, [pc, #172]	; (8006cf8 <MX_LWIP_Init+0x270>)
 8006c4c:	78c9      	ldrb	r1, [r1, #3]
 8006c4e:	430b      	orrs	r3, r1
 8006c50:	0a1b      	lsrs	r3, r3, #8
 8006c52:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006c56:	431a      	orrs	r2, r3
 8006c58:	4b27      	ldr	r3, [pc, #156]	; (8006cf8 <MX_LWIP_Init+0x270>)
 8006c5a:	781b      	ldrb	r3, [r3, #0]
 8006c5c:	0619      	lsls	r1, r3, #24
 8006c5e:	4b26      	ldr	r3, [pc, #152]	; (8006cf8 <MX_LWIP_Init+0x270>)
 8006c60:	785b      	ldrb	r3, [r3, #1]
 8006c62:	041b      	lsls	r3, r3, #16
 8006c64:	4319      	orrs	r1, r3
 8006c66:	4b24      	ldr	r3, [pc, #144]	; (8006cf8 <MX_LWIP_Init+0x270>)
 8006c68:	789b      	ldrb	r3, [r3, #2]
 8006c6a:	021b      	lsls	r3, r3, #8
 8006c6c:	430b      	orrs	r3, r1
 8006c6e:	4922      	ldr	r1, [pc, #136]	; (8006cf8 <MX_LWIP_Init+0x270>)
 8006c70:	78c9      	ldrb	r1, [r1, #3]
 8006c72:	430b      	orrs	r3, r1
 8006c74:	0e1b      	lsrs	r3, r3, #24
 8006c76:	4313      	orrs	r3, r2
 8006c78:	4a22      	ldr	r2, [pc, #136]	; (8006d04 <MX_LWIP_Init+0x27c>)
 8006c7a:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8006c7c:	4b22      	ldr	r3, [pc, #136]	; (8006d08 <MX_LWIP_Init+0x280>)
 8006c7e:	9302      	str	r3, [sp, #8]
 8006c80:	4b22      	ldr	r3, [pc, #136]	; (8006d0c <MX_LWIP_Init+0x284>)
 8006c82:	9301      	str	r3, [sp, #4]
 8006c84:	2300      	movs	r3, #0
 8006c86:	9300      	str	r3, [sp, #0]
 8006c88:	4b1e      	ldr	r3, [pc, #120]	; (8006d04 <MX_LWIP_Init+0x27c>)
 8006c8a:	4a1d      	ldr	r2, [pc, #116]	; (8006d00 <MX_LWIP_Init+0x278>)
 8006c8c:	491b      	ldr	r1, [pc, #108]	; (8006cfc <MX_LWIP_Init+0x274>)
 8006c8e:	4820      	ldr	r0, [pc, #128]	; (8006d10 <MX_LWIP_Init+0x288>)
 8006c90:	f006 fbea 	bl	800d468 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8006c94:	481e      	ldr	r0, [pc, #120]	; (8006d10 <MX_LWIP_Init+0x288>)
 8006c96:	f006 fd99 	bl	800d7cc <netif_set_default>

  if (netif_is_link_up(&gnetif))
 8006c9a:	4b1d      	ldr	r3, [pc, #116]	; (8006d10 <MX_LWIP_Init+0x288>)
 8006c9c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8006ca0:	089b      	lsrs	r3, r3, #2
 8006ca2:	f003 0301 	and.w	r3, r3, #1
 8006ca6:	b2db      	uxtb	r3, r3
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d003      	beq.n	8006cb4 <MX_LWIP_Init+0x22c>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 8006cac:	4818      	ldr	r0, [pc, #96]	; (8006d10 <MX_LWIP_Init+0x288>)
 8006cae:	f006 fd9d 	bl	800d7ec <netif_set_up>
 8006cb2:	e002      	b.n	8006cba <MX_LWIP_Init+0x232>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 8006cb4:	4816      	ldr	r0, [pc, #88]	; (8006d10 <MX_LWIP_Init+0x288>)
 8006cb6:	f006 fe05 	bl	800d8c4 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 8006cba:	4916      	ldr	r1, [pc, #88]	; (8006d14 <MX_LWIP_Init+0x28c>)
 8006cbc:	4814      	ldr	r0, [pc, #80]	; (8006d10 <MX_LWIP_Init+0x288>)
 8006cbe:	f006 fe33 	bl	800d928 <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(Netif_SEM);
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	603b      	str	r3, [r7, #0]
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	607b      	str	r3, [r7, #4]
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 8006cca:	463b      	mov	r3, r7
 8006ccc:	2101      	movs	r1, #1
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f000 fd36 	bl	8007740 <osSemaphoreCreate>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	4a10      	ldr	r2, [pc, #64]	; (8006d18 <MX_LWIP_Init+0x290>)
 8006cd8:	6013      	str	r3, [r2, #0]

  link_arg.netif = &gnetif;
 8006cda:	4b10      	ldr	r3, [pc, #64]	; (8006d1c <MX_LWIP_Init+0x294>)
 8006cdc:	4a0c      	ldr	r2, [pc, #48]	; (8006d10 <MX_LWIP_Init+0x288>)
 8006cde:	601a      	str	r2, [r3, #0]
  link_arg.semaphore = Netif_LinkSemaphore;
 8006ce0:	4b0d      	ldr	r3, [pc, #52]	; (8006d18 <MX_LWIP_Init+0x290>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a0d      	ldr	r2, [pc, #52]	; (8006d1c <MX_LWIP_Init+0x294>)
 8006ce6:	6053      	str	r3, [r2, #4]
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8006ce8:	bf00      	nop
 8006cea:	3708      	adds	r7, #8
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bd80      	pop	{r7, pc}
 8006cf0:	20006f38 	.word	0x20006f38
 8006cf4:	20006f34 	.word	0x20006f34
 8006cf8:	20006ef8 	.word	0x20006ef8
 8006cfc:	20006f30 	.word	0x20006f30
 8006d00:	20006f3c 	.word	0x20006f3c
 8006d04:	20006f40 	.word	0x20006f40
 8006d08:	0800c871 	.word	0x0800c871
 8006d0c:	0800734d 	.word	0x0800734d
 8006d10:	20006efc 	.word	0x20006efc
 8006d14:	080073b9 	.word	0x080073b9
 8006d18:	20000388 	.word	0x20000388
 8006d1c:	20006ef0 	.word	0x20006ef0

08006d20 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b08e      	sub	sp, #56	; 0x38
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	601a      	str	r2, [r3, #0]
 8006d30:	605a      	str	r2, [r3, #4]
 8006d32:	609a      	str	r2, [r3, #8]
 8006d34:	60da      	str	r2, [r3, #12]
 8006d36:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a4a      	ldr	r2, [pc, #296]	; (8006e68 <HAL_ETH_MspInit+0x148>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	f040 808d 	bne.w	8006e5e <HAL_ETH_MspInit+0x13e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8006d44:	2300      	movs	r3, #0
 8006d46:	623b      	str	r3, [r7, #32]
 8006d48:	4b48      	ldr	r3, [pc, #288]	; (8006e6c <HAL_ETH_MspInit+0x14c>)
 8006d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d4c:	4a47      	ldr	r2, [pc, #284]	; (8006e6c <HAL_ETH_MspInit+0x14c>)
 8006d4e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006d52:	6313      	str	r3, [r2, #48]	; 0x30
 8006d54:	4b45      	ldr	r3, [pc, #276]	; (8006e6c <HAL_ETH_MspInit+0x14c>)
 8006d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d5c:	623b      	str	r3, [r7, #32]
 8006d5e:	6a3b      	ldr	r3, [r7, #32]
 8006d60:	2300      	movs	r3, #0
 8006d62:	61fb      	str	r3, [r7, #28]
 8006d64:	4b41      	ldr	r3, [pc, #260]	; (8006e6c <HAL_ETH_MspInit+0x14c>)
 8006d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d68:	4a40      	ldr	r2, [pc, #256]	; (8006e6c <HAL_ETH_MspInit+0x14c>)
 8006d6a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006d6e:	6313      	str	r3, [r2, #48]	; 0x30
 8006d70:	4b3e      	ldr	r3, [pc, #248]	; (8006e6c <HAL_ETH_MspInit+0x14c>)
 8006d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d74:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006d78:	61fb      	str	r3, [r7, #28]
 8006d7a:	69fb      	ldr	r3, [r7, #28]
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	61bb      	str	r3, [r7, #24]
 8006d80:	4b3a      	ldr	r3, [pc, #232]	; (8006e6c <HAL_ETH_MspInit+0x14c>)
 8006d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d84:	4a39      	ldr	r2, [pc, #228]	; (8006e6c <HAL_ETH_MspInit+0x14c>)
 8006d86:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006d8a:	6313      	str	r3, [r2, #48]	; 0x30
 8006d8c:	4b37      	ldr	r3, [pc, #220]	; (8006e6c <HAL_ETH_MspInit+0x14c>)
 8006d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d90:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006d94:	61bb      	str	r3, [r7, #24]
 8006d96:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006d98:	2300      	movs	r3, #0
 8006d9a:	617b      	str	r3, [r7, #20]
 8006d9c:	4b33      	ldr	r3, [pc, #204]	; (8006e6c <HAL_ETH_MspInit+0x14c>)
 8006d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006da0:	4a32      	ldr	r2, [pc, #200]	; (8006e6c <HAL_ETH_MspInit+0x14c>)
 8006da2:	f043 0304 	orr.w	r3, r3, #4
 8006da6:	6313      	str	r3, [r2, #48]	; 0x30
 8006da8:	4b30      	ldr	r3, [pc, #192]	; (8006e6c <HAL_ETH_MspInit+0x14c>)
 8006daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dac:	f003 0304 	and.w	r3, r3, #4
 8006db0:	617b      	str	r3, [r7, #20]
 8006db2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006db4:	2300      	movs	r3, #0
 8006db6:	613b      	str	r3, [r7, #16]
 8006db8:	4b2c      	ldr	r3, [pc, #176]	; (8006e6c <HAL_ETH_MspInit+0x14c>)
 8006dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dbc:	4a2b      	ldr	r2, [pc, #172]	; (8006e6c <HAL_ETH_MspInit+0x14c>)
 8006dbe:	f043 0301 	orr.w	r3, r3, #1
 8006dc2:	6313      	str	r3, [r2, #48]	; 0x30
 8006dc4:	4b29      	ldr	r3, [pc, #164]	; (8006e6c <HAL_ETH_MspInit+0x14c>)
 8006dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dc8:	f003 0301 	and.w	r3, r3, #1
 8006dcc:	613b      	str	r3, [r7, #16]
 8006dce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	60fb      	str	r3, [r7, #12]
 8006dd4:	4b25      	ldr	r3, [pc, #148]	; (8006e6c <HAL_ETH_MspInit+0x14c>)
 8006dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dd8:	4a24      	ldr	r2, [pc, #144]	; (8006e6c <HAL_ETH_MspInit+0x14c>)
 8006dda:	f043 0302 	orr.w	r3, r3, #2
 8006dde:	6313      	str	r3, [r2, #48]	; 0x30
 8006de0:	4b22      	ldr	r3, [pc, #136]	; (8006e6c <HAL_ETH_MspInit+0x14c>)
 8006de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006de4:	f003 0302 	and.w	r3, r3, #2
 8006de8:	60fb      	str	r3, [r7, #12]
 8006dea:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8006dec:	2332      	movs	r3, #50	; 0x32
 8006dee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006df0:	2302      	movs	r3, #2
 8006df2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006df4:	2300      	movs	r3, #0
 8006df6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006df8:	2303      	movs	r3, #3
 8006dfa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006dfc:	230b      	movs	r3, #11
 8006dfe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006e00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006e04:	4619      	mov	r1, r3
 8006e06:	481a      	ldr	r0, [pc, #104]	; (8006e70 <HAL_ETH_MspInit+0x150>)
 8006e08:	f7fd fb5c 	bl	80044c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8006e0c:	2386      	movs	r3, #134	; 0x86
 8006e0e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e10:	2302      	movs	r3, #2
 8006e12:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e14:	2300      	movs	r3, #0
 8006e16:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e18:	2303      	movs	r3, #3
 8006e1a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006e1c:	230b      	movs	r3, #11
 8006e1e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006e24:	4619      	mov	r1, r3
 8006e26:	4813      	ldr	r0, [pc, #76]	; (8006e74 <HAL_ETH_MspInit+0x154>)
 8006e28:	f7fd fb4c 	bl	80044c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8006e2c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8006e30:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e32:	2302      	movs	r3, #2
 8006e34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e36:	2300      	movs	r3, #0
 8006e38:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e3a:	2303      	movs	r3, #3
 8006e3c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006e3e:	230b      	movs	r3, #11
 8006e40:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006e46:	4619      	mov	r1, r3
 8006e48:	480b      	ldr	r0, [pc, #44]	; (8006e78 <HAL_ETH_MspInit+0x158>)
 8006e4a:	f7fd fb3b 	bl	80044c4 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8006e4e:	2200      	movs	r2, #0
 8006e50:	2105      	movs	r1, #5
 8006e52:	203d      	movs	r0, #61	; 0x3d
 8006e54:	f7fb fd64 	bl	8002920 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8006e58:	203d      	movs	r0, #61	; 0x3d
 8006e5a:	f7fb fd7d 	bl	8002958 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8006e5e:	bf00      	nop
 8006e60:	3738      	adds	r7, #56	; 0x38
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}
 8006e66:	bf00      	nop
 8006e68:	40028000 	.word	0x40028000
 8006e6c:	40023800 	.word	0x40023800
 8006e70:	40020800 	.word	0x40020800
 8006e74:	40020000 	.word	0x40020000
 8006e78:	40020400 	.word	0x40020400

08006e7c <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b082      	sub	sp, #8
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 8006e84:	4b04      	ldr	r3, [pc, #16]	; (8006e98 <HAL_ETH_RxCpltCallback+0x1c>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4618      	mov	r0, r3
 8006e8a:	f000 fcd9 	bl	8007840 <osSemaphoreRelease>
}
 8006e8e:	bf00      	nop
 8006e90:	3708      	adds	r7, #8
 8006e92:	46bd      	mov	sp, r7
 8006e94:	bd80      	pop	{r7, pc}
 8006e96:	bf00      	nop
 8006e98:	2000038c 	.word	0x2000038c

08006e9c <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8006e9c:	b5b0      	push	{r4, r5, r7, lr}
 8006e9e:	b090      	sub	sp, #64	; 0x40
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8006ea8:	4b5f      	ldr	r3, [pc, #380]	; (8007028 <low_level_init+0x18c>)
 8006eaa:	4a60      	ldr	r2, [pc, #384]	; (800702c <low_level_init+0x190>)
 8006eac:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_DISABLE;
 8006eae:	4b5e      	ldr	r3, [pc, #376]	; (8007028 <low_level_init+0x18c>)
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 8006eb4:	4b5c      	ldr	r3, [pc, #368]	; (8007028 <low_level_init+0x18c>)
 8006eb6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006eba:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 8006ebc:	4b5a      	ldr	r3, [pc, #360]	; (8007028 <low_level_init+0x18c>)
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8006ec2:	4b59      	ldr	r3, [pc, #356]	; (8007028 <low_level_init+0x18c>)
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 8006ec8:	2300      	movs	r3, #0
 8006eca:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x80;
 8006ece:	2380      	movs	r3, #128	; 0x80
 8006ed0:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xE1;
 8006ed4:	23e1      	movs	r3, #225	; 0xe1
 8006ed6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x00;
 8006eda:	2300      	movs	r3, #0
 8006edc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x00;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0x00;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 8006eec:	4a4e      	ldr	r2, [pc, #312]	; (8007028 <low_level_init+0x18c>)
 8006eee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006ef2:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 8006ef4:	4b4c      	ldr	r3, [pc, #304]	; (8007028 <low_level_init+0x18c>)
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8006efa:	4b4b      	ldr	r3, [pc, #300]	; (8007028 <low_level_init+0x18c>)
 8006efc:	2200      	movs	r2, #0
 8006efe:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8006f00:	4b49      	ldr	r3, [pc, #292]	; (8007028 <low_level_init+0x18c>)
 8006f02:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8006f06:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8006f08:	4847      	ldr	r0, [pc, #284]	; (8007028 <low_level_init+0x18c>)
 8006f0a:	f7fc f935 	bl	8003178 <HAL_ETH_Init>
 8006f0e:	4603      	mov	r3, r0
 8006f10:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (hal_eth_init_status == HAL_OK)
 8006f14:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d108      	bne.n	8006f2e <low_level_init+0x92>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8006f22:	f043 0304 	orr.w	r3, r3, #4
 8006f26:	b2da      	uxtb	r2, r3
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8006f2e:	2304      	movs	r3, #4
 8006f30:	4a3f      	ldr	r2, [pc, #252]	; (8007030 <low_level_init+0x194>)
 8006f32:	4940      	ldr	r1, [pc, #256]	; (8007034 <low_level_init+0x198>)
 8006f34:	483c      	ldr	r0, [pc, #240]	; (8007028 <low_level_init+0x18c>)
 8006f36:	f7fc fabb 	bl	80034b0 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 8006f3a:	2304      	movs	r3, #4
 8006f3c:	4a3e      	ldr	r2, [pc, #248]	; (8007038 <low_level_init+0x19c>)
 8006f3e:	493f      	ldr	r1, [pc, #252]	; (800703c <low_level_init+0x1a0>)
 8006f40:	4839      	ldr	r0, [pc, #228]	; (8007028 <low_level_init+0x18c>)
 8006f42:	f7fc fb1e 	bl	8003582 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2206      	movs	r2, #6
 8006f4a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8006f4e:	4b36      	ldr	r3, [pc, #216]	; (8007028 <low_level_init+0x18c>)
 8006f50:	695b      	ldr	r3, [r3, #20]
 8006f52:	781a      	ldrb	r2, [r3, #0]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8006f5a:	4b33      	ldr	r3, [pc, #204]	; (8007028 <low_level_init+0x18c>)
 8006f5c:	695b      	ldr	r3, [r3, #20]
 8006f5e:	785a      	ldrb	r2, [r3, #1]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8006f66:	4b30      	ldr	r3, [pc, #192]	; (8007028 <low_level_init+0x18c>)
 8006f68:	695b      	ldr	r3, [r3, #20]
 8006f6a:	789a      	ldrb	r2, [r3, #2]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8006f72:	4b2d      	ldr	r3, [pc, #180]	; (8007028 <low_level_init+0x18c>)
 8006f74:	695b      	ldr	r3, [r3, #20]
 8006f76:	78da      	ldrb	r2, [r3, #3]
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8006f7e:	4b2a      	ldr	r3, [pc, #168]	; (8007028 <low_level_init+0x18c>)
 8006f80:	695b      	ldr	r3, [r3, #20]
 8006f82:	791a      	ldrb	r2, [r3, #4]
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8006f8a:	4b27      	ldr	r3, [pc, #156]	; (8007028 <low_level_init+0x18c>)
 8006f8c:	695b      	ldr	r3, [r3, #20]
 8006f8e:	795a      	ldrb	r2, [r3, #5]
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = 1500;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8006f9c:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8006fa4:	f043 030a 	orr.w	r3, r3, #10
 8006fa8:	b2da      	uxtb	r2, r3
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

/* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	62bb      	str	r3, [r7, #40]	; 0x28
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 8006fb8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006fbc:	2101      	movs	r1, #1
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f000 fbbe 	bl	8007740 <osSemaphoreCreate>
 8006fc4:	4603      	mov	r3, r0
 8006fc6:	4a1e      	ldr	r2, [pc, #120]	; (8007040 <low_level_init+0x1a4>)
 8006fc8:	6013      	str	r3, [r2, #0]

/* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8006fca:	4b1e      	ldr	r3, [pc, #120]	; (8007044 <low_level_init+0x1a8>)
 8006fcc:	f107 040c 	add.w	r4, r7, #12
 8006fd0:	461d      	mov	r5, r3
 8006fd2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006fd4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006fd6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006fda:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 8006fde:	f107 030c 	add.w	r3, r7, #12
 8006fe2:	6879      	ldr	r1, [r7, #4]
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	f000 faae 	bl	8007546 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 8006fea:	480f      	ldr	r0, [pc, #60]	; (8007028 <low_level_init+0x18c>)
 8006fec:	f7fc fdf1 	bl	8003bd2 <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 8006ff0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8006ff4:	461a      	mov	r2, r3
 8006ff6:	211d      	movs	r1, #29
 8006ff8:	480b      	ldr	r0, [pc, #44]	; (8007028 <low_level_init+0x18c>)
 8006ffa:	f7fc fd1c 	bl	8003a36 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 8006ffe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007000:	f043 030b 	orr.w	r3, r3, #11
 8007004:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 8007006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007008:	461a      	mov	r2, r3
 800700a:	211d      	movs	r1, #29
 800700c:	4806      	ldr	r0, [pc, #24]	; (8007028 <low_level_init+0x18c>)
 800700e:	f7fc fd7a 	bl	8003b06 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 8007012:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007016:	461a      	mov	r2, r3
 8007018:	211d      	movs	r1, #29
 800701a:	4803      	ldr	r0, [pc, #12]	; (8007028 <low_level_init+0x18c>)
 800701c:	f7fc fd0b 	bl	8003a36 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 8007020:	bf00      	nop
 8007022:	3740      	adds	r7, #64	; 0x40
 8007024:	46bd      	mov	sp, r7
 8007026:	bdb0      	pop	{r4, r5, r7, pc}
 8007028:	20008814 	.word	0x20008814
 800702c:	40028000 	.word	0x40028000
 8007030:	2000885c 	.word	0x2000885c
 8007034:	20006f44 	.word	0x20006f44
 8007038:	20006fc4 	.word	0x20006fc4
 800703c:	20008794 	.word	0x20008794
 8007040:	2000038c 	.word	0x2000038c
 8007044:	08018d88 	.word	0x08018d88

08007048 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b08a      	sub	sp, #40	; 0x28
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
 8007050:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8007052:	4b4b      	ldr	r3, [pc, #300]	; (8007180 <low_level_output+0x138>)
 8007054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007056:	689b      	ldr	r3, [r3, #8]
 8007058:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800705a:	2300      	movs	r3, #0
 800705c:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800705e:	2300      	movs	r3, #0
 8007060:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 8007062:	2300      	movs	r3, #0
 8007064:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 8007066:	2300      	movs	r3, #0
 8007068:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800706a:	4b45      	ldr	r3, [pc, #276]	; (8007180 <low_level_output+0x138>)
 800706c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800706e:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 8007070:	2300      	movs	r3, #0
 8007072:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	623b      	str	r3, [r7, #32]
 8007078:	e05a      	b.n	8007130 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800707a:	69bb      	ldr	r3, [r7, #24]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	2b00      	cmp	r3, #0
 8007080:	da03      	bge.n	800708a <low_level_output+0x42>
      {
        errval = ERR_USE;
 8007082:	23f8      	movs	r3, #248	; 0xf8
 8007084:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 8007088:	e05c      	b.n	8007144 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800708a:	6a3b      	ldr	r3, [r7, #32]
 800708c:	895b      	ldrh	r3, [r3, #10]
 800708e:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 8007090:	2300      	movs	r3, #0
 8007092:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8007094:	e02f      	b.n	80070f6 <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 8007096:	69fa      	ldr	r2, [r7, #28]
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	18d0      	adds	r0, r2, r3
 800709c:	6a3b      	ldr	r3, [r7, #32]
 800709e:	685a      	ldr	r2, [r3, #4]
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	18d1      	adds	r1, r2, r3
 80070a4:	693b      	ldr	r3, [r7, #16]
 80070a6:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 80070aa:	3304      	adds	r3, #4
 80070ac:	461a      	mov	r2, r3
 80070ae:	f010 fe81 	bl	8017db4 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 80070b2:	69bb      	ldr	r3, [r7, #24]
 80070b4:	68db      	ldr	r3, [r3, #12]
 80070b6:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80070b8:	69bb      	ldr	r3, [r7, #24]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	da03      	bge.n	80070c8 <low_level_output+0x80>
        {
          errval = ERR_USE;
 80070c0:	23f8      	movs	r3, #248	; 0xf8
 80070c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 80070c6:	e03d      	b.n	8007144 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 80070c8:	69bb      	ldr	r3, [r7, #24]
 80070ca:	689b      	ldr	r3, [r3, #8]
 80070cc:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 80070ce:	693a      	ldr	r2, [r7, #16]
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	4413      	add	r3, r2
 80070d4:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 80070d8:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 80070da:	68ba      	ldr	r2, [r7, #8]
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	1ad3      	subs	r3, r2, r3
 80070e0:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80070e4:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 80070e6:	697a      	ldr	r2, [r7, #20]
 80070e8:	693b      	ldr	r3, [r7, #16]
 80070ea:	1ad3      	subs	r3, r2, r3
 80070ec:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80070f0:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 80070f2:	2300      	movs	r3, #0
 80070f4:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80070f6:	68fa      	ldr	r2, [r7, #12]
 80070f8:	693b      	ldr	r3, [r7, #16]
 80070fa:	4413      	add	r3, r2
 80070fc:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8007100:	4293      	cmp	r3, r2
 8007102:	d8c8      	bhi.n	8007096 <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8007104:	69fa      	ldr	r2, [r7, #28]
 8007106:	693b      	ldr	r3, [r7, #16]
 8007108:	18d0      	adds	r0, r2, r3
 800710a:	6a3b      	ldr	r3, [r7, #32]
 800710c:	685a      	ldr	r2, [r3, #4]
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	4413      	add	r3, r2
 8007112:	68fa      	ldr	r2, [r7, #12]
 8007114:	4619      	mov	r1, r3
 8007116:	f010 fe4d 	bl	8017db4 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800711a:	693a      	ldr	r2, [r7, #16]
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	4413      	add	r3, r2
 8007120:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 8007122:	697a      	ldr	r2, [r7, #20]
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	4413      	add	r3, r2
 8007128:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800712a:	6a3b      	ldr	r3, [r7, #32]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	623b      	str	r3, [r7, #32]
 8007130:	6a3b      	ldr	r3, [r7, #32]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d1a1      	bne.n	800707a <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 8007136:	6979      	ldr	r1, [r7, #20]
 8007138:	4811      	ldr	r0, [pc, #68]	; (8007180 <low_level_output+0x138>)
 800713a:	f7fc fa8f 	bl	800365c <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800713e:	2300      	movs	r3, #0
 8007140:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 8007144:	4b0e      	ldr	r3, [pc, #56]	; (8007180 <low_level_output+0x138>)
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800714c:	3314      	adds	r3, #20
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f003 0320 	and.w	r3, r3, #32
 8007154:	2b00      	cmp	r3, #0
 8007156:	d00d      	beq.n	8007174 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 8007158:	4b09      	ldr	r3, [pc, #36]	; (8007180 <low_level_output+0x138>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007160:	3314      	adds	r3, #20
 8007162:	2220      	movs	r2, #32
 8007164:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 8007166:	4b06      	ldr	r3, [pc, #24]	; (8007180 <low_level_output+0x138>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800716e:	3304      	adds	r3, #4
 8007170:	2200      	movs	r2, #0
 8007172:	601a      	str	r2, [r3, #0]
  }
  return errval;
 8007174:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8007178:	4618      	mov	r0, r3
 800717a:	3728      	adds	r7, #40	; 0x28
 800717c:	46bd      	mov	sp, r7
 800717e:	bd80      	pop	{r7, pc}
 8007180:	20008814 	.word	0x20008814

08007184 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b08c      	sub	sp, #48	; 0x30
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800718c:	2300      	movs	r3, #0
 800718e:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 8007190:	2300      	movs	r3, #0
 8007192:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 8007194:	2300      	movs	r3, #0
 8007196:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 8007198:	2300      	movs	r3, #0
 800719a:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800719c:	2300      	movs	r3, #0
 800719e:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 80071a0:	2300      	movs	r3, #0
 80071a2:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 80071a4:	2300      	movs	r3, #0
 80071a6:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 80071a8:	484f      	ldr	r0, [pc, #316]	; (80072e8 <low_level_input+0x164>)
 80071aa:	f7fc fb41 	bl	8003830 <HAL_ETH_GetReceivedFrame_IT>
 80071ae:	4603      	mov	r3, r0
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d001      	beq.n	80071b8 <low_level_input+0x34>

    return NULL;
 80071b4:	2300      	movs	r3, #0
 80071b6:	e092      	b.n	80072de <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 80071b8:	4b4b      	ldr	r3, [pc, #300]	; (80072e8 <low_level_input+0x164>)
 80071ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071bc:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 80071be:	4b4a      	ldr	r3, [pc, #296]	; (80072e8 <low_level_input+0x164>)
 80071c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071c2:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 80071c4:	89fb      	ldrh	r3, [r7, #14]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d007      	beq.n	80071da <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 80071ca:	89fb      	ldrh	r3, [r7, #14]
 80071cc:	f44f 72c1 	mov.w	r2, #386	; 0x182
 80071d0:	4619      	mov	r1, r3
 80071d2:	2000      	movs	r0, #0
 80071d4:	f006 fc72 	bl	800dabc <pbuf_alloc>
 80071d8:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 80071da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d04b      	beq.n	8007278 <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 80071e0:	4b41      	ldr	r3, [pc, #260]	; (80072e8 <low_level_input+0x164>)
 80071e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071e4:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 80071e6:	2300      	movs	r3, #0
 80071e8:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 80071ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80071ee:	e040      	b.n	8007272 <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 80071f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071f2:	895b      	ldrh	r3, [r3, #10]
 80071f4:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 80071f6:	2300      	movs	r3, #0
 80071f8:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 80071fa:	e021      	b.n	8007240 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 80071fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071fe:	685a      	ldr	r2, [r3, #4]
 8007200:	69bb      	ldr	r3, [r7, #24]
 8007202:	18d0      	adds	r0, r2, r3
 8007204:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007206:	69fb      	ldr	r3, [r7, #28]
 8007208:	18d1      	adds	r1, r2, r3
 800720a:	69fb      	ldr	r3, [r7, #28]
 800720c:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 8007210:	3304      	adds	r3, #4
 8007212:	461a      	mov	r2, r3
 8007214:	f010 fdce 	bl	8017db4 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8007218:	6a3b      	ldr	r3, [r7, #32]
 800721a:	68db      	ldr	r3, [r3, #12]
 800721c:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800721e:	6a3b      	ldr	r3, [r7, #32]
 8007220:	689b      	ldr	r3, [r3, #8]
 8007222:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8007224:	69fa      	ldr	r2, [r7, #28]
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	4413      	add	r3, r2
 800722a:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800722e:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 8007230:	69ba      	ldr	r2, [r7, #24]
 8007232:	69fb      	ldr	r3, [r7, #28]
 8007234:	1ad3      	subs	r3, r2, r3
 8007236:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800723a:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800723c:	2300      	movs	r3, #0
 800723e:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8007240:	697a      	ldr	r2, [r7, #20]
 8007242:	69fb      	ldr	r3, [r7, #28]
 8007244:	4413      	add	r3, r2
 8007246:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800724a:	4293      	cmp	r3, r2
 800724c:	d8d6      	bhi.n	80071fc <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800724e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007250:	685a      	ldr	r2, [r3, #4]
 8007252:	69bb      	ldr	r3, [r7, #24]
 8007254:	18d0      	adds	r0, r2, r3
 8007256:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007258:	69fb      	ldr	r3, [r7, #28]
 800725a:	4413      	add	r3, r2
 800725c:	697a      	ldr	r2, [r7, #20]
 800725e:	4619      	mov	r1, r3
 8007260:	f010 fda8 	bl	8017db4 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8007264:	69fa      	ldr	r2, [r7, #28]
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	4413      	add	r3, r2
 800726a:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800726c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	62bb      	str	r3, [r7, #40]	; 0x28
 8007272:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007274:	2b00      	cmp	r3, #0
 8007276:	d1bb      	bne.n	80071f0 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8007278:	4b1b      	ldr	r3, [pc, #108]	; (80072e8 <low_level_input+0x164>)
 800727a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800727c:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800727e:	2300      	movs	r3, #0
 8007280:	613b      	str	r3, [r7, #16]
 8007282:	e00b      	b.n	800729c <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 8007284:	6a3b      	ldr	r3, [r7, #32]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800728c:	6a3b      	ldr	r3, [r7, #32]
 800728e:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8007290:	6a3b      	ldr	r3, [r7, #32]
 8007292:	68db      	ldr	r3, [r3, #12]
 8007294:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8007296:	693b      	ldr	r3, [r7, #16]
 8007298:	3301      	adds	r3, #1
 800729a:	613b      	str	r3, [r7, #16]
 800729c:	4b12      	ldr	r3, [pc, #72]	; (80072e8 <low_level_input+0x164>)
 800729e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072a0:	693a      	ldr	r2, [r7, #16]
 80072a2:	429a      	cmp	r2, r3
 80072a4:	d3ee      	bcc.n	8007284 <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 80072a6:	4b10      	ldr	r3, [pc, #64]	; (80072e8 <low_level_input+0x164>)
 80072a8:	2200      	movs	r2, #0
 80072aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 80072ac:	4b0e      	ldr	r3, [pc, #56]	; (80072e8 <low_level_input+0x164>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80072b4:	3314      	adds	r3, #20
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d00d      	beq.n	80072dc <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 80072c0:	4b09      	ldr	r3, [pc, #36]	; (80072e8 <low_level_input+0x164>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80072c8:	3314      	adds	r3, #20
 80072ca:	2280      	movs	r2, #128	; 0x80
 80072cc:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 80072ce:	4b06      	ldr	r3, [pc, #24]	; (80072e8 <low_level_input+0x164>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80072d6:	3308      	adds	r3, #8
 80072d8:	2200      	movs	r2, #0
 80072da:	601a      	str	r2, [r3, #0]
  }
  return p;
 80072dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80072de:	4618      	mov	r0, r3
 80072e0:	3730      	adds	r7, #48	; 0x30
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}
 80072e6:	bf00      	nop
 80072e8:	20008814 	.word	0x20008814

080072ec <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b084      	sub	sp, #16
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80072f8:	4b12      	ldr	r3, [pc, #72]	; (8007344 <ethernetif_input+0x58>)
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f04f 31ff 	mov.w	r1, #4294967295
 8007300:	4618      	mov	r0, r3
 8007302:	f000 fa4f 	bl	80077a4 <osSemaphoreWait>
 8007306:	4603      	mov	r3, r0
 8007308:	2b00      	cmp	r3, #0
 800730a:	d1f5      	bne.n	80072f8 <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 800730c:	480e      	ldr	r0, [pc, #56]	; (8007348 <ethernetif_input+0x5c>)
 800730e:	f010 fbc1 	bl	8017a94 <sys_mutex_lock>
        p = low_level_input( netif );
 8007312:	68f8      	ldr	r0, [r7, #12]
 8007314:	f7ff ff36 	bl	8007184 <low_level_input>
 8007318:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d00a      	beq.n	8007336 <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	691b      	ldr	r3, [r3, #16]
 8007324:	68f9      	ldr	r1, [r7, #12]
 8007326:	68b8      	ldr	r0, [r7, #8]
 8007328:	4798      	blx	r3
 800732a:	4603      	mov	r3, r0
 800732c:	2b00      	cmp	r3, #0
 800732e:	d002      	beq.n	8007336 <ethernetif_input+0x4a>
          {
            pbuf_free(p);
 8007330:	68b8      	ldr	r0, [r7, #8]
 8007332:	f006 fea7 	bl	800e084 <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 8007336:	4804      	ldr	r0, [pc, #16]	; (8007348 <ethernetif_input+0x5c>)
 8007338:	f010 fbbb 	bl	8017ab2 <sys_mutex_unlock>
      } while(p!=NULL);
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d1e4      	bne.n	800730c <ethernetif_input+0x20>
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8007342:	e7d9      	b.n	80072f8 <ethernetif_input+0xc>
 8007344:	2000038c 	.word	0x2000038c
 8007348:	2000a06c 	.word	0x2000a06c

0800734c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b082      	sub	sp, #8
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d106      	bne.n	8007368 <ethernetif_init+0x1c>
 800735a:	4b0e      	ldr	r3, [pc, #56]	; (8007394 <ethernetif_init+0x48>)
 800735c:	f44f 720b 	mov.w	r2, #556	; 0x22c
 8007360:	490d      	ldr	r1, [pc, #52]	; (8007398 <ethernetif_init+0x4c>)
 8007362:	480e      	ldr	r0, [pc, #56]	; (800739c <ethernetif_init+0x50>)
 8007364:	f010 fde6 	bl	8017f34 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2273      	movs	r2, #115	; 0x73
 800736c:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2274      	movs	r2, #116	; 0x74
 8007374:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	4a09      	ldr	r2, [pc, #36]	; (80073a0 <ethernetif_init+0x54>)
 800737c:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	4a08      	ldr	r2, [pc, #32]	; (80073a4 <ethernetif_init+0x58>)
 8007382:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8007384:	6878      	ldr	r0, [r7, #4]
 8007386:	f7ff fd89 	bl	8006e9c <low_level_init>

  return ERR_OK;
 800738a:	2300      	movs	r3, #0
}
 800738c:	4618      	mov	r0, r3
 800738e:	3708      	adds	r7, #8
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}
 8007394:	08018da4 	.word	0x08018da4
 8007398:	08018dc0 	.word	0x08018dc0
 800739c:	08018dd0 	.word	0x08018dd0
 80073a0:	08015aa9 	.word	0x08015aa9
 80073a4:	08007049 	.word	0x08007049

080073a8 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80073ac:	f7fb f9d0 	bl	8002750 <HAL_GetTick>
 80073b0:	4603      	mov	r3, r0
}
 80073b2:	4618      	mov	r0, r3
 80073b4:	bd80      	pop	{r7, pc}
	...

080073b8 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b084      	sub	sp, #16
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 80073c0:	2300      	movs	r3, #0
 80073c2:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 80073c4:	2300      	movs	r3, #0
 80073c6:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80073ce:	089b      	lsrs	r3, r3, #2
 80073d0:	f003 0301 	and.w	r3, r3, #1
 80073d4:	b2db      	uxtb	r3, r3
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d05d      	beq.n	8007496 <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80073da:	4b34      	ldr	r3, [pc, #208]	; (80074ac <ethernetif_update_config+0xf4>)
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d03f      	beq.n	8007462 <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 80073e2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80073e6:	2100      	movs	r1, #0
 80073e8:	4830      	ldr	r0, [pc, #192]	; (80074ac <ethernetif_update_config+0xf4>)
 80073ea:	f7fc fb8c 	bl	8003b06 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 80073ee:	f7fb f9af 	bl	8002750 <HAL_GetTick>
 80073f2:	4603      	mov	r3, r0
 80073f4:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 80073f6:	f107 0308 	add.w	r3, r7, #8
 80073fa:	461a      	mov	r2, r3
 80073fc:	2101      	movs	r1, #1
 80073fe:	482b      	ldr	r0, [pc, #172]	; (80074ac <ethernetif_update_config+0xf4>)
 8007400:	f7fc fb19 	bl	8003a36 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 8007404:	f7fb f9a4 	bl	8002750 <HAL_GetTick>
 8007408:	4602      	mov	r2, r0
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	1ad3      	subs	r3, r2, r3
 800740e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007412:	d828      	bhi.n	8007466 <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8007414:	68bb      	ldr	r3, [r7, #8]
 8007416:	f003 0320 	and.w	r3, r3, #32
 800741a:	2b00      	cmp	r3, #0
 800741c:	d0eb      	beq.n	80073f6 <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800741e:	f107 0308 	add.w	r3, r7, #8
 8007422:	461a      	mov	r2, r3
 8007424:	2110      	movs	r1, #16
 8007426:	4821      	ldr	r0, [pc, #132]	; (80074ac <ethernetif_update_config+0xf4>)
 8007428:	f7fc fb05 	bl	8003a36 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	f003 0304 	and.w	r3, r3, #4
 8007432:	2b00      	cmp	r3, #0
 8007434:	d004      	beq.n	8007440 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8007436:	4b1d      	ldr	r3, [pc, #116]	; (80074ac <ethernetif_update_config+0xf4>)
 8007438:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800743c:	60da      	str	r2, [r3, #12]
 800743e:	e002      	b.n	8007446 <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 8007440:	4b1a      	ldr	r3, [pc, #104]	; (80074ac <ethernetif_update_config+0xf4>)
 8007442:	2200      	movs	r2, #0
 8007444:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	f003 0302 	and.w	r3, r3, #2
 800744c:	2b00      	cmp	r3, #0
 800744e:	d003      	beq.n	8007458 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 8007450:	4b16      	ldr	r3, [pc, #88]	; (80074ac <ethernetif_update_config+0xf4>)
 8007452:	2200      	movs	r2, #0
 8007454:	609a      	str	r2, [r3, #8]
 8007456:	e016      	b.n	8007486 <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 8007458:	4b14      	ldr	r3, [pc, #80]	; (80074ac <ethernetif_update_config+0xf4>)
 800745a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800745e:	609a      	str	r2, [r3, #8]
 8007460:	e011      	b.n	8007486 <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 8007462:	bf00      	nop
 8007464:	e000      	b.n	8007468 <ethernetif_update_config+0xb0>
          goto error;
 8007466:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8007468:	4b10      	ldr	r3, [pc, #64]	; (80074ac <ethernetif_update_config+0xf4>)
 800746a:	68db      	ldr	r3, [r3, #12]
 800746c:	08db      	lsrs	r3, r3, #3
 800746e:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 8007470:	4b0e      	ldr	r3, [pc, #56]	; (80074ac <ethernetif_update_config+0xf4>)
 8007472:	689b      	ldr	r3, [r3, #8]
 8007474:	085b      	lsrs	r3, r3, #1
 8007476:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8007478:	4313      	orrs	r3, r2
 800747a:	b29b      	uxth	r3, r3
 800747c:	461a      	mov	r2, r3
 800747e:	2100      	movs	r1, #0
 8007480:	480a      	ldr	r0, [pc, #40]	; (80074ac <ethernetif_update_config+0xf4>)
 8007482:	f7fc fb40 	bl	8003b06 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 8007486:	2100      	movs	r1, #0
 8007488:	4808      	ldr	r0, [pc, #32]	; (80074ac <ethernetif_update_config+0xf4>)
 800748a:	f7fc fc01 	bl	8003c90 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800748e:	4807      	ldr	r0, [pc, #28]	; (80074ac <ethernetif_update_config+0xf4>)
 8007490:	f7fc fb9f 	bl	8003bd2 <HAL_ETH_Start>
 8007494:	e002      	b.n	800749c <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 8007496:	4805      	ldr	r0, [pc, #20]	; (80074ac <ethernetif_update_config+0xf4>)
 8007498:	f7fc fbca 	bl	8003c30 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800749c:	6878      	ldr	r0, [r7, #4]
 800749e:	f000 f807 	bl	80074b0 <ethernetif_notify_conn_changed>
}
 80074a2:	bf00      	nop
 80074a4:	3710      	adds	r7, #16
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bd80      	pop	{r7, pc}
 80074aa:	bf00      	nop
 80074ac:	20008814 	.word	0x20008814

080074b0 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 80074b0:	b480      	push	{r7}
 80074b2:	b083      	sub	sp, #12
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 80074b8:	bf00      	nop
 80074ba:	370c      	adds	r7, #12
 80074bc:	46bd      	mov	sp, r7
 80074be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c2:	4770      	bx	lr

080074c4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b085      	sub	sp, #20
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	4603      	mov	r3, r0
 80074cc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80074ce:	2300      	movs	r3, #0
 80074d0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80074d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80074d6:	2b84      	cmp	r3, #132	; 0x84
 80074d8:	d005      	beq.n	80074e6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80074da:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	4413      	add	r3, r2
 80074e2:	3303      	adds	r3, #3
 80074e4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80074e6:	68fb      	ldr	r3, [r7, #12]
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	3714      	adds	r7, #20
 80074ec:	46bd      	mov	sp, r7
 80074ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f2:	4770      	bx	lr

080074f4 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80074f4:	b480      	push	{r7}
 80074f6:	b083      	sub	sp, #12
 80074f8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80074fa:	f3ef 8305 	mrs	r3, IPSR
 80074fe:	607b      	str	r3, [r7, #4]
  return(result);
 8007500:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8007502:	2b00      	cmp	r3, #0
 8007504:	bf14      	ite	ne
 8007506:	2301      	movne	r3, #1
 8007508:	2300      	moveq	r3, #0
 800750a:	b2db      	uxtb	r3, r3
}
 800750c:	4618      	mov	r0, r3
 800750e:	370c      	adds	r7, #12
 8007510:	46bd      	mov	sp, r7
 8007512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007516:	4770      	bx	lr

08007518 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800751c:	f001 ff70 	bl	8009400 <vTaskStartScheduler>
  
  return osOK;
 8007520:	2300      	movs	r3, #0
}
 8007522:	4618      	mov	r0, r3
 8007524:	bd80      	pop	{r7, pc}

08007526 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8007526:	b580      	push	{r7, lr}
 8007528:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800752a:	f7ff ffe3 	bl	80074f4 <inHandlerMode>
 800752e:	4603      	mov	r3, r0
 8007530:	2b00      	cmp	r3, #0
 8007532:	d003      	beq.n	800753c <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8007534:	f002 f888 	bl	8009648 <xTaskGetTickCountFromISR>
 8007538:	4603      	mov	r3, r0
 800753a:	e002      	b.n	8007542 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800753c:	f002 f874 	bl	8009628 <xTaskGetTickCount>
 8007540:	4603      	mov	r3, r0
  }
}
 8007542:	4618      	mov	r0, r3
 8007544:	bd80      	pop	{r7, pc}

08007546 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007546:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007548:	b089      	sub	sp, #36	; 0x24
 800754a:	af04      	add	r7, sp, #16
 800754c:	6078      	str	r0, [r7, #4]
 800754e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	695b      	ldr	r3, [r3, #20]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d020      	beq.n	800759a <osThreadCreate+0x54>
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	699b      	ldr	r3, [r3, #24]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d01c      	beq.n	800759a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	685c      	ldr	r4, [r3, #4]
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681d      	ldr	r5, [r3, #0]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	691e      	ldr	r6, [r3, #16]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007572:	4618      	mov	r0, r3
 8007574:	f7ff ffa6 	bl	80074c4 <makeFreeRtosPriority>
 8007578:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	695b      	ldr	r3, [r3, #20]
 800757e:	687a      	ldr	r2, [r7, #4]
 8007580:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007582:	9202      	str	r2, [sp, #8]
 8007584:	9301      	str	r3, [sp, #4]
 8007586:	9100      	str	r1, [sp, #0]
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	4632      	mov	r2, r6
 800758c:	4629      	mov	r1, r5
 800758e:	4620      	mov	r0, r4
 8007590:	f001 fd58 	bl	8009044 <xTaskCreateStatic>
 8007594:	4603      	mov	r3, r0
 8007596:	60fb      	str	r3, [r7, #12]
 8007598:	e01c      	b.n	80075d4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	685c      	ldr	r4, [r3, #4]
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80075a6:	b29e      	uxth	r6, r3
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80075ae:	4618      	mov	r0, r3
 80075b0:	f7ff ff88 	bl	80074c4 <makeFreeRtosPriority>
 80075b4:	4602      	mov	r2, r0
 80075b6:	f107 030c 	add.w	r3, r7, #12
 80075ba:	9301      	str	r3, [sp, #4]
 80075bc:	9200      	str	r2, [sp, #0]
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	4632      	mov	r2, r6
 80075c2:	4629      	mov	r1, r5
 80075c4:	4620      	mov	r0, r4
 80075c6:	f001 fd9a 	bl	80090fe <xTaskCreate>
 80075ca:	4603      	mov	r3, r0
 80075cc:	2b01      	cmp	r3, #1
 80075ce:	d001      	beq.n	80075d4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80075d0:	2300      	movs	r3, #0
 80075d2:	e000      	b.n	80075d6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80075d4:	68fb      	ldr	r3, [r7, #12]
}
 80075d6:	4618      	mov	r0, r3
 80075d8:	3714      	adds	r7, #20
 80075da:	46bd      	mov	sp, r7
 80075dc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080075de <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80075de:	b580      	push	{r7, lr}
 80075e0:	b084      	sub	sp, #16
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d001      	beq.n	80075f4 <osDelay+0x16>
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	e000      	b.n	80075f6 <osDelay+0x18>
 80075f4:	2301      	movs	r3, #1
 80075f6:	4618      	mov	r0, r3
 80075f8:	f001 fece 	bl	8009398 <vTaskDelay>
  
  return osOK;
 80075fc:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3710      	adds	r7, #16
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}

08007606 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8007606:	b580      	push	{r7, lr}
 8007608:	b082      	sub	sp, #8
 800760a:	af00      	add	r7, sp, #0
 800760c:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	685b      	ldr	r3, [r3, #4]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d007      	beq.n	8007626 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	685b      	ldr	r3, [r3, #4]
 800761a:	4619      	mov	r1, r3
 800761c:	2001      	movs	r0, #1
 800761e:	f000 feb2 	bl	8008386 <xQueueCreateMutexStatic>
 8007622:	4603      	mov	r3, r0
 8007624:	e003      	b.n	800762e <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8007626:	2001      	movs	r0, #1
 8007628:	f000 fe95 	bl	8008356 <xQueueCreateMutex>
 800762c:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800762e:	4618      	mov	r0, r3
 8007630:	3708      	adds	r7, #8
 8007632:	46bd      	mov	sp, r7
 8007634:	bd80      	pop	{r7, pc}
	...

08007638 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b084      	sub	sp, #16
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
 8007640:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8007642:	2300      	movs	r3, #0
 8007644:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d101      	bne.n	8007650 <osMutexWait+0x18>
    return osErrorParameter;
 800764c:	2380      	movs	r3, #128	; 0x80
 800764e:	e03a      	b.n	80076c6 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8007650:	2300      	movs	r3, #0
 8007652:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	f1b3 3fff 	cmp.w	r3, #4294967295
 800765a:	d103      	bne.n	8007664 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800765c:	f04f 33ff 	mov.w	r3, #4294967295
 8007660:	60fb      	str	r3, [r7, #12]
 8007662:	e009      	b.n	8007678 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d006      	beq.n	8007678 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d101      	bne.n	8007678 <osMutexWait+0x40>
      ticks = 1;
 8007674:	2301      	movs	r3, #1
 8007676:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8007678:	f7ff ff3c 	bl	80074f4 <inHandlerMode>
 800767c:	4603      	mov	r3, r0
 800767e:	2b00      	cmp	r3, #0
 8007680:	d017      	beq.n	80076b2 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8007682:	f107 0308 	add.w	r3, r7, #8
 8007686:	461a      	mov	r2, r3
 8007688:	2100      	movs	r1, #0
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f001 faa8 	bl	8008be0 <xQueueReceiveFromISR>
 8007690:	4603      	mov	r3, r0
 8007692:	2b01      	cmp	r3, #1
 8007694:	d001      	beq.n	800769a <osMutexWait+0x62>
      return osErrorOS;
 8007696:	23ff      	movs	r3, #255	; 0xff
 8007698:	e015      	b.n	80076c6 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d011      	beq.n	80076c4 <osMutexWait+0x8c>
 80076a0:	4b0b      	ldr	r3, [pc, #44]	; (80076d0 <osMutexWait+0x98>)
 80076a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076a6:	601a      	str	r2, [r3, #0]
 80076a8:	f3bf 8f4f 	dsb	sy
 80076ac:	f3bf 8f6f 	isb	sy
 80076b0:	e008      	b.n	80076c4 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 80076b2:	68f9      	ldr	r1, [r7, #12]
 80076b4:	6878      	ldr	r0, [r7, #4]
 80076b6:	f001 f987 	bl	80089c8 <xQueueSemaphoreTake>
 80076ba:	4603      	mov	r3, r0
 80076bc:	2b01      	cmp	r3, #1
 80076be:	d001      	beq.n	80076c4 <osMutexWait+0x8c>
    return osErrorOS;
 80076c0:	23ff      	movs	r3, #255	; 0xff
 80076c2:	e000      	b.n	80076c6 <osMutexWait+0x8e>
  }
  
  return osOK;
 80076c4:	2300      	movs	r3, #0
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	3710      	adds	r7, #16
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}
 80076ce:	bf00      	nop
 80076d0:	e000ed04 	.word	0xe000ed04

080076d4 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b084      	sub	sp, #16
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80076dc:	2300      	movs	r3, #0
 80076de:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80076e0:	2300      	movs	r3, #0
 80076e2:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 80076e4:	f7ff ff06 	bl	80074f4 <inHandlerMode>
 80076e8:	4603      	mov	r3, r0
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d016      	beq.n	800771c <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80076ee:	f107 0308 	add.w	r3, r7, #8
 80076f2:	4619      	mov	r1, r3
 80076f4:	6878      	ldr	r0, [r7, #4]
 80076f6:	f000 fffa 	bl	80086ee <xQueueGiveFromISR>
 80076fa:	4603      	mov	r3, r0
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	d001      	beq.n	8007704 <osMutexRelease+0x30>
      return osErrorOS;
 8007700:	23ff      	movs	r3, #255	; 0xff
 8007702:	e017      	b.n	8007734 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d013      	beq.n	8007732 <osMutexRelease+0x5e>
 800770a:	4b0c      	ldr	r3, [pc, #48]	; (800773c <osMutexRelease+0x68>)
 800770c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007710:	601a      	str	r2, [r3, #0]
 8007712:	f3bf 8f4f 	dsb	sy
 8007716:	f3bf 8f6f 	isb	sy
 800771a:	e00a      	b.n	8007732 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800771c:	2300      	movs	r3, #0
 800771e:	2200      	movs	r2, #0
 8007720:	2100      	movs	r1, #0
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	f000 fe4a 	bl	80083bc <xQueueGenericSend>
 8007728:	4603      	mov	r3, r0
 800772a:	2b01      	cmp	r3, #1
 800772c:	d001      	beq.n	8007732 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800772e:	23ff      	movs	r3, #255	; 0xff
 8007730:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8007732:	68fb      	ldr	r3, [r7, #12]
}
 8007734:	4618      	mov	r0, r3
 8007736:	3710      	adds	r7, #16
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}
 800773c:	e000ed04 	.word	0xe000ed04

08007740 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8007740:	b580      	push	{r7, lr}
 8007742:	b086      	sub	sp, #24
 8007744:	af02      	add	r7, sp, #8
 8007746:	6078      	str	r0, [r7, #4]
 8007748:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d00f      	beq.n	8007772 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	2b01      	cmp	r3, #1
 8007756:	d10a      	bne.n	800776e <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	685b      	ldr	r3, [r3, #4]
 800775c:	2203      	movs	r2, #3
 800775e:	9200      	str	r2, [sp, #0]
 8007760:	2200      	movs	r2, #0
 8007762:	2100      	movs	r1, #0
 8007764:	2001      	movs	r0, #1
 8007766:	f000 fd0b 	bl	8008180 <xQueueGenericCreateStatic>
 800776a:	4603      	mov	r3, r0
 800776c:	e016      	b.n	800779c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800776e:	2300      	movs	r3, #0
 8007770:	e014      	b.n	800779c <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	2b01      	cmp	r3, #1
 8007776:	d110      	bne.n	800779a <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8007778:	2203      	movs	r2, #3
 800777a:	2100      	movs	r1, #0
 800777c:	2001      	movs	r0, #1
 800777e:	f000 fd77 	bl	8008270 <xQueueGenericCreate>
 8007782:	60f8      	str	r0, [r7, #12]
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d005      	beq.n	8007796 <osSemaphoreCreate+0x56>
 800778a:	2300      	movs	r3, #0
 800778c:	2200      	movs	r2, #0
 800778e:	2100      	movs	r1, #0
 8007790:	68f8      	ldr	r0, [r7, #12]
 8007792:	f000 fe13 	bl	80083bc <xQueueGenericSend>
      return sema;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	e000      	b.n	800779c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800779a:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800779c:	4618      	mov	r0, r3
 800779e:	3710      	adds	r7, #16
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}

080077a4 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b084      	sub	sp, #16
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
 80077ac:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80077ae:	2300      	movs	r3, #0
 80077b0:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d101      	bne.n	80077bc <osSemaphoreWait+0x18>
    return osErrorParameter;
 80077b8:	2380      	movs	r3, #128	; 0x80
 80077ba:	e03a      	b.n	8007832 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 80077bc:	2300      	movs	r3, #0
 80077be:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077c6:	d103      	bne.n	80077d0 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 80077c8:	f04f 33ff 	mov.w	r3, #4294967295
 80077cc:	60fb      	str	r3, [r7, #12]
 80077ce:	e009      	b.n	80077e4 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d006      	beq.n	80077e4 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d101      	bne.n	80077e4 <osSemaphoreWait+0x40>
      ticks = 1;
 80077e0:	2301      	movs	r3, #1
 80077e2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80077e4:	f7ff fe86 	bl	80074f4 <inHandlerMode>
 80077e8:	4603      	mov	r3, r0
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d017      	beq.n	800781e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80077ee:	f107 0308 	add.w	r3, r7, #8
 80077f2:	461a      	mov	r2, r3
 80077f4:	2100      	movs	r1, #0
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f001 f9f2 	bl	8008be0 <xQueueReceiveFromISR>
 80077fc:	4603      	mov	r3, r0
 80077fe:	2b01      	cmp	r3, #1
 8007800:	d001      	beq.n	8007806 <osSemaphoreWait+0x62>
      return osErrorOS;
 8007802:	23ff      	movs	r3, #255	; 0xff
 8007804:	e015      	b.n	8007832 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d011      	beq.n	8007830 <osSemaphoreWait+0x8c>
 800780c:	4b0b      	ldr	r3, [pc, #44]	; (800783c <osSemaphoreWait+0x98>)
 800780e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007812:	601a      	str	r2, [r3, #0]
 8007814:	f3bf 8f4f 	dsb	sy
 8007818:	f3bf 8f6f 	isb	sy
 800781c:	e008      	b.n	8007830 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800781e:	68f9      	ldr	r1, [r7, #12]
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	f001 f8d1 	bl	80089c8 <xQueueSemaphoreTake>
 8007826:	4603      	mov	r3, r0
 8007828:	2b01      	cmp	r3, #1
 800782a:	d001      	beq.n	8007830 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800782c:	23ff      	movs	r3, #255	; 0xff
 800782e:	e000      	b.n	8007832 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8007830:	2300      	movs	r3, #0
}
 8007832:	4618      	mov	r0, r3
 8007834:	3710      	adds	r7, #16
 8007836:	46bd      	mov	sp, r7
 8007838:	bd80      	pop	{r7, pc}
 800783a:	bf00      	nop
 800783c:	e000ed04 	.word	0xe000ed04

08007840 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b084      	sub	sp, #16
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8007848:	2300      	movs	r3, #0
 800784a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800784c:	2300      	movs	r3, #0
 800784e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8007850:	f7ff fe50 	bl	80074f4 <inHandlerMode>
 8007854:	4603      	mov	r3, r0
 8007856:	2b00      	cmp	r3, #0
 8007858:	d016      	beq.n	8007888 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800785a:	f107 0308 	add.w	r3, r7, #8
 800785e:	4619      	mov	r1, r3
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f000 ff44 	bl	80086ee <xQueueGiveFromISR>
 8007866:	4603      	mov	r3, r0
 8007868:	2b01      	cmp	r3, #1
 800786a:	d001      	beq.n	8007870 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800786c:	23ff      	movs	r3, #255	; 0xff
 800786e:	e017      	b.n	80078a0 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d013      	beq.n	800789e <osSemaphoreRelease+0x5e>
 8007876:	4b0c      	ldr	r3, [pc, #48]	; (80078a8 <osSemaphoreRelease+0x68>)
 8007878:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800787c:	601a      	str	r2, [r3, #0]
 800787e:	f3bf 8f4f 	dsb	sy
 8007882:	f3bf 8f6f 	isb	sy
 8007886:	e00a      	b.n	800789e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8007888:	2300      	movs	r3, #0
 800788a:	2200      	movs	r2, #0
 800788c:	2100      	movs	r1, #0
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f000 fd94 	bl	80083bc <xQueueGenericSend>
 8007894:	4603      	mov	r3, r0
 8007896:	2b01      	cmp	r3, #1
 8007898:	d001      	beq.n	800789e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800789a:	23ff      	movs	r3, #255	; 0xff
 800789c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800789e:	68fb      	ldr	r3, [r7, #12]
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	3710      	adds	r7, #16
 80078a4:	46bd      	mov	sp, r7
 80078a6:	bd80      	pop	{r7, pc}
 80078a8:	e000ed04 	.word	0xe000ed04

080078ac <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b082      	sub	sp, #8
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 80078b4:	f7ff fe1e 	bl	80074f4 <inHandlerMode>
 80078b8:	4603      	mov	r3, r0
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d001      	beq.n	80078c2 <osSemaphoreDelete+0x16>
    return osErrorISR;
 80078be:	2382      	movs	r3, #130	; 0x82
 80078c0:	e003      	b.n	80078ca <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	f001 fa48 	bl	8008d58 <vQueueDelete>

  return osOK; 
 80078c8:	2300      	movs	r3, #0
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3708      	adds	r7, #8
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}

080078d2 <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 80078d2:	b580      	push	{r7, lr}
 80078d4:	b086      	sub	sp, #24
 80078d6:	af00      	add	r7, sp, #0
 80078d8:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	685b      	ldr	r3, [r3, #4]
 80078de:	3303      	adds	r3, #3
 80078e0:	f023 0303 	bic.w	r3, r3, #3
 80078e4:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 80078e6:	2014      	movs	r0, #20
 80078e8:	f002 fe2e 	bl	800a548 <pvPortMalloc>
 80078ec:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d046      	beq.n	8007982 <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681a      	ldr	r2, [r3, #0]
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 80078fc:	68fa      	ldr	r2, [r7, #12]
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	2200      	movs	r2, #0
 8007906:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4618      	mov	r0, r3
 800790e:	f002 fe1b 	bl	800a548 <pvPortMalloc>
 8007912:	4602      	mov	r2, r0
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	685b      	ldr	r3, [r3, #4]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d02b      	beq.n	8007978 <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	68fa      	ldr	r2, [r7, #12]
 8007926:	fb02 f303 	mul.w	r3, r2, r3
 800792a:	4618      	mov	r0, r3
 800792c:	f002 fe0c 	bl	800a548 <pvPortMalloc>
 8007930:	4602      	mov	r2, r0
 8007932:	697b      	ldr	r3, [r7, #20]
 8007934:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 8007936:	697b      	ldr	r3, [r7, #20]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d011      	beq.n	8007962 <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 800793e:	2300      	movs	r3, #0
 8007940:	613b      	str	r3, [r7, #16]
 8007942:	e008      	b.n	8007956 <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	685a      	ldr	r2, [r3, #4]
 8007948:	693b      	ldr	r3, [r7, #16]
 800794a:	4413      	add	r3, r2
 800794c:	2200      	movs	r2, #0
 800794e:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 8007950:	693b      	ldr	r3, [r7, #16]
 8007952:	3301      	adds	r3, #1
 8007954:	613b      	str	r3, [r7, #16]
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	693a      	ldr	r2, [r7, #16]
 800795c:	429a      	cmp	r2, r3
 800795e:	d3f1      	bcc.n	8007944 <osPoolCreate+0x72>
 8007960:	e00f      	b.n	8007982 <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	685b      	ldr	r3, [r3, #4]
 8007966:	4618      	mov	r0, r3
 8007968:	f002 feba 	bl	800a6e0 <vPortFree>
        vPortFree(thePool);
 800796c:	6978      	ldr	r0, [r7, #20]
 800796e:	f002 feb7 	bl	800a6e0 <vPortFree>
        thePool = NULL;
 8007972:	2300      	movs	r3, #0
 8007974:	617b      	str	r3, [r7, #20]
 8007976:	e004      	b.n	8007982 <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 8007978:	6978      	ldr	r0, [r7, #20]
 800797a:	f002 feb1 	bl	800a6e0 <vPortFree>
      thePool = NULL;
 800797e:	2300      	movs	r3, #0
 8007980:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 8007982:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 8007984:	4618      	mov	r0, r3
 8007986:	3718      	adds	r7, #24
 8007988:	46bd      	mov	sp, r7
 800798a:	bd80      	pop	{r7, pc}

0800798c <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b08a      	sub	sp, #40	; 0x28
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 8007994:	2300      	movs	r3, #0
 8007996:	627b      	str	r3, [r7, #36]	; 0x24
  void *p = NULL;
 8007998:	2300      	movs	r3, #0
 800799a:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 800799c:	f7ff fdaa 	bl	80074f4 <inHandlerMode>
 80079a0:	4603      	mov	r3, r0
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d00e      	beq.n	80079c4 <osPoolAlloc+0x38>
	__asm volatile
 80079a6:	f3ef 8211 	mrs	r2, BASEPRI
 80079aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079ae:	f383 8811 	msr	BASEPRI, r3
 80079b2:	f3bf 8f6f 	isb	sy
 80079b6:	f3bf 8f4f 	dsb	sy
 80079ba:	617a      	str	r2, [r7, #20]
 80079bc:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80079be:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 80079c0:	627b      	str	r3, [r7, #36]	; 0x24
 80079c2:	e001      	b.n	80079c8 <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 80079c4:	f002 fc9e 	bl	800a304 <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 80079c8:	2300      	movs	r3, #0
 80079ca:	61fb      	str	r3, [r7, #28]
 80079cc:	e029      	b.n	8007a22 <osPoolAlloc+0x96>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	691a      	ldr	r2, [r3, #16]
 80079d2:	69fb      	ldr	r3, [r7, #28]
 80079d4:	4413      	add	r3, r2
 80079d6:	687a      	ldr	r2, [r7, #4]
 80079d8:	6892      	ldr	r2, [r2, #8]
 80079da:	fbb3 f1f2 	udiv	r1, r3, r2
 80079de:	fb02 f201 	mul.w	r2, r2, r1
 80079e2:	1a9b      	subs	r3, r3, r2
 80079e4:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	685a      	ldr	r2, [r3, #4]
 80079ea:	69bb      	ldr	r3, [r7, #24]
 80079ec:	4413      	add	r3, r2
 80079ee:	781b      	ldrb	r3, [r3, #0]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d113      	bne.n	8007a1c <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	685a      	ldr	r2, [r3, #4]
 80079f8:	69bb      	ldr	r3, [r7, #24]
 80079fa:	4413      	add	r3, r2
 80079fc:	2201      	movs	r2, #1
 80079fe:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4619      	mov	r1, r3
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	68db      	ldr	r3, [r3, #12]
 8007a0a:	69ba      	ldr	r2, [r7, #24]
 8007a0c:	fb02 f303 	mul.w	r3, r2, r3
 8007a10:	440b      	add	r3, r1
 8007a12:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	69ba      	ldr	r2, [r7, #24]
 8007a18:	611a      	str	r2, [r3, #16]
      break;
 8007a1a:	e007      	b.n	8007a2c <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 8007a1c:	69fb      	ldr	r3, [r7, #28]
 8007a1e:	3301      	adds	r3, #1
 8007a20:	61fb      	str	r3, [r7, #28]
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	689b      	ldr	r3, [r3, #8]
 8007a26:	69fa      	ldr	r2, [r7, #28]
 8007a28:	429a      	cmp	r2, r3
 8007a2a:	d3d0      	bcc.n	80079ce <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 8007a2c:	f7ff fd62 	bl	80074f4 <inHandlerMode>
 8007a30:	4603      	mov	r3, r0
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d005      	beq.n	8007a42 <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 8007a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a38:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	f383 8811 	msr	BASEPRI, r3
}
 8007a40:	e001      	b.n	8007a46 <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 8007a42:	f002 fc8f 	bl	800a364 <vPortExitCritical>
  }
  
  return p;
 8007a46:	6a3b      	ldr	r3, [r7, #32]
}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	3728      	adds	r7, #40	; 0x28
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	bd80      	pop	{r7, pc}

08007a50 <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b085      	sub	sp, #20
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
 8007a58:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d101      	bne.n	8007a64 <osPoolFree+0x14>
    return osErrorParameter;
 8007a60:	2380      	movs	r3, #128	; 0x80
 8007a62:	e030      	b.n	8007ac6 <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d101      	bne.n	8007a6e <osPoolFree+0x1e>
    return osErrorParameter;
 8007a6a:	2380      	movs	r3, #128	; 0x80
 8007a6c:	e02b      	b.n	8007ac6 <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	683a      	ldr	r2, [r7, #0]
 8007a74:	429a      	cmp	r2, r3
 8007a76:	d201      	bcs.n	8007a7c <osPoolFree+0x2c>
    return osErrorParameter;
 8007a78:	2380      	movs	r3, #128	; 0x80
 8007a7a:	e024      	b.n	8007ac6 <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	687a      	ldr	r2, [r7, #4]
 8007a80:	6812      	ldr	r2, [r2, #0]
 8007a82:	1a9b      	subs	r3, r3, r2
 8007a84:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	68da      	ldr	r2, [r3, #12]
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	fbb3 f1f2 	udiv	r1, r3, r2
 8007a90:	fb02 f201 	mul.w	r2, r2, r1
 8007a94:	1a9b      	subs	r3, r3, r2
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d001      	beq.n	8007a9e <osPoolFree+0x4e>
    return osErrorParameter;
 8007a9a:	2380      	movs	r3, #128	; 0x80
 8007a9c:	e013      	b.n	8007ac6 <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	68db      	ldr	r3, [r3, #12]
 8007aa2:	68fa      	ldr	r2, [r7, #12]
 8007aa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007aa8:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	689b      	ldr	r3, [r3, #8]
 8007aae:	68fa      	ldr	r2, [r7, #12]
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	d301      	bcc.n	8007ab8 <osPoolFree+0x68>
    return osErrorParameter;
 8007ab4:	2380      	movs	r3, #128	; 0x80
 8007ab6:	e006      	b.n	8007ac6 <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	685a      	ldr	r2, [r3, #4]
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	4413      	add	r3, r2
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 8007ac4:	2300      	movs	r3, #0
}
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	3714      	adds	r7, #20
 8007aca:	46bd      	mov	sp, r7
 8007acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad0:	4770      	bx	lr

08007ad2 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8007ad2:	b590      	push	{r4, r7, lr}
 8007ad4:	b085      	sub	sp, #20
 8007ad6:	af02      	add	r7, sp, #8
 8007ad8:	6078      	str	r0, [r7, #4]
 8007ada:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	689b      	ldr	r3, [r3, #8]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d011      	beq.n	8007b08 <osMessageCreate+0x36>
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	68db      	ldr	r3, [r3, #12]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d00d      	beq.n	8007b08 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6818      	ldr	r0, [r3, #0]
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6859      	ldr	r1, [r3, #4]
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	689a      	ldr	r2, [r3, #8]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	68db      	ldr	r3, [r3, #12]
 8007afc:	2400      	movs	r4, #0
 8007afe:	9400      	str	r4, [sp, #0]
 8007b00:	f000 fb3e 	bl	8008180 <xQueueGenericCreateStatic>
 8007b04:	4603      	mov	r3, r0
 8007b06:	e008      	b.n	8007b1a <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6818      	ldr	r0, [r3, #0]
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	685b      	ldr	r3, [r3, #4]
 8007b10:	2200      	movs	r2, #0
 8007b12:	4619      	mov	r1, r3
 8007b14:	f000 fbac 	bl	8008270 <xQueueGenericCreate>
 8007b18:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	370c      	adds	r7, #12
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	bd90      	pop	{r4, r7, pc}
	...

08007b24 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b086      	sub	sp, #24
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	60f8      	str	r0, [r7, #12]
 8007b2c:	60b9      	str	r1, [r7, #8]
 8007b2e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8007b30:	2300      	movs	r3, #0
 8007b32:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d101      	bne.n	8007b42 <osMessagePut+0x1e>
    ticks = 1;
 8007b3e:	2301      	movs	r3, #1
 8007b40:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8007b42:	f7ff fcd7 	bl	80074f4 <inHandlerMode>
 8007b46:	4603      	mov	r3, r0
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d018      	beq.n	8007b7e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8007b4c:	f107 0210 	add.w	r2, r7, #16
 8007b50:	f107 0108 	add.w	r1, r7, #8
 8007b54:	2300      	movs	r3, #0
 8007b56:	68f8      	ldr	r0, [r7, #12]
 8007b58:	f000 fd2e 	bl	80085b8 <xQueueGenericSendFromISR>
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	2b01      	cmp	r3, #1
 8007b60:	d001      	beq.n	8007b66 <osMessagePut+0x42>
      return osErrorOS;
 8007b62:	23ff      	movs	r3, #255	; 0xff
 8007b64:	e018      	b.n	8007b98 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d014      	beq.n	8007b96 <osMessagePut+0x72>
 8007b6c:	4b0c      	ldr	r3, [pc, #48]	; (8007ba0 <osMessagePut+0x7c>)
 8007b6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b72:	601a      	str	r2, [r3, #0]
 8007b74:	f3bf 8f4f 	dsb	sy
 8007b78:	f3bf 8f6f 	isb	sy
 8007b7c:	e00b      	b.n	8007b96 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8007b7e:	f107 0108 	add.w	r1, r7, #8
 8007b82:	2300      	movs	r3, #0
 8007b84:	697a      	ldr	r2, [r7, #20]
 8007b86:	68f8      	ldr	r0, [r7, #12]
 8007b88:	f000 fc18 	bl	80083bc <xQueueGenericSend>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	2b01      	cmp	r3, #1
 8007b90:	d001      	beq.n	8007b96 <osMessagePut+0x72>
      return osErrorOS;
 8007b92:	23ff      	movs	r3, #255	; 0xff
 8007b94:	e000      	b.n	8007b98 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8007b96:	2300      	movs	r3, #0
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	3718      	adds	r7, #24
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bd80      	pop	{r7, pc}
 8007ba0:	e000ed04 	.word	0xe000ed04

08007ba4 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8007ba4:	b590      	push	{r4, r7, lr}
 8007ba6:	b08b      	sub	sp, #44	; 0x2c
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	60f8      	str	r0, [r7, #12]
 8007bac:	60b9      	str	r1, [r7, #8]
 8007bae:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d10a      	bne.n	8007bd4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8007bbe:	2380      	movs	r3, #128	; 0x80
 8007bc0:	617b      	str	r3, [r7, #20]
    return event;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	461c      	mov	r4, r3
 8007bc6:	f107 0314 	add.w	r3, r7, #20
 8007bca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007bce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007bd2:	e054      	b.n	8007c7e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007be2:	d103      	bne.n	8007bec <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8007be4:	f04f 33ff 	mov.w	r3, #4294967295
 8007be8:	627b      	str	r3, [r7, #36]	; 0x24
 8007bea:	e009      	b.n	8007c00 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d006      	beq.n	8007c00 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8007bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d101      	bne.n	8007c00 <osMessageGet+0x5c>
      ticks = 1;
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8007c00:	f7ff fc78 	bl	80074f4 <inHandlerMode>
 8007c04:	4603      	mov	r3, r0
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d01c      	beq.n	8007c44 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8007c0a:	f107 0220 	add.w	r2, r7, #32
 8007c0e:	f107 0314 	add.w	r3, r7, #20
 8007c12:	3304      	adds	r3, #4
 8007c14:	4619      	mov	r1, r3
 8007c16:	68b8      	ldr	r0, [r7, #8]
 8007c18:	f000 ffe2 	bl	8008be0 <xQueueReceiveFromISR>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	2b01      	cmp	r3, #1
 8007c20:	d102      	bne.n	8007c28 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8007c22:	2310      	movs	r3, #16
 8007c24:	617b      	str	r3, [r7, #20]
 8007c26:	e001      	b.n	8007c2c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8007c28:	2300      	movs	r3, #0
 8007c2a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007c2c:	6a3b      	ldr	r3, [r7, #32]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d01d      	beq.n	8007c6e <osMessageGet+0xca>
 8007c32:	4b15      	ldr	r3, [pc, #84]	; (8007c88 <osMessageGet+0xe4>)
 8007c34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c38:	601a      	str	r2, [r3, #0]
 8007c3a:	f3bf 8f4f 	dsb	sy
 8007c3e:	f3bf 8f6f 	isb	sy
 8007c42:	e014      	b.n	8007c6e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8007c44:	f107 0314 	add.w	r3, r7, #20
 8007c48:	3304      	adds	r3, #4
 8007c4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c4c:	4619      	mov	r1, r3
 8007c4e:	68b8      	ldr	r0, [r7, #8]
 8007c50:	f000 fdda 	bl	8008808 <xQueueReceive>
 8007c54:	4603      	mov	r3, r0
 8007c56:	2b01      	cmp	r3, #1
 8007c58:	d102      	bne.n	8007c60 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8007c5a:	2310      	movs	r3, #16
 8007c5c:	617b      	str	r3, [r7, #20]
 8007c5e:	e006      	b.n	8007c6e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8007c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d101      	bne.n	8007c6a <osMessageGet+0xc6>
 8007c66:	2300      	movs	r3, #0
 8007c68:	e000      	b.n	8007c6c <osMessageGet+0xc8>
 8007c6a:	2340      	movs	r3, #64	; 0x40
 8007c6c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	461c      	mov	r4, r3
 8007c72:	f107 0314 	add.w	r3, r7, #20
 8007c76:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007c7a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8007c7e:	68f8      	ldr	r0, [r7, #12]
 8007c80:	372c      	adds	r7, #44	; 0x2c
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd90      	pop	{r4, r7, pc}
 8007c86:	bf00      	nop
 8007c88:	e000ed04 	.word	0xe000ed04

08007c8c <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 8007c8c:	b590      	push	{r4, r7, lr}
 8007c8e:	b087      	sub	sp, #28
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
 8007c94:	6039      	str	r1, [r7, #0]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	60fb      	str	r3, [r7, #12]
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	685b      	ldr	r3, [r3, #4]
 8007ca0:	613b      	str	r3, [r7, #16]
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	617b      	str	r3, [r7, #20]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	689c      	ldr	r4, [r3, #8]
 8007caa:	200c      	movs	r0, #12
 8007cac:	f002 fc4c 	bl	800a548 <pvPortMalloc>
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	6023      	str	r3, [r4, #0]

  if (*(queue_def->cb) == NULL) {
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	689b      	ldr	r3, [r3, #8]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d101      	bne.n	8007cc2 <osMailCreate+0x36>
    return NULL;
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	e038      	b.n	8007d34 <osMailCreate+0xa8>
  }
  (*(queue_def->cb))->queue_def = queue_def;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	689b      	ldr	r3, [r3, #8]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	687a      	ldr	r2, [r7, #4]
 8007cca:	601a      	str	r2, [r3, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6818      	ldr	r0, [r3, #0]
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	689b      	ldr	r3, [r3, #8]
 8007cd4:	681c      	ldr	r4, [r3, #0]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	2104      	movs	r1, #4
 8007cda:	f000 fac9 	bl	8008270 <xQueueGenericCreate>
 8007cde:	4603      	mov	r3, r0
 8007ce0:	6063      	str	r3, [r4, #4]


  if ((*(queue_def->cb))->handle == NULL) {
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	689b      	ldr	r3, [r3, #8]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d107      	bne.n	8007cfe <osMailCreate+0x72>
    vPortFree(*(queue_def->cb));
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	689b      	ldr	r3, [r3, #8]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	f002 fcf3 	bl	800a6e0 <vPortFree>
    return NULL;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	e01a      	b.n	8007d34 <osMailCreate+0xa8>
  }
  
  /* Create a mail pool */
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	681c      	ldr	r4, [r3, #0]
 8007d04:	f107 030c 	add.w	r3, r7, #12
 8007d08:	4618      	mov	r0, r3
 8007d0a:	f7ff fde2 	bl	80078d2 <osPoolCreate>
 8007d0e:	4603      	mov	r3, r0
 8007d10:	60a3      	str	r3, [r4, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	689b      	ldr	r3, [r3, #8]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d107      	bne.n	8007d2e <osMailCreate+0xa2>
    //TODO: Delete queue. How to do it in FreeRTOS?
    vPortFree(*(queue_def->cb));
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	689b      	ldr	r3, [r3, #8]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	4618      	mov	r0, r3
 8007d26:	f002 fcdb 	bl	800a6e0 <vPortFree>
    return NULL;
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	e002      	b.n	8007d34 <osMailCreate+0xa8>
  }
  
  return *(queue_def->cb);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	689b      	ldr	r3, [r3, #8]
 8007d32:	681b      	ldr	r3, [r3, #0]
#else
  return NULL;
#endif
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	371c      	adds	r7, #28
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd90      	pop	{r4, r7, pc}

08007d3c <osMailAlloc>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval pointer to memory block that can be filled with mail or NULL in case error.
* @note   MUST REMAIN UNCHANGED: \b osMailAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osMailAlloc (osMailQId queue_id, uint32_t millisec)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b084      	sub	sp, #16
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
 8007d44:	6039      	str	r1, [r7, #0]
  (void) millisec;
  void *p;
  
  
  if (queue_id == NULL) {
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d101      	bne.n	8007d50 <osMailAlloc+0x14>
    return NULL;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	e006      	b.n	8007d5e <osMailAlloc+0x22>
  }
  
  p = osPoolAlloc(queue_id->pool);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	689b      	ldr	r3, [r3, #8]
 8007d54:	4618      	mov	r0, r3
 8007d56:	f7ff fe19 	bl	800798c <osPoolAlloc>
 8007d5a:	60f8      	str	r0, [r7, #12]
  
  return p;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
}
 8007d5e:	4618      	mov	r0, r3
 8007d60:	3710      	adds	r7, #16
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bd80      	pop	{r7, pc}
	...

08007d68 <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b084      	sub	sp, #16
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
 8007d70:	6039      	str	r1, [r7, #0]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d101      	bne.n	8007d7c <osMailPut+0x14>
    return osErrorParameter;
 8007d78:	2380      	movs	r3, #128	; 0x80
 8007d7a:	e02c      	b.n	8007dd6 <osMailPut+0x6e>
  }
  
  taskWoken = pdFALSE;
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	60fb      	str	r3, [r7, #12]
  
  if (inHandlerMode()) {
 8007d80:	f7ff fbb8 	bl	80074f4 <inHandlerMode>
 8007d84:	4603      	mov	r3, r0
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d018      	beq.n	8007dbc <osMailPut+0x54>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6858      	ldr	r0, [r3, #4]
 8007d8e:	f107 020c 	add.w	r2, r7, #12
 8007d92:	4639      	mov	r1, r7
 8007d94:	2300      	movs	r3, #0
 8007d96:	f000 fc0f 	bl	80085b8 <xQueueGenericSendFromISR>
 8007d9a:	4603      	mov	r3, r0
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d001      	beq.n	8007da4 <osMailPut+0x3c>
      return osErrorOS;
 8007da0:	23ff      	movs	r3, #255	; 0xff
 8007da2:	e018      	b.n	8007dd6 <osMailPut+0x6e>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d014      	beq.n	8007dd4 <osMailPut+0x6c>
 8007daa:	4b0d      	ldr	r3, [pc, #52]	; (8007de0 <osMailPut+0x78>)
 8007dac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007db0:	601a      	str	r2, [r3, #0]
 8007db2:	f3bf 8f4f 	dsb	sy
 8007db6:	f3bf 8f6f 	isb	sy
 8007dba:	e00b      	b.n	8007dd4 <osMailPut+0x6c>
  }
  else {
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6858      	ldr	r0, [r3, #4]
 8007dc0:	4639      	mov	r1, r7
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	f000 faf9 	bl	80083bc <xQueueGenericSend>
 8007dca:	4603      	mov	r3, r0
 8007dcc:	2b01      	cmp	r3, #1
 8007dce:	d001      	beq.n	8007dd4 <osMailPut+0x6c>
      return osErrorOS;
 8007dd0:	23ff      	movs	r3, #255	; 0xff
 8007dd2:	e000      	b.n	8007dd6 <osMailPut+0x6e>
    }
  }
  
  return osOK;
 8007dd4:	2300      	movs	r3, #0
}
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	3710      	adds	r7, #16
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	bd80      	pop	{r7, pc}
 8007dde:	bf00      	nop
 8007de0:	e000ed04 	.word	0xe000ed04

08007de4 <osMailGet>:
* @param millisec    timeout value or 0 in case of no time-out
* @retval event that contains mail information or error code.
* @note   MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMailGet (osMailQId queue_id, uint32_t millisec)
{
 8007de4:	b590      	push	{r4, r7, lr}
 8007de6:	b08b      	sub	sp, #44	; 0x2c
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	60f8      	str	r0, [r7, #12]
 8007dec:	60b9      	str	r1, [r7, #8]
 8007dee:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.mail_id = queue_id;
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	61fb      	str	r3, [r7, #28]
  
  if (queue_id == NULL) {
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d10a      	bne.n	8007e10 <osMailGet+0x2c>
    event.status = osErrorParameter;
 8007dfa:	2380      	movs	r3, #128	; 0x80
 8007dfc:	617b      	str	r3, [r7, #20]
    return event;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	461c      	mov	r4, r3
 8007e02:	f107 0314 	add.w	r3, r7, #20
 8007e06:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007e0a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007e0e:	e056      	b.n	8007ebe <osMailGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8007e10:	2300      	movs	r3, #0
 8007e12:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8007e14:	2300      	movs	r3, #0
 8007e16:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e1e:	d103      	bne.n	8007e28 <osMailGet+0x44>
    ticks = portMAX_DELAY;
 8007e20:	f04f 33ff 	mov.w	r3, #4294967295
 8007e24:	627b      	str	r3, [r7, #36]	; 0x24
 8007e26:	e009      	b.n	8007e3c <osMailGet+0x58>
  }
  else if (millisec != 0) {
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d006      	beq.n	8007e3c <osMailGet+0x58>
    ticks = millisec / portTICK_PERIOD_MS;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8007e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d101      	bne.n	8007e3c <osMailGet+0x58>
      ticks = 1;
 8007e38:	2301      	movs	r3, #1
 8007e3a:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8007e3c:	f7ff fb5a 	bl	80074f4 <inHandlerMode>
 8007e40:	4603      	mov	r3, r0
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d01d      	beq.n	8007e82 <osMailGet+0x9e>
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	6858      	ldr	r0, [r3, #4]
 8007e4a:	f107 0220 	add.w	r2, r7, #32
 8007e4e:	f107 0314 	add.w	r3, r7, #20
 8007e52:	3304      	adds	r3, #4
 8007e54:	4619      	mov	r1, r3
 8007e56:	f000 fec3 	bl	8008be0 <xQueueReceiveFromISR>
 8007e5a:	4603      	mov	r3, r0
 8007e5c:	2b01      	cmp	r3, #1
 8007e5e:	d102      	bne.n	8007e66 <osMailGet+0x82>
      /* We have mail */
      event.status = osEventMail;
 8007e60:	2320      	movs	r3, #32
 8007e62:	617b      	str	r3, [r7, #20]
 8007e64:	e001      	b.n	8007e6a <osMailGet+0x86>
    }
    else {
      event.status = osOK;
 8007e66:	2300      	movs	r3, #0
 8007e68:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007e6a:	6a3b      	ldr	r3, [r7, #32]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d01e      	beq.n	8007eae <osMailGet+0xca>
 8007e70:	4b15      	ldr	r3, [pc, #84]	; (8007ec8 <osMailGet+0xe4>)
 8007e72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e76:	601a      	str	r2, [r3, #0]
 8007e78:	f3bf 8f4f 	dsb	sy
 8007e7c:	f3bf 8f6f 	isb	sy
 8007e80:	e015      	b.n	8007eae <osMailGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	6858      	ldr	r0, [r3, #4]
 8007e86:	f107 0314 	add.w	r3, r7, #20
 8007e8a:	3304      	adds	r3, #4
 8007e8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e8e:	4619      	mov	r1, r3
 8007e90:	f000 fcba 	bl	8008808 <xQueueReceive>
 8007e94:	4603      	mov	r3, r0
 8007e96:	2b01      	cmp	r3, #1
 8007e98:	d102      	bne.n	8007ea0 <osMailGet+0xbc>
      /* We have mail */
      event.status = osEventMail;
 8007e9a:	2320      	movs	r3, #32
 8007e9c:	617b      	str	r3, [r7, #20]
 8007e9e:	e006      	b.n	8007eae <osMailGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8007ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d101      	bne.n	8007eaa <osMailGet+0xc6>
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	e000      	b.n	8007eac <osMailGet+0xc8>
 8007eaa:	2340      	movs	r3, #64	; 0x40
 8007eac:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	461c      	mov	r4, r3
 8007eb2:	f107 0314 	add.w	r3, r7, #20
 8007eb6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007eba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8007ebe:	68f8      	ldr	r0, [r7, #12]
 8007ec0:	372c      	adds	r7, #44	; 0x2c
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd90      	pop	{r4, r7, pc}
 8007ec6:	bf00      	nop
 8007ec8:	e000ed04 	.word	0xe000ed04

08007ecc <osMailFree>:
* @param  mail     pointer to the memory block that was obtained with \ref osMailGet.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailFree (osMailQId queue_id, void *mail)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b082      	sub	sp, #8
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
 8007ed4:	6039      	str	r1, [r7, #0]
  if (queue_id == NULL) {
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d101      	bne.n	8007ee0 <osMailFree+0x14>
    return osErrorParameter;
 8007edc:	2380      	movs	r3, #128	; 0x80
 8007ede:	e006      	b.n	8007eee <osMailFree+0x22>
  }
  
  return osPoolFree(queue_id->pool, mail);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	689b      	ldr	r3, [r3, #8]
 8007ee4:	6839      	ldr	r1, [r7, #0]
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	f7ff fdb2 	bl	8007a50 <osPoolFree>
 8007eec:	4603      	mov	r3, r0
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	3708      	adds	r7, #8
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}

08007ef6 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8007ef6:	b580      	push	{r7, lr}
 8007ef8:	b082      	sub	sp, #8
 8007efa:	af00      	add	r7, sp, #0
 8007efc:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8007efe:	f7ff faf9 	bl	80074f4 <inHandlerMode>
 8007f02:	4603      	mov	r3, r0
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d004      	beq.n	8007f12 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 8007f08:	6878      	ldr	r0, [r7, #4]
 8007f0a:	f000 ff07 	bl	8008d1c <uxQueueMessagesWaitingFromISR>
 8007f0e:	4603      	mov	r3, r0
 8007f10:	e003      	b.n	8007f1a <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f000 fee4 	bl	8008ce0 <uxQueueMessagesWaiting>
 8007f18:	4603      	mov	r3, r0
  }
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	3708      	adds	r7, #8
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bd80      	pop	{r7, pc}

08007f22 <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 8007f22:	b580      	push	{r7, lr}
 8007f24:	b082      	sub	sp, #8
 8007f26:	af00      	add	r7, sp, #0
 8007f28:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8007f2a:	f7ff fae3 	bl	80074f4 <inHandlerMode>
 8007f2e:	4603      	mov	r3, r0
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d001      	beq.n	8007f38 <osMessageDelete+0x16>
    return osErrorISR;
 8007f34:	2382      	movs	r3, #130	; 0x82
 8007f36:	e003      	b.n	8007f40 <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f000 ff0d 	bl	8008d58 <vQueueDelete>

  return osOK; 
 8007f3e:	2300      	movs	r3, #0
}
 8007f40:	4618      	mov	r0, r3
 8007f42:	3708      	adds	r7, #8
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bd80      	pop	{r7, pc}

08007f48 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007f48:	b480      	push	{r7}
 8007f4a:	b083      	sub	sp, #12
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	f103 0208 	add.w	r2, r3, #8
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f04f 32ff 	mov.w	r2, #4294967295
 8007f60:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f103 0208 	add.w	r2, r3, #8
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	f103 0208 	add.w	r2, r3, #8
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007f7c:	bf00      	nop
 8007f7e:	370c      	adds	r7, #12
 8007f80:	46bd      	mov	sp, r7
 8007f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f86:	4770      	bx	lr

08007f88 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b083      	sub	sp, #12
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2200      	movs	r2, #0
 8007f94:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007f96:	bf00      	nop
 8007f98:	370c      	adds	r7, #12
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa0:	4770      	bx	lr

08007fa2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007fa2:	b480      	push	{r7}
 8007fa4:	b085      	sub	sp, #20
 8007fa6:	af00      	add	r7, sp, #0
 8007fa8:	6078      	str	r0, [r7, #4]
 8007faa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	685b      	ldr	r3, [r3, #4]
 8007fb0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	68fa      	ldr	r2, [r7, #12]
 8007fb6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	689a      	ldr	r2, [r3, #8]
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	689b      	ldr	r3, [r3, #8]
 8007fc4:	683a      	ldr	r2, [r7, #0]
 8007fc6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	683a      	ldr	r2, [r7, #0]
 8007fcc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007fce:	683b      	ldr	r3, [r7, #0]
 8007fd0:	687a      	ldr	r2, [r7, #4]
 8007fd2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	1c5a      	adds	r2, r3, #1
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	601a      	str	r2, [r3, #0]
}
 8007fde:	bf00      	nop
 8007fe0:	3714      	adds	r7, #20
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr

08007fea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007fea:	b480      	push	{r7}
 8007fec:	b085      	sub	sp, #20
 8007fee:	af00      	add	r7, sp, #0
 8007ff0:	6078      	str	r0, [r7, #4]
 8007ff2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008000:	d103      	bne.n	800800a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	691b      	ldr	r3, [r3, #16]
 8008006:	60fb      	str	r3, [r7, #12]
 8008008:	e00c      	b.n	8008024 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	3308      	adds	r3, #8
 800800e:	60fb      	str	r3, [r7, #12]
 8008010:	e002      	b.n	8008018 <vListInsert+0x2e>
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	685b      	ldr	r3, [r3, #4]
 8008016:	60fb      	str	r3, [r7, #12]
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	685b      	ldr	r3, [r3, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	68ba      	ldr	r2, [r7, #8]
 8008020:	429a      	cmp	r2, r3
 8008022:	d2f6      	bcs.n	8008012 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	685a      	ldr	r2, [r3, #4]
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	685b      	ldr	r3, [r3, #4]
 8008030:	683a      	ldr	r2, [r7, #0]
 8008032:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	68fa      	ldr	r2, [r7, #12]
 8008038:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	683a      	ldr	r2, [r7, #0]
 800803e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	687a      	ldr	r2, [r7, #4]
 8008044:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	1c5a      	adds	r2, r3, #1
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	601a      	str	r2, [r3, #0]
}
 8008050:	bf00      	nop
 8008052:	3714      	adds	r7, #20
 8008054:	46bd      	mov	sp, r7
 8008056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805a:	4770      	bx	lr

0800805c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800805c:	b480      	push	{r7}
 800805e:	b085      	sub	sp, #20
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	691b      	ldr	r3, [r3, #16]
 8008068:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	685b      	ldr	r3, [r3, #4]
 800806e:	687a      	ldr	r2, [r7, #4]
 8008070:	6892      	ldr	r2, [r2, #8]
 8008072:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	689b      	ldr	r3, [r3, #8]
 8008078:	687a      	ldr	r2, [r7, #4]
 800807a:	6852      	ldr	r2, [r2, #4]
 800807c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	687a      	ldr	r2, [r7, #4]
 8008084:	429a      	cmp	r2, r3
 8008086:	d103      	bne.n	8008090 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	689a      	ldr	r2, [r3, #8]
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2200      	movs	r2, #0
 8008094:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	1e5a      	subs	r2, r3, #1
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681b      	ldr	r3, [r3, #0]
}
 80080a4:	4618      	mov	r0, r3
 80080a6:	3714      	adds	r7, #20
 80080a8:	46bd      	mov	sp, r7
 80080aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ae:	4770      	bx	lr

080080b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b084      	sub	sp, #16
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
 80080b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d10a      	bne.n	80080da <xQueueGenericReset+0x2a>
	__asm volatile
 80080c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080c8:	f383 8811 	msr	BASEPRI, r3
 80080cc:	f3bf 8f6f 	isb	sy
 80080d0:	f3bf 8f4f 	dsb	sy
 80080d4:	60bb      	str	r3, [r7, #8]
}
 80080d6:	bf00      	nop
 80080d8:	e7fe      	b.n	80080d8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80080da:	f002 f913 	bl	800a304 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681a      	ldr	r2, [r3, #0]
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080e6:	68f9      	ldr	r1, [r7, #12]
 80080e8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80080ea:	fb01 f303 	mul.w	r3, r1, r3
 80080ee:	441a      	add	r2, r3
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2200      	movs	r2, #0
 80080f8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	681a      	ldr	r2, [r3, #0]
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681a      	ldr	r2, [r3, #0]
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800810a:	3b01      	subs	r3, #1
 800810c:	68f9      	ldr	r1, [r7, #12]
 800810e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008110:	fb01 f303 	mul.w	r3, r1, r3
 8008114:	441a      	add	r2, r3
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	22ff      	movs	r2, #255	; 0xff
 800811e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	22ff      	movs	r2, #255	; 0xff
 8008126:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d114      	bne.n	800815a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	691b      	ldr	r3, [r3, #16]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d01a      	beq.n	800816e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	3310      	adds	r3, #16
 800813c:	4618      	mov	r0, r3
 800813e:	f001 fbd3 	bl	80098e8 <xTaskRemoveFromEventList>
 8008142:	4603      	mov	r3, r0
 8008144:	2b00      	cmp	r3, #0
 8008146:	d012      	beq.n	800816e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008148:	4b0c      	ldr	r3, [pc, #48]	; (800817c <xQueueGenericReset+0xcc>)
 800814a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800814e:	601a      	str	r2, [r3, #0]
 8008150:	f3bf 8f4f 	dsb	sy
 8008154:	f3bf 8f6f 	isb	sy
 8008158:	e009      	b.n	800816e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	3310      	adds	r3, #16
 800815e:	4618      	mov	r0, r3
 8008160:	f7ff fef2 	bl	8007f48 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	3324      	adds	r3, #36	; 0x24
 8008168:	4618      	mov	r0, r3
 800816a:	f7ff feed 	bl	8007f48 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800816e:	f002 f8f9 	bl	800a364 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008172:	2301      	movs	r3, #1
}
 8008174:	4618      	mov	r0, r3
 8008176:	3710      	adds	r7, #16
 8008178:	46bd      	mov	sp, r7
 800817a:	bd80      	pop	{r7, pc}
 800817c:	e000ed04 	.word	0xe000ed04

08008180 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008180:	b580      	push	{r7, lr}
 8008182:	b08e      	sub	sp, #56	; 0x38
 8008184:	af02      	add	r7, sp, #8
 8008186:	60f8      	str	r0, [r7, #12]
 8008188:	60b9      	str	r1, [r7, #8]
 800818a:	607a      	str	r2, [r7, #4]
 800818c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d10a      	bne.n	80081aa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8008194:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008198:	f383 8811 	msr	BASEPRI, r3
 800819c:	f3bf 8f6f 	isb	sy
 80081a0:	f3bf 8f4f 	dsb	sy
 80081a4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80081a6:	bf00      	nop
 80081a8:	e7fe      	b.n	80081a8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d10a      	bne.n	80081c6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80081b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081b4:	f383 8811 	msr	BASEPRI, r3
 80081b8:	f3bf 8f6f 	isb	sy
 80081bc:	f3bf 8f4f 	dsb	sy
 80081c0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80081c2:	bf00      	nop
 80081c4:	e7fe      	b.n	80081c4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d002      	beq.n	80081d2 <xQueueGenericCreateStatic+0x52>
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d001      	beq.n	80081d6 <xQueueGenericCreateStatic+0x56>
 80081d2:	2301      	movs	r3, #1
 80081d4:	e000      	b.n	80081d8 <xQueueGenericCreateStatic+0x58>
 80081d6:	2300      	movs	r3, #0
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d10a      	bne.n	80081f2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80081dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081e0:	f383 8811 	msr	BASEPRI, r3
 80081e4:	f3bf 8f6f 	isb	sy
 80081e8:	f3bf 8f4f 	dsb	sy
 80081ec:	623b      	str	r3, [r7, #32]
}
 80081ee:	bf00      	nop
 80081f0:	e7fe      	b.n	80081f0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d102      	bne.n	80081fe <xQueueGenericCreateStatic+0x7e>
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d101      	bne.n	8008202 <xQueueGenericCreateStatic+0x82>
 80081fe:	2301      	movs	r3, #1
 8008200:	e000      	b.n	8008204 <xQueueGenericCreateStatic+0x84>
 8008202:	2300      	movs	r3, #0
 8008204:	2b00      	cmp	r3, #0
 8008206:	d10a      	bne.n	800821e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800820c:	f383 8811 	msr	BASEPRI, r3
 8008210:	f3bf 8f6f 	isb	sy
 8008214:	f3bf 8f4f 	dsb	sy
 8008218:	61fb      	str	r3, [r7, #28]
}
 800821a:	bf00      	nop
 800821c:	e7fe      	b.n	800821c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800821e:	2348      	movs	r3, #72	; 0x48
 8008220:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	2b48      	cmp	r3, #72	; 0x48
 8008226:	d00a      	beq.n	800823e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008228:	f04f 0350 	mov.w	r3, #80	; 0x50
 800822c:	f383 8811 	msr	BASEPRI, r3
 8008230:	f3bf 8f6f 	isb	sy
 8008234:	f3bf 8f4f 	dsb	sy
 8008238:	61bb      	str	r3, [r7, #24]
}
 800823a:	bf00      	nop
 800823c:	e7fe      	b.n	800823c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800823e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008244:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008246:	2b00      	cmp	r3, #0
 8008248:	d00d      	beq.n	8008266 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800824a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800824c:	2201      	movs	r2, #1
 800824e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008252:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008258:	9300      	str	r3, [sp, #0]
 800825a:	4613      	mov	r3, r2
 800825c:	687a      	ldr	r2, [r7, #4]
 800825e:	68b9      	ldr	r1, [r7, #8]
 8008260:	68f8      	ldr	r0, [r7, #12]
 8008262:	f000 f83f 	bl	80082e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008268:	4618      	mov	r0, r3
 800826a:	3730      	adds	r7, #48	; 0x30
 800826c:	46bd      	mov	sp, r7
 800826e:	bd80      	pop	{r7, pc}

08008270 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008270:	b580      	push	{r7, lr}
 8008272:	b08a      	sub	sp, #40	; 0x28
 8008274:	af02      	add	r7, sp, #8
 8008276:	60f8      	str	r0, [r7, #12]
 8008278:	60b9      	str	r1, [r7, #8]
 800827a:	4613      	mov	r3, r2
 800827c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d10a      	bne.n	800829a <xQueueGenericCreate+0x2a>
	__asm volatile
 8008284:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008288:	f383 8811 	msr	BASEPRI, r3
 800828c:	f3bf 8f6f 	isb	sy
 8008290:	f3bf 8f4f 	dsb	sy
 8008294:	613b      	str	r3, [r7, #16]
}
 8008296:	bf00      	nop
 8008298:	e7fe      	b.n	8008298 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	68ba      	ldr	r2, [r7, #8]
 800829e:	fb02 f303 	mul.w	r3, r2, r3
 80082a2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80082a4:	69fb      	ldr	r3, [r7, #28]
 80082a6:	3348      	adds	r3, #72	; 0x48
 80082a8:	4618      	mov	r0, r3
 80082aa:	f002 f94d 	bl	800a548 <pvPortMalloc>
 80082ae:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80082b0:	69bb      	ldr	r3, [r7, #24]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d011      	beq.n	80082da <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80082b6:	69bb      	ldr	r3, [r7, #24]
 80082b8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80082ba:	697b      	ldr	r3, [r7, #20]
 80082bc:	3348      	adds	r3, #72	; 0x48
 80082be:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80082c0:	69bb      	ldr	r3, [r7, #24]
 80082c2:	2200      	movs	r2, #0
 80082c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80082c8:	79fa      	ldrb	r2, [r7, #7]
 80082ca:	69bb      	ldr	r3, [r7, #24]
 80082cc:	9300      	str	r3, [sp, #0]
 80082ce:	4613      	mov	r3, r2
 80082d0:	697a      	ldr	r2, [r7, #20]
 80082d2:	68b9      	ldr	r1, [r7, #8]
 80082d4:	68f8      	ldr	r0, [r7, #12]
 80082d6:	f000 f805 	bl	80082e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80082da:	69bb      	ldr	r3, [r7, #24]
	}
 80082dc:	4618      	mov	r0, r3
 80082de:	3720      	adds	r7, #32
 80082e0:	46bd      	mov	sp, r7
 80082e2:	bd80      	pop	{r7, pc}

080082e4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b084      	sub	sp, #16
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	60f8      	str	r0, [r7, #12]
 80082ec:	60b9      	str	r1, [r7, #8]
 80082ee:	607a      	str	r2, [r7, #4]
 80082f0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d103      	bne.n	8008300 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80082f8:	69bb      	ldr	r3, [r7, #24]
 80082fa:	69ba      	ldr	r2, [r7, #24]
 80082fc:	601a      	str	r2, [r3, #0]
 80082fe:	e002      	b.n	8008306 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008300:	69bb      	ldr	r3, [r7, #24]
 8008302:	687a      	ldr	r2, [r7, #4]
 8008304:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008306:	69bb      	ldr	r3, [r7, #24]
 8008308:	68fa      	ldr	r2, [r7, #12]
 800830a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800830c:	69bb      	ldr	r3, [r7, #24]
 800830e:	68ba      	ldr	r2, [r7, #8]
 8008310:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008312:	2101      	movs	r1, #1
 8008314:	69b8      	ldr	r0, [r7, #24]
 8008316:	f7ff fecb 	bl	80080b0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800831a:	bf00      	nop
 800831c:	3710      	adds	r7, #16
 800831e:	46bd      	mov	sp, r7
 8008320:	bd80      	pop	{r7, pc}

08008322 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8008322:	b580      	push	{r7, lr}
 8008324:	b082      	sub	sp, #8
 8008326:	af00      	add	r7, sp, #0
 8008328:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d00e      	beq.n	800834e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2200      	movs	r2, #0
 8008334:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2200      	movs	r2, #0
 800833a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	2200      	movs	r2, #0
 8008340:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008342:	2300      	movs	r3, #0
 8008344:	2200      	movs	r2, #0
 8008346:	2100      	movs	r1, #0
 8008348:	6878      	ldr	r0, [r7, #4]
 800834a:	f000 f837 	bl	80083bc <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800834e:	bf00      	nop
 8008350:	3708      	adds	r7, #8
 8008352:	46bd      	mov	sp, r7
 8008354:	bd80      	pop	{r7, pc}

08008356 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8008356:	b580      	push	{r7, lr}
 8008358:	b086      	sub	sp, #24
 800835a:	af00      	add	r7, sp, #0
 800835c:	4603      	mov	r3, r0
 800835e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008360:	2301      	movs	r3, #1
 8008362:	617b      	str	r3, [r7, #20]
 8008364:	2300      	movs	r3, #0
 8008366:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8008368:	79fb      	ldrb	r3, [r7, #7]
 800836a:	461a      	mov	r2, r3
 800836c:	6939      	ldr	r1, [r7, #16]
 800836e:	6978      	ldr	r0, [r7, #20]
 8008370:	f7ff ff7e 	bl	8008270 <xQueueGenericCreate>
 8008374:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008376:	68f8      	ldr	r0, [r7, #12]
 8008378:	f7ff ffd3 	bl	8008322 <prvInitialiseMutex>

		return xNewQueue;
 800837c:	68fb      	ldr	r3, [r7, #12]
	}
 800837e:	4618      	mov	r0, r3
 8008380:	3718      	adds	r7, #24
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}

08008386 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8008386:	b580      	push	{r7, lr}
 8008388:	b088      	sub	sp, #32
 800838a:	af02      	add	r7, sp, #8
 800838c:	4603      	mov	r3, r0
 800838e:	6039      	str	r1, [r7, #0]
 8008390:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008392:	2301      	movs	r3, #1
 8008394:	617b      	str	r3, [r7, #20]
 8008396:	2300      	movs	r3, #0
 8008398:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800839a:	79fb      	ldrb	r3, [r7, #7]
 800839c:	9300      	str	r3, [sp, #0]
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	2200      	movs	r2, #0
 80083a2:	6939      	ldr	r1, [r7, #16]
 80083a4:	6978      	ldr	r0, [r7, #20]
 80083a6:	f7ff feeb 	bl	8008180 <xQueueGenericCreateStatic>
 80083aa:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80083ac:	68f8      	ldr	r0, [r7, #12]
 80083ae:	f7ff ffb8 	bl	8008322 <prvInitialiseMutex>

		return xNewQueue;
 80083b2:	68fb      	ldr	r3, [r7, #12]
	}
 80083b4:	4618      	mov	r0, r3
 80083b6:	3718      	adds	r7, #24
 80083b8:	46bd      	mov	sp, r7
 80083ba:	bd80      	pop	{r7, pc}

080083bc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b08e      	sub	sp, #56	; 0x38
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	60f8      	str	r0, [r7, #12]
 80083c4:	60b9      	str	r1, [r7, #8]
 80083c6:	607a      	str	r2, [r7, #4]
 80083c8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80083ca:	2300      	movs	r3, #0
 80083cc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80083d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d10a      	bne.n	80083ee <xQueueGenericSend+0x32>
	__asm volatile
 80083d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083dc:	f383 8811 	msr	BASEPRI, r3
 80083e0:	f3bf 8f6f 	isb	sy
 80083e4:	f3bf 8f4f 	dsb	sy
 80083e8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80083ea:	bf00      	nop
 80083ec:	e7fe      	b.n	80083ec <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d103      	bne.n	80083fc <xQueueGenericSend+0x40>
 80083f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d101      	bne.n	8008400 <xQueueGenericSend+0x44>
 80083fc:	2301      	movs	r3, #1
 80083fe:	e000      	b.n	8008402 <xQueueGenericSend+0x46>
 8008400:	2300      	movs	r3, #0
 8008402:	2b00      	cmp	r3, #0
 8008404:	d10a      	bne.n	800841c <xQueueGenericSend+0x60>
	__asm volatile
 8008406:	f04f 0350 	mov.w	r3, #80	; 0x50
 800840a:	f383 8811 	msr	BASEPRI, r3
 800840e:	f3bf 8f6f 	isb	sy
 8008412:	f3bf 8f4f 	dsb	sy
 8008416:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008418:	bf00      	nop
 800841a:	e7fe      	b.n	800841a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	2b02      	cmp	r3, #2
 8008420:	d103      	bne.n	800842a <xQueueGenericSend+0x6e>
 8008422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008426:	2b01      	cmp	r3, #1
 8008428:	d101      	bne.n	800842e <xQueueGenericSend+0x72>
 800842a:	2301      	movs	r3, #1
 800842c:	e000      	b.n	8008430 <xQueueGenericSend+0x74>
 800842e:	2300      	movs	r3, #0
 8008430:	2b00      	cmp	r3, #0
 8008432:	d10a      	bne.n	800844a <xQueueGenericSend+0x8e>
	__asm volatile
 8008434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008438:	f383 8811 	msr	BASEPRI, r3
 800843c:	f3bf 8f6f 	isb	sy
 8008440:	f3bf 8f4f 	dsb	sy
 8008444:	623b      	str	r3, [r7, #32]
}
 8008446:	bf00      	nop
 8008448:	e7fe      	b.n	8008448 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800844a:	f001 fc0d 	bl	8009c68 <xTaskGetSchedulerState>
 800844e:	4603      	mov	r3, r0
 8008450:	2b00      	cmp	r3, #0
 8008452:	d102      	bne.n	800845a <xQueueGenericSend+0x9e>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d101      	bne.n	800845e <xQueueGenericSend+0xa2>
 800845a:	2301      	movs	r3, #1
 800845c:	e000      	b.n	8008460 <xQueueGenericSend+0xa4>
 800845e:	2300      	movs	r3, #0
 8008460:	2b00      	cmp	r3, #0
 8008462:	d10a      	bne.n	800847a <xQueueGenericSend+0xbe>
	__asm volatile
 8008464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008468:	f383 8811 	msr	BASEPRI, r3
 800846c:	f3bf 8f6f 	isb	sy
 8008470:	f3bf 8f4f 	dsb	sy
 8008474:	61fb      	str	r3, [r7, #28]
}
 8008476:	bf00      	nop
 8008478:	e7fe      	b.n	8008478 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800847a:	f001 ff43 	bl	800a304 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800847e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008480:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008484:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008486:	429a      	cmp	r2, r3
 8008488:	d302      	bcc.n	8008490 <xQueueGenericSend+0xd4>
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	2b02      	cmp	r3, #2
 800848e:	d129      	bne.n	80084e4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008490:	683a      	ldr	r2, [r7, #0]
 8008492:	68b9      	ldr	r1, [r7, #8]
 8008494:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008496:	f000 fc9a 	bl	8008dce <prvCopyDataToQueue>
 800849a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800849c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800849e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d010      	beq.n	80084c6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80084a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084a6:	3324      	adds	r3, #36	; 0x24
 80084a8:	4618      	mov	r0, r3
 80084aa:	f001 fa1d 	bl	80098e8 <xTaskRemoveFromEventList>
 80084ae:	4603      	mov	r3, r0
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d013      	beq.n	80084dc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80084b4:	4b3f      	ldr	r3, [pc, #252]	; (80085b4 <xQueueGenericSend+0x1f8>)
 80084b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084ba:	601a      	str	r2, [r3, #0]
 80084bc:	f3bf 8f4f 	dsb	sy
 80084c0:	f3bf 8f6f 	isb	sy
 80084c4:	e00a      	b.n	80084dc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80084c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d007      	beq.n	80084dc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80084cc:	4b39      	ldr	r3, [pc, #228]	; (80085b4 <xQueueGenericSend+0x1f8>)
 80084ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084d2:	601a      	str	r2, [r3, #0]
 80084d4:	f3bf 8f4f 	dsb	sy
 80084d8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80084dc:	f001 ff42 	bl	800a364 <vPortExitCritical>
				return pdPASS;
 80084e0:	2301      	movs	r3, #1
 80084e2:	e063      	b.n	80085ac <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d103      	bne.n	80084f2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80084ea:	f001 ff3b 	bl	800a364 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80084ee:	2300      	movs	r3, #0
 80084f0:	e05c      	b.n	80085ac <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80084f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d106      	bne.n	8008506 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80084f8:	f107 0314 	add.w	r3, r7, #20
 80084fc:	4618      	mov	r0, r3
 80084fe:	f001 fa55 	bl	80099ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008502:	2301      	movs	r3, #1
 8008504:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008506:	f001 ff2d 	bl	800a364 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800850a:	f000 ffe3 	bl	80094d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800850e:	f001 fef9 	bl	800a304 <vPortEnterCritical>
 8008512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008514:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008518:	b25b      	sxtb	r3, r3
 800851a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800851e:	d103      	bne.n	8008528 <xQueueGenericSend+0x16c>
 8008520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008522:	2200      	movs	r2, #0
 8008524:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800852a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800852e:	b25b      	sxtb	r3, r3
 8008530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008534:	d103      	bne.n	800853e <xQueueGenericSend+0x182>
 8008536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008538:	2200      	movs	r2, #0
 800853a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800853e:	f001 ff11 	bl	800a364 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008542:	1d3a      	adds	r2, r7, #4
 8008544:	f107 0314 	add.w	r3, r7, #20
 8008548:	4611      	mov	r1, r2
 800854a:	4618      	mov	r0, r3
 800854c:	f001 fa44 	bl	80099d8 <xTaskCheckForTimeOut>
 8008550:	4603      	mov	r3, r0
 8008552:	2b00      	cmp	r3, #0
 8008554:	d124      	bne.n	80085a0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008556:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008558:	f000 fd31 	bl	8008fbe <prvIsQueueFull>
 800855c:	4603      	mov	r3, r0
 800855e:	2b00      	cmp	r3, #0
 8008560:	d018      	beq.n	8008594 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008564:	3310      	adds	r3, #16
 8008566:	687a      	ldr	r2, [r7, #4]
 8008568:	4611      	mov	r1, r2
 800856a:	4618      	mov	r0, r3
 800856c:	f001 f998 	bl	80098a0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008570:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008572:	f000 fcbc 	bl	8008eee <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008576:	f000 ffbb 	bl	80094f0 <xTaskResumeAll>
 800857a:	4603      	mov	r3, r0
 800857c:	2b00      	cmp	r3, #0
 800857e:	f47f af7c 	bne.w	800847a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8008582:	4b0c      	ldr	r3, [pc, #48]	; (80085b4 <xQueueGenericSend+0x1f8>)
 8008584:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008588:	601a      	str	r2, [r3, #0]
 800858a:	f3bf 8f4f 	dsb	sy
 800858e:	f3bf 8f6f 	isb	sy
 8008592:	e772      	b.n	800847a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008594:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008596:	f000 fcaa 	bl	8008eee <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800859a:	f000 ffa9 	bl	80094f0 <xTaskResumeAll>
 800859e:	e76c      	b.n	800847a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80085a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80085a2:	f000 fca4 	bl	8008eee <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80085a6:	f000 ffa3 	bl	80094f0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80085aa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	3738      	adds	r7, #56	; 0x38
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bd80      	pop	{r7, pc}
 80085b4:	e000ed04 	.word	0xe000ed04

080085b8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b090      	sub	sp, #64	; 0x40
 80085bc:	af00      	add	r7, sp, #0
 80085be:	60f8      	str	r0, [r7, #12]
 80085c0:	60b9      	str	r1, [r7, #8]
 80085c2:	607a      	str	r2, [r7, #4]
 80085c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80085ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d10a      	bne.n	80085e6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80085d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085d4:	f383 8811 	msr	BASEPRI, r3
 80085d8:	f3bf 8f6f 	isb	sy
 80085dc:	f3bf 8f4f 	dsb	sy
 80085e0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80085e2:	bf00      	nop
 80085e4:	e7fe      	b.n	80085e4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80085e6:	68bb      	ldr	r3, [r7, #8]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d103      	bne.n	80085f4 <xQueueGenericSendFromISR+0x3c>
 80085ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d101      	bne.n	80085f8 <xQueueGenericSendFromISR+0x40>
 80085f4:	2301      	movs	r3, #1
 80085f6:	e000      	b.n	80085fa <xQueueGenericSendFromISR+0x42>
 80085f8:	2300      	movs	r3, #0
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d10a      	bne.n	8008614 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80085fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008602:	f383 8811 	msr	BASEPRI, r3
 8008606:	f3bf 8f6f 	isb	sy
 800860a:	f3bf 8f4f 	dsb	sy
 800860e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008610:	bf00      	nop
 8008612:	e7fe      	b.n	8008612 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	2b02      	cmp	r3, #2
 8008618:	d103      	bne.n	8008622 <xQueueGenericSendFromISR+0x6a>
 800861a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800861c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800861e:	2b01      	cmp	r3, #1
 8008620:	d101      	bne.n	8008626 <xQueueGenericSendFromISR+0x6e>
 8008622:	2301      	movs	r3, #1
 8008624:	e000      	b.n	8008628 <xQueueGenericSendFromISR+0x70>
 8008626:	2300      	movs	r3, #0
 8008628:	2b00      	cmp	r3, #0
 800862a:	d10a      	bne.n	8008642 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800862c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008630:	f383 8811 	msr	BASEPRI, r3
 8008634:	f3bf 8f6f 	isb	sy
 8008638:	f3bf 8f4f 	dsb	sy
 800863c:	623b      	str	r3, [r7, #32]
}
 800863e:	bf00      	nop
 8008640:	e7fe      	b.n	8008640 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008642:	f001 ff41 	bl	800a4c8 <vPortValidateInterruptPriority>
	__asm volatile
 8008646:	f3ef 8211 	mrs	r2, BASEPRI
 800864a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800864e:	f383 8811 	msr	BASEPRI, r3
 8008652:	f3bf 8f6f 	isb	sy
 8008656:	f3bf 8f4f 	dsb	sy
 800865a:	61fa      	str	r2, [r7, #28]
 800865c:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800865e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008660:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008664:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008666:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008668:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800866a:	429a      	cmp	r2, r3
 800866c:	d302      	bcc.n	8008674 <xQueueGenericSendFromISR+0xbc>
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	2b02      	cmp	r3, #2
 8008672:	d12f      	bne.n	80086d4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008676:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800867a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800867e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008682:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008684:	683a      	ldr	r2, [r7, #0]
 8008686:	68b9      	ldr	r1, [r7, #8]
 8008688:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800868a:	f000 fba0 	bl	8008dce <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800868e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8008692:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008696:	d112      	bne.n	80086be <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800869a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800869c:	2b00      	cmp	r3, #0
 800869e:	d016      	beq.n	80086ce <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80086a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086a2:	3324      	adds	r3, #36	; 0x24
 80086a4:	4618      	mov	r0, r3
 80086a6:	f001 f91f 	bl	80098e8 <xTaskRemoveFromEventList>
 80086aa:	4603      	mov	r3, r0
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d00e      	beq.n	80086ce <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d00b      	beq.n	80086ce <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2201      	movs	r2, #1
 80086ba:	601a      	str	r2, [r3, #0]
 80086bc:	e007      	b.n	80086ce <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80086be:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80086c2:	3301      	adds	r3, #1
 80086c4:	b2db      	uxtb	r3, r3
 80086c6:	b25a      	sxtb	r2, r3
 80086c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80086ce:	2301      	movs	r3, #1
 80086d0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80086d2:	e001      	b.n	80086d8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80086d4:	2300      	movs	r3, #0
 80086d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80086d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086da:	617b      	str	r3, [r7, #20]
	__asm volatile
 80086dc:	697b      	ldr	r3, [r7, #20]
 80086de:	f383 8811 	msr	BASEPRI, r3
}
 80086e2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80086e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	3740      	adds	r7, #64	; 0x40
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bd80      	pop	{r7, pc}

080086ee <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80086ee:	b580      	push	{r7, lr}
 80086f0:	b08e      	sub	sp, #56	; 0x38
 80086f2:	af00      	add	r7, sp, #0
 80086f4:	6078      	str	r0, [r7, #4]
 80086f6:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80086fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d10a      	bne.n	8008718 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8008702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008706:	f383 8811 	msr	BASEPRI, r3
 800870a:	f3bf 8f6f 	isb	sy
 800870e:	f3bf 8f4f 	dsb	sy
 8008712:	623b      	str	r3, [r7, #32]
}
 8008714:	bf00      	nop
 8008716:	e7fe      	b.n	8008716 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800871a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800871c:	2b00      	cmp	r3, #0
 800871e:	d00a      	beq.n	8008736 <xQueueGiveFromISR+0x48>
	__asm volatile
 8008720:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008724:	f383 8811 	msr	BASEPRI, r3
 8008728:	f3bf 8f6f 	isb	sy
 800872c:	f3bf 8f4f 	dsb	sy
 8008730:	61fb      	str	r3, [r7, #28]
}
 8008732:	bf00      	nop
 8008734:	e7fe      	b.n	8008734 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d103      	bne.n	8008746 <xQueueGiveFromISR+0x58>
 800873e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008740:	689b      	ldr	r3, [r3, #8]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d101      	bne.n	800874a <xQueueGiveFromISR+0x5c>
 8008746:	2301      	movs	r3, #1
 8008748:	e000      	b.n	800874c <xQueueGiveFromISR+0x5e>
 800874a:	2300      	movs	r3, #0
 800874c:	2b00      	cmp	r3, #0
 800874e:	d10a      	bne.n	8008766 <xQueueGiveFromISR+0x78>
	__asm volatile
 8008750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008754:	f383 8811 	msr	BASEPRI, r3
 8008758:	f3bf 8f6f 	isb	sy
 800875c:	f3bf 8f4f 	dsb	sy
 8008760:	61bb      	str	r3, [r7, #24]
}
 8008762:	bf00      	nop
 8008764:	e7fe      	b.n	8008764 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008766:	f001 feaf 	bl	800a4c8 <vPortValidateInterruptPriority>
	__asm volatile
 800876a:	f3ef 8211 	mrs	r2, BASEPRI
 800876e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008772:	f383 8811 	msr	BASEPRI, r3
 8008776:	f3bf 8f6f 	isb	sy
 800877a:	f3bf 8f4f 	dsb	sy
 800877e:	617a      	str	r2, [r7, #20]
 8008780:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008782:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008784:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800878a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800878c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800878e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008790:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008792:	429a      	cmp	r2, r3
 8008794:	d22b      	bcs.n	80087ee <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008798:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800879c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80087a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087a2:	1c5a      	adds	r2, r3, #1
 80087a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087a6:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80087a8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80087ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087b0:	d112      	bne.n	80087d8 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80087b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d016      	beq.n	80087e8 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80087ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087bc:	3324      	adds	r3, #36	; 0x24
 80087be:	4618      	mov	r0, r3
 80087c0:	f001 f892 	bl	80098e8 <xTaskRemoveFromEventList>
 80087c4:	4603      	mov	r3, r0
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d00e      	beq.n	80087e8 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d00b      	beq.n	80087e8 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	2201      	movs	r2, #1
 80087d4:	601a      	str	r2, [r3, #0]
 80087d6:	e007      	b.n	80087e8 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80087d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80087dc:	3301      	adds	r3, #1
 80087de:	b2db      	uxtb	r3, r3
 80087e0:	b25a      	sxtb	r2, r3
 80087e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80087e8:	2301      	movs	r3, #1
 80087ea:	637b      	str	r3, [r7, #52]	; 0x34
 80087ec:	e001      	b.n	80087f2 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80087ee:	2300      	movs	r3, #0
 80087f0:	637b      	str	r3, [r7, #52]	; 0x34
 80087f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087f4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	f383 8811 	msr	BASEPRI, r3
}
 80087fc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80087fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008800:	4618      	mov	r0, r3
 8008802:	3738      	adds	r7, #56	; 0x38
 8008804:	46bd      	mov	sp, r7
 8008806:	bd80      	pop	{r7, pc}

08008808 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008808:	b580      	push	{r7, lr}
 800880a:	b08c      	sub	sp, #48	; 0x30
 800880c:	af00      	add	r7, sp, #0
 800880e:	60f8      	str	r0, [r7, #12]
 8008810:	60b9      	str	r1, [r7, #8]
 8008812:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008814:	2300      	movs	r3, #0
 8008816:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800881c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800881e:	2b00      	cmp	r3, #0
 8008820:	d10a      	bne.n	8008838 <xQueueReceive+0x30>
	__asm volatile
 8008822:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008826:	f383 8811 	msr	BASEPRI, r3
 800882a:	f3bf 8f6f 	isb	sy
 800882e:	f3bf 8f4f 	dsb	sy
 8008832:	623b      	str	r3, [r7, #32]
}
 8008834:	bf00      	nop
 8008836:	e7fe      	b.n	8008836 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d103      	bne.n	8008846 <xQueueReceive+0x3e>
 800883e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008842:	2b00      	cmp	r3, #0
 8008844:	d101      	bne.n	800884a <xQueueReceive+0x42>
 8008846:	2301      	movs	r3, #1
 8008848:	e000      	b.n	800884c <xQueueReceive+0x44>
 800884a:	2300      	movs	r3, #0
 800884c:	2b00      	cmp	r3, #0
 800884e:	d10a      	bne.n	8008866 <xQueueReceive+0x5e>
	__asm volatile
 8008850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008854:	f383 8811 	msr	BASEPRI, r3
 8008858:	f3bf 8f6f 	isb	sy
 800885c:	f3bf 8f4f 	dsb	sy
 8008860:	61fb      	str	r3, [r7, #28]
}
 8008862:	bf00      	nop
 8008864:	e7fe      	b.n	8008864 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008866:	f001 f9ff 	bl	8009c68 <xTaskGetSchedulerState>
 800886a:	4603      	mov	r3, r0
 800886c:	2b00      	cmp	r3, #0
 800886e:	d102      	bne.n	8008876 <xQueueReceive+0x6e>
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d101      	bne.n	800887a <xQueueReceive+0x72>
 8008876:	2301      	movs	r3, #1
 8008878:	e000      	b.n	800887c <xQueueReceive+0x74>
 800887a:	2300      	movs	r3, #0
 800887c:	2b00      	cmp	r3, #0
 800887e:	d10a      	bne.n	8008896 <xQueueReceive+0x8e>
	__asm volatile
 8008880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008884:	f383 8811 	msr	BASEPRI, r3
 8008888:	f3bf 8f6f 	isb	sy
 800888c:	f3bf 8f4f 	dsb	sy
 8008890:	61bb      	str	r3, [r7, #24]
}
 8008892:	bf00      	nop
 8008894:	e7fe      	b.n	8008894 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008896:	f001 fd35 	bl	800a304 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800889a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800889c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800889e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80088a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d01f      	beq.n	80088e6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80088a6:	68b9      	ldr	r1, [r7, #8]
 80088a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80088aa:	f000 fafa 	bl	8008ea2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80088ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088b0:	1e5a      	subs	r2, r3, #1
 80088b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088b4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80088b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088b8:	691b      	ldr	r3, [r3, #16]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d00f      	beq.n	80088de <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80088be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088c0:	3310      	adds	r3, #16
 80088c2:	4618      	mov	r0, r3
 80088c4:	f001 f810 	bl	80098e8 <xTaskRemoveFromEventList>
 80088c8:	4603      	mov	r3, r0
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d007      	beq.n	80088de <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80088ce:	4b3d      	ldr	r3, [pc, #244]	; (80089c4 <xQueueReceive+0x1bc>)
 80088d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80088d4:	601a      	str	r2, [r3, #0]
 80088d6:	f3bf 8f4f 	dsb	sy
 80088da:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80088de:	f001 fd41 	bl	800a364 <vPortExitCritical>
				return pdPASS;
 80088e2:	2301      	movs	r3, #1
 80088e4:	e069      	b.n	80089ba <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d103      	bne.n	80088f4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80088ec:	f001 fd3a 	bl	800a364 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80088f0:	2300      	movs	r3, #0
 80088f2:	e062      	b.n	80089ba <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80088f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d106      	bne.n	8008908 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80088fa:	f107 0310 	add.w	r3, r7, #16
 80088fe:	4618      	mov	r0, r3
 8008900:	f001 f854 	bl	80099ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008904:	2301      	movs	r3, #1
 8008906:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008908:	f001 fd2c 	bl	800a364 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800890c:	f000 fde2 	bl	80094d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008910:	f001 fcf8 	bl	800a304 <vPortEnterCritical>
 8008914:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008916:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800891a:	b25b      	sxtb	r3, r3
 800891c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008920:	d103      	bne.n	800892a <xQueueReceive+0x122>
 8008922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008924:	2200      	movs	r2, #0
 8008926:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800892a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800892c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008930:	b25b      	sxtb	r3, r3
 8008932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008936:	d103      	bne.n	8008940 <xQueueReceive+0x138>
 8008938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800893a:	2200      	movs	r2, #0
 800893c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008940:	f001 fd10 	bl	800a364 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008944:	1d3a      	adds	r2, r7, #4
 8008946:	f107 0310 	add.w	r3, r7, #16
 800894a:	4611      	mov	r1, r2
 800894c:	4618      	mov	r0, r3
 800894e:	f001 f843 	bl	80099d8 <xTaskCheckForTimeOut>
 8008952:	4603      	mov	r3, r0
 8008954:	2b00      	cmp	r3, #0
 8008956:	d123      	bne.n	80089a0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008958:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800895a:	f000 fb1a 	bl	8008f92 <prvIsQueueEmpty>
 800895e:	4603      	mov	r3, r0
 8008960:	2b00      	cmp	r3, #0
 8008962:	d017      	beq.n	8008994 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008966:	3324      	adds	r3, #36	; 0x24
 8008968:	687a      	ldr	r2, [r7, #4]
 800896a:	4611      	mov	r1, r2
 800896c:	4618      	mov	r0, r3
 800896e:	f000 ff97 	bl	80098a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008972:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008974:	f000 fabb 	bl	8008eee <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008978:	f000 fdba 	bl	80094f0 <xTaskResumeAll>
 800897c:	4603      	mov	r3, r0
 800897e:	2b00      	cmp	r3, #0
 8008980:	d189      	bne.n	8008896 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8008982:	4b10      	ldr	r3, [pc, #64]	; (80089c4 <xQueueReceive+0x1bc>)
 8008984:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008988:	601a      	str	r2, [r3, #0]
 800898a:	f3bf 8f4f 	dsb	sy
 800898e:	f3bf 8f6f 	isb	sy
 8008992:	e780      	b.n	8008896 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008994:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008996:	f000 faaa 	bl	8008eee <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800899a:	f000 fda9 	bl	80094f0 <xTaskResumeAll>
 800899e:	e77a      	b.n	8008896 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80089a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80089a2:	f000 faa4 	bl	8008eee <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80089a6:	f000 fda3 	bl	80094f0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80089aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80089ac:	f000 faf1 	bl	8008f92 <prvIsQueueEmpty>
 80089b0:	4603      	mov	r3, r0
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	f43f af6f 	beq.w	8008896 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80089b8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80089ba:	4618      	mov	r0, r3
 80089bc:	3730      	adds	r7, #48	; 0x30
 80089be:	46bd      	mov	sp, r7
 80089c0:	bd80      	pop	{r7, pc}
 80089c2:	bf00      	nop
 80089c4:	e000ed04 	.word	0xe000ed04

080089c8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b08e      	sub	sp, #56	; 0x38
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
 80089d0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80089d2:	2300      	movs	r3, #0
 80089d4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80089da:	2300      	movs	r3, #0
 80089dc:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80089de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d10a      	bne.n	80089fa <xQueueSemaphoreTake+0x32>
	__asm volatile
 80089e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089e8:	f383 8811 	msr	BASEPRI, r3
 80089ec:	f3bf 8f6f 	isb	sy
 80089f0:	f3bf 8f4f 	dsb	sy
 80089f4:	623b      	str	r3, [r7, #32]
}
 80089f6:	bf00      	nop
 80089f8:	e7fe      	b.n	80089f8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80089fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d00a      	beq.n	8008a18 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8008a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a06:	f383 8811 	msr	BASEPRI, r3
 8008a0a:	f3bf 8f6f 	isb	sy
 8008a0e:	f3bf 8f4f 	dsb	sy
 8008a12:	61fb      	str	r3, [r7, #28]
}
 8008a14:	bf00      	nop
 8008a16:	e7fe      	b.n	8008a16 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008a18:	f001 f926 	bl	8009c68 <xTaskGetSchedulerState>
 8008a1c:	4603      	mov	r3, r0
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d102      	bne.n	8008a28 <xQueueSemaphoreTake+0x60>
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d101      	bne.n	8008a2c <xQueueSemaphoreTake+0x64>
 8008a28:	2301      	movs	r3, #1
 8008a2a:	e000      	b.n	8008a2e <xQueueSemaphoreTake+0x66>
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d10a      	bne.n	8008a48 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8008a32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a36:	f383 8811 	msr	BASEPRI, r3
 8008a3a:	f3bf 8f6f 	isb	sy
 8008a3e:	f3bf 8f4f 	dsb	sy
 8008a42:	61bb      	str	r3, [r7, #24]
}
 8008a44:	bf00      	nop
 8008a46:	e7fe      	b.n	8008a46 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008a48:	f001 fc5c 	bl	800a304 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008a4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a50:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008a52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d024      	beq.n	8008aa2 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a5a:	1e5a      	subs	r2, r3, #1
 8008a5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a5e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d104      	bne.n	8008a72 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008a68:	f001 faa6 	bl	8009fb8 <pvTaskIncrementMutexHeldCount>
 8008a6c:	4602      	mov	r2, r0
 8008a6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a70:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008a72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a74:	691b      	ldr	r3, [r3, #16]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d00f      	beq.n	8008a9a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008a7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a7c:	3310      	adds	r3, #16
 8008a7e:	4618      	mov	r0, r3
 8008a80:	f000 ff32 	bl	80098e8 <xTaskRemoveFromEventList>
 8008a84:	4603      	mov	r3, r0
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d007      	beq.n	8008a9a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008a8a:	4b54      	ldr	r3, [pc, #336]	; (8008bdc <xQueueSemaphoreTake+0x214>)
 8008a8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a90:	601a      	str	r2, [r3, #0]
 8008a92:	f3bf 8f4f 	dsb	sy
 8008a96:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008a9a:	f001 fc63 	bl	800a364 <vPortExitCritical>
				return pdPASS;
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	e097      	b.n	8008bd2 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d111      	bne.n	8008acc <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008aa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d00a      	beq.n	8008ac4 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8008aae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ab2:	f383 8811 	msr	BASEPRI, r3
 8008ab6:	f3bf 8f6f 	isb	sy
 8008aba:	f3bf 8f4f 	dsb	sy
 8008abe:	617b      	str	r3, [r7, #20]
}
 8008ac0:	bf00      	nop
 8008ac2:	e7fe      	b.n	8008ac2 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008ac4:	f001 fc4e 	bl	800a364 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008ac8:	2300      	movs	r3, #0
 8008aca:	e082      	b.n	8008bd2 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008acc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d106      	bne.n	8008ae0 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008ad2:	f107 030c 	add.w	r3, r7, #12
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f000 ff68 	bl	80099ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008adc:	2301      	movs	r3, #1
 8008ade:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008ae0:	f001 fc40 	bl	800a364 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008ae4:	f000 fcf6 	bl	80094d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008ae8:	f001 fc0c 	bl	800a304 <vPortEnterCritical>
 8008aec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008af2:	b25b      	sxtb	r3, r3
 8008af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008af8:	d103      	bne.n	8008b02 <xQueueSemaphoreTake+0x13a>
 8008afa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008afc:	2200      	movs	r2, #0
 8008afe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b04:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008b08:	b25b      	sxtb	r3, r3
 8008b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b0e:	d103      	bne.n	8008b18 <xQueueSemaphoreTake+0x150>
 8008b10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b12:	2200      	movs	r2, #0
 8008b14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008b18:	f001 fc24 	bl	800a364 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008b1c:	463a      	mov	r2, r7
 8008b1e:	f107 030c 	add.w	r3, r7, #12
 8008b22:	4611      	mov	r1, r2
 8008b24:	4618      	mov	r0, r3
 8008b26:	f000 ff57 	bl	80099d8 <xTaskCheckForTimeOut>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d132      	bne.n	8008b96 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008b30:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008b32:	f000 fa2e 	bl	8008f92 <prvIsQueueEmpty>
 8008b36:	4603      	mov	r3, r0
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d026      	beq.n	8008b8a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008b3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d109      	bne.n	8008b58 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8008b44:	f001 fbde 	bl	800a304 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b4a:	689b      	ldr	r3, [r3, #8]
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	f001 f8a9 	bl	8009ca4 <xTaskPriorityInherit>
 8008b52:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8008b54:	f001 fc06 	bl	800a364 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008b58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b5a:	3324      	adds	r3, #36	; 0x24
 8008b5c:	683a      	ldr	r2, [r7, #0]
 8008b5e:	4611      	mov	r1, r2
 8008b60:	4618      	mov	r0, r3
 8008b62:	f000 fe9d 	bl	80098a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008b66:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008b68:	f000 f9c1 	bl	8008eee <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008b6c:	f000 fcc0 	bl	80094f0 <xTaskResumeAll>
 8008b70:	4603      	mov	r3, r0
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	f47f af68 	bne.w	8008a48 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8008b78:	4b18      	ldr	r3, [pc, #96]	; (8008bdc <xQueueSemaphoreTake+0x214>)
 8008b7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b7e:	601a      	str	r2, [r3, #0]
 8008b80:	f3bf 8f4f 	dsb	sy
 8008b84:	f3bf 8f6f 	isb	sy
 8008b88:	e75e      	b.n	8008a48 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008b8a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008b8c:	f000 f9af 	bl	8008eee <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008b90:	f000 fcae 	bl	80094f0 <xTaskResumeAll>
 8008b94:	e758      	b.n	8008a48 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008b96:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008b98:	f000 f9a9 	bl	8008eee <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008b9c:	f000 fca8 	bl	80094f0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008ba0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008ba2:	f000 f9f6 	bl	8008f92 <prvIsQueueEmpty>
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	f43f af4d 	beq.w	8008a48 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008bae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d00d      	beq.n	8008bd0 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8008bb4:	f001 fba6 	bl	800a304 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008bb8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008bba:	f000 f8f0 	bl	8008d9e <prvGetDisinheritPriorityAfterTimeout>
 8008bbe:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bc2:	689b      	ldr	r3, [r3, #8]
 8008bc4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	f001 f968 	bl	8009e9c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008bcc:	f001 fbca 	bl	800a364 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008bd0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	3738      	adds	r7, #56	; 0x38
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}
 8008bda:	bf00      	nop
 8008bdc:	e000ed04 	.word	0xe000ed04

08008be0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b08e      	sub	sp, #56	; 0x38
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	60f8      	str	r0, [r7, #12]
 8008be8:	60b9      	str	r1, [r7, #8]
 8008bea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008bf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d10a      	bne.n	8008c0c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8008bf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bfa:	f383 8811 	msr	BASEPRI, r3
 8008bfe:	f3bf 8f6f 	isb	sy
 8008c02:	f3bf 8f4f 	dsb	sy
 8008c06:	623b      	str	r3, [r7, #32]
}
 8008c08:	bf00      	nop
 8008c0a:	e7fe      	b.n	8008c0a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008c0c:	68bb      	ldr	r3, [r7, #8]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d103      	bne.n	8008c1a <xQueueReceiveFromISR+0x3a>
 8008c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d101      	bne.n	8008c1e <xQueueReceiveFromISR+0x3e>
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	e000      	b.n	8008c20 <xQueueReceiveFromISR+0x40>
 8008c1e:	2300      	movs	r3, #0
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d10a      	bne.n	8008c3a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8008c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c28:	f383 8811 	msr	BASEPRI, r3
 8008c2c:	f3bf 8f6f 	isb	sy
 8008c30:	f3bf 8f4f 	dsb	sy
 8008c34:	61fb      	str	r3, [r7, #28]
}
 8008c36:	bf00      	nop
 8008c38:	e7fe      	b.n	8008c38 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008c3a:	f001 fc45 	bl	800a4c8 <vPortValidateInterruptPriority>
	__asm volatile
 8008c3e:	f3ef 8211 	mrs	r2, BASEPRI
 8008c42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c46:	f383 8811 	msr	BASEPRI, r3
 8008c4a:	f3bf 8f6f 	isb	sy
 8008c4e:	f3bf 8f4f 	dsb	sy
 8008c52:	61ba      	str	r2, [r7, #24]
 8008c54:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008c56:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008c58:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c5e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d02f      	beq.n	8008cc6 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c68:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008c6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008c70:	68b9      	ldr	r1, [r7, #8]
 8008c72:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008c74:	f000 f915 	bl	8008ea2 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008c78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c7a:	1e5a      	subs	r2, r3, #1
 8008c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c7e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008c80:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c88:	d112      	bne.n	8008cb0 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008c8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c8c:	691b      	ldr	r3, [r3, #16]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d016      	beq.n	8008cc0 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c94:	3310      	adds	r3, #16
 8008c96:	4618      	mov	r0, r3
 8008c98:	f000 fe26 	bl	80098e8 <xTaskRemoveFromEventList>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d00e      	beq.n	8008cc0 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d00b      	beq.n	8008cc0 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2201      	movs	r2, #1
 8008cac:	601a      	str	r2, [r3, #0]
 8008cae:	e007      	b.n	8008cc0 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008cb0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008cb4:	3301      	adds	r3, #1
 8008cb6:	b2db      	uxtb	r3, r3
 8008cb8:	b25a      	sxtb	r2, r3
 8008cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8008cc0:	2301      	movs	r3, #1
 8008cc2:	637b      	str	r3, [r7, #52]	; 0x34
 8008cc4:	e001      	b.n	8008cca <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	637b      	str	r3, [r7, #52]	; 0x34
 8008cca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ccc:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	f383 8811 	msr	BASEPRI, r3
}
 8008cd4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008cd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	3738      	adds	r7, #56	; 0x38
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}

08008ce0 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b084      	sub	sp, #16
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d10a      	bne.n	8008d04 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 8008cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cf2:	f383 8811 	msr	BASEPRI, r3
 8008cf6:	f3bf 8f6f 	isb	sy
 8008cfa:	f3bf 8f4f 	dsb	sy
 8008cfe:	60bb      	str	r3, [r7, #8]
}
 8008d00:	bf00      	nop
 8008d02:	e7fe      	b.n	8008d02 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8008d04:	f001 fafe 	bl	800a304 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d0c:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8008d0e:	f001 fb29 	bl	800a364 <vPortExitCritical>

	return uxReturn;
 8008d12:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8008d14:	4618      	mov	r0, r3
 8008d16:	3710      	adds	r7, #16
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	bd80      	pop	{r7, pc}

08008d1c <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	b087      	sub	sp, #28
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d10a      	bne.n	8008d44 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 8008d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d32:	f383 8811 	msr	BASEPRI, r3
 8008d36:	f3bf 8f6f 	isb	sy
 8008d3a:	f3bf 8f4f 	dsb	sy
 8008d3e:	60fb      	str	r3, [r7, #12]
}
 8008d40:	bf00      	nop
 8008d42:	e7fe      	b.n	8008d42 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8008d44:	697b      	ldr	r3, [r7, #20]
 8008d46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d48:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8008d4a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	371c      	adds	r7, #28
 8008d50:	46bd      	mov	sp, r7
 8008d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d56:	4770      	bx	lr

08008d58 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b084      	sub	sp, #16
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d10a      	bne.n	8008d80 <vQueueDelete+0x28>
	__asm volatile
 8008d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d6e:	f383 8811 	msr	BASEPRI, r3
 8008d72:	f3bf 8f6f 	isb	sy
 8008d76:	f3bf 8f4f 	dsb	sy
 8008d7a:	60bb      	str	r3, [r7, #8]
}
 8008d7c:	bf00      	nop
 8008d7e:	e7fe      	b.n	8008d7e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8008d80:	68f8      	ldr	r0, [r7, #12]
 8008d82:	f000 f935 	bl	8008ff0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d102      	bne.n	8008d96 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8008d90:	68f8      	ldr	r0, [r7, #12]
 8008d92:	f001 fca5 	bl	800a6e0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8008d96:	bf00      	nop
 8008d98:	3710      	adds	r7, #16
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bd80      	pop	{r7, pc}

08008d9e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008d9e:	b480      	push	{r7}
 8008da0:	b085      	sub	sp, #20
 8008da2:	af00      	add	r7, sp, #0
 8008da4:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d006      	beq.n	8008dbc <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	f1c3 0307 	rsb	r3, r3, #7
 8008db8:	60fb      	str	r3, [r7, #12]
 8008dba:	e001      	b.n	8008dc0 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
	}
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	3714      	adds	r7, #20
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dcc:	4770      	bx	lr

08008dce <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008dce:	b580      	push	{r7, lr}
 8008dd0:	b086      	sub	sp, #24
 8008dd2:	af00      	add	r7, sp, #0
 8008dd4:	60f8      	str	r0, [r7, #12]
 8008dd6:	60b9      	str	r1, [r7, #8]
 8008dd8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008de2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d10d      	bne.n	8008e08 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d14d      	bne.n	8008e90 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	689b      	ldr	r3, [r3, #8]
 8008df8:	4618      	mov	r0, r3
 8008dfa:	f000 ffc9 	bl	8009d90 <xTaskPriorityDisinherit>
 8008dfe:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	2200      	movs	r2, #0
 8008e04:	609a      	str	r2, [r3, #8]
 8008e06:	e043      	b.n	8008e90 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d119      	bne.n	8008e42 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	6858      	ldr	r0, [r3, #4]
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e16:	461a      	mov	r2, r3
 8008e18:	68b9      	ldr	r1, [r7, #8]
 8008e1a:	f00e ffcb 	bl	8017db4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	685a      	ldr	r2, [r3, #4]
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e26:	441a      	add	r2, r3
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	685a      	ldr	r2, [r3, #4]
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	689b      	ldr	r3, [r3, #8]
 8008e34:	429a      	cmp	r2, r3
 8008e36:	d32b      	bcc.n	8008e90 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	681a      	ldr	r2, [r3, #0]
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	605a      	str	r2, [r3, #4]
 8008e40:	e026      	b.n	8008e90 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	68d8      	ldr	r0, [r3, #12]
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e4a:	461a      	mov	r2, r3
 8008e4c:	68b9      	ldr	r1, [r7, #8]
 8008e4e:	f00e ffb1 	bl	8017db4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	68da      	ldr	r2, [r3, #12]
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e5a:	425b      	negs	r3, r3
 8008e5c:	441a      	add	r2, r3
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	68da      	ldr	r2, [r3, #12]
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	429a      	cmp	r2, r3
 8008e6c:	d207      	bcs.n	8008e7e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	689a      	ldr	r2, [r3, #8]
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e76:	425b      	negs	r3, r3
 8008e78:	441a      	add	r2, r3
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	2b02      	cmp	r3, #2
 8008e82:	d105      	bne.n	8008e90 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d002      	beq.n	8008e90 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008e8a:	693b      	ldr	r3, [r7, #16]
 8008e8c:	3b01      	subs	r3, #1
 8008e8e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008e90:	693b      	ldr	r3, [r7, #16]
 8008e92:	1c5a      	adds	r2, r3, #1
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008e98:	697b      	ldr	r3, [r7, #20]
}
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	3718      	adds	r7, #24
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}

08008ea2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008ea2:	b580      	push	{r7, lr}
 8008ea4:	b082      	sub	sp, #8
 8008ea6:	af00      	add	r7, sp, #0
 8008ea8:	6078      	str	r0, [r7, #4]
 8008eaa:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d018      	beq.n	8008ee6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	68da      	ldr	r2, [r3, #12]
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ebc:	441a      	add	r2, r3
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	68da      	ldr	r2, [r3, #12]
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	689b      	ldr	r3, [r3, #8]
 8008eca:	429a      	cmp	r2, r3
 8008ecc:	d303      	bcc.n	8008ed6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681a      	ldr	r2, [r3, #0]
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	68d9      	ldr	r1, [r3, #12]
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ede:	461a      	mov	r2, r3
 8008ee0:	6838      	ldr	r0, [r7, #0]
 8008ee2:	f00e ff67 	bl	8017db4 <memcpy>
	}
}
 8008ee6:	bf00      	nop
 8008ee8:	3708      	adds	r7, #8
 8008eea:	46bd      	mov	sp, r7
 8008eec:	bd80      	pop	{r7, pc}

08008eee <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008eee:	b580      	push	{r7, lr}
 8008ef0:	b084      	sub	sp, #16
 8008ef2:	af00      	add	r7, sp, #0
 8008ef4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008ef6:	f001 fa05 	bl	800a304 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008f00:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008f02:	e011      	b.n	8008f28 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d012      	beq.n	8008f32 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	3324      	adds	r3, #36	; 0x24
 8008f10:	4618      	mov	r0, r3
 8008f12:	f000 fce9 	bl	80098e8 <xTaskRemoveFromEventList>
 8008f16:	4603      	mov	r3, r0
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d001      	beq.n	8008f20 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008f1c:	f000 fdbe 	bl	8009a9c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008f20:	7bfb      	ldrb	r3, [r7, #15]
 8008f22:	3b01      	subs	r3, #1
 8008f24:	b2db      	uxtb	r3, r3
 8008f26:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008f28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	dce9      	bgt.n	8008f04 <prvUnlockQueue+0x16>
 8008f30:	e000      	b.n	8008f34 <prvUnlockQueue+0x46>
					break;
 8008f32:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	22ff      	movs	r2, #255	; 0xff
 8008f38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008f3c:	f001 fa12 	bl	800a364 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008f40:	f001 f9e0 	bl	800a304 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008f4a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008f4c:	e011      	b.n	8008f72 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	691b      	ldr	r3, [r3, #16]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d012      	beq.n	8008f7c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	3310      	adds	r3, #16
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	f000 fcc4 	bl	80098e8 <xTaskRemoveFromEventList>
 8008f60:	4603      	mov	r3, r0
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d001      	beq.n	8008f6a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008f66:	f000 fd99 	bl	8009a9c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008f6a:	7bbb      	ldrb	r3, [r7, #14]
 8008f6c:	3b01      	subs	r3, #1
 8008f6e:	b2db      	uxtb	r3, r3
 8008f70:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008f72:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	dce9      	bgt.n	8008f4e <prvUnlockQueue+0x60>
 8008f7a:	e000      	b.n	8008f7e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008f7c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	22ff      	movs	r2, #255	; 0xff
 8008f82:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008f86:	f001 f9ed 	bl	800a364 <vPortExitCritical>
}
 8008f8a:	bf00      	nop
 8008f8c:	3710      	adds	r7, #16
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}

08008f92 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008f92:	b580      	push	{r7, lr}
 8008f94:	b084      	sub	sp, #16
 8008f96:	af00      	add	r7, sp, #0
 8008f98:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008f9a:	f001 f9b3 	bl	800a304 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d102      	bne.n	8008fac <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	60fb      	str	r3, [r7, #12]
 8008faa:	e001      	b.n	8008fb0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008fac:	2300      	movs	r3, #0
 8008fae:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008fb0:	f001 f9d8 	bl	800a364 <vPortExitCritical>

	return xReturn;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
}
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	3710      	adds	r7, #16
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	bd80      	pop	{r7, pc}

08008fbe <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008fbe:	b580      	push	{r7, lr}
 8008fc0:	b084      	sub	sp, #16
 8008fc2:	af00      	add	r7, sp, #0
 8008fc4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008fc6:	f001 f99d 	bl	800a304 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fd2:	429a      	cmp	r2, r3
 8008fd4:	d102      	bne.n	8008fdc <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	60fb      	str	r3, [r7, #12]
 8008fda:	e001      	b.n	8008fe0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008fdc:	2300      	movs	r3, #0
 8008fde:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008fe0:	f001 f9c0 	bl	800a364 <vPortExitCritical>

	return xReturn;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
}
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	3710      	adds	r7, #16
 8008fea:	46bd      	mov	sp, r7
 8008fec:	bd80      	pop	{r7, pc}
	...

08008ff0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b085      	sub	sp, #20
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	60fb      	str	r3, [r7, #12]
 8008ffc:	e016      	b.n	800902c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8008ffe:	4a10      	ldr	r2, [pc, #64]	; (8009040 <vQueueUnregisterQueue+0x50>)
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	00db      	lsls	r3, r3, #3
 8009004:	4413      	add	r3, r2
 8009006:	685b      	ldr	r3, [r3, #4]
 8009008:	687a      	ldr	r2, [r7, #4]
 800900a:	429a      	cmp	r2, r3
 800900c:	d10b      	bne.n	8009026 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800900e:	4a0c      	ldr	r2, [pc, #48]	; (8009040 <vQueueUnregisterQueue+0x50>)
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	2100      	movs	r1, #0
 8009014:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8009018:	4a09      	ldr	r2, [pc, #36]	; (8009040 <vQueueUnregisterQueue+0x50>)
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	00db      	lsls	r3, r3, #3
 800901e:	4413      	add	r3, r2
 8009020:	2200      	movs	r2, #0
 8009022:	605a      	str	r2, [r3, #4]
				break;
 8009024:	e006      	b.n	8009034 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	3301      	adds	r3, #1
 800902a:	60fb      	str	r3, [r7, #12]
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	2b07      	cmp	r3, #7
 8009030:	d9e5      	bls.n	8008ffe <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8009032:	bf00      	nop
 8009034:	bf00      	nop
 8009036:	3714      	adds	r7, #20
 8009038:	46bd      	mov	sp, r7
 800903a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903e:	4770      	bx	lr
 8009040:	2000a02c 	.word	0x2000a02c

08009044 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009044:	b580      	push	{r7, lr}
 8009046:	b08e      	sub	sp, #56	; 0x38
 8009048:	af04      	add	r7, sp, #16
 800904a:	60f8      	str	r0, [r7, #12]
 800904c:	60b9      	str	r1, [r7, #8]
 800904e:	607a      	str	r2, [r7, #4]
 8009050:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009052:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009054:	2b00      	cmp	r3, #0
 8009056:	d10a      	bne.n	800906e <xTaskCreateStatic+0x2a>
	__asm volatile
 8009058:	f04f 0350 	mov.w	r3, #80	; 0x50
 800905c:	f383 8811 	msr	BASEPRI, r3
 8009060:	f3bf 8f6f 	isb	sy
 8009064:	f3bf 8f4f 	dsb	sy
 8009068:	623b      	str	r3, [r7, #32]
}
 800906a:	bf00      	nop
 800906c:	e7fe      	b.n	800906c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800906e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009070:	2b00      	cmp	r3, #0
 8009072:	d10a      	bne.n	800908a <xTaskCreateStatic+0x46>
	__asm volatile
 8009074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009078:	f383 8811 	msr	BASEPRI, r3
 800907c:	f3bf 8f6f 	isb	sy
 8009080:	f3bf 8f4f 	dsb	sy
 8009084:	61fb      	str	r3, [r7, #28]
}
 8009086:	bf00      	nop
 8009088:	e7fe      	b.n	8009088 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800908a:	23b4      	movs	r3, #180	; 0xb4
 800908c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800908e:	693b      	ldr	r3, [r7, #16]
 8009090:	2bb4      	cmp	r3, #180	; 0xb4
 8009092:	d00a      	beq.n	80090aa <xTaskCreateStatic+0x66>
	__asm volatile
 8009094:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009098:	f383 8811 	msr	BASEPRI, r3
 800909c:	f3bf 8f6f 	isb	sy
 80090a0:	f3bf 8f4f 	dsb	sy
 80090a4:	61bb      	str	r3, [r7, #24]
}
 80090a6:	bf00      	nop
 80090a8:	e7fe      	b.n	80090a8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80090aa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80090ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d01e      	beq.n	80090f0 <xTaskCreateStatic+0xac>
 80090b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d01b      	beq.n	80090f0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80090b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090ba:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80090bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80090c0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80090c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090c4:	2202      	movs	r2, #2
 80090c6:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80090ca:	2300      	movs	r3, #0
 80090cc:	9303      	str	r3, [sp, #12]
 80090ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090d0:	9302      	str	r3, [sp, #8]
 80090d2:	f107 0314 	add.w	r3, r7, #20
 80090d6:	9301      	str	r3, [sp, #4]
 80090d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090da:	9300      	str	r3, [sp, #0]
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	687a      	ldr	r2, [r7, #4]
 80090e0:	68b9      	ldr	r1, [r7, #8]
 80090e2:	68f8      	ldr	r0, [r7, #12]
 80090e4:	f000 f850 	bl	8009188 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80090e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80090ea:	f000 f8eb 	bl	80092c4 <prvAddNewTaskToReadyList>
 80090ee:	e001      	b.n	80090f4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80090f0:	2300      	movs	r3, #0
 80090f2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80090f4:	697b      	ldr	r3, [r7, #20]
	}
 80090f6:	4618      	mov	r0, r3
 80090f8:	3728      	adds	r7, #40	; 0x28
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bd80      	pop	{r7, pc}

080090fe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80090fe:	b580      	push	{r7, lr}
 8009100:	b08c      	sub	sp, #48	; 0x30
 8009102:	af04      	add	r7, sp, #16
 8009104:	60f8      	str	r0, [r7, #12]
 8009106:	60b9      	str	r1, [r7, #8]
 8009108:	603b      	str	r3, [r7, #0]
 800910a:	4613      	mov	r3, r2
 800910c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800910e:	88fb      	ldrh	r3, [r7, #6]
 8009110:	009b      	lsls	r3, r3, #2
 8009112:	4618      	mov	r0, r3
 8009114:	f001 fa18 	bl	800a548 <pvPortMalloc>
 8009118:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d00e      	beq.n	800913e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009120:	20b4      	movs	r0, #180	; 0xb4
 8009122:	f001 fa11 	bl	800a548 <pvPortMalloc>
 8009126:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009128:	69fb      	ldr	r3, [r7, #28]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d003      	beq.n	8009136 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800912e:	69fb      	ldr	r3, [r7, #28]
 8009130:	697a      	ldr	r2, [r7, #20]
 8009132:	631a      	str	r2, [r3, #48]	; 0x30
 8009134:	e005      	b.n	8009142 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009136:	6978      	ldr	r0, [r7, #20]
 8009138:	f001 fad2 	bl	800a6e0 <vPortFree>
 800913c:	e001      	b.n	8009142 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800913e:	2300      	movs	r3, #0
 8009140:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009142:	69fb      	ldr	r3, [r7, #28]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d017      	beq.n	8009178 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009148:	69fb      	ldr	r3, [r7, #28]
 800914a:	2200      	movs	r2, #0
 800914c:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009150:	88fa      	ldrh	r2, [r7, #6]
 8009152:	2300      	movs	r3, #0
 8009154:	9303      	str	r3, [sp, #12]
 8009156:	69fb      	ldr	r3, [r7, #28]
 8009158:	9302      	str	r3, [sp, #8]
 800915a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800915c:	9301      	str	r3, [sp, #4]
 800915e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009160:	9300      	str	r3, [sp, #0]
 8009162:	683b      	ldr	r3, [r7, #0]
 8009164:	68b9      	ldr	r1, [r7, #8]
 8009166:	68f8      	ldr	r0, [r7, #12]
 8009168:	f000 f80e 	bl	8009188 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800916c:	69f8      	ldr	r0, [r7, #28]
 800916e:	f000 f8a9 	bl	80092c4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009172:	2301      	movs	r3, #1
 8009174:	61bb      	str	r3, [r7, #24]
 8009176:	e002      	b.n	800917e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009178:	f04f 33ff 	mov.w	r3, #4294967295
 800917c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800917e:	69bb      	ldr	r3, [r7, #24]
	}
 8009180:	4618      	mov	r0, r3
 8009182:	3720      	adds	r7, #32
 8009184:	46bd      	mov	sp, r7
 8009186:	bd80      	pop	{r7, pc}

08009188 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b088      	sub	sp, #32
 800918c:	af00      	add	r7, sp, #0
 800918e:	60f8      	str	r0, [r7, #12]
 8009190:	60b9      	str	r1, [r7, #8]
 8009192:	607a      	str	r2, [r7, #4]
 8009194:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009198:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80091a0:	3b01      	subs	r3, #1
 80091a2:	009b      	lsls	r3, r3, #2
 80091a4:	4413      	add	r3, r2
 80091a6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80091a8:	69bb      	ldr	r3, [r7, #24]
 80091aa:	f023 0307 	bic.w	r3, r3, #7
 80091ae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80091b0:	69bb      	ldr	r3, [r7, #24]
 80091b2:	f003 0307 	and.w	r3, r3, #7
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d00a      	beq.n	80091d0 <prvInitialiseNewTask+0x48>
	__asm volatile
 80091ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091be:	f383 8811 	msr	BASEPRI, r3
 80091c2:	f3bf 8f6f 	isb	sy
 80091c6:	f3bf 8f4f 	dsb	sy
 80091ca:	617b      	str	r3, [r7, #20]
}
 80091cc:	bf00      	nop
 80091ce:	e7fe      	b.n	80091ce <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80091d0:	68bb      	ldr	r3, [r7, #8]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d01f      	beq.n	8009216 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80091d6:	2300      	movs	r3, #0
 80091d8:	61fb      	str	r3, [r7, #28]
 80091da:	e012      	b.n	8009202 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80091dc:	68ba      	ldr	r2, [r7, #8]
 80091de:	69fb      	ldr	r3, [r7, #28]
 80091e0:	4413      	add	r3, r2
 80091e2:	7819      	ldrb	r1, [r3, #0]
 80091e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80091e6:	69fb      	ldr	r3, [r7, #28]
 80091e8:	4413      	add	r3, r2
 80091ea:	3334      	adds	r3, #52	; 0x34
 80091ec:	460a      	mov	r2, r1
 80091ee:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80091f0:	68ba      	ldr	r2, [r7, #8]
 80091f2:	69fb      	ldr	r3, [r7, #28]
 80091f4:	4413      	add	r3, r2
 80091f6:	781b      	ldrb	r3, [r3, #0]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d006      	beq.n	800920a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80091fc:	69fb      	ldr	r3, [r7, #28]
 80091fe:	3301      	adds	r3, #1
 8009200:	61fb      	str	r3, [r7, #28]
 8009202:	69fb      	ldr	r3, [r7, #28]
 8009204:	2b0f      	cmp	r3, #15
 8009206:	d9e9      	bls.n	80091dc <prvInitialiseNewTask+0x54>
 8009208:	e000      	b.n	800920c <prvInitialiseNewTask+0x84>
			{
				break;
 800920a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800920c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800920e:	2200      	movs	r2, #0
 8009210:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009214:	e003      	b.n	800921e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009218:	2200      	movs	r2, #0
 800921a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800921e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009220:	2b06      	cmp	r3, #6
 8009222:	d901      	bls.n	8009228 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009224:	2306      	movs	r3, #6
 8009226:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800922a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800922c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800922e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009230:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009232:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009236:	2200      	movs	r2, #0
 8009238:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800923a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800923c:	3304      	adds	r3, #4
 800923e:	4618      	mov	r0, r3
 8009240:	f7fe fea2 	bl	8007f88 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009244:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009246:	3318      	adds	r3, #24
 8009248:	4618      	mov	r0, r3
 800924a:	f7fe fe9d 	bl	8007f88 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800924e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009250:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009252:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009254:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009256:	f1c3 0207 	rsb	r2, r3, #7
 800925a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800925c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800925e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009260:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009262:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009266:	2200      	movs	r2, #0
 8009268:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800926c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800926e:	2200      	movs	r2, #0
 8009270:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009274:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009276:	334c      	adds	r3, #76	; 0x4c
 8009278:	2260      	movs	r2, #96	; 0x60
 800927a:	2100      	movs	r1, #0
 800927c:	4618      	mov	r0, r3
 800927e:	f00e fda7 	bl	8017dd0 <memset>
 8009282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009284:	4a0c      	ldr	r2, [pc, #48]	; (80092b8 <prvInitialiseNewTask+0x130>)
 8009286:	651a      	str	r2, [r3, #80]	; 0x50
 8009288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800928a:	4a0c      	ldr	r2, [pc, #48]	; (80092bc <prvInitialiseNewTask+0x134>)
 800928c:	655a      	str	r2, [r3, #84]	; 0x54
 800928e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009290:	4a0b      	ldr	r2, [pc, #44]	; (80092c0 <prvInitialiseNewTask+0x138>)
 8009292:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009294:	683a      	ldr	r2, [r7, #0]
 8009296:	68f9      	ldr	r1, [r7, #12]
 8009298:	69b8      	ldr	r0, [r7, #24]
 800929a:	f000 ff07 	bl	800a0ac <pxPortInitialiseStack>
 800929e:	4602      	mov	r2, r0
 80092a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092a2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80092a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d002      	beq.n	80092b0 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80092aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80092ae:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80092b0:	bf00      	nop
 80092b2:	3720      	adds	r7, #32
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}
 80092b8:	0801c440 	.word	0x0801c440
 80092bc:	0801c460 	.word	0x0801c460
 80092c0:	0801c420 	.word	0x0801c420

080092c4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b082      	sub	sp, #8
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80092cc:	f001 f81a 	bl	800a304 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80092d0:	4b2a      	ldr	r3, [pc, #168]	; (800937c <prvAddNewTaskToReadyList+0xb8>)
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	3301      	adds	r3, #1
 80092d6:	4a29      	ldr	r2, [pc, #164]	; (800937c <prvAddNewTaskToReadyList+0xb8>)
 80092d8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80092da:	4b29      	ldr	r3, [pc, #164]	; (8009380 <prvAddNewTaskToReadyList+0xbc>)
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d109      	bne.n	80092f6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80092e2:	4a27      	ldr	r2, [pc, #156]	; (8009380 <prvAddNewTaskToReadyList+0xbc>)
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80092e8:	4b24      	ldr	r3, [pc, #144]	; (800937c <prvAddNewTaskToReadyList+0xb8>)
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	2b01      	cmp	r3, #1
 80092ee:	d110      	bne.n	8009312 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80092f0:	f000 fbf8 	bl	8009ae4 <prvInitialiseTaskLists>
 80092f4:	e00d      	b.n	8009312 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80092f6:	4b23      	ldr	r3, [pc, #140]	; (8009384 <prvAddNewTaskToReadyList+0xc0>)
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d109      	bne.n	8009312 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80092fe:	4b20      	ldr	r3, [pc, #128]	; (8009380 <prvAddNewTaskToReadyList+0xbc>)
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009308:	429a      	cmp	r2, r3
 800930a:	d802      	bhi.n	8009312 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800930c:	4a1c      	ldr	r2, [pc, #112]	; (8009380 <prvAddNewTaskToReadyList+0xbc>)
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009312:	4b1d      	ldr	r3, [pc, #116]	; (8009388 <prvAddNewTaskToReadyList+0xc4>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	3301      	adds	r3, #1
 8009318:	4a1b      	ldr	r2, [pc, #108]	; (8009388 <prvAddNewTaskToReadyList+0xc4>)
 800931a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009320:	2201      	movs	r2, #1
 8009322:	409a      	lsls	r2, r3
 8009324:	4b19      	ldr	r3, [pc, #100]	; (800938c <prvAddNewTaskToReadyList+0xc8>)
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	4313      	orrs	r3, r2
 800932a:	4a18      	ldr	r2, [pc, #96]	; (800938c <prvAddNewTaskToReadyList+0xc8>)
 800932c:	6013      	str	r3, [r2, #0]
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009332:	4613      	mov	r3, r2
 8009334:	009b      	lsls	r3, r3, #2
 8009336:	4413      	add	r3, r2
 8009338:	009b      	lsls	r3, r3, #2
 800933a:	4a15      	ldr	r2, [pc, #84]	; (8009390 <prvAddNewTaskToReadyList+0xcc>)
 800933c:	441a      	add	r2, r3
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	3304      	adds	r3, #4
 8009342:	4619      	mov	r1, r3
 8009344:	4610      	mov	r0, r2
 8009346:	f7fe fe2c 	bl	8007fa2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800934a:	f001 f80b 	bl	800a364 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800934e:	4b0d      	ldr	r3, [pc, #52]	; (8009384 <prvAddNewTaskToReadyList+0xc0>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d00e      	beq.n	8009374 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009356:	4b0a      	ldr	r3, [pc, #40]	; (8009380 <prvAddNewTaskToReadyList+0xbc>)
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009360:	429a      	cmp	r2, r3
 8009362:	d207      	bcs.n	8009374 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009364:	4b0b      	ldr	r3, [pc, #44]	; (8009394 <prvAddNewTaskToReadyList+0xd0>)
 8009366:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800936a:	601a      	str	r2, [r3, #0]
 800936c:	f3bf 8f4f 	dsb	sy
 8009370:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009374:	bf00      	nop
 8009376:	3708      	adds	r7, #8
 8009378:	46bd      	mov	sp, r7
 800937a:	bd80      	pop	{r7, pc}
 800937c:	20000490 	.word	0x20000490
 8009380:	20000390 	.word	0x20000390
 8009384:	2000049c 	.word	0x2000049c
 8009388:	200004ac 	.word	0x200004ac
 800938c:	20000498 	.word	0x20000498
 8009390:	20000394 	.word	0x20000394
 8009394:	e000ed04 	.word	0xe000ed04

08009398 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009398:	b580      	push	{r7, lr}
 800939a:	b084      	sub	sp, #16
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80093a0:	2300      	movs	r3, #0
 80093a2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d017      	beq.n	80093da <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80093aa:	4b13      	ldr	r3, [pc, #76]	; (80093f8 <vTaskDelay+0x60>)
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d00a      	beq.n	80093c8 <vTaskDelay+0x30>
	__asm volatile
 80093b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093b6:	f383 8811 	msr	BASEPRI, r3
 80093ba:	f3bf 8f6f 	isb	sy
 80093be:	f3bf 8f4f 	dsb	sy
 80093c2:	60bb      	str	r3, [r7, #8]
}
 80093c4:	bf00      	nop
 80093c6:	e7fe      	b.n	80093c6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80093c8:	f000 f884 	bl	80094d4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80093cc:	2100      	movs	r1, #0
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f000 fe06 	bl	8009fe0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80093d4:	f000 f88c 	bl	80094f0 <xTaskResumeAll>
 80093d8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d107      	bne.n	80093f0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80093e0:	4b06      	ldr	r3, [pc, #24]	; (80093fc <vTaskDelay+0x64>)
 80093e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80093e6:	601a      	str	r2, [r3, #0]
 80093e8:	f3bf 8f4f 	dsb	sy
 80093ec:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80093f0:	bf00      	nop
 80093f2:	3710      	adds	r7, #16
 80093f4:	46bd      	mov	sp, r7
 80093f6:	bd80      	pop	{r7, pc}
 80093f8:	200004b8 	.word	0x200004b8
 80093fc:	e000ed04 	.word	0xe000ed04

08009400 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009400:	b580      	push	{r7, lr}
 8009402:	b08a      	sub	sp, #40	; 0x28
 8009404:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009406:	2300      	movs	r3, #0
 8009408:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800940a:	2300      	movs	r3, #0
 800940c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800940e:	463a      	mov	r2, r7
 8009410:	1d39      	adds	r1, r7, #4
 8009412:	f107 0308 	add.w	r3, r7, #8
 8009416:	4618      	mov	r0, r3
 8009418:	f7f7 fc54 	bl	8000cc4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800941c:	6839      	ldr	r1, [r7, #0]
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	68ba      	ldr	r2, [r7, #8]
 8009422:	9202      	str	r2, [sp, #8]
 8009424:	9301      	str	r3, [sp, #4]
 8009426:	2300      	movs	r3, #0
 8009428:	9300      	str	r3, [sp, #0]
 800942a:	2300      	movs	r3, #0
 800942c:	460a      	mov	r2, r1
 800942e:	4921      	ldr	r1, [pc, #132]	; (80094b4 <vTaskStartScheduler+0xb4>)
 8009430:	4821      	ldr	r0, [pc, #132]	; (80094b8 <vTaskStartScheduler+0xb8>)
 8009432:	f7ff fe07 	bl	8009044 <xTaskCreateStatic>
 8009436:	4603      	mov	r3, r0
 8009438:	4a20      	ldr	r2, [pc, #128]	; (80094bc <vTaskStartScheduler+0xbc>)
 800943a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800943c:	4b1f      	ldr	r3, [pc, #124]	; (80094bc <vTaskStartScheduler+0xbc>)
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d002      	beq.n	800944a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009444:	2301      	movs	r3, #1
 8009446:	617b      	str	r3, [r7, #20]
 8009448:	e001      	b.n	800944e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800944a:	2300      	movs	r3, #0
 800944c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800944e:	697b      	ldr	r3, [r7, #20]
 8009450:	2b01      	cmp	r3, #1
 8009452:	d11b      	bne.n	800948c <vTaskStartScheduler+0x8c>
	__asm volatile
 8009454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009458:	f383 8811 	msr	BASEPRI, r3
 800945c:	f3bf 8f6f 	isb	sy
 8009460:	f3bf 8f4f 	dsb	sy
 8009464:	613b      	str	r3, [r7, #16]
}
 8009466:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009468:	4b15      	ldr	r3, [pc, #84]	; (80094c0 <vTaskStartScheduler+0xc0>)
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	334c      	adds	r3, #76	; 0x4c
 800946e:	4a15      	ldr	r2, [pc, #84]	; (80094c4 <vTaskStartScheduler+0xc4>)
 8009470:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009472:	4b15      	ldr	r3, [pc, #84]	; (80094c8 <vTaskStartScheduler+0xc8>)
 8009474:	f04f 32ff 	mov.w	r2, #4294967295
 8009478:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800947a:	4b14      	ldr	r3, [pc, #80]	; (80094cc <vTaskStartScheduler+0xcc>)
 800947c:	2201      	movs	r2, #1
 800947e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009480:	4b13      	ldr	r3, [pc, #76]	; (80094d0 <vTaskStartScheduler+0xd0>)
 8009482:	2200      	movs	r2, #0
 8009484:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009486:	f000 fe9b 	bl	800a1c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800948a:	e00e      	b.n	80094aa <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800948c:	697b      	ldr	r3, [r7, #20]
 800948e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009492:	d10a      	bne.n	80094aa <vTaskStartScheduler+0xaa>
	__asm volatile
 8009494:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009498:	f383 8811 	msr	BASEPRI, r3
 800949c:	f3bf 8f6f 	isb	sy
 80094a0:	f3bf 8f4f 	dsb	sy
 80094a4:	60fb      	str	r3, [r7, #12]
}
 80094a6:	bf00      	nop
 80094a8:	e7fe      	b.n	80094a8 <vTaskStartScheduler+0xa8>
}
 80094aa:	bf00      	nop
 80094ac:	3718      	adds	r7, #24
 80094ae:	46bd      	mov	sp, r7
 80094b0:	bd80      	pop	{r7, pc}
 80094b2:	bf00      	nop
 80094b4:	08018df8 	.word	0x08018df8
 80094b8:	08009ab5 	.word	0x08009ab5
 80094bc:	200004b4 	.word	0x200004b4
 80094c0:	20000390 	.word	0x20000390
 80094c4:	20000020 	.word	0x20000020
 80094c8:	200004b0 	.word	0x200004b0
 80094cc:	2000049c 	.word	0x2000049c
 80094d0:	20000494 	.word	0x20000494

080094d4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80094d4:	b480      	push	{r7}
 80094d6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80094d8:	4b04      	ldr	r3, [pc, #16]	; (80094ec <vTaskSuspendAll+0x18>)
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	3301      	adds	r3, #1
 80094de:	4a03      	ldr	r2, [pc, #12]	; (80094ec <vTaskSuspendAll+0x18>)
 80094e0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80094e2:	bf00      	nop
 80094e4:	46bd      	mov	sp, r7
 80094e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ea:	4770      	bx	lr
 80094ec:	200004b8 	.word	0x200004b8

080094f0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b084      	sub	sp, #16
 80094f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80094f6:	2300      	movs	r3, #0
 80094f8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80094fa:	2300      	movs	r3, #0
 80094fc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80094fe:	4b41      	ldr	r3, [pc, #260]	; (8009604 <xTaskResumeAll+0x114>)
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d10a      	bne.n	800951c <xTaskResumeAll+0x2c>
	__asm volatile
 8009506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800950a:	f383 8811 	msr	BASEPRI, r3
 800950e:	f3bf 8f6f 	isb	sy
 8009512:	f3bf 8f4f 	dsb	sy
 8009516:	603b      	str	r3, [r7, #0]
}
 8009518:	bf00      	nop
 800951a:	e7fe      	b.n	800951a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800951c:	f000 fef2 	bl	800a304 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009520:	4b38      	ldr	r3, [pc, #224]	; (8009604 <xTaskResumeAll+0x114>)
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	3b01      	subs	r3, #1
 8009526:	4a37      	ldr	r2, [pc, #220]	; (8009604 <xTaskResumeAll+0x114>)
 8009528:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800952a:	4b36      	ldr	r3, [pc, #216]	; (8009604 <xTaskResumeAll+0x114>)
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d161      	bne.n	80095f6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009532:	4b35      	ldr	r3, [pc, #212]	; (8009608 <xTaskResumeAll+0x118>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	2b00      	cmp	r3, #0
 8009538:	d05d      	beq.n	80095f6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800953a:	e02e      	b.n	800959a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800953c:	4b33      	ldr	r3, [pc, #204]	; (800960c <xTaskResumeAll+0x11c>)
 800953e:	68db      	ldr	r3, [r3, #12]
 8009540:	68db      	ldr	r3, [r3, #12]
 8009542:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	3318      	adds	r3, #24
 8009548:	4618      	mov	r0, r3
 800954a:	f7fe fd87 	bl	800805c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	3304      	adds	r3, #4
 8009552:	4618      	mov	r0, r3
 8009554:	f7fe fd82 	bl	800805c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800955c:	2201      	movs	r2, #1
 800955e:	409a      	lsls	r2, r3
 8009560:	4b2b      	ldr	r3, [pc, #172]	; (8009610 <xTaskResumeAll+0x120>)
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	4313      	orrs	r3, r2
 8009566:	4a2a      	ldr	r2, [pc, #168]	; (8009610 <xTaskResumeAll+0x120>)
 8009568:	6013      	str	r3, [r2, #0]
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800956e:	4613      	mov	r3, r2
 8009570:	009b      	lsls	r3, r3, #2
 8009572:	4413      	add	r3, r2
 8009574:	009b      	lsls	r3, r3, #2
 8009576:	4a27      	ldr	r2, [pc, #156]	; (8009614 <xTaskResumeAll+0x124>)
 8009578:	441a      	add	r2, r3
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	3304      	adds	r3, #4
 800957e:	4619      	mov	r1, r3
 8009580:	4610      	mov	r0, r2
 8009582:	f7fe fd0e 	bl	8007fa2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800958a:	4b23      	ldr	r3, [pc, #140]	; (8009618 <xTaskResumeAll+0x128>)
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009590:	429a      	cmp	r2, r3
 8009592:	d302      	bcc.n	800959a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8009594:	4b21      	ldr	r3, [pc, #132]	; (800961c <xTaskResumeAll+0x12c>)
 8009596:	2201      	movs	r2, #1
 8009598:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800959a:	4b1c      	ldr	r3, [pc, #112]	; (800960c <xTaskResumeAll+0x11c>)
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d1cc      	bne.n	800953c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d001      	beq.n	80095ac <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80095a8:	f000 fb3e 	bl	8009c28 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80095ac:	4b1c      	ldr	r3, [pc, #112]	; (8009620 <xTaskResumeAll+0x130>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d010      	beq.n	80095da <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80095b8:	f000 f858 	bl	800966c <xTaskIncrementTick>
 80095bc:	4603      	mov	r3, r0
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d002      	beq.n	80095c8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80095c2:	4b16      	ldr	r3, [pc, #88]	; (800961c <xTaskResumeAll+0x12c>)
 80095c4:	2201      	movs	r2, #1
 80095c6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	3b01      	subs	r3, #1
 80095cc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d1f1      	bne.n	80095b8 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80095d4:	4b12      	ldr	r3, [pc, #72]	; (8009620 <xTaskResumeAll+0x130>)
 80095d6:	2200      	movs	r2, #0
 80095d8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80095da:	4b10      	ldr	r3, [pc, #64]	; (800961c <xTaskResumeAll+0x12c>)
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d009      	beq.n	80095f6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80095e2:	2301      	movs	r3, #1
 80095e4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80095e6:	4b0f      	ldr	r3, [pc, #60]	; (8009624 <xTaskResumeAll+0x134>)
 80095e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80095ec:	601a      	str	r2, [r3, #0]
 80095ee:	f3bf 8f4f 	dsb	sy
 80095f2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80095f6:	f000 feb5 	bl	800a364 <vPortExitCritical>

	return xAlreadyYielded;
 80095fa:	68bb      	ldr	r3, [r7, #8]
}
 80095fc:	4618      	mov	r0, r3
 80095fe:	3710      	adds	r7, #16
 8009600:	46bd      	mov	sp, r7
 8009602:	bd80      	pop	{r7, pc}
 8009604:	200004b8 	.word	0x200004b8
 8009608:	20000490 	.word	0x20000490
 800960c:	20000450 	.word	0x20000450
 8009610:	20000498 	.word	0x20000498
 8009614:	20000394 	.word	0x20000394
 8009618:	20000390 	.word	0x20000390
 800961c:	200004a4 	.word	0x200004a4
 8009620:	200004a0 	.word	0x200004a0
 8009624:	e000ed04 	.word	0xe000ed04

08009628 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009628:	b480      	push	{r7}
 800962a:	b083      	sub	sp, #12
 800962c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800962e:	4b05      	ldr	r3, [pc, #20]	; (8009644 <xTaskGetTickCount+0x1c>)
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009634:	687b      	ldr	r3, [r7, #4]
}
 8009636:	4618      	mov	r0, r3
 8009638:	370c      	adds	r7, #12
 800963a:	46bd      	mov	sp, r7
 800963c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009640:	4770      	bx	lr
 8009642:	bf00      	nop
 8009644:	20000494 	.word	0x20000494

08009648 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8009648:	b580      	push	{r7, lr}
 800964a:	b082      	sub	sp, #8
 800964c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800964e:	f000 ff3b 	bl	800a4c8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8009652:	2300      	movs	r3, #0
 8009654:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8009656:	4b04      	ldr	r3, [pc, #16]	; (8009668 <xTaskGetTickCountFromISR+0x20>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800965c:	683b      	ldr	r3, [r7, #0]
}
 800965e:	4618      	mov	r0, r3
 8009660:	3708      	adds	r7, #8
 8009662:	46bd      	mov	sp, r7
 8009664:	bd80      	pop	{r7, pc}
 8009666:	bf00      	nop
 8009668:	20000494 	.word	0x20000494

0800966c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800966c:	b580      	push	{r7, lr}
 800966e:	b086      	sub	sp, #24
 8009670:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009672:	2300      	movs	r3, #0
 8009674:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009676:	4b4e      	ldr	r3, [pc, #312]	; (80097b0 <xTaskIncrementTick+0x144>)
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	2b00      	cmp	r3, #0
 800967c:	f040 808e 	bne.w	800979c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009680:	4b4c      	ldr	r3, [pc, #304]	; (80097b4 <xTaskIncrementTick+0x148>)
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	3301      	adds	r3, #1
 8009686:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009688:	4a4a      	ldr	r2, [pc, #296]	; (80097b4 <xTaskIncrementTick+0x148>)
 800968a:	693b      	ldr	r3, [r7, #16]
 800968c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800968e:	693b      	ldr	r3, [r7, #16]
 8009690:	2b00      	cmp	r3, #0
 8009692:	d120      	bne.n	80096d6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009694:	4b48      	ldr	r3, [pc, #288]	; (80097b8 <xTaskIncrementTick+0x14c>)
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	2b00      	cmp	r3, #0
 800969c:	d00a      	beq.n	80096b4 <xTaskIncrementTick+0x48>
	__asm volatile
 800969e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096a2:	f383 8811 	msr	BASEPRI, r3
 80096a6:	f3bf 8f6f 	isb	sy
 80096aa:	f3bf 8f4f 	dsb	sy
 80096ae:	603b      	str	r3, [r7, #0]
}
 80096b0:	bf00      	nop
 80096b2:	e7fe      	b.n	80096b2 <xTaskIncrementTick+0x46>
 80096b4:	4b40      	ldr	r3, [pc, #256]	; (80097b8 <xTaskIncrementTick+0x14c>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	60fb      	str	r3, [r7, #12]
 80096ba:	4b40      	ldr	r3, [pc, #256]	; (80097bc <xTaskIncrementTick+0x150>)
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	4a3e      	ldr	r2, [pc, #248]	; (80097b8 <xTaskIncrementTick+0x14c>)
 80096c0:	6013      	str	r3, [r2, #0]
 80096c2:	4a3e      	ldr	r2, [pc, #248]	; (80097bc <xTaskIncrementTick+0x150>)
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	6013      	str	r3, [r2, #0]
 80096c8:	4b3d      	ldr	r3, [pc, #244]	; (80097c0 <xTaskIncrementTick+0x154>)
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	3301      	adds	r3, #1
 80096ce:	4a3c      	ldr	r2, [pc, #240]	; (80097c0 <xTaskIncrementTick+0x154>)
 80096d0:	6013      	str	r3, [r2, #0]
 80096d2:	f000 faa9 	bl	8009c28 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80096d6:	4b3b      	ldr	r3, [pc, #236]	; (80097c4 <xTaskIncrementTick+0x158>)
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	693a      	ldr	r2, [r7, #16]
 80096dc:	429a      	cmp	r2, r3
 80096de:	d348      	bcc.n	8009772 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80096e0:	4b35      	ldr	r3, [pc, #212]	; (80097b8 <xTaskIncrementTick+0x14c>)
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d104      	bne.n	80096f4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80096ea:	4b36      	ldr	r3, [pc, #216]	; (80097c4 <xTaskIncrementTick+0x158>)
 80096ec:	f04f 32ff 	mov.w	r2, #4294967295
 80096f0:	601a      	str	r2, [r3, #0]
					break;
 80096f2:	e03e      	b.n	8009772 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096f4:	4b30      	ldr	r3, [pc, #192]	; (80097b8 <xTaskIncrementTick+0x14c>)
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	68db      	ldr	r3, [r3, #12]
 80096fa:	68db      	ldr	r3, [r3, #12]
 80096fc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	685b      	ldr	r3, [r3, #4]
 8009702:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009704:	693a      	ldr	r2, [r7, #16]
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	429a      	cmp	r2, r3
 800970a:	d203      	bcs.n	8009714 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800970c:	4a2d      	ldr	r2, [pc, #180]	; (80097c4 <xTaskIncrementTick+0x158>)
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009712:	e02e      	b.n	8009772 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009714:	68bb      	ldr	r3, [r7, #8]
 8009716:	3304      	adds	r3, #4
 8009718:	4618      	mov	r0, r3
 800971a:	f7fe fc9f 	bl	800805c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800971e:	68bb      	ldr	r3, [r7, #8]
 8009720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009722:	2b00      	cmp	r3, #0
 8009724:	d004      	beq.n	8009730 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009726:	68bb      	ldr	r3, [r7, #8]
 8009728:	3318      	adds	r3, #24
 800972a:	4618      	mov	r0, r3
 800972c:	f7fe fc96 	bl	800805c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009730:	68bb      	ldr	r3, [r7, #8]
 8009732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009734:	2201      	movs	r2, #1
 8009736:	409a      	lsls	r2, r3
 8009738:	4b23      	ldr	r3, [pc, #140]	; (80097c8 <xTaskIncrementTick+0x15c>)
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	4313      	orrs	r3, r2
 800973e:	4a22      	ldr	r2, [pc, #136]	; (80097c8 <xTaskIncrementTick+0x15c>)
 8009740:	6013      	str	r3, [r2, #0]
 8009742:	68bb      	ldr	r3, [r7, #8]
 8009744:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009746:	4613      	mov	r3, r2
 8009748:	009b      	lsls	r3, r3, #2
 800974a:	4413      	add	r3, r2
 800974c:	009b      	lsls	r3, r3, #2
 800974e:	4a1f      	ldr	r2, [pc, #124]	; (80097cc <xTaskIncrementTick+0x160>)
 8009750:	441a      	add	r2, r3
 8009752:	68bb      	ldr	r3, [r7, #8]
 8009754:	3304      	adds	r3, #4
 8009756:	4619      	mov	r1, r3
 8009758:	4610      	mov	r0, r2
 800975a:	f7fe fc22 	bl	8007fa2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800975e:	68bb      	ldr	r3, [r7, #8]
 8009760:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009762:	4b1b      	ldr	r3, [pc, #108]	; (80097d0 <xTaskIncrementTick+0x164>)
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009768:	429a      	cmp	r2, r3
 800976a:	d3b9      	bcc.n	80096e0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800976c:	2301      	movs	r3, #1
 800976e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009770:	e7b6      	b.n	80096e0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009772:	4b17      	ldr	r3, [pc, #92]	; (80097d0 <xTaskIncrementTick+0x164>)
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009778:	4914      	ldr	r1, [pc, #80]	; (80097cc <xTaskIncrementTick+0x160>)
 800977a:	4613      	mov	r3, r2
 800977c:	009b      	lsls	r3, r3, #2
 800977e:	4413      	add	r3, r2
 8009780:	009b      	lsls	r3, r3, #2
 8009782:	440b      	add	r3, r1
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	2b01      	cmp	r3, #1
 8009788:	d901      	bls.n	800978e <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800978a:	2301      	movs	r3, #1
 800978c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800978e:	4b11      	ldr	r3, [pc, #68]	; (80097d4 <xTaskIncrementTick+0x168>)
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d007      	beq.n	80097a6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8009796:	2301      	movs	r3, #1
 8009798:	617b      	str	r3, [r7, #20]
 800979a:	e004      	b.n	80097a6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800979c:	4b0e      	ldr	r3, [pc, #56]	; (80097d8 <xTaskIncrementTick+0x16c>)
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	3301      	adds	r3, #1
 80097a2:	4a0d      	ldr	r2, [pc, #52]	; (80097d8 <xTaskIncrementTick+0x16c>)
 80097a4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80097a6:	697b      	ldr	r3, [r7, #20]
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	3718      	adds	r7, #24
 80097ac:	46bd      	mov	sp, r7
 80097ae:	bd80      	pop	{r7, pc}
 80097b0:	200004b8 	.word	0x200004b8
 80097b4:	20000494 	.word	0x20000494
 80097b8:	20000448 	.word	0x20000448
 80097bc:	2000044c 	.word	0x2000044c
 80097c0:	200004a8 	.word	0x200004a8
 80097c4:	200004b0 	.word	0x200004b0
 80097c8:	20000498 	.word	0x20000498
 80097cc:	20000394 	.word	0x20000394
 80097d0:	20000390 	.word	0x20000390
 80097d4:	200004a4 	.word	0x200004a4
 80097d8:	200004a0 	.word	0x200004a0

080097dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80097dc:	b480      	push	{r7}
 80097de:	b087      	sub	sp, #28
 80097e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80097e2:	4b29      	ldr	r3, [pc, #164]	; (8009888 <vTaskSwitchContext+0xac>)
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d003      	beq.n	80097f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80097ea:	4b28      	ldr	r3, [pc, #160]	; (800988c <vTaskSwitchContext+0xb0>)
 80097ec:	2201      	movs	r2, #1
 80097ee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80097f0:	e044      	b.n	800987c <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80097f2:	4b26      	ldr	r3, [pc, #152]	; (800988c <vTaskSwitchContext+0xb0>)
 80097f4:	2200      	movs	r2, #0
 80097f6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80097f8:	4b25      	ldr	r3, [pc, #148]	; (8009890 <vTaskSwitchContext+0xb4>)
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	fab3 f383 	clz	r3, r3
 8009804:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009806:	7afb      	ldrb	r3, [r7, #11]
 8009808:	f1c3 031f 	rsb	r3, r3, #31
 800980c:	617b      	str	r3, [r7, #20]
 800980e:	4921      	ldr	r1, [pc, #132]	; (8009894 <vTaskSwitchContext+0xb8>)
 8009810:	697a      	ldr	r2, [r7, #20]
 8009812:	4613      	mov	r3, r2
 8009814:	009b      	lsls	r3, r3, #2
 8009816:	4413      	add	r3, r2
 8009818:	009b      	lsls	r3, r3, #2
 800981a:	440b      	add	r3, r1
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d10a      	bne.n	8009838 <vTaskSwitchContext+0x5c>
	__asm volatile
 8009822:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009826:	f383 8811 	msr	BASEPRI, r3
 800982a:	f3bf 8f6f 	isb	sy
 800982e:	f3bf 8f4f 	dsb	sy
 8009832:	607b      	str	r3, [r7, #4]
}
 8009834:	bf00      	nop
 8009836:	e7fe      	b.n	8009836 <vTaskSwitchContext+0x5a>
 8009838:	697a      	ldr	r2, [r7, #20]
 800983a:	4613      	mov	r3, r2
 800983c:	009b      	lsls	r3, r3, #2
 800983e:	4413      	add	r3, r2
 8009840:	009b      	lsls	r3, r3, #2
 8009842:	4a14      	ldr	r2, [pc, #80]	; (8009894 <vTaskSwitchContext+0xb8>)
 8009844:	4413      	add	r3, r2
 8009846:	613b      	str	r3, [r7, #16]
 8009848:	693b      	ldr	r3, [r7, #16]
 800984a:	685b      	ldr	r3, [r3, #4]
 800984c:	685a      	ldr	r2, [r3, #4]
 800984e:	693b      	ldr	r3, [r7, #16]
 8009850:	605a      	str	r2, [r3, #4]
 8009852:	693b      	ldr	r3, [r7, #16]
 8009854:	685a      	ldr	r2, [r3, #4]
 8009856:	693b      	ldr	r3, [r7, #16]
 8009858:	3308      	adds	r3, #8
 800985a:	429a      	cmp	r2, r3
 800985c:	d104      	bne.n	8009868 <vTaskSwitchContext+0x8c>
 800985e:	693b      	ldr	r3, [r7, #16]
 8009860:	685b      	ldr	r3, [r3, #4]
 8009862:	685a      	ldr	r2, [r3, #4]
 8009864:	693b      	ldr	r3, [r7, #16]
 8009866:	605a      	str	r2, [r3, #4]
 8009868:	693b      	ldr	r3, [r7, #16]
 800986a:	685b      	ldr	r3, [r3, #4]
 800986c:	68db      	ldr	r3, [r3, #12]
 800986e:	4a0a      	ldr	r2, [pc, #40]	; (8009898 <vTaskSwitchContext+0xbc>)
 8009870:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009872:	4b09      	ldr	r3, [pc, #36]	; (8009898 <vTaskSwitchContext+0xbc>)
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	334c      	adds	r3, #76	; 0x4c
 8009878:	4a08      	ldr	r2, [pc, #32]	; (800989c <vTaskSwitchContext+0xc0>)
 800987a:	6013      	str	r3, [r2, #0]
}
 800987c:	bf00      	nop
 800987e:	371c      	adds	r7, #28
 8009880:	46bd      	mov	sp, r7
 8009882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009886:	4770      	bx	lr
 8009888:	200004b8 	.word	0x200004b8
 800988c:	200004a4 	.word	0x200004a4
 8009890:	20000498 	.word	0x20000498
 8009894:	20000394 	.word	0x20000394
 8009898:	20000390 	.word	0x20000390
 800989c:	20000020 	.word	0x20000020

080098a0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b084      	sub	sp, #16
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
 80098a8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d10a      	bne.n	80098c6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80098b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098b4:	f383 8811 	msr	BASEPRI, r3
 80098b8:	f3bf 8f6f 	isb	sy
 80098bc:	f3bf 8f4f 	dsb	sy
 80098c0:	60fb      	str	r3, [r7, #12]
}
 80098c2:	bf00      	nop
 80098c4:	e7fe      	b.n	80098c4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80098c6:	4b07      	ldr	r3, [pc, #28]	; (80098e4 <vTaskPlaceOnEventList+0x44>)
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	3318      	adds	r3, #24
 80098cc:	4619      	mov	r1, r3
 80098ce:	6878      	ldr	r0, [r7, #4]
 80098d0:	f7fe fb8b 	bl	8007fea <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80098d4:	2101      	movs	r1, #1
 80098d6:	6838      	ldr	r0, [r7, #0]
 80098d8:	f000 fb82 	bl	8009fe0 <prvAddCurrentTaskToDelayedList>
}
 80098dc:	bf00      	nop
 80098de:	3710      	adds	r7, #16
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}
 80098e4:	20000390 	.word	0x20000390

080098e8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b086      	sub	sp, #24
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	68db      	ldr	r3, [r3, #12]
 80098f4:	68db      	ldr	r3, [r3, #12]
 80098f6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80098f8:	693b      	ldr	r3, [r7, #16]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d10a      	bne.n	8009914 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80098fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009902:	f383 8811 	msr	BASEPRI, r3
 8009906:	f3bf 8f6f 	isb	sy
 800990a:	f3bf 8f4f 	dsb	sy
 800990e:	60fb      	str	r3, [r7, #12]
}
 8009910:	bf00      	nop
 8009912:	e7fe      	b.n	8009912 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009914:	693b      	ldr	r3, [r7, #16]
 8009916:	3318      	adds	r3, #24
 8009918:	4618      	mov	r0, r3
 800991a:	f7fe fb9f 	bl	800805c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800991e:	4b1d      	ldr	r3, [pc, #116]	; (8009994 <xTaskRemoveFromEventList+0xac>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d11c      	bne.n	8009960 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009926:	693b      	ldr	r3, [r7, #16]
 8009928:	3304      	adds	r3, #4
 800992a:	4618      	mov	r0, r3
 800992c:	f7fe fb96 	bl	800805c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009930:	693b      	ldr	r3, [r7, #16]
 8009932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009934:	2201      	movs	r2, #1
 8009936:	409a      	lsls	r2, r3
 8009938:	4b17      	ldr	r3, [pc, #92]	; (8009998 <xTaskRemoveFromEventList+0xb0>)
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	4313      	orrs	r3, r2
 800993e:	4a16      	ldr	r2, [pc, #88]	; (8009998 <xTaskRemoveFromEventList+0xb0>)
 8009940:	6013      	str	r3, [r2, #0]
 8009942:	693b      	ldr	r3, [r7, #16]
 8009944:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009946:	4613      	mov	r3, r2
 8009948:	009b      	lsls	r3, r3, #2
 800994a:	4413      	add	r3, r2
 800994c:	009b      	lsls	r3, r3, #2
 800994e:	4a13      	ldr	r2, [pc, #76]	; (800999c <xTaskRemoveFromEventList+0xb4>)
 8009950:	441a      	add	r2, r3
 8009952:	693b      	ldr	r3, [r7, #16]
 8009954:	3304      	adds	r3, #4
 8009956:	4619      	mov	r1, r3
 8009958:	4610      	mov	r0, r2
 800995a:	f7fe fb22 	bl	8007fa2 <vListInsertEnd>
 800995e:	e005      	b.n	800996c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009960:	693b      	ldr	r3, [r7, #16]
 8009962:	3318      	adds	r3, #24
 8009964:	4619      	mov	r1, r3
 8009966:	480e      	ldr	r0, [pc, #56]	; (80099a0 <xTaskRemoveFromEventList+0xb8>)
 8009968:	f7fe fb1b 	bl	8007fa2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800996c:	693b      	ldr	r3, [r7, #16]
 800996e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009970:	4b0c      	ldr	r3, [pc, #48]	; (80099a4 <xTaskRemoveFromEventList+0xbc>)
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009976:	429a      	cmp	r2, r3
 8009978:	d905      	bls.n	8009986 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800997a:	2301      	movs	r3, #1
 800997c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800997e:	4b0a      	ldr	r3, [pc, #40]	; (80099a8 <xTaskRemoveFromEventList+0xc0>)
 8009980:	2201      	movs	r2, #1
 8009982:	601a      	str	r2, [r3, #0]
 8009984:	e001      	b.n	800998a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8009986:	2300      	movs	r3, #0
 8009988:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800998a:	697b      	ldr	r3, [r7, #20]
}
 800998c:	4618      	mov	r0, r3
 800998e:	3718      	adds	r7, #24
 8009990:	46bd      	mov	sp, r7
 8009992:	bd80      	pop	{r7, pc}
 8009994:	200004b8 	.word	0x200004b8
 8009998:	20000498 	.word	0x20000498
 800999c:	20000394 	.word	0x20000394
 80099a0:	20000450 	.word	0x20000450
 80099a4:	20000390 	.word	0x20000390
 80099a8:	200004a4 	.word	0x200004a4

080099ac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80099ac:	b480      	push	{r7}
 80099ae:	b083      	sub	sp, #12
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80099b4:	4b06      	ldr	r3, [pc, #24]	; (80099d0 <vTaskInternalSetTimeOutState+0x24>)
 80099b6:	681a      	ldr	r2, [r3, #0]
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80099bc:	4b05      	ldr	r3, [pc, #20]	; (80099d4 <vTaskInternalSetTimeOutState+0x28>)
 80099be:	681a      	ldr	r2, [r3, #0]
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	605a      	str	r2, [r3, #4]
}
 80099c4:	bf00      	nop
 80099c6:	370c      	adds	r7, #12
 80099c8:	46bd      	mov	sp, r7
 80099ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ce:	4770      	bx	lr
 80099d0:	200004a8 	.word	0x200004a8
 80099d4:	20000494 	.word	0x20000494

080099d8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b088      	sub	sp, #32
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
 80099e0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d10a      	bne.n	80099fe <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80099e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099ec:	f383 8811 	msr	BASEPRI, r3
 80099f0:	f3bf 8f6f 	isb	sy
 80099f4:	f3bf 8f4f 	dsb	sy
 80099f8:	613b      	str	r3, [r7, #16]
}
 80099fa:	bf00      	nop
 80099fc:	e7fe      	b.n	80099fc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d10a      	bne.n	8009a1a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8009a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a08:	f383 8811 	msr	BASEPRI, r3
 8009a0c:	f3bf 8f6f 	isb	sy
 8009a10:	f3bf 8f4f 	dsb	sy
 8009a14:	60fb      	str	r3, [r7, #12]
}
 8009a16:	bf00      	nop
 8009a18:	e7fe      	b.n	8009a18 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8009a1a:	f000 fc73 	bl	800a304 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009a1e:	4b1d      	ldr	r3, [pc, #116]	; (8009a94 <xTaskCheckForTimeOut+0xbc>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	685b      	ldr	r3, [r3, #4]
 8009a28:	69ba      	ldr	r2, [r7, #24]
 8009a2a:	1ad3      	subs	r3, r2, r3
 8009a2c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a36:	d102      	bne.n	8009a3e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009a38:	2300      	movs	r3, #0
 8009a3a:	61fb      	str	r3, [r7, #28]
 8009a3c:	e023      	b.n	8009a86 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681a      	ldr	r2, [r3, #0]
 8009a42:	4b15      	ldr	r3, [pc, #84]	; (8009a98 <xTaskCheckForTimeOut+0xc0>)
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	429a      	cmp	r2, r3
 8009a48:	d007      	beq.n	8009a5a <xTaskCheckForTimeOut+0x82>
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	685b      	ldr	r3, [r3, #4]
 8009a4e:	69ba      	ldr	r2, [r7, #24]
 8009a50:	429a      	cmp	r2, r3
 8009a52:	d302      	bcc.n	8009a5a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009a54:	2301      	movs	r3, #1
 8009a56:	61fb      	str	r3, [r7, #28]
 8009a58:	e015      	b.n	8009a86 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009a5a:	683b      	ldr	r3, [r7, #0]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	697a      	ldr	r2, [r7, #20]
 8009a60:	429a      	cmp	r2, r3
 8009a62:	d20b      	bcs.n	8009a7c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	681a      	ldr	r2, [r3, #0]
 8009a68:	697b      	ldr	r3, [r7, #20]
 8009a6a:	1ad2      	subs	r2, r2, r3
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009a70:	6878      	ldr	r0, [r7, #4]
 8009a72:	f7ff ff9b 	bl	80099ac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009a76:	2300      	movs	r3, #0
 8009a78:	61fb      	str	r3, [r7, #28]
 8009a7a:	e004      	b.n	8009a86 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	2200      	movs	r2, #0
 8009a80:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009a82:	2301      	movs	r3, #1
 8009a84:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009a86:	f000 fc6d 	bl	800a364 <vPortExitCritical>

	return xReturn;
 8009a8a:	69fb      	ldr	r3, [r7, #28]
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	3720      	adds	r7, #32
 8009a90:	46bd      	mov	sp, r7
 8009a92:	bd80      	pop	{r7, pc}
 8009a94:	20000494 	.word	0x20000494
 8009a98:	200004a8 	.word	0x200004a8

08009a9c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009a9c:	b480      	push	{r7}
 8009a9e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009aa0:	4b03      	ldr	r3, [pc, #12]	; (8009ab0 <vTaskMissedYield+0x14>)
 8009aa2:	2201      	movs	r2, #1
 8009aa4:	601a      	str	r2, [r3, #0]
}
 8009aa6:	bf00      	nop
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aae:	4770      	bx	lr
 8009ab0:	200004a4 	.word	0x200004a4

08009ab4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b082      	sub	sp, #8
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009abc:	f000 f852 	bl	8009b64 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009ac0:	4b06      	ldr	r3, [pc, #24]	; (8009adc <prvIdleTask+0x28>)
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	2b01      	cmp	r3, #1
 8009ac6:	d9f9      	bls.n	8009abc <prvIdleTask+0x8>
			{
				taskYIELD();
 8009ac8:	4b05      	ldr	r3, [pc, #20]	; (8009ae0 <prvIdleTask+0x2c>)
 8009aca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ace:	601a      	str	r2, [r3, #0]
 8009ad0:	f3bf 8f4f 	dsb	sy
 8009ad4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009ad8:	e7f0      	b.n	8009abc <prvIdleTask+0x8>
 8009ada:	bf00      	nop
 8009adc:	20000394 	.word	0x20000394
 8009ae0:	e000ed04 	.word	0xe000ed04

08009ae4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	b082      	sub	sp, #8
 8009ae8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009aea:	2300      	movs	r3, #0
 8009aec:	607b      	str	r3, [r7, #4]
 8009aee:	e00c      	b.n	8009b0a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009af0:	687a      	ldr	r2, [r7, #4]
 8009af2:	4613      	mov	r3, r2
 8009af4:	009b      	lsls	r3, r3, #2
 8009af6:	4413      	add	r3, r2
 8009af8:	009b      	lsls	r3, r3, #2
 8009afa:	4a12      	ldr	r2, [pc, #72]	; (8009b44 <prvInitialiseTaskLists+0x60>)
 8009afc:	4413      	add	r3, r2
 8009afe:	4618      	mov	r0, r3
 8009b00:	f7fe fa22 	bl	8007f48 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	3301      	adds	r3, #1
 8009b08:	607b      	str	r3, [r7, #4]
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	2b06      	cmp	r3, #6
 8009b0e:	d9ef      	bls.n	8009af0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009b10:	480d      	ldr	r0, [pc, #52]	; (8009b48 <prvInitialiseTaskLists+0x64>)
 8009b12:	f7fe fa19 	bl	8007f48 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009b16:	480d      	ldr	r0, [pc, #52]	; (8009b4c <prvInitialiseTaskLists+0x68>)
 8009b18:	f7fe fa16 	bl	8007f48 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009b1c:	480c      	ldr	r0, [pc, #48]	; (8009b50 <prvInitialiseTaskLists+0x6c>)
 8009b1e:	f7fe fa13 	bl	8007f48 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009b22:	480c      	ldr	r0, [pc, #48]	; (8009b54 <prvInitialiseTaskLists+0x70>)
 8009b24:	f7fe fa10 	bl	8007f48 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009b28:	480b      	ldr	r0, [pc, #44]	; (8009b58 <prvInitialiseTaskLists+0x74>)
 8009b2a:	f7fe fa0d 	bl	8007f48 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009b2e:	4b0b      	ldr	r3, [pc, #44]	; (8009b5c <prvInitialiseTaskLists+0x78>)
 8009b30:	4a05      	ldr	r2, [pc, #20]	; (8009b48 <prvInitialiseTaskLists+0x64>)
 8009b32:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009b34:	4b0a      	ldr	r3, [pc, #40]	; (8009b60 <prvInitialiseTaskLists+0x7c>)
 8009b36:	4a05      	ldr	r2, [pc, #20]	; (8009b4c <prvInitialiseTaskLists+0x68>)
 8009b38:	601a      	str	r2, [r3, #0]
}
 8009b3a:	bf00      	nop
 8009b3c:	3708      	adds	r7, #8
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	bd80      	pop	{r7, pc}
 8009b42:	bf00      	nop
 8009b44:	20000394 	.word	0x20000394
 8009b48:	20000420 	.word	0x20000420
 8009b4c:	20000434 	.word	0x20000434
 8009b50:	20000450 	.word	0x20000450
 8009b54:	20000464 	.word	0x20000464
 8009b58:	2000047c 	.word	0x2000047c
 8009b5c:	20000448 	.word	0x20000448
 8009b60:	2000044c 	.word	0x2000044c

08009b64 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	b082      	sub	sp, #8
 8009b68:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009b6a:	e019      	b.n	8009ba0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009b6c:	f000 fbca 	bl	800a304 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b70:	4b10      	ldr	r3, [pc, #64]	; (8009bb4 <prvCheckTasksWaitingTermination+0x50>)
 8009b72:	68db      	ldr	r3, [r3, #12]
 8009b74:	68db      	ldr	r3, [r3, #12]
 8009b76:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	3304      	adds	r3, #4
 8009b7c:	4618      	mov	r0, r3
 8009b7e:	f7fe fa6d 	bl	800805c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009b82:	4b0d      	ldr	r3, [pc, #52]	; (8009bb8 <prvCheckTasksWaitingTermination+0x54>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	3b01      	subs	r3, #1
 8009b88:	4a0b      	ldr	r2, [pc, #44]	; (8009bb8 <prvCheckTasksWaitingTermination+0x54>)
 8009b8a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009b8c:	4b0b      	ldr	r3, [pc, #44]	; (8009bbc <prvCheckTasksWaitingTermination+0x58>)
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	3b01      	subs	r3, #1
 8009b92:	4a0a      	ldr	r2, [pc, #40]	; (8009bbc <prvCheckTasksWaitingTermination+0x58>)
 8009b94:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009b96:	f000 fbe5 	bl	800a364 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009b9a:	6878      	ldr	r0, [r7, #4]
 8009b9c:	f000 f810 	bl	8009bc0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009ba0:	4b06      	ldr	r3, [pc, #24]	; (8009bbc <prvCheckTasksWaitingTermination+0x58>)
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d1e1      	bne.n	8009b6c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009ba8:	bf00      	nop
 8009baa:	bf00      	nop
 8009bac:	3708      	adds	r7, #8
 8009bae:	46bd      	mov	sp, r7
 8009bb0:	bd80      	pop	{r7, pc}
 8009bb2:	bf00      	nop
 8009bb4:	20000464 	.word	0x20000464
 8009bb8:	20000490 	.word	0x20000490
 8009bbc:	20000478 	.word	0x20000478

08009bc0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b084      	sub	sp, #16
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	334c      	adds	r3, #76	; 0x4c
 8009bcc:	4618      	mov	r0, r3
 8009bce:	f00e fa17 	bl	8018000 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d108      	bne.n	8009bee <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009be0:	4618      	mov	r0, r3
 8009be2:	f000 fd7d 	bl	800a6e0 <vPortFree>
				vPortFree( pxTCB );
 8009be6:	6878      	ldr	r0, [r7, #4]
 8009be8:	f000 fd7a 	bl	800a6e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009bec:	e018      	b.n	8009c20 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8009bf4:	2b01      	cmp	r3, #1
 8009bf6:	d103      	bne.n	8009c00 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009bf8:	6878      	ldr	r0, [r7, #4]
 8009bfa:	f000 fd71 	bl	800a6e0 <vPortFree>
	}
 8009bfe:	e00f      	b.n	8009c20 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8009c06:	2b02      	cmp	r3, #2
 8009c08:	d00a      	beq.n	8009c20 <prvDeleteTCB+0x60>
	__asm volatile
 8009c0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c0e:	f383 8811 	msr	BASEPRI, r3
 8009c12:	f3bf 8f6f 	isb	sy
 8009c16:	f3bf 8f4f 	dsb	sy
 8009c1a:	60fb      	str	r3, [r7, #12]
}
 8009c1c:	bf00      	nop
 8009c1e:	e7fe      	b.n	8009c1e <prvDeleteTCB+0x5e>
	}
 8009c20:	bf00      	nop
 8009c22:	3710      	adds	r7, #16
 8009c24:	46bd      	mov	sp, r7
 8009c26:	bd80      	pop	{r7, pc}

08009c28 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009c28:	b480      	push	{r7}
 8009c2a:	b083      	sub	sp, #12
 8009c2c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009c2e:	4b0c      	ldr	r3, [pc, #48]	; (8009c60 <prvResetNextTaskUnblockTime+0x38>)
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d104      	bne.n	8009c42 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009c38:	4b0a      	ldr	r3, [pc, #40]	; (8009c64 <prvResetNextTaskUnblockTime+0x3c>)
 8009c3a:	f04f 32ff 	mov.w	r2, #4294967295
 8009c3e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009c40:	e008      	b.n	8009c54 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c42:	4b07      	ldr	r3, [pc, #28]	; (8009c60 <prvResetNextTaskUnblockTime+0x38>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	68db      	ldr	r3, [r3, #12]
 8009c48:	68db      	ldr	r3, [r3, #12]
 8009c4a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	685b      	ldr	r3, [r3, #4]
 8009c50:	4a04      	ldr	r2, [pc, #16]	; (8009c64 <prvResetNextTaskUnblockTime+0x3c>)
 8009c52:	6013      	str	r3, [r2, #0]
}
 8009c54:	bf00      	nop
 8009c56:	370c      	adds	r7, #12
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5e:	4770      	bx	lr
 8009c60:	20000448 	.word	0x20000448
 8009c64:	200004b0 	.word	0x200004b0

08009c68 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009c68:	b480      	push	{r7}
 8009c6a:	b083      	sub	sp, #12
 8009c6c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009c6e:	4b0b      	ldr	r3, [pc, #44]	; (8009c9c <xTaskGetSchedulerState+0x34>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d102      	bne.n	8009c7c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009c76:	2301      	movs	r3, #1
 8009c78:	607b      	str	r3, [r7, #4]
 8009c7a:	e008      	b.n	8009c8e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009c7c:	4b08      	ldr	r3, [pc, #32]	; (8009ca0 <xTaskGetSchedulerState+0x38>)
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d102      	bne.n	8009c8a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009c84:	2302      	movs	r3, #2
 8009c86:	607b      	str	r3, [r7, #4]
 8009c88:	e001      	b.n	8009c8e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009c8e:	687b      	ldr	r3, [r7, #4]
	}
 8009c90:	4618      	mov	r0, r3
 8009c92:	370c      	adds	r7, #12
 8009c94:	46bd      	mov	sp, r7
 8009c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9a:	4770      	bx	lr
 8009c9c:	2000049c 	.word	0x2000049c
 8009ca0:	200004b8 	.word	0x200004b8

08009ca4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b084      	sub	sp, #16
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d05e      	beq.n	8009d78 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009cbe:	4b31      	ldr	r3, [pc, #196]	; (8009d84 <xTaskPriorityInherit+0xe0>)
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cc4:	429a      	cmp	r2, r3
 8009cc6:	d24e      	bcs.n	8009d66 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009cc8:	68bb      	ldr	r3, [r7, #8]
 8009cca:	699b      	ldr	r3, [r3, #24]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	db06      	blt.n	8009cde <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009cd0:	4b2c      	ldr	r3, [pc, #176]	; (8009d84 <xTaskPriorityInherit+0xe0>)
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cd6:	f1c3 0207 	rsb	r2, r3, #7
 8009cda:	68bb      	ldr	r3, [r7, #8]
 8009cdc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009cde:	68bb      	ldr	r3, [r7, #8]
 8009ce0:	6959      	ldr	r1, [r3, #20]
 8009ce2:	68bb      	ldr	r3, [r7, #8]
 8009ce4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ce6:	4613      	mov	r3, r2
 8009ce8:	009b      	lsls	r3, r3, #2
 8009cea:	4413      	add	r3, r2
 8009cec:	009b      	lsls	r3, r3, #2
 8009cee:	4a26      	ldr	r2, [pc, #152]	; (8009d88 <xTaskPriorityInherit+0xe4>)
 8009cf0:	4413      	add	r3, r2
 8009cf2:	4299      	cmp	r1, r3
 8009cf4:	d12f      	bne.n	8009d56 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009cf6:	68bb      	ldr	r3, [r7, #8]
 8009cf8:	3304      	adds	r3, #4
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	f7fe f9ae 	bl	800805c <uxListRemove>
 8009d00:	4603      	mov	r3, r0
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d10a      	bne.n	8009d1c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8009d06:	68bb      	ldr	r3, [r7, #8]
 8009d08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d0a:	2201      	movs	r2, #1
 8009d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8009d10:	43da      	mvns	r2, r3
 8009d12:	4b1e      	ldr	r3, [pc, #120]	; (8009d8c <xTaskPriorityInherit+0xe8>)
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	4013      	ands	r3, r2
 8009d18:	4a1c      	ldr	r2, [pc, #112]	; (8009d8c <xTaskPriorityInherit+0xe8>)
 8009d1a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009d1c:	4b19      	ldr	r3, [pc, #100]	; (8009d84 <xTaskPriorityInherit+0xe0>)
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d22:	68bb      	ldr	r3, [r7, #8]
 8009d24:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d2a:	2201      	movs	r2, #1
 8009d2c:	409a      	lsls	r2, r3
 8009d2e:	4b17      	ldr	r3, [pc, #92]	; (8009d8c <xTaskPriorityInherit+0xe8>)
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	4313      	orrs	r3, r2
 8009d34:	4a15      	ldr	r2, [pc, #84]	; (8009d8c <xTaskPriorityInherit+0xe8>)
 8009d36:	6013      	str	r3, [r2, #0]
 8009d38:	68bb      	ldr	r3, [r7, #8]
 8009d3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d3c:	4613      	mov	r3, r2
 8009d3e:	009b      	lsls	r3, r3, #2
 8009d40:	4413      	add	r3, r2
 8009d42:	009b      	lsls	r3, r3, #2
 8009d44:	4a10      	ldr	r2, [pc, #64]	; (8009d88 <xTaskPriorityInherit+0xe4>)
 8009d46:	441a      	add	r2, r3
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	3304      	adds	r3, #4
 8009d4c:	4619      	mov	r1, r3
 8009d4e:	4610      	mov	r0, r2
 8009d50:	f7fe f927 	bl	8007fa2 <vListInsertEnd>
 8009d54:	e004      	b.n	8009d60 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009d56:	4b0b      	ldr	r3, [pc, #44]	; (8009d84 <xTaskPriorityInherit+0xe0>)
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009d60:	2301      	movs	r3, #1
 8009d62:	60fb      	str	r3, [r7, #12]
 8009d64:	e008      	b.n	8009d78 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009d66:	68bb      	ldr	r3, [r7, #8]
 8009d68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009d6a:	4b06      	ldr	r3, [pc, #24]	; (8009d84 <xTaskPriorityInherit+0xe0>)
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d70:	429a      	cmp	r2, r3
 8009d72:	d201      	bcs.n	8009d78 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009d74:	2301      	movs	r3, #1
 8009d76:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009d78:	68fb      	ldr	r3, [r7, #12]
	}
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	3710      	adds	r7, #16
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	bd80      	pop	{r7, pc}
 8009d82:	bf00      	nop
 8009d84:	20000390 	.word	0x20000390
 8009d88:	20000394 	.word	0x20000394
 8009d8c:	20000498 	.word	0x20000498

08009d90 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b086      	sub	sp, #24
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d06e      	beq.n	8009e84 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009da6:	4b3a      	ldr	r3, [pc, #232]	; (8009e90 <xTaskPriorityDisinherit+0x100>)
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	693a      	ldr	r2, [r7, #16]
 8009dac:	429a      	cmp	r2, r3
 8009dae:	d00a      	beq.n	8009dc6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8009db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009db4:	f383 8811 	msr	BASEPRI, r3
 8009db8:	f3bf 8f6f 	isb	sy
 8009dbc:	f3bf 8f4f 	dsb	sy
 8009dc0:	60fb      	str	r3, [r7, #12]
}
 8009dc2:	bf00      	nop
 8009dc4:	e7fe      	b.n	8009dc4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009dc6:	693b      	ldr	r3, [r7, #16]
 8009dc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d10a      	bne.n	8009de4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8009dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dd2:	f383 8811 	msr	BASEPRI, r3
 8009dd6:	f3bf 8f6f 	isb	sy
 8009dda:	f3bf 8f4f 	dsb	sy
 8009dde:	60bb      	str	r3, [r7, #8]
}
 8009de0:	bf00      	nop
 8009de2:	e7fe      	b.n	8009de2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8009de4:	693b      	ldr	r3, [r7, #16]
 8009de6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009de8:	1e5a      	subs	r2, r3, #1
 8009dea:	693b      	ldr	r3, [r7, #16]
 8009dec:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009dee:	693b      	ldr	r3, [r7, #16]
 8009df0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009df2:	693b      	ldr	r3, [r7, #16]
 8009df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009df6:	429a      	cmp	r2, r3
 8009df8:	d044      	beq.n	8009e84 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009dfa:	693b      	ldr	r3, [r7, #16]
 8009dfc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d140      	bne.n	8009e84 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009e02:	693b      	ldr	r3, [r7, #16]
 8009e04:	3304      	adds	r3, #4
 8009e06:	4618      	mov	r0, r3
 8009e08:	f7fe f928 	bl	800805c <uxListRemove>
 8009e0c:	4603      	mov	r3, r0
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d115      	bne.n	8009e3e <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009e12:	693b      	ldr	r3, [r7, #16]
 8009e14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e16:	491f      	ldr	r1, [pc, #124]	; (8009e94 <xTaskPriorityDisinherit+0x104>)
 8009e18:	4613      	mov	r3, r2
 8009e1a:	009b      	lsls	r3, r3, #2
 8009e1c:	4413      	add	r3, r2
 8009e1e:	009b      	lsls	r3, r3, #2
 8009e20:	440b      	add	r3, r1
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d10a      	bne.n	8009e3e <xTaskPriorityDisinherit+0xae>
 8009e28:	693b      	ldr	r3, [r7, #16]
 8009e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e2c:	2201      	movs	r2, #1
 8009e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8009e32:	43da      	mvns	r2, r3
 8009e34:	4b18      	ldr	r3, [pc, #96]	; (8009e98 <xTaskPriorityDisinherit+0x108>)
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	4013      	ands	r3, r2
 8009e3a:	4a17      	ldr	r2, [pc, #92]	; (8009e98 <xTaskPriorityDisinherit+0x108>)
 8009e3c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009e3e:	693b      	ldr	r3, [r7, #16]
 8009e40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009e42:	693b      	ldr	r3, [r7, #16]
 8009e44:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e46:	693b      	ldr	r3, [r7, #16]
 8009e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e4a:	f1c3 0207 	rsb	r2, r3, #7
 8009e4e:	693b      	ldr	r3, [r7, #16]
 8009e50:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009e52:	693b      	ldr	r3, [r7, #16]
 8009e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e56:	2201      	movs	r2, #1
 8009e58:	409a      	lsls	r2, r3
 8009e5a:	4b0f      	ldr	r3, [pc, #60]	; (8009e98 <xTaskPriorityDisinherit+0x108>)
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	4313      	orrs	r3, r2
 8009e60:	4a0d      	ldr	r2, [pc, #52]	; (8009e98 <xTaskPriorityDisinherit+0x108>)
 8009e62:	6013      	str	r3, [r2, #0]
 8009e64:	693b      	ldr	r3, [r7, #16]
 8009e66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e68:	4613      	mov	r3, r2
 8009e6a:	009b      	lsls	r3, r3, #2
 8009e6c:	4413      	add	r3, r2
 8009e6e:	009b      	lsls	r3, r3, #2
 8009e70:	4a08      	ldr	r2, [pc, #32]	; (8009e94 <xTaskPriorityDisinherit+0x104>)
 8009e72:	441a      	add	r2, r3
 8009e74:	693b      	ldr	r3, [r7, #16]
 8009e76:	3304      	adds	r3, #4
 8009e78:	4619      	mov	r1, r3
 8009e7a:	4610      	mov	r0, r2
 8009e7c:	f7fe f891 	bl	8007fa2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009e80:	2301      	movs	r3, #1
 8009e82:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009e84:	697b      	ldr	r3, [r7, #20]
	}
 8009e86:	4618      	mov	r0, r3
 8009e88:	3718      	adds	r7, #24
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	bd80      	pop	{r7, pc}
 8009e8e:	bf00      	nop
 8009e90:	20000390 	.word	0x20000390
 8009e94:	20000394 	.word	0x20000394
 8009e98:	20000498 	.word	0x20000498

08009e9c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b088      	sub	sp, #32
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
 8009ea4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009eaa:	2301      	movs	r3, #1
 8009eac:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d077      	beq.n	8009fa4 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009eb4:	69bb      	ldr	r3, [r7, #24]
 8009eb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d10a      	bne.n	8009ed2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8009ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ec0:	f383 8811 	msr	BASEPRI, r3
 8009ec4:	f3bf 8f6f 	isb	sy
 8009ec8:	f3bf 8f4f 	dsb	sy
 8009ecc:	60fb      	str	r3, [r7, #12]
}
 8009ece:	bf00      	nop
 8009ed0:	e7fe      	b.n	8009ed0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009ed2:	69bb      	ldr	r3, [r7, #24]
 8009ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ed6:	683a      	ldr	r2, [r7, #0]
 8009ed8:	429a      	cmp	r2, r3
 8009eda:	d902      	bls.n	8009ee2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	61fb      	str	r3, [r7, #28]
 8009ee0:	e002      	b.n	8009ee8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009ee2:	69bb      	ldr	r3, [r7, #24]
 8009ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ee6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009ee8:	69bb      	ldr	r3, [r7, #24]
 8009eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009eec:	69fa      	ldr	r2, [r7, #28]
 8009eee:	429a      	cmp	r2, r3
 8009ef0:	d058      	beq.n	8009fa4 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009ef2:	69bb      	ldr	r3, [r7, #24]
 8009ef4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009ef6:	697a      	ldr	r2, [r7, #20]
 8009ef8:	429a      	cmp	r2, r3
 8009efa:	d153      	bne.n	8009fa4 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009efc:	4b2b      	ldr	r3, [pc, #172]	; (8009fac <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	69ba      	ldr	r2, [r7, #24]
 8009f02:	429a      	cmp	r2, r3
 8009f04:	d10a      	bne.n	8009f1c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8009f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f0a:	f383 8811 	msr	BASEPRI, r3
 8009f0e:	f3bf 8f6f 	isb	sy
 8009f12:	f3bf 8f4f 	dsb	sy
 8009f16:	60bb      	str	r3, [r7, #8]
}
 8009f18:	bf00      	nop
 8009f1a:	e7fe      	b.n	8009f1a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009f1c:	69bb      	ldr	r3, [r7, #24]
 8009f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f20:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009f22:	69bb      	ldr	r3, [r7, #24]
 8009f24:	69fa      	ldr	r2, [r7, #28]
 8009f26:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009f28:	69bb      	ldr	r3, [r7, #24]
 8009f2a:	699b      	ldr	r3, [r3, #24]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	db04      	blt.n	8009f3a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f30:	69fb      	ldr	r3, [r7, #28]
 8009f32:	f1c3 0207 	rsb	r2, r3, #7
 8009f36:	69bb      	ldr	r3, [r7, #24]
 8009f38:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009f3a:	69bb      	ldr	r3, [r7, #24]
 8009f3c:	6959      	ldr	r1, [r3, #20]
 8009f3e:	693a      	ldr	r2, [r7, #16]
 8009f40:	4613      	mov	r3, r2
 8009f42:	009b      	lsls	r3, r3, #2
 8009f44:	4413      	add	r3, r2
 8009f46:	009b      	lsls	r3, r3, #2
 8009f48:	4a19      	ldr	r2, [pc, #100]	; (8009fb0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8009f4a:	4413      	add	r3, r2
 8009f4c:	4299      	cmp	r1, r3
 8009f4e:	d129      	bne.n	8009fa4 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009f50:	69bb      	ldr	r3, [r7, #24]
 8009f52:	3304      	adds	r3, #4
 8009f54:	4618      	mov	r0, r3
 8009f56:	f7fe f881 	bl	800805c <uxListRemove>
 8009f5a:	4603      	mov	r3, r0
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d10a      	bne.n	8009f76 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8009f60:	69bb      	ldr	r3, [r7, #24]
 8009f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f64:	2201      	movs	r2, #1
 8009f66:	fa02 f303 	lsl.w	r3, r2, r3
 8009f6a:	43da      	mvns	r2, r3
 8009f6c:	4b11      	ldr	r3, [pc, #68]	; (8009fb4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	4013      	ands	r3, r2
 8009f72:	4a10      	ldr	r2, [pc, #64]	; (8009fb4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8009f74:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009f76:	69bb      	ldr	r3, [r7, #24]
 8009f78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f7a:	2201      	movs	r2, #1
 8009f7c:	409a      	lsls	r2, r3
 8009f7e:	4b0d      	ldr	r3, [pc, #52]	; (8009fb4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	4313      	orrs	r3, r2
 8009f84:	4a0b      	ldr	r2, [pc, #44]	; (8009fb4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8009f86:	6013      	str	r3, [r2, #0]
 8009f88:	69bb      	ldr	r3, [r7, #24]
 8009f8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f8c:	4613      	mov	r3, r2
 8009f8e:	009b      	lsls	r3, r3, #2
 8009f90:	4413      	add	r3, r2
 8009f92:	009b      	lsls	r3, r3, #2
 8009f94:	4a06      	ldr	r2, [pc, #24]	; (8009fb0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8009f96:	441a      	add	r2, r3
 8009f98:	69bb      	ldr	r3, [r7, #24]
 8009f9a:	3304      	adds	r3, #4
 8009f9c:	4619      	mov	r1, r3
 8009f9e:	4610      	mov	r0, r2
 8009fa0:	f7fd ffff 	bl	8007fa2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009fa4:	bf00      	nop
 8009fa6:	3720      	adds	r7, #32
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	bd80      	pop	{r7, pc}
 8009fac:	20000390 	.word	0x20000390
 8009fb0:	20000394 	.word	0x20000394
 8009fb4:	20000498 	.word	0x20000498

08009fb8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009fb8:	b480      	push	{r7}
 8009fba:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009fbc:	4b07      	ldr	r3, [pc, #28]	; (8009fdc <pvTaskIncrementMutexHeldCount+0x24>)
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d004      	beq.n	8009fce <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009fc4:	4b05      	ldr	r3, [pc, #20]	; (8009fdc <pvTaskIncrementMutexHeldCount+0x24>)
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009fca:	3201      	adds	r2, #1
 8009fcc:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8009fce:	4b03      	ldr	r3, [pc, #12]	; (8009fdc <pvTaskIncrementMutexHeldCount+0x24>)
 8009fd0:	681b      	ldr	r3, [r3, #0]
	}
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fda:	4770      	bx	lr
 8009fdc:	20000390 	.word	0x20000390

08009fe0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b084      	sub	sp, #16
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
 8009fe8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009fea:	4b29      	ldr	r3, [pc, #164]	; (800a090 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ff0:	4b28      	ldr	r3, [pc, #160]	; (800a094 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	3304      	adds	r3, #4
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f7fe f830 	bl	800805c <uxListRemove>
 8009ffc:	4603      	mov	r3, r0
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d10b      	bne.n	800a01a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a002:	4b24      	ldr	r3, [pc, #144]	; (800a094 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a008:	2201      	movs	r2, #1
 800a00a:	fa02 f303 	lsl.w	r3, r2, r3
 800a00e:	43da      	mvns	r2, r3
 800a010:	4b21      	ldr	r3, [pc, #132]	; (800a098 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	4013      	ands	r3, r2
 800a016:	4a20      	ldr	r2, [pc, #128]	; (800a098 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a018:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a020:	d10a      	bne.n	800a038 <prvAddCurrentTaskToDelayedList+0x58>
 800a022:	683b      	ldr	r3, [r7, #0]
 800a024:	2b00      	cmp	r3, #0
 800a026:	d007      	beq.n	800a038 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a028:	4b1a      	ldr	r3, [pc, #104]	; (800a094 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	3304      	adds	r3, #4
 800a02e:	4619      	mov	r1, r3
 800a030:	481a      	ldr	r0, [pc, #104]	; (800a09c <prvAddCurrentTaskToDelayedList+0xbc>)
 800a032:	f7fd ffb6 	bl	8007fa2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a036:	e026      	b.n	800a086 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a038:	68fa      	ldr	r2, [r7, #12]
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	4413      	add	r3, r2
 800a03e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a040:	4b14      	ldr	r3, [pc, #80]	; (800a094 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	68ba      	ldr	r2, [r7, #8]
 800a046:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a048:	68ba      	ldr	r2, [r7, #8]
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	429a      	cmp	r2, r3
 800a04e:	d209      	bcs.n	800a064 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a050:	4b13      	ldr	r3, [pc, #76]	; (800a0a0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a052:	681a      	ldr	r2, [r3, #0]
 800a054:	4b0f      	ldr	r3, [pc, #60]	; (800a094 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	3304      	adds	r3, #4
 800a05a:	4619      	mov	r1, r3
 800a05c:	4610      	mov	r0, r2
 800a05e:	f7fd ffc4 	bl	8007fea <vListInsert>
}
 800a062:	e010      	b.n	800a086 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a064:	4b0f      	ldr	r3, [pc, #60]	; (800a0a4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a066:	681a      	ldr	r2, [r3, #0]
 800a068:	4b0a      	ldr	r3, [pc, #40]	; (800a094 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	3304      	adds	r3, #4
 800a06e:	4619      	mov	r1, r3
 800a070:	4610      	mov	r0, r2
 800a072:	f7fd ffba 	bl	8007fea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a076:	4b0c      	ldr	r3, [pc, #48]	; (800a0a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	68ba      	ldr	r2, [r7, #8]
 800a07c:	429a      	cmp	r2, r3
 800a07e:	d202      	bcs.n	800a086 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a080:	4a09      	ldr	r2, [pc, #36]	; (800a0a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a082:	68bb      	ldr	r3, [r7, #8]
 800a084:	6013      	str	r3, [r2, #0]
}
 800a086:	bf00      	nop
 800a088:	3710      	adds	r7, #16
 800a08a:	46bd      	mov	sp, r7
 800a08c:	bd80      	pop	{r7, pc}
 800a08e:	bf00      	nop
 800a090:	20000494 	.word	0x20000494
 800a094:	20000390 	.word	0x20000390
 800a098:	20000498 	.word	0x20000498
 800a09c:	2000047c 	.word	0x2000047c
 800a0a0:	2000044c 	.word	0x2000044c
 800a0a4:	20000448 	.word	0x20000448
 800a0a8:	200004b0 	.word	0x200004b0

0800a0ac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a0ac:	b480      	push	{r7}
 800a0ae:	b085      	sub	sp, #20
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	60f8      	str	r0, [r7, #12]
 800a0b4:	60b9      	str	r1, [r7, #8]
 800a0b6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	3b04      	subs	r3, #4
 800a0bc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a0c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	3b04      	subs	r3, #4
 800a0ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a0cc:	68bb      	ldr	r3, [r7, #8]
 800a0ce:	f023 0201 	bic.w	r2, r3, #1
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	3b04      	subs	r3, #4
 800a0da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a0dc:	4a0c      	ldr	r2, [pc, #48]	; (800a110 <pxPortInitialiseStack+0x64>)
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	3b14      	subs	r3, #20
 800a0e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a0e8:	687a      	ldr	r2, [r7, #4]
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	3b04      	subs	r3, #4
 800a0f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	f06f 0202 	mvn.w	r2, #2
 800a0fa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	3b20      	subs	r3, #32
 800a100:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a102:	68fb      	ldr	r3, [r7, #12]
}
 800a104:	4618      	mov	r0, r3
 800a106:	3714      	adds	r7, #20
 800a108:	46bd      	mov	sp, r7
 800a10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10e:	4770      	bx	lr
 800a110:	0800a115 	.word	0x0800a115

0800a114 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a114:	b480      	push	{r7}
 800a116:	b085      	sub	sp, #20
 800a118:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a11a:	2300      	movs	r3, #0
 800a11c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a11e:	4b12      	ldr	r3, [pc, #72]	; (800a168 <prvTaskExitError+0x54>)
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a126:	d00a      	beq.n	800a13e <prvTaskExitError+0x2a>
	__asm volatile
 800a128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a12c:	f383 8811 	msr	BASEPRI, r3
 800a130:	f3bf 8f6f 	isb	sy
 800a134:	f3bf 8f4f 	dsb	sy
 800a138:	60fb      	str	r3, [r7, #12]
}
 800a13a:	bf00      	nop
 800a13c:	e7fe      	b.n	800a13c <prvTaskExitError+0x28>
	__asm volatile
 800a13e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a142:	f383 8811 	msr	BASEPRI, r3
 800a146:	f3bf 8f6f 	isb	sy
 800a14a:	f3bf 8f4f 	dsb	sy
 800a14e:	60bb      	str	r3, [r7, #8]
}
 800a150:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a152:	bf00      	nop
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d0fc      	beq.n	800a154 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a15a:	bf00      	nop
 800a15c:	bf00      	nop
 800a15e:	3714      	adds	r7, #20
 800a160:	46bd      	mov	sp, r7
 800a162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a166:	4770      	bx	lr
 800a168:	20000010 	.word	0x20000010
 800a16c:	00000000 	.word	0x00000000

0800a170 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a170:	4b07      	ldr	r3, [pc, #28]	; (800a190 <pxCurrentTCBConst2>)
 800a172:	6819      	ldr	r1, [r3, #0]
 800a174:	6808      	ldr	r0, [r1, #0]
 800a176:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a17a:	f380 8809 	msr	PSP, r0
 800a17e:	f3bf 8f6f 	isb	sy
 800a182:	f04f 0000 	mov.w	r0, #0
 800a186:	f380 8811 	msr	BASEPRI, r0
 800a18a:	4770      	bx	lr
 800a18c:	f3af 8000 	nop.w

0800a190 <pxCurrentTCBConst2>:
 800a190:	20000390 	.word	0x20000390
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a194:	bf00      	nop
 800a196:	bf00      	nop

0800a198 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a198:	4808      	ldr	r0, [pc, #32]	; (800a1bc <prvPortStartFirstTask+0x24>)
 800a19a:	6800      	ldr	r0, [r0, #0]
 800a19c:	6800      	ldr	r0, [r0, #0]
 800a19e:	f380 8808 	msr	MSP, r0
 800a1a2:	f04f 0000 	mov.w	r0, #0
 800a1a6:	f380 8814 	msr	CONTROL, r0
 800a1aa:	b662      	cpsie	i
 800a1ac:	b661      	cpsie	f
 800a1ae:	f3bf 8f4f 	dsb	sy
 800a1b2:	f3bf 8f6f 	isb	sy
 800a1b6:	df00      	svc	0
 800a1b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a1ba:	bf00      	nop
 800a1bc:	e000ed08 	.word	0xe000ed08

0800a1c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b086      	sub	sp, #24
 800a1c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a1c6:	4b46      	ldr	r3, [pc, #280]	; (800a2e0 <xPortStartScheduler+0x120>)
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	4a46      	ldr	r2, [pc, #280]	; (800a2e4 <xPortStartScheduler+0x124>)
 800a1cc:	4293      	cmp	r3, r2
 800a1ce:	d10a      	bne.n	800a1e6 <xPortStartScheduler+0x26>
	__asm volatile
 800a1d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1d4:	f383 8811 	msr	BASEPRI, r3
 800a1d8:	f3bf 8f6f 	isb	sy
 800a1dc:	f3bf 8f4f 	dsb	sy
 800a1e0:	613b      	str	r3, [r7, #16]
}
 800a1e2:	bf00      	nop
 800a1e4:	e7fe      	b.n	800a1e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a1e6:	4b3e      	ldr	r3, [pc, #248]	; (800a2e0 <xPortStartScheduler+0x120>)
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	4a3f      	ldr	r2, [pc, #252]	; (800a2e8 <xPortStartScheduler+0x128>)
 800a1ec:	4293      	cmp	r3, r2
 800a1ee:	d10a      	bne.n	800a206 <xPortStartScheduler+0x46>
	__asm volatile
 800a1f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1f4:	f383 8811 	msr	BASEPRI, r3
 800a1f8:	f3bf 8f6f 	isb	sy
 800a1fc:	f3bf 8f4f 	dsb	sy
 800a200:	60fb      	str	r3, [r7, #12]
}
 800a202:	bf00      	nop
 800a204:	e7fe      	b.n	800a204 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a206:	4b39      	ldr	r3, [pc, #228]	; (800a2ec <xPortStartScheduler+0x12c>)
 800a208:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a20a:	697b      	ldr	r3, [r7, #20]
 800a20c:	781b      	ldrb	r3, [r3, #0]
 800a20e:	b2db      	uxtb	r3, r3
 800a210:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a212:	697b      	ldr	r3, [r7, #20]
 800a214:	22ff      	movs	r2, #255	; 0xff
 800a216:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a218:	697b      	ldr	r3, [r7, #20]
 800a21a:	781b      	ldrb	r3, [r3, #0]
 800a21c:	b2db      	uxtb	r3, r3
 800a21e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a220:	78fb      	ldrb	r3, [r7, #3]
 800a222:	b2db      	uxtb	r3, r3
 800a224:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a228:	b2da      	uxtb	r2, r3
 800a22a:	4b31      	ldr	r3, [pc, #196]	; (800a2f0 <xPortStartScheduler+0x130>)
 800a22c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a22e:	4b31      	ldr	r3, [pc, #196]	; (800a2f4 <xPortStartScheduler+0x134>)
 800a230:	2207      	movs	r2, #7
 800a232:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a234:	e009      	b.n	800a24a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a236:	4b2f      	ldr	r3, [pc, #188]	; (800a2f4 <xPortStartScheduler+0x134>)
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	3b01      	subs	r3, #1
 800a23c:	4a2d      	ldr	r2, [pc, #180]	; (800a2f4 <xPortStartScheduler+0x134>)
 800a23e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a240:	78fb      	ldrb	r3, [r7, #3]
 800a242:	b2db      	uxtb	r3, r3
 800a244:	005b      	lsls	r3, r3, #1
 800a246:	b2db      	uxtb	r3, r3
 800a248:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a24a:	78fb      	ldrb	r3, [r7, #3]
 800a24c:	b2db      	uxtb	r3, r3
 800a24e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a252:	2b80      	cmp	r3, #128	; 0x80
 800a254:	d0ef      	beq.n	800a236 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a256:	4b27      	ldr	r3, [pc, #156]	; (800a2f4 <xPortStartScheduler+0x134>)
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	f1c3 0307 	rsb	r3, r3, #7
 800a25e:	2b04      	cmp	r3, #4
 800a260:	d00a      	beq.n	800a278 <xPortStartScheduler+0xb8>
	__asm volatile
 800a262:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a266:	f383 8811 	msr	BASEPRI, r3
 800a26a:	f3bf 8f6f 	isb	sy
 800a26e:	f3bf 8f4f 	dsb	sy
 800a272:	60bb      	str	r3, [r7, #8]
}
 800a274:	bf00      	nop
 800a276:	e7fe      	b.n	800a276 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a278:	4b1e      	ldr	r3, [pc, #120]	; (800a2f4 <xPortStartScheduler+0x134>)
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	021b      	lsls	r3, r3, #8
 800a27e:	4a1d      	ldr	r2, [pc, #116]	; (800a2f4 <xPortStartScheduler+0x134>)
 800a280:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a282:	4b1c      	ldr	r3, [pc, #112]	; (800a2f4 <xPortStartScheduler+0x134>)
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a28a:	4a1a      	ldr	r2, [pc, #104]	; (800a2f4 <xPortStartScheduler+0x134>)
 800a28c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	b2da      	uxtb	r2, r3
 800a292:	697b      	ldr	r3, [r7, #20]
 800a294:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a296:	4b18      	ldr	r3, [pc, #96]	; (800a2f8 <xPortStartScheduler+0x138>)
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	4a17      	ldr	r2, [pc, #92]	; (800a2f8 <xPortStartScheduler+0x138>)
 800a29c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a2a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a2a2:	4b15      	ldr	r3, [pc, #84]	; (800a2f8 <xPortStartScheduler+0x138>)
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	4a14      	ldr	r2, [pc, #80]	; (800a2f8 <xPortStartScheduler+0x138>)
 800a2a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a2ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a2ae:	f000 f8dd 	bl	800a46c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a2b2:	4b12      	ldr	r3, [pc, #72]	; (800a2fc <xPortStartScheduler+0x13c>)
 800a2b4:	2200      	movs	r2, #0
 800a2b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a2b8:	f000 f8fc 	bl	800a4b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a2bc:	4b10      	ldr	r3, [pc, #64]	; (800a300 <xPortStartScheduler+0x140>)
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	4a0f      	ldr	r2, [pc, #60]	; (800a300 <xPortStartScheduler+0x140>)
 800a2c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a2c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a2c8:	f7ff ff66 	bl	800a198 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a2cc:	f7ff fa86 	bl	80097dc <vTaskSwitchContext>
	prvTaskExitError();
 800a2d0:	f7ff ff20 	bl	800a114 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a2d4:	2300      	movs	r3, #0
}
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	3718      	adds	r7, #24
 800a2da:	46bd      	mov	sp, r7
 800a2dc:	bd80      	pop	{r7, pc}
 800a2de:	bf00      	nop
 800a2e0:	e000ed00 	.word	0xe000ed00
 800a2e4:	410fc271 	.word	0x410fc271
 800a2e8:	410fc270 	.word	0x410fc270
 800a2ec:	e000e400 	.word	0xe000e400
 800a2f0:	200004bc 	.word	0x200004bc
 800a2f4:	200004c0 	.word	0x200004c0
 800a2f8:	e000ed20 	.word	0xe000ed20
 800a2fc:	20000010 	.word	0x20000010
 800a300:	e000ef34 	.word	0xe000ef34

0800a304 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a304:	b480      	push	{r7}
 800a306:	b083      	sub	sp, #12
 800a308:	af00      	add	r7, sp, #0
	__asm volatile
 800a30a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a30e:	f383 8811 	msr	BASEPRI, r3
 800a312:	f3bf 8f6f 	isb	sy
 800a316:	f3bf 8f4f 	dsb	sy
 800a31a:	607b      	str	r3, [r7, #4]
}
 800a31c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a31e:	4b0f      	ldr	r3, [pc, #60]	; (800a35c <vPortEnterCritical+0x58>)
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	3301      	adds	r3, #1
 800a324:	4a0d      	ldr	r2, [pc, #52]	; (800a35c <vPortEnterCritical+0x58>)
 800a326:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a328:	4b0c      	ldr	r3, [pc, #48]	; (800a35c <vPortEnterCritical+0x58>)
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	2b01      	cmp	r3, #1
 800a32e:	d10f      	bne.n	800a350 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a330:	4b0b      	ldr	r3, [pc, #44]	; (800a360 <vPortEnterCritical+0x5c>)
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	b2db      	uxtb	r3, r3
 800a336:	2b00      	cmp	r3, #0
 800a338:	d00a      	beq.n	800a350 <vPortEnterCritical+0x4c>
	__asm volatile
 800a33a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a33e:	f383 8811 	msr	BASEPRI, r3
 800a342:	f3bf 8f6f 	isb	sy
 800a346:	f3bf 8f4f 	dsb	sy
 800a34a:	603b      	str	r3, [r7, #0]
}
 800a34c:	bf00      	nop
 800a34e:	e7fe      	b.n	800a34e <vPortEnterCritical+0x4a>
	}
}
 800a350:	bf00      	nop
 800a352:	370c      	adds	r7, #12
 800a354:	46bd      	mov	sp, r7
 800a356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35a:	4770      	bx	lr
 800a35c:	20000010 	.word	0x20000010
 800a360:	e000ed04 	.word	0xe000ed04

0800a364 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a364:	b480      	push	{r7}
 800a366:	b083      	sub	sp, #12
 800a368:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a36a:	4b12      	ldr	r3, [pc, #72]	; (800a3b4 <vPortExitCritical+0x50>)
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d10a      	bne.n	800a388 <vPortExitCritical+0x24>
	__asm volatile
 800a372:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a376:	f383 8811 	msr	BASEPRI, r3
 800a37a:	f3bf 8f6f 	isb	sy
 800a37e:	f3bf 8f4f 	dsb	sy
 800a382:	607b      	str	r3, [r7, #4]
}
 800a384:	bf00      	nop
 800a386:	e7fe      	b.n	800a386 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a388:	4b0a      	ldr	r3, [pc, #40]	; (800a3b4 <vPortExitCritical+0x50>)
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	3b01      	subs	r3, #1
 800a38e:	4a09      	ldr	r2, [pc, #36]	; (800a3b4 <vPortExitCritical+0x50>)
 800a390:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a392:	4b08      	ldr	r3, [pc, #32]	; (800a3b4 <vPortExitCritical+0x50>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	2b00      	cmp	r3, #0
 800a398:	d105      	bne.n	800a3a6 <vPortExitCritical+0x42>
 800a39a:	2300      	movs	r3, #0
 800a39c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	f383 8811 	msr	BASEPRI, r3
}
 800a3a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a3a6:	bf00      	nop
 800a3a8:	370c      	adds	r7, #12
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b0:	4770      	bx	lr
 800a3b2:	bf00      	nop
 800a3b4:	20000010 	.word	0x20000010
	...

0800a3c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a3c0:	f3ef 8009 	mrs	r0, PSP
 800a3c4:	f3bf 8f6f 	isb	sy
 800a3c8:	4b15      	ldr	r3, [pc, #84]	; (800a420 <pxCurrentTCBConst>)
 800a3ca:	681a      	ldr	r2, [r3, #0]
 800a3cc:	f01e 0f10 	tst.w	lr, #16
 800a3d0:	bf08      	it	eq
 800a3d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a3d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3da:	6010      	str	r0, [r2, #0]
 800a3dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a3e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a3e4:	f380 8811 	msr	BASEPRI, r0
 800a3e8:	f3bf 8f4f 	dsb	sy
 800a3ec:	f3bf 8f6f 	isb	sy
 800a3f0:	f7ff f9f4 	bl	80097dc <vTaskSwitchContext>
 800a3f4:	f04f 0000 	mov.w	r0, #0
 800a3f8:	f380 8811 	msr	BASEPRI, r0
 800a3fc:	bc09      	pop	{r0, r3}
 800a3fe:	6819      	ldr	r1, [r3, #0]
 800a400:	6808      	ldr	r0, [r1, #0]
 800a402:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a406:	f01e 0f10 	tst.w	lr, #16
 800a40a:	bf08      	it	eq
 800a40c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a410:	f380 8809 	msr	PSP, r0
 800a414:	f3bf 8f6f 	isb	sy
 800a418:	4770      	bx	lr
 800a41a:	bf00      	nop
 800a41c:	f3af 8000 	nop.w

0800a420 <pxCurrentTCBConst>:
 800a420:	20000390 	.word	0x20000390
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a424:	bf00      	nop
 800a426:	bf00      	nop

0800a428 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a428:	b580      	push	{r7, lr}
 800a42a:	b082      	sub	sp, #8
 800a42c:	af00      	add	r7, sp, #0
	__asm volatile
 800a42e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a432:	f383 8811 	msr	BASEPRI, r3
 800a436:	f3bf 8f6f 	isb	sy
 800a43a:	f3bf 8f4f 	dsb	sy
 800a43e:	607b      	str	r3, [r7, #4]
}
 800a440:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a442:	f7ff f913 	bl	800966c <xTaskIncrementTick>
 800a446:	4603      	mov	r3, r0
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d003      	beq.n	800a454 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a44c:	4b06      	ldr	r3, [pc, #24]	; (800a468 <SysTick_Handler+0x40>)
 800a44e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a452:	601a      	str	r2, [r3, #0]
 800a454:	2300      	movs	r3, #0
 800a456:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	f383 8811 	msr	BASEPRI, r3
}
 800a45e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a460:	bf00      	nop
 800a462:	3708      	adds	r7, #8
 800a464:	46bd      	mov	sp, r7
 800a466:	bd80      	pop	{r7, pc}
 800a468:	e000ed04 	.word	0xe000ed04

0800a46c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a46c:	b480      	push	{r7}
 800a46e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a470:	4b0b      	ldr	r3, [pc, #44]	; (800a4a0 <vPortSetupTimerInterrupt+0x34>)
 800a472:	2200      	movs	r2, #0
 800a474:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a476:	4b0b      	ldr	r3, [pc, #44]	; (800a4a4 <vPortSetupTimerInterrupt+0x38>)
 800a478:	2200      	movs	r2, #0
 800a47a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a47c:	4b0a      	ldr	r3, [pc, #40]	; (800a4a8 <vPortSetupTimerInterrupt+0x3c>)
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	4a0a      	ldr	r2, [pc, #40]	; (800a4ac <vPortSetupTimerInterrupt+0x40>)
 800a482:	fba2 2303 	umull	r2, r3, r2, r3
 800a486:	099b      	lsrs	r3, r3, #6
 800a488:	4a09      	ldr	r2, [pc, #36]	; (800a4b0 <vPortSetupTimerInterrupt+0x44>)
 800a48a:	3b01      	subs	r3, #1
 800a48c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a48e:	4b04      	ldr	r3, [pc, #16]	; (800a4a0 <vPortSetupTimerInterrupt+0x34>)
 800a490:	2207      	movs	r2, #7
 800a492:	601a      	str	r2, [r3, #0]
}
 800a494:	bf00      	nop
 800a496:	46bd      	mov	sp, r7
 800a498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49c:	4770      	bx	lr
 800a49e:	bf00      	nop
 800a4a0:	e000e010 	.word	0xe000e010
 800a4a4:	e000e018 	.word	0xe000e018
 800a4a8:	20000004 	.word	0x20000004
 800a4ac:	10624dd3 	.word	0x10624dd3
 800a4b0:	e000e014 	.word	0xe000e014

0800a4b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a4b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a4c4 <vPortEnableVFP+0x10>
 800a4b8:	6801      	ldr	r1, [r0, #0]
 800a4ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a4be:	6001      	str	r1, [r0, #0]
 800a4c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a4c2:	bf00      	nop
 800a4c4:	e000ed88 	.word	0xe000ed88

0800a4c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a4c8:	b480      	push	{r7}
 800a4ca:	b085      	sub	sp, #20
 800a4cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a4ce:	f3ef 8305 	mrs	r3, IPSR
 800a4d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	2b0f      	cmp	r3, #15
 800a4d8:	d914      	bls.n	800a504 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a4da:	4a17      	ldr	r2, [pc, #92]	; (800a538 <vPortValidateInterruptPriority+0x70>)
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	4413      	add	r3, r2
 800a4e0:	781b      	ldrb	r3, [r3, #0]
 800a4e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a4e4:	4b15      	ldr	r3, [pc, #84]	; (800a53c <vPortValidateInterruptPriority+0x74>)
 800a4e6:	781b      	ldrb	r3, [r3, #0]
 800a4e8:	7afa      	ldrb	r2, [r7, #11]
 800a4ea:	429a      	cmp	r2, r3
 800a4ec:	d20a      	bcs.n	800a504 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a4ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4f2:	f383 8811 	msr	BASEPRI, r3
 800a4f6:	f3bf 8f6f 	isb	sy
 800a4fa:	f3bf 8f4f 	dsb	sy
 800a4fe:	607b      	str	r3, [r7, #4]
}
 800a500:	bf00      	nop
 800a502:	e7fe      	b.n	800a502 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a504:	4b0e      	ldr	r3, [pc, #56]	; (800a540 <vPortValidateInterruptPriority+0x78>)
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a50c:	4b0d      	ldr	r3, [pc, #52]	; (800a544 <vPortValidateInterruptPriority+0x7c>)
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	429a      	cmp	r2, r3
 800a512:	d90a      	bls.n	800a52a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a514:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a518:	f383 8811 	msr	BASEPRI, r3
 800a51c:	f3bf 8f6f 	isb	sy
 800a520:	f3bf 8f4f 	dsb	sy
 800a524:	603b      	str	r3, [r7, #0]
}
 800a526:	bf00      	nop
 800a528:	e7fe      	b.n	800a528 <vPortValidateInterruptPriority+0x60>
	}
 800a52a:	bf00      	nop
 800a52c:	3714      	adds	r7, #20
 800a52e:	46bd      	mov	sp, r7
 800a530:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a534:	4770      	bx	lr
 800a536:	bf00      	nop
 800a538:	e000e3f0 	.word	0xe000e3f0
 800a53c:	200004bc 	.word	0x200004bc
 800a540:	e000ed0c 	.word	0xe000ed0c
 800a544:	200004c0 	.word	0x200004c0

0800a548 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b08a      	sub	sp, #40	; 0x28
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a550:	2300      	movs	r3, #0
 800a552:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a554:	f7fe ffbe 	bl	80094d4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a558:	4b5b      	ldr	r3, [pc, #364]	; (800a6c8 <pvPortMalloc+0x180>)
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d101      	bne.n	800a564 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a560:	f000 f92c 	bl	800a7bc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a564:	4b59      	ldr	r3, [pc, #356]	; (800a6cc <pvPortMalloc+0x184>)
 800a566:	681a      	ldr	r2, [r3, #0]
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	4013      	ands	r3, r2
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	f040 8093 	bne.w	800a698 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d01d      	beq.n	800a5b4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a578:	2208      	movs	r2, #8
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	4413      	add	r3, r2
 800a57e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	f003 0307 	and.w	r3, r3, #7
 800a586:	2b00      	cmp	r3, #0
 800a588:	d014      	beq.n	800a5b4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	f023 0307 	bic.w	r3, r3, #7
 800a590:	3308      	adds	r3, #8
 800a592:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	f003 0307 	and.w	r3, r3, #7
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d00a      	beq.n	800a5b4 <pvPortMalloc+0x6c>
	__asm volatile
 800a59e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5a2:	f383 8811 	msr	BASEPRI, r3
 800a5a6:	f3bf 8f6f 	isb	sy
 800a5aa:	f3bf 8f4f 	dsb	sy
 800a5ae:	617b      	str	r3, [r7, #20]
}
 800a5b0:	bf00      	nop
 800a5b2:	e7fe      	b.n	800a5b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d06e      	beq.n	800a698 <pvPortMalloc+0x150>
 800a5ba:	4b45      	ldr	r3, [pc, #276]	; (800a6d0 <pvPortMalloc+0x188>)
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	687a      	ldr	r2, [r7, #4]
 800a5c0:	429a      	cmp	r2, r3
 800a5c2:	d869      	bhi.n	800a698 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a5c4:	4b43      	ldr	r3, [pc, #268]	; (800a6d4 <pvPortMalloc+0x18c>)
 800a5c6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a5c8:	4b42      	ldr	r3, [pc, #264]	; (800a6d4 <pvPortMalloc+0x18c>)
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a5ce:	e004      	b.n	800a5da <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a5d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5d2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a5d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a5da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5dc:	685b      	ldr	r3, [r3, #4]
 800a5de:	687a      	ldr	r2, [r7, #4]
 800a5e0:	429a      	cmp	r2, r3
 800a5e2:	d903      	bls.n	800a5ec <pvPortMalloc+0xa4>
 800a5e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d1f1      	bne.n	800a5d0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a5ec:	4b36      	ldr	r3, [pc, #216]	; (800a6c8 <pvPortMalloc+0x180>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a5f2:	429a      	cmp	r2, r3
 800a5f4:	d050      	beq.n	800a698 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a5f6:	6a3b      	ldr	r3, [r7, #32]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	2208      	movs	r2, #8
 800a5fc:	4413      	add	r3, r2
 800a5fe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a602:	681a      	ldr	r2, [r3, #0]
 800a604:	6a3b      	ldr	r3, [r7, #32]
 800a606:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a60a:	685a      	ldr	r2, [r3, #4]
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	1ad2      	subs	r2, r2, r3
 800a610:	2308      	movs	r3, #8
 800a612:	005b      	lsls	r3, r3, #1
 800a614:	429a      	cmp	r2, r3
 800a616:	d91f      	bls.n	800a658 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a618:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	4413      	add	r3, r2
 800a61e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a620:	69bb      	ldr	r3, [r7, #24]
 800a622:	f003 0307 	and.w	r3, r3, #7
 800a626:	2b00      	cmp	r3, #0
 800a628:	d00a      	beq.n	800a640 <pvPortMalloc+0xf8>
	__asm volatile
 800a62a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a62e:	f383 8811 	msr	BASEPRI, r3
 800a632:	f3bf 8f6f 	isb	sy
 800a636:	f3bf 8f4f 	dsb	sy
 800a63a:	613b      	str	r3, [r7, #16]
}
 800a63c:	bf00      	nop
 800a63e:	e7fe      	b.n	800a63e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a642:	685a      	ldr	r2, [r3, #4]
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	1ad2      	subs	r2, r2, r3
 800a648:	69bb      	ldr	r3, [r7, #24]
 800a64a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a64c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a64e:	687a      	ldr	r2, [r7, #4]
 800a650:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a652:	69b8      	ldr	r0, [r7, #24]
 800a654:	f000 f914 	bl	800a880 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a658:	4b1d      	ldr	r3, [pc, #116]	; (800a6d0 <pvPortMalloc+0x188>)
 800a65a:	681a      	ldr	r2, [r3, #0]
 800a65c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a65e:	685b      	ldr	r3, [r3, #4]
 800a660:	1ad3      	subs	r3, r2, r3
 800a662:	4a1b      	ldr	r2, [pc, #108]	; (800a6d0 <pvPortMalloc+0x188>)
 800a664:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a666:	4b1a      	ldr	r3, [pc, #104]	; (800a6d0 <pvPortMalloc+0x188>)
 800a668:	681a      	ldr	r2, [r3, #0]
 800a66a:	4b1b      	ldr	r3, [pc, #108]	; (800a6d8 <pvPortMalloc+0x190>)
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	429a      	cmp	r2, r3
 800a670:	d203      	bcs.n	800a67a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a672:	4b17      	ldr	r3, [pc, #92]	; (800a6d0 <pvPortMalloc+0x188>)
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	4a18      	ldr	r2, [pc, #96]	; (800a6d8 <pvPortMalloc+0x190>)
 800a678:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a67a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a67c:	685a      	ldr	r2, [r3, #4]
 800a67e:	4b13      	ldr	r3, [pc, #76]	; (800a6cc <pvPortMalloc+0x184>)
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	431a      	orrs	r2, r3
 800a684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a686:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a68a:	2200      	movs	r2, #0
 800a68c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a68e:	4b13      	ldr	r3, [pc, #76]	; (800a6dc <pvPortMalloc+0x194>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	3301      	adds	r3, #1
 800a694:	4a11      	ldr	r2, [pc, #68]	; (800a6dc <pvPortMalloc+0x194>)
 800a696:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a698:	f7fe ff2a 	bl	80094f0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a69c:	69fb      	ldr	r3, [r7, #28]
 800a69e:	f003 0307 	and.w	r3, r3, #7
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d00a      	beq.n	800a6bc <pvPortMalloc+0x174>
	__asm volatile
 800a6a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6aa:	f383 8811 	msr	BASEPRI, r3
 800a6ae:	f3bf 8f6f 	isb	sy
 800a6b2:	f3bf 8f4f 	dsb	sy
 800a6b6:	60fb      	str	r3, [r7, #12]
}
 800a6b8:	bf00      	nop
 800a6ba:	e7fe      	b.n	800a6ba <pvPortMalloc+0x172>
	return pvReturn;
 800a6bc:	69fb      	ldr	r3, [r7, #28]
}
 800a6be:	4618      	mov	r0, r3
 800a6c0:	3728      	adds	r7, #40	; 0x28
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	bd80      	pop	{r7, pc}
 800a6c6:	bf00      	nop
 800a6c8:	200067dc 	.word	0x200067dc
 800a6cc:	200067f0 	.word	0x200067f0
 800a6d0:	200067e0 	.word	0x200067e0
 800a6d4:	200067d4 	.word	0x200067d4
 800a6d8:	200067e4 	.word	0x200067e4
 800a6dc:	200067e8 	.word	0x200067e8

0800a6e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b086      	sub	sp, #24
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d04d      	beq.n	800a78e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a6f2:	2308      	movs	r3, #8
 800a6f4:	425b      	negs	r3, r3
 800a6f6:	697a      	ldr	r2, [r7, #20]
 800a6f8:	4413      	add	r3, r2
 800a6fa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a6fc:	697b      	ldr	r3, [r7, #20]
 800a6fe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a700:	693b      	ldr	r3, [r7, #16]
 800a702:	685a      	ldr	r2, [r3, #4]
 800a704:	4b24      	ldr	r3, [pc, #144]	; (800a798 <vPortFree+0xb8>)
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	4013      	ands	r3, r2
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d10a      	bne.n	800a724 <vPortFree+0x44>
	__asm volatile
 800a70e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a712:	f383 8811 	msr	BASEPRI, r3
 800a716:	f3bf 8f6f 	isb	sy
 800a71a:	f3bf 8f4f 	dsb	sy
 800a71e:	60fb      	str	r3, [r7, #12]
}
 800a720:	bf00      	nop
 800a722:	e7fe      	b.n	800a722 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a724:	693b      	ldr	r3, [r7, #16]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d00a      	beq.n	800a742 <vPortFree+0x62>
	__asm volatile
 800a72c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a730:	f383 8811 	msr	BASEPRI, r3
 800a734:	f3bf 8f6f 	isb	sy
 800a738:	f3bf 8f4f 	dsb	sy
 800a73c:	60bb      	str	r3, [r7, #8]
}
 800a73e:	bf00      	nop
 800a740:	e7fe      	b.n	800a740 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a742:	693b      	ldr	r3, [r7, #16]
 800a744:	685a      	ldr	r2, [r3, #4]
 800a746:	4b14      	ldr	r3, [pc, #80]	; (800a798 <vPortFree+0xb8>)
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	4013      	ands	r3, r2
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d01e      	beq.n	800a78e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a750:	693b      	ldr	r3, [r7, #16]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d11a      	bne.n	800a78e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a758:	693b      	ldr	r3, [r7, #16]
 800a75a:	685a      	ldr	r2, [r3, #4]
 800a75c:	4b0e      	ldr	r3, [pc, #56]	; (800a798 <vPortFree+0xb8>)
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	43db      	mvns	r3, r3
 800a762:	401a      	ands	r2, r3
 800a764:	693b      	ldr	r3, [r7, #16]
 800a766:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a768:	f7fe feb4 	bl	80094d4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a76c:	693b      	ldr	r3, [r7, #16]
 800a76e:	685a      	ldr	r2, [r3, #4]
 800a770:	4b0a      	ldr	r3, [pc, #40]	; (800a79c <vPortFree+0xbc>)
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	4413      	add	r3, r2
 800a776:	4a09      	ldr	r2, [pc, #36]	; (800a79c <vPortFree+0xbc>)
 800a778:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a77a:	6938      	ldr	r0, [r7, #16]
 800a77c:	f000 f880 	bl	800a880 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a780:	4b07      	ldr	r3, [pc, #28]	; (800a7a0 <vPortFree+0xc0>)
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	3301      	adds	r3, #1
 800a786:	4a06      	ldr	r2, [pc, #24]	; (800a7a0 <vPortFree+0xc0>)
 800a788:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a78a:	f7fe feb1 	bl	80094f0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a78e:	bf00      	nop
 800a790:	3718      	adds	r7, #24
 800a792:	46bd      	mov	sp, r7
 800a794:	bd80      	pop	{r7, pc}
 800a796:	bf00      	nop
 800a798:	200067f0 	.word	0x200067f0
 800a79c:	200067e0 	.word	0x200067e0
 800a7a0:	200067ec 	.word	0x200067ec

0800a7a4 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 800a7a4:	b480      	push	{r7}
 800a7a6:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 800a7a8:	4b03      	ldr	r3, [pc, #12]	; (800a7b8 <xPortGetFreeHeapSize+0x14>)
 800a7aa:	681b      	ldr	r3, [r3, #0]
}
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b4:	4770      	bx	lr
 800a7b6:	bf00      	nop
 800a7b8:	200067e0 	.word	0x200067e0

0800a7bc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a7bc:	b480      	push	{r7}
 800a7be:	b085      	sub	sp, #20
 800a7c0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a7c2:	f246 3310 	movw	r3, #25360	; 0x6310
 800a7c6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a7c8:	4b27      	ldr	r3, [pc, #156]	; (800a868 <prvHeapInit+0xac>)
 800a7ca:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	f003 0307 	and.w	r3, r3, #7
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d00c      	beq.n	800a7f0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	3307      	adds	r3, #7
 800a7da:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	f023 0307 	bic.w	r3, r3, #7
 800a7e2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a7e4:	68ba      	ldr	r2, [r7, #8]
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	1ad3      	subs	r3, r2, r3
 800a7ea:	4a1f      	ldr	r2, [pc, #124]	; (800a868 <prvHeapInit+0xac>)
 800a7ec:	4413      	add	r3, r2
 800a7ee:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a7f4:	4a1d      	ldr	r2, [pc, #116]	; (800a86c <prvHeapInit+0xb0>)
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a7fa:	4b1c      	ldr	r3, [pc, #112]	; (800a86c <prvHeapInit+0xb0>)
 800a7fc:	2200      	movs	r2, #0
 800a7fe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	68ba      	ldr	r2, [r7, #8]
 800a804:	4413      	add	r3, r2
 800a806:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a808:	2208      	movs	r2, #8
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	1a9b      	subs	r3, r3, r2
 800a80e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	f023 0307 	bic.w	r3, r3, #7
 800a816:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	4a15      	ldr	r2, [pc, #84]	; (800a870 <prvHeapInit+0xb4>)
 800a81c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a81e:	4b14      	ldr	r3, [pc, #80]	; (800a870 <prvHeapInit+0xb4>)
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	2200      	movs	r2, #0
 800a824:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a826:	4b12      	ldr	r3, [pc, #72]	; (800a870 <prvHeapInit+0xb4>)
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	2200      	movs	r2, #0
 800a82c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a832:	683b      	ldr	r3, [r7, #0]
 800a834:	68fa      	ldr	r2, [r7, #12]
 800a836:	1ad2      	subs	r2, r2, r3
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a83c:	4b0c      	ldr	r3, [pc, #48]	; (800a870 <prvHeapInit+0xb4>)
 800a83e:	681a      	ldr	r2, [r3, #0]
 800a840:	683b      	ldr	r3, [r7, #0]
 800a842:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a844:	683b      	ldr	r3, [r7, #0]
 800a846:	685b      	ldr	r3, [r3, #4]
 800a848:	4a0a      	ldr	r2, [pc, #40]	; (800a874 <prvHeapInit+0xb8>)
 800a84a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a84c:	683b      	ldr	r3, [r7, #0]
 800a84e:	685b      	ldr	r3, [r3, #4]
 800a850:	4a09      	ldr	r2, [pc, #36]	; (800a878 <prvHeapInit+0xbc>)
 800a852:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a854:	4b09      	ldr	r3, [pc, #36]	; (800a87c <prvHeapInit+0xc0>)
 800a856:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a85a:	601a      	str	r2, [r3, #0]
}
 800a85c:	bf00      	nop
 800a85e:	3714      	adds	r7, #20
 800a860:	46bd      	mov	sp, r7
 800a862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a866:	4770      	bx	lr
 800a868:	200004c4 	.word	0x200004c4
 800a86c:	200067d4 	.word	0x200067d4
 800a870:	200067dc 	.word	0x200067dc
 800a874:	200067e4 	.word	0x200067e4
 800a878:	200067e0 	.word	0x200067e0
 800a87c:	200067f0 	.word	0x200067f0

0800a880 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a880:	b480      	push	{r7}
 800a882:	b085      	sub	sp, #20
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a888:	4b28      	ldr	r3, [pc, #160]	; (800a92c <prvInsertBlockIntoFreeList+0xac>)
 800a88a:	60fb      	str	r3, [r7, #12]
 800a88c:	e002      	b.n	800a894 <prvInsertBlockIntoFreeList+0x14>
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	60fb      	str	r3, [r7, #12]
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	687a      	ldr	r2, [r7, #4]
 800a89a:	429a      	cmp	r2, r3
 800a89c:	d8f7      	bhi.n	800a88e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	685b      	ldr	r3, [r3, #4]
 800a8a6:	68ba      	ldr	r2, [r7, #8]
 800a8a8:	4413      	add	r3, r2
 800a8aa:	687a      	ldr	r2, [r7, #4]
 800a8ac:	429a      	cmp	r2, r3
 800a8ae:	d108      	bne.n	800a8c2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	685a      	ldr	r2, [r3, #4]
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	685b      	ldr	r3, [r3, #4]
 800a8b8:	441a      	add	r2, r3
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	685b      	ldr	r3, [r3, #4]
 800a8ca:	68ba      	ldr	r2, [r7, #8]
 800a8cc:	441a      	add	r2, r3
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	429a      	cmp	r2, r3
 800a8d4:	d118      	bne.n	800a908 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	681a      	ldr	r2, [r3, #0]
 800a8da:	4b15      	ldr	r3, [pc, #84]	; (800a930 <prvInsertBlockIntoFreeList+0xb0>)
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	429a      	cmp	r2, r3
 800a8e0:	d00d      	beq.n	800a8fe <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	685a      	ldr	r2, [r3, #4]
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	685b      	ldr	r3, [r3, #4]
 800a8ec:	441a      	add	r2, r3
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	681a      	ldr	r2, [r3, #0]
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	601a      	str	r2, [r3, #0]
 800a8fc:	e008      	b.n	800a910 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a8fe:	4b0c      	ldr	r3, [pc, #48]	; (800a930 <prvInsertBlockIntoFreeList+0xb0>)
 800a900:	681a      	ldr	r2, [r3, #0]
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	601a      	str	r2, [r3, #0]
 800a906:	e003      	b.n	800a910 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	681a      	ldr	r2, [r3, #0]
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a910:	68fa      	ldr	r2, [r7, #12]
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	429a      	cmp	r2, r3
 800a916:	d002      	beq.n	800a91e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	687a      	ldr	r2, [r7, #4]
 800a91c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a91e:	bf00      	nop
 800a920:	3714      	adds	r7, #20
 800a922:	46bd      	mov	sp, r7
 800a924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a928:	4770      	bx	lr
 800a92a:	bf00      	nop
 800a92c:	200067d4 	.word	0x200067d4
 800a930:	200067dc 	.word	0x200067dc

0800a934 <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 800a934:	b580      	push	{r7, lr}
 800a936:	b084      	sub	sp, #16
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
 800a93c:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 800a93e:	683b      	ldr	r3, [r7, #0]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	330c      	adds	r3, #12
 800a944:	461a      	mov	r2, r3
 800a946:	6839      	ldr	r1, [r7, #0]
 800a948:	6878      	ldr	r0, [r7, #4]
 800a94a:	f001 fff3 	bl	800c934 <tcpip_send_msg_wait_sem>
 800a94e:	4603      	mov	r3, r0
 800a950:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800a952:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d103      	bne.n	800a962 <netconn_apimsg+0x2e>
    return apimsg->err;
 800a95a:	683b      	ldr	r3, [r7, #0]
 800a95c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800a960:	e001      	b.n	800a966 <netconn_apimsg+0x32>
  }
  return err;
 800a962:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a966:	4618      	mov	r0, r3
 800a968:	3710      	adds	r7, #16
 800a96a:	46bd      	mov	sp, r7
 800a96c:	bd80      	pop	{r7, pc}
	...

0800a970 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b08c      	sub	sp, #48	; 0x30
 800a974:	af00      	add	r7, sp, #0
 800a976:	4603      	mov	r3, r0
 800a978:	603a      	str	r2, [r7, #0]
 800a97a:	71fb      	strb	r3, [r7, #7]
 800a97c:	460b      	mov	r3, r1
 800a97e:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 800a980:	79fb      	ldrb	r3, [r7, #7]
 800a982:	6839      	ldr	r1, [r7, #0]
 800a984:	4618      	mov	r0, r3
 800a986:	f000 ff21 	bl	800b7cc <netconn_alloc>
 800a98a:	62f8      	str	r0, [r7, #44]	; 0x2c
  if (conn != NULL) {
 800a98c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d054      	beq.n	800aa3c <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 800a992:	79bb      	ldrb	r3, [r7, #6]
 800a994:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 800a996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a998:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 800a99a:	f107 0308 	add.w	r3, r7, #8
 800a99e:	4619      	mov	r1, r3
 800a9a0:	4829      	ldr	r0, [pc, #164]	; (800aa48 <netconn_new_with_proto_and_callback+0xd8>)
 800a9a2:	f7ff ffc7 	bl	800a934 <netconn_apimsg>
 800a9a6:	4603      	mov	r3, r0
 800a9a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    if (err != ERR_OK) {
 800a9ac:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d043      	beq.n	800aa3c <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800a9b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9b6:	685b      	ldr	r3, [r3, #4]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d005      	beq.n	800a9c8 <netconn_new_with_proto_and_callback+0x58>
 800a9bc:	4b23      	ldr	r3, [pc, #140]	; (800aa4c <netconn_new_with_proto_and_callback+0xdc>)
 800a9be:	22a3      	movs	r2, #163	; 0xa3
 800a9c0:	4923      	ldr	r1, [pc, #140]	; (800aa50 <netconn_new_with_proto_and_callback+0xe0>)
 800a9c2:	4824      	ldr	r0, [pc, #144]	; (800aa54 <netconn_new_with_proto_and_callback+0xe4>)
 800a9c4:	f00d fab6 	bl	8017f34 <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 800a9c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9ca:	3310      	adds	r3, #16
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	f00c ff88 	bl	80178e2 <sys_mbox_valid>
 800a9d2:	4603      	mov	r3, r0
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d105      	bne.n	800a9e4 <netconn_new_with_proto_and_callback+0x74>
 800a9d8:	4b1c      	ldr	r3, [pc, #112]	; (800aa4c <netconn_new_with_proto_and_callback+0xdc>)
 800a9da:	22a4      	movs	r2, #164	; 0xa4
 800a9dc:	491e      	ldr	r1, [pc, #120]	; (800aa58 <netconn_new_with_proto_and_callback+0xe8>)
 800a9de:	481d      	ldr	r0, [pc, #116]	; (800aa54 <netconn_new_with_proto_and_callback+0xe4>)
 800a9e0:	f00d faa8 	bl	8017f34 <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 800a9e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9e6:	3314      	adds	r3, #20
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	f00c ff7a 	bl	80178e2 <sys_mbox_valid>
 800a9ee:	4603      	mov	r3, r0
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d005      	beq.n	800aa00 <netconn_new_with_proto_and_callback+0x90>
 800a9f4:	4b15      	ldr	r3, [pc, #84]	; (800aa4c <netconn_new_with_proto_and_callback+0xdc>)
 800a9f6:	22a6      	movs	r2, #166	; 0xa6
 800a9f8:	4918      	ldr	r1, [pc, #96]	; (800aa5c <netconn_new_with_proto_and_callback+0xec>)
 800a9fa:	4816      	ldr	r0, [pc, #88]	; (800aa54 <netconn_new_with_proto_and_callback+0xe4>)
 800a9fc:	f00d fa9a 	bl	8017f34 <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 800aa00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa02:	330c      	adds	r3, #12
 800aa04:	4618      	mov	r0, r3
 800aa06:	f00c fffd 	bl	8017a04 <sys_sem_valid>
 800aa0a:	4603      	mov	r3, r0
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d105      	bne.n	800aa1c <netconn_new_with_proto_and_callback+0xac>
 800aa10:	4b0e      	ldr	r3, [pc, #56]	; (800aa4c <netconn_new_with_proto_and_callback+0xdc>)
 800aa12:	22a9      	movs	r2, #169	; 0xa9
 800aa14:	4912      	ldr	r1, [pc, #72]	; (800aa60 <netconn_new_with_proto_and_callback+0xf0>)
 800aa16:	480f      	ldr	r0, [pc, #60]	; (800aa54 <netconn_new_with_proto_and_callback+0xe4>)
 800aa18:	f00d fa8c 	bl	8017f34 <iprintf>
      sys_sem_free(&conn->op_completed);
 800aa1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa1e:	330c      	adds	r3, #12
 800aa20:	4618      	mov	r0, r3
 800aa22:	f00c ffe2 	bl	80179ea <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 800aa26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa28:	3310      	adds	r3, #16
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	f00c fed2 	bl	80177d4 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 800aa30:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800aa32:	2007      	movs	r0, #7
 800aa34:	f002 fce6 	bl	800d404 <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 800aa38:	2300      	movs	r3, #0
 800aa3a:	e000      	b.n	800aa3e <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 800aa3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800aa3e:	4618      	mov	r0, r3
 800aa40:	3730      	adds	r7, #48	; 0x30
 800aa42:	46bd      	mov	sp, r7
 800aa44:	bd80      	pop	{r7, pc}
 800aa46:	bf00      	nop
 800aa48:	0800b7a1 	.word	0x0800b7a1
 800aa4c:	08018e00 	.word	0x08018e00
 800aa50:	08018e34 	.word	0x08018e34
 800aa54:	08018e58 	.word	0x08018e58
 800aa58:	08018e80 	.word	0x08018e80
 800aa5c:	08018e98 	.word	0x08018e98
 800aa60:	08018ebc 	.word	0x08018ebc

0800aa64 <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	b08c      	sub	sp, #48	; 0x30
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d101      	bne.n	800aa76 <netconn_prepare_delete+0x12>
    return ERR_OK;
 800aa72:	2300      	movs	r3, #0
 800aa74:	e014      	b.n	800aaa0 <netconn_prepare_delete+0x3c>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	60fb      	str	r3, [r7, #12]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800aa7a:	2329      	movs	r3, #41	; 0x29
 800aa7c:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 800aa7e:	f107 030c 	add.w	r3, r7, #12
 800aa82:	4619      	mov	r1, r3
 800aa84:	4808      	ldr	r0, [pc, #32]	; (800aaa8 <netconn_prepare_delete+0x44>)
 800aa86:	f7ff ff55 	bl	800a934 <netconn_apimsg>
 800aa8a:	4603      	mov	r3, r0
 800aa8c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 800aa90:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d002      	beq.n	800aa9e <netconn_prepare_delete+0x3a>
    return err;
 800aa98:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800aa9c:	e000      	b.n	800aaa0 <netconn_prepare_delete+0x3c>
  }
  return ERR_OK;
 800aa9e:	2300      	movs	r3, #0
}
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	3730      	adds	r7, #48	; 0x30
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	bd80      	pop	{r7, pc}
 800aaa8:	0800bd05 	.word	0x0800bd05

0800aaac <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 800aaac:	b580      	push	{r7, lr}
 800aaae:	b084      	sub	sp, #16
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d101      	bne.n	800aabe <netconn_delete+0x12>
    return ERR_OK;
 800aaba:	2300      	movs	r3, #0
 800aabc:	e00d      	b.n	800aada <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 800aabe:	6878      	ldr	r0, [r7, #4]
 800aac0:	f7ff ffd0 	bl	800aa64 <netconn_prepare_delete>
 800aac4:	4603      	mov	r3, r0
 800aac6:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 800aac8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d102      	bne.n	800aad6 <netconn_delete+0x2a>
    netconn_free(conn);
 800aad0:	6878      	ldr	r0, [r7, #4]
 800aad2:	f000 fee9 	bl	800b8a8 <netconn_free>
  }
  return err;
 800aad6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800aada:	4618      	mov	r0, r3
 800aadc:	3710      	adds	r7, #16
 800aade:	46bd      	mov	sp, r7
 800aae0:	bd80      	pop	{r7, pc}
	...

0800aae4 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b08e      	sub	sp, #56	; 0x38
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	60f8      	str	r0, [r7, #12]
 800aaec:	60b9      	str	r1, [r7, #8]
 800aaee:	4613      	mov	r3, r2
 800aaf0:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d109      	bne.n	800ab0c <netconn_bind+0x28>
 800aaf8:	4b11      	ldr	r3, [pc, #68]	; (800ab40 <netconn_bind+0x5c>)
 800aafa:	f44f 729c 	mov.w	r2, #312	; 0x138
 800aafe:	4911      	ldr	r1, [pc, #68]	; (800ab44 <netconn_bind+0x60>)
 800ab00:	4811      	ldr	r0, [pc, #68]	; (800ab48 <netconn_bind+0x64>)
 800ab02:	f00d fa17 	bl	8017f34 <iprintf>
 800ab06:	f06f 030f 	mvn.w	r3, #15
 800ab0a:	e015      	b.n	800ab38 <netconn_bind+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800ab0c:	68bb      	ldr	r3, [r7, #8]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d101      	bne.n	800ab16 <netconn_bind+0x32>
    addr = IP4_ADDR_ANY;
 800ab12:	4b0e      	ldr	r3, [pc, #56]	; (800ab4c <netconn_bind+0x68>)
 800ab14:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800ab1a:	68bb      	ldr	r3, [r7, #8]
 800ab1c:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800ab1e:	88fb      	ldrh	r3, [r7, #6]
 800ab20:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 800ab22:	f107 0314 	add.w	r3, r7, #20
 800ab26:	4619      	mov	r1, r3
 800ab28:	4809      	ldr	r0, [pc, #36]	; (800ab50 <netconn_bind+0x6c>)
 800ab2a:	f7ff ff03 	bl	800a934 <netconn_apimsg>
 800ab2e:	4603      	mov	r3, r0
 800ab30:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800ab34:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800ab38:	4618      	mov	r0, r3
 800ab3a:	3738      	adds	r7, #56	; 0x38
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	bd80      	pop	{r7, pc}
 800ab40:	08018e00 	.word	0x08018e00
 800ab44:	08018f38 	.word	0x08018f38
 800ab48:	08018e58 	.word	0x08018e58
 800ab4c:	0801c404 	.word	0x0801c404
 800ab50:	0800becd 	.word	0x0800becd

0800ab54 <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b088      	sub	sp, #32
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	60f8      	str	r0, [r7, #12]
 800ab5c:	60b9      	str	r1, [r7, #8]
 800ab5e:	4613      	mov	r3, r2
 800ab60:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 800ab62:	2300      	movs	r3, #0
 800ab64:	61bb      	str	r3, [r7, #24]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800ab66:	68bb      	ldr	r3, [r7, #8]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d109      	bne.n	800ab80 <netconn_recv_data+0x2c>
 800ab6c:	4b58      	ldr	r3, [pc, #352]	; (800acd0 <netconn_recv_data+0x17c>)
 800ab6e:	f44f 7212 	mov.w	r2, #584	; 0x248
 800ab72:	4958      	ldr	r1, [pc, #352]	; (800acd4 <netconn_recv_data+0x180>)
 800ab74:	4858      	ldr	r0, [pc, #352]	; (800acd8 <netconn_recv_data+0x184>)
 800ab76:	f00d f9dd 	bl	8017f34 <iprintf>
 800ab7a:	f06f 030f 	mvn.w	r3, #15
 800ab7e:	e0a2      	b.n	800acc6 <netconn_recv_data+0x172>
  *new_buf = NULL;
 800ab80:	68bb      	ldr	r3, [r7, #8]
 800ab82:	2200      	movs	r2, #0
 800ab84:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d109      	bne.n	800aba0 <netconn_recv_data+0x4c>
 800ab8c:	4b50      	ldr	r3, [pc, #320]	; (800acd0 <netconn_recv_data+0x17c>)
 800ab8e:	f240 224a 	movw	r2, #586	; 0x24a
 800ab92:	4952      	ldr	r1, [pc, #328]	; (800acdc <netconn_recv_data+0x188>)
 800ab94:	4850      	ldr	r0, [pc, #320]	; (800acd8 <netconn_recv_data+0x184>)
 800ab96:	f00d f9cd 	bl	8017f34 <iprintf>
 800ab9a:	f06f 030f 	mvn.w	r3, #15
 800ab9e:	e092      	b.n	800acc6 <netconn_recv_data+0x172>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	3310      	adds	r3, #16
 800aba4:	4618      	mov	r0, r3
 800aba6:	f00c fe9c 	bl	80178e2 <sys_mbox_valid>
 800abaa:	4603      	mov	r3, r0
 800abac:	2b00      	cmp	r3, #0
 800abae:	d10e      	bne.n	800abce <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 800abb0:	68f8      	ldr	r0, [r7, #12]
 800abb2:	f000 fa45 	bl	800b040 <netconn_err>
 800abb6:	4603      	mov	r3, r0
 800abb8:	773b      	strb	r3, [r7, #28]
    if (err != ERR_OK) {
 800abba:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d002      	beq.n	800abc8 <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 800abc2:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800abc6:	e07e      	b.n	800acc6 <netconn_recv_data+0x172>
    }
    return ERR_CONN;
 800abc8:	f06f 030a 	mvn.w	r3, #10
 800abcc:	e07b      	b.n	800acc6 <netconn_recv_data+0x172>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	7f1b      	ldrb	r3, [r3, #28]
 800abd2:	f003 0302 	and.w	r3, r3, #2
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d10f      	bne.n	800abfa <netconn_recv_data+0xa6>
 800abda:	79fb      	ldrb	r3, [r7, #7]
 800abdc:	f003 0304 	and.w	r3, r3, #4
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d10a      	bne.n	800abfa <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	7f1b      	ldrb	r3, [r3, #28]
 800abe8:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800abec:	2b00      	cmp	r3, #0
 800abee:	d104      	bne.n	800abfa <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d023      	beq.n	800ac42 <netconn_recv_data+0xee>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	3310      	adds	r3, #16
 800abfe:	f107 0218 	add.w	r2, r7, #24
 800ac02:	4611      	mov	r1, r2
 800ac04:	4618      	mov	r0, r3
 800ac06:	f00c fe50 	bl	80178aa <sys_arch_mbox_tryfetch>
 800ac0a:	4603      	mov	r3, r0
 800ac0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac10:	d11f      	bne.n	800ac52 <netconn_recv_data+0xfe>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 800ac12:	68f8      	ldr	r0, [r7, #12]
 800ac14:	f000 fa14 	bl	800b040 <netconn_err>
 800ac18:	4603      	mov	r3, r0
 800ac1a:	777b      	strb	r3, [r7, #29]
      if (err != ERR_OK) {
 800ac1c:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d002      	beq.n	800ac2a <netconn_recv_data+0xd6>
        /* return pending error */
        return err;
 800ac24:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800ac28:	e04d      	b.n	800acc6 <netconn_recv_data+0x172>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	7f1b      	ldrb	r3, [r3, #28]
 800ac2e:	f003 0301 	and.w	r3, r3, #1
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d002      	beq.n	800ac3c <netconn_recv_data+0xe8>
        return ERR_CONN;
 800ac36:	f06f 030a 	mvn.w	r3, #10
 800ac3a:	e044      	b.n	800acc6 <netconn_recv_data+0x172>
      }
      return ERR_WOULDBLOCK;
 800ac3c:	f06f 0306 	mvn.w	r3, #6
 800ac40:	e041      	b.n	800acc6 <netconn_recv_data+0x172>
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	3310      	adds	r3, #16
 800ac46:	f107 0118 	add.w	r1, r7, #24
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	f00c fded 	bl	801782c <sys_arch_mbox_fetch>
  }
#endif

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	781b      	ldrb	r3, [r3, #0]
 800ac56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ac5a:	2b10      	cmp	r3, #16
 800ac5c:	d117      	bne.n	800ac8e <netconn_recv_data+0x13a>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    err_t err;
    /* Check if this is an error message or a pbuf */
    if (lwip_netconn_is_err_msg(buf, &err)) {
 800ac5e:	69bb      	ldr	r3, [r7, #24]
 800ac60:	f107 0217 	add.w	r2, r7, #23
 800ac64:	4611      	mov	r1, r2
 800ac66:	4618      	mov	r0, r3
 800ac68:	f000 fa3c 	bl	800b0e4 <lwip_netconn_is_err_msg>
 800ac6c:	4603      	mov	r3, r0
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d009      	beq.n	800ac86 <netconn_recv_data+0x132>
      /* new_buf has been zeroed above already */
      if (err == ERR_CLSD) {
 800ac72:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ac76:	f113 0f0f 	cmn.w	r3, #15
 800ac7a:	d101      	bne.n	800ac80 <netconn_recv_data+0x12c>
        /* connection closed translates to ERR_OK with *new_buf == NULL */
        return ERR_OK;
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	e022      	b.n	800acc6 <netconn_recv_data+0x172>
      }
      return err;
 800ac80:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ac84:	e01f      	b.n	800acc6 <netconn_recv_data+0x172>
    }
    len = ((struct pbuf *)buf)->tot_len;
 800ac86:	69bb      	ldr	r3, [r7, #24]
 800ac88:	891b      	ldrh	r3, [r3, #8]
 800ac8a:	83fb      	strh	r3, [r7, #30]
 800ac8c:	e00d      	b.n	800acaa <netconn_recv_data+0x156>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800ac8e:	69bb      	ldr	r3, [r7, #24]
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d106      	bne.n	800aca2 <netconn_recv_data+0x14e>
 800ac94:	4b0e      	ldr	r3, [pc, #56]	; (800acd0 <netconn_recv_data+0x17c>)
 800ac96:	f240 2291 	movw	r2, #657	; 0x291
 800ac9a:	4911      	ldr	r1, [pc, #68]	; (800ace0 <netconn_recv_data+0x18c>)
 800ac9c:	480e      	ldr	r0, [pc, #56]	; (800acd8 <netconn_recv_data+0x184>)
 800ac9e:	f00d f949 	bl	8017f34 <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 800aca2:	69bb      	ldr	r3, [r7, #24]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	891b      	ldrh	r3, [r3, #8]
 800aca8:	83fb      	strh	r3, [r7, #30]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d005      	beq.n	800acbe <netconn_recv_data+0x16a>
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acb6:	8bfa      	ldrh	r2, [r7, #30]
 800acb8:	2101      	movs	r1, #1
 800acba:	68f8      	ldr	r0, [r7, #12]
 800acbc:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 800acbe:	69ba      	ldr	r2, [r7, #24]
 800acc0:	68bb      	ldr	r3, [r7, #8]
 800acc2:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800acc4:	2300      	movs	r3, #0
}
 800acc6:	4618      	mov	r0, r3
 800acc8:	3720      	adds	r7, #32
 800acca:	46bd      	mov	sp, r7
 800accc:	bd80      	pop	{r7, pc}
 800acce:	bf00      	nop
 800acd0:	08018e00 	.word	0x08018e00
 800acd4:	08019018 	.word	0x08019018
 800acd8:	08018e58 	.word	0x08018e58
 800acdc:	08019038 	.word	0x08019038
 800ace0:	08019054 	.word	0x08019054

0800ace4 <netconn_tcp_recvd_msg>:

#if LWIP_TCP
static err_t
netconn_tcp_recvd_msg(struct netconn *conn, size_t len, struct api_msg *msg)
{
 800ace4:	b580      	push	{r7, lr}
 800ace6:	b084      	sub	sp, #16
 800ace8:	af00      	add	r7, sp, #0
 800acea:	60f8      	str	r0, [r7, #12]
 800acec:	60b9      	str	r1, [r7, #8]
 800acee:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d005      	beq.n	800ad02 <netconn_tcp_recvd_msg+0x1e>
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	781b      	ldrb	r3, [r3, #0]
 800acfa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800acfe:	2b10      	cmp	r3, #16
 800ad00:	d009      	beq.n	800ad16 <netconn_tcp_recvd_msg+0x32>
 800ad02:	4b0c      	ldr	r3, [pc, #48]	; (800ad34 <netconn_tcp_recvd_msg+0x50>)
 800ad04:	f240 22a7 	movw	r2, #679	; 0x2a7
 800ad08:	490b      	ldr	r1, [pc, #44]	; (800ad38 <netconn_tcp_recvd_msg+0x54>)
 800ad0a:	480c      	ldr	r0, [pc, #48]	; (800ad3c <netconn_tcp_recvd_msg+0x58>)
 800ad0c:	f00d f912 	bl	8017f34 <iprintf>
 800ad10:	f06f 030f 	mvn.w	r3, #15
 800ad14:	e00a      	b.n	800ad2c <netconn_tcp_recvd_msg+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  msg->conn = conn;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	68fa      	ldr	r2, [r7, #12]
 800ad1a:	601a      	str	r2, [r3, #0]
  msg->msg.r.len = len;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	68ba      	ldr	r2, [r7, #8]
 800ad20:	609a      	str	r2, [r3, #8]

  return netconn_apimsg(lwip_netconn_do_recv, msg);
 800ad22:	6879      	ldr	r1, [r7, #4]
 800ad24:	4806      	ldr	r0, [pc, #24]	; (800ad40 <netconn_tcp_recvd_msg+0x5c>)
 800ad26:	f7ff fe05 	bl	800a934 <netconn_apimsg>
 800ad2a:	4603      	mov	r3, r0
}
 800ad2c:	4618      	mov	r0, r3
 800ad2e:	3710      	adds	r7, #16
 800ad30:	46bd      	mov	sp, r7
 800ad32:	bd80      	pop	{r7, pc}
 800ad34:	08018e00 	.word	0x08018e00
 800ad38:	08019060 	.word	0x08019060
 800ad3c:	08018e58 	.word	0x08018e58
 800ad40:	0800bfdb 	.word	0x0800bfdb

0800ad44 <netconn_recv_data_tcp>:
  return err;
}

static err_t
netconn_recv_data_tcp(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b090      	sub	sp, #64	; 0x40
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	60f8      	str	r0, [r7, #12]
 800ad4c:	60b9      	str	r1, [r7, #8]
 800ad4e:	4613      	mov	r3, r2
 800ad50:	71fb      	strb	r3, [r7, #7]
  API_MSG_VAR_DECLARE(msg);
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	3310      	adds	r3, #16
 800ad56:	4618      	mov	r0, r3
 800ad58:	f00c fdc3 	bl	80178e2 <sys_mbox_valid>
 800ad5c:	4603      	mov	r3, r0
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d102      	bne.n	800ad68 <netconn_recv_data_tcp+0x24>
    /* This only happens when calling this function more than once *after* receiving FIN */
    return ERR_CONN;
 800ad62:	f06f 030a 	mvn.w	r3, #10
 800ad66:	e06d      	b.n	800ae44 <netconn_recv_data_tcp+0x100>
  }
  if (netconn_is_flag_set(conn, NETCONN_FIN_RX_PENDING)) {
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	7f1b      	ldrb	r3, [r3, #28]
 800ad6c:	b25b      	sxtb	r3, r3
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	da07      	bge.n	800ad82 <netconn_recv_data_tcp+0x3e>
    netconn_clear_flags(conn, NETCONN_FIN_RX_PENDING);
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	7f1b      	ldrb	r3, [r3, #28]
 800ad76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad7a:	b2da      	uxtb	r2, r3
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	771a      	strb	r2, [r3, #28]
    goto handle_fin;
 800ad80:	e039      	b.n	800adf6 <netconn_recv_data_tcp+0xb2>
    /* need to allocate API message here so empty message pool does not result in event loss
      * see bug #47512: MPU_COMPATIBLE may fail on empty pool */
    API_MSG_VAR_ALLOC(msg);
  }

  err = netconn_recv_data(conn, (void **)new_buf, apiflags);
 800ad82:	79fb      	ldrb	r3, [r7, #7]
 800ad84:	461a      	mov	r2, r3
 800ad86:	68b9      	ldr	r1, [r7, #8]
 800ad88:	68f8      	ldr	r0, [r7, #12]
 800ad8a:	f7ff fee3 	bl	800ab54 <netconn_recv_data>
 800ad8e:	4603      	mov	r3, r0
 800ad90:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  if (err != ERR_OK) {
 800ad94:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d002      	beq.n	800ada2 <netconn_recv_data_tcp+0x5e>
    if (!(apiflags & NETCONN_NOAUTORCVD)) {
      API_MSG_VAR_FREE(msg);
    }
    return err;
 800ad9c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ada0:	e050      	b.n	800ae44 <netconn_recv_data_tcp+0x100>
  }
  buf = *new_buf;
 800ada2:	68bb      	ldr	r3, [r7, #8]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (!(apiflags & NETCONN_NOAUTORCVD)) {
 800ada8:	79fb      	ldrb	r3, [r7, #7]
 800adaa:	f003 0308 	and.w	r3, r3, #8
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d10e      	bne.n	800add0 <netconn_recv_data_tcp+0x8c>
    /* Let the stack know that we have taken the data. */
    u16_t len = buf ? buf->tot_len : 1;
 800adb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d002      	beq.n	800adbe <netconn_recv_data_tcp+0x7a>
 800adb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adba:	891b      	ldrh	r3, [r3, #8]
 800adbc:	e000      	b.n	800adc0 <netconn_recv_data_tcp+0x7c>
 800adbe:	2301      	movs	r3, #1
 800adc0:	86fb      	strh	r3, [r7, #54]	; 0x36
    /* don't care for the return value of lwip_netconn_do_recv */
    /* @todo: this should really be fixed, e.g. by retrying in poll on error */
    netconn_tcp_recvd_msg(conn, len,  &API_VAR_REF(msg));
 800adc2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800adc4:	f107 0214 	add.w	r2, r7, #20
 800adc8:	4619      	mov	r1, r3
 800adca:	68f8      	ldr	r0, [r7, #12]
 800adcc:	f7ff ff8a 	bl	800ace4 <netconn_tcp_recvd_msg>
    API_MSG_VAR_FREE(msg);
  }

  /* If we are closed, we indicate that we no longer wish to use the socket */
  if (buf == NULL) {
 800add0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800add2:	2b00      	cmp	r3, #0
 800add4:	d134      	bne.n	800ae40 <netconn_recv_data_tcp+0xfc>
    if (apiflags & NETCONN_NOFIN) {
 800add6:	79fb      	ldrb	r3, [r7, #7]
 800add8:	f003 0310 	and.w	r3, r3, #16
 800addc:	2b00      	cmp	r3, #0
 800adde:	d009      	beq.n	800adf4 <netconn_recv_data_tcp+0xb0>
      /* received a FIN but the caller cannot handle it right now:
         re-enqueue it and return "no data" */
      netconn_set_flags(conn, NETCONN_FIN_RX_PENDING);
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	7f1b      	ldrb	r3, [r3, #28]
 800ade4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ade8:	b2da      	uxtb	r2, r3
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	771a      	strb	r2, [r3, #28]
      return ERR_WOULDBLOCK;
 800adee:	f06f 0306 	mvn.w	r3, #6
 800adf2:	e027      	b.n	800ae44 <netconn_recv_data_tcp+0x100>
    } else {
handle_fin:
 800adf4:	bf00      	nop
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d005      	beq.n	800ae0a <netconn_recv_data_tcp+0xc6>
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae02:	2200      	movs	r2, #0
 800ae04:	2101      	movs	r1, #1
 800ae06:	68f8      	ldr	r0, [r7, #12]
 800ae08:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	685b      	ldr	r3, [r3, #4]
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d10f      	bne.n	800ae32 <netconn_recv_data_tcp+0xee>
        /* race condition: RST during recv */
        err = netconn_err(conn);
 800ae12:	68f8      	ldr	r0, [r7, #12]
 800ae14:	f000 f914 	bl	800b040 <netconn_err>
 800ae18:	4603      	mov	r3, r0
 800ae1a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
        if (err != ERR_OK) {
 800ae1e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d002      	beq.n	800ae2c <netconn_recv_data_tcp+0xe8>
          return err;
 800ae26:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ae2a:	e00b      	b.n	800ae44 <netconn_recv_data_tcp+0x100>
        }
        return ERR_RST;
 800ae2c:	f06f 030d 	mvn.w	r3, #13
 800ae30:	e008      	b.n	800ae44 <netconn_recv_data_tcp+0x100>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 800ae32:	2101      	movs	r1, #1
 800ae34:	68f8      	ldr	r0, [r7, #12]
 800ae36:	f000 f8d3 	bl	800afe0 <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 800ae3a:	f06f 030e 	mvn.w	r3, #14
 800ae3e:	e001      	b.n	800ae44 <netconn_recv_data_tcp+0x100>
    }
  }
  return err;
 800ae40:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800ae44:	4618      	mov	r0, r3
 800ae46:	3740      	adds	r7, #64	; 0x40
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	bd80      	pop	{r7, pc}

0800ae4c <netconn_recv>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
err_t
netconn_recv(struct netconn *conn, struct netbuf **new_buf)
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b086      	sub	sp, #24
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
 800ae54:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  struct netbuf *buf = NULL;
 800ae56:	2300      	movs	r3, #0
 800ae58:	617b      	str	r3, [r7, #20]
  err_t err;
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800ae5a:	683b      	ldr	r3, [r7, #0]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d109      	bne.n	800ae74 <netconn_recv+0x28>
 800ae60:	4b32      	ldr	r3, [pc, #200]	; (800af2c <netconn_recv+0xe0>)
 800ae62:	f240 3263 	movw	r2, #867	; 0x363
 800ae66:	4932      	ldr	r1, [pc, #200]	; (800af30 <netconn_recv+0xe4>)
 800ae68:	4832      	ldr	r0, [pc, #200]	; (800af34 <netconn_recv+0xe8>)
 800ae6a:	f00d f863 	bl	8017f34 <iprintf>
 800ae6e:	f06f 030f 	mvn.w	r3, #15
 800ae72:	e056      	b.n	800af22 <netconn_recv+0xd6>
  *new_buf = NULL;
 800ae74:	683b      	ldr	r3, [r7, #0]
 800ae76:	2200      	movs	r2, #0
 800ae78:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d109      	bne.n	800ae94 <netconn_recv+0x48>
 800ae80:	4b2a      	ldr	r3, [pc, #168]	; (800af2c <netconn_recv+0xe0>)
 800ae82:	f240 3265 	movw	r2, #869	; 0x365
 800ae86:	492c      	ldr	r1, [pc, #176]	; (800af38 <netconn_recv+0xec>)
 800ae88:	482a      	ldr	r0, [pc, #168]	; (800af34 <netconn_recv+0xe8>)
 800ae8a:	f00d f853 	bl	8017f34 <iprintf>
 800ae8e:	f06f 030f 	mvn.w	r3, #15
 800ae92:	e046      	b.n	800af22 <netconn_recv+0xd6>

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	781b      	ldrb	r3, [r3, #0]
 800ae98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ae9c:	2b10      	cmp	r3, #16
 800ae9e:	d13a      	bne.n	800af16 <netconn_recv+0xca>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    struct pbuf *p = NULL;
 800aea0:	2300      	movs	r3, #0
 800aea2:	60fb      	str	r3, [r7, #12]
    /* This is not a listening netconn, since recvmbox is set */

    buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800aea4:	2006      	movs	r0, #6
 800aea6:	f002 fa5b 	bl	800d360 <memp_malloc>
 800aeaa:	6178      	str	r0, [r7, #20]
    if (buf == NULL) {
 800aeac:	697b      	ldr	r3, [r7, #20]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d102      	bne.n	800aeb8 <netconn_recv+0x6c>
      return ERR_MEM;
 800aeb2:	f04f 33ff 	mov.w	r3, #4294967295
 800aeb6:	e034      	b.n	800af22 <netconn_recv+0xd6>
    }

    err = netconn_recv_data_tcp(conn, &p, 0);
 800aeb8:	f107 030c 	add.w	r3, r7, #12
 800aebc:	2200      	movs	r2, #0
 800aebe:	4619      	mov	r1, r3
 800aec0:	6878      	ldr	r0, [r7, #4]
 800aec2:	f7ff ff3f 	bl	800ad44 <netconn_recv_data_tcp>
 800aec6:	4603      	mov	r3, r0
 800aec8:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 800aeca:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d006      	beq.n	800aee0 <netconn_recv+0x94>
      memp_free(MEMP_NETBUF, buf);
 800aed2:	6979      	ldr	r1, [r7, #20]
 800aed4:	2006      	movs	r0, #6
 800aed6:	f002 fa95 	bl	800d404 <memp_free>
      return err;
 800aeda:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800aede:	e020      	b.n	800af22 <netconn_recv+0xd6>
    }
    LWIP_ASSERT("p != NULL", p != NULL);
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d106      	bne.n	800aef4 <netconn_recv+0xa8>
 800aee6:	4b11      	ldr	r3, [pc, #68]	; (800af2c <netconn_recv+0xe0>)
 800aee8:	f240 3279 	movw	r2, #889	; 0x379
 800aeec:	4913      	ldr	r1, [pc, #76]	; (800af3c <netconn_recv+0xf0>)
 800aeee:	4811      	ldr	r0, [pc, #68]	; (800af34 <netconn_recv+0xe8>)
 800aef0:	f00d f820 	bl	8017f34 <iprintf>

    buf->p = p;
 800aef4:	68fa      	ldr	r2, [r7, #12]
 800aef6:	697b      	ldr	r3, [r7, #20]
 800aef8:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800aefa:	68fa      	ldr	r2, [r7, #12]
 800aefc:	697b      	ldr	r3, [r7, #20]
 800aefe:	605a      	str	r2, [r3, #4]
    buf->port = 0;
 800af00:	697b      	ldr	r3, [r7, #20]
 800af02:	2200      	movs	r2, #0
 800af04:	819a      	strh	r2, [r3, #12]
    ip_addr_set_zero(&buf->addr);
 800af06:	697b      	ldr	r3, [r7, #20]
 800af08:	2200      	movs	r2, #0
 800af0a:	609a      	str	r2, [r3, #8]
    *new_buf = buf;
 800af0c:	683b      	ldr	r3, [r7, #0]
 800af0e:	697a      	ldr	r2, [r7, #20]
 800af10:	601a      	str	r2, [r3, #0]
    /* don't set conn->last_err: it's only ERR_OK, anyway */
    return ERR_OK;
 800af12:	2300      	movs	r3, #0
 800af14:	e005      	b.n	800af22 <netconn_recv+0xd6>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
  {
#if (LWIP_UDP || LWIP_RAW)
    return netconn_recv_data(conn, (void **)new_buf, 0);
 800af16:	2200      	movs	r2, #0
 800af18:	6839      	ldr	r1, [r7, #0]
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	f7ff fe1a 	bl	800ab54 <netconn_recv_data>
 800af20:	4603      	mov	r3, r0
#endif /* (LWIP_UDP || LWIP_RAW) */
  }
}
 800af22:	4618      	mov	r0, r3
 800af24:	3718      	adds	r7, #24
 800af26:	46bd      	mov	sp, r7
 800af28:	bd80      	pop	{r7, pc}
 800af2a:	bf00      	nop
 800af2c:	08018e00 	.word	0x08018e00
 800af30:	08019018 	.word	0x08019018
 800af34:	08018e58 	.word	0x08018e58
 800af38:	08019038 	.word	0x08019038
 800af3c:	080190b0 	.word	0x080190b0

0800af40 <netconn_sendto>:
 * @param port the remote port to which to send the data
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_sendto(struct netconn *conn, struct netbuf *buf, const ip_addr_t *addr, u16_t port)
{
 800af40:	b580      	push	{r7, lr}
 800af42:	b084      	sub	sp, #16
 800af44:	af00      	add	r7, sp, #0
 800af46:	60f8      	str	r0, [r7, #12]
 800af48:	60b9      	str	r1, [r7, #8]
 800af4a:	607a      	str	r2, [r7, #4]
 800af4c:	807b      	strh	r3, [r7, #2]
  if (buf != NULL) {
 800af4e:	68bb      	ldr	r3, [r7, #8]
 800af50:	2b00      	cmp	r3, #0
 800af52:	d011      	beq.n	800af78 <netconn_sendto+0x38>
    ip_addr_set(&buf->addr, addr);
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2b00      	cmp	r3, #0
 800af58:	d002      	beq.n	800af60 <netconn_sendto+0x20>
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	e000      	b.n	800af62 <netconn_sendto+0x22>
 800af60:	2300      	movs	r3, #0
 800af62:	68ba      	ldr	r2, [r7, #8]
 800af64:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800af66:	68bb      	ldr	r3, [r7, #8]
 800af68:	887a      	ldrh	r2, [r7, #2]
 800af6a:	819a      	strh	r2, [r3, #12]
    return netconn_send(conn, buf);
 800af6c:	68b9      	ldr	r1, [r7, #8]
 800af6e:	68f8      	ldr	r0, [r7, #12]
 800af70:	f000 f808 	bl	800af84 <netconn_send>
 800af74:	4603      	mov	r3, r0
 800af76:	e001      	b.n	800af7c <netconn_sendto+0x3c>
  }
  return ERR_VAL;
 800af78:	f06f 0305 	mvn.w	r3, #5
}
 800af7c:	4618      	mov	r0, r3
 800af7e:	3710      	adds	r7, #16
 800af80:	46bd      	mov	sp, r7
 800af82:	bd80      	pop	{r7, pc}

0800af84 <netconn_send>:
 * @param buf a netbuf containing the data to send
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_send(struct netconn *conn, struct netbuf *buf)
{
 800af84:	b580      	push	{r7, lr}
 800af86:	b08c      	sub	sp, #48	; 0x30
 800af88:	af00      	add	r7, sp, #0
 800af8a:	6078      	str	r0, [r7, #4]
 800af8c:	6039      	str	r1, [r7, #0]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_send: invalid conn",  (conn != NULL), return ERR_ARG;);
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d109      	bne.n	800afa8 <netconn_send+0x24>
 800af94:	4b0e      	ldr	r3, [pc, #56]	; (800afd0 <netconn_send+0x4c>)
 800af96:	f240 32b2 	movw	r2, #946	; 0x3b2
 800af9a:	490e      	ldr	r1, [pc, #56]	; (800afd4 <netconn_send+0x50>)
 800af9c:	480e      	ldr	r0, [pc, #56]	; (800afd8 <netconn_send+0x54>)
 800af9e:	f00c ffc9 	bl	8017f34 <iprintf>
 800afa2:	f06f 030f 	mvn.w	r3, #15
 800afa6:	e00e      	b.n	800afc6 <netconn_send+0x42>

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_send: sending %"U16_F" bytes\n", buf->p->tot_len));

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	60fb      	str	r3, [r7, #12]
  API_MSG_VAR_REF(msg).msg.b = buf;
 800afac:	683b      	ldr	r3, [r7, #0]
 800afae:	617b      	str	r3, [r7, #20]
  err = netconn_apimsg(lwip_netconn_do_send, &API_MSG_VAR_REF(msg));
 800afb0:	f107 030c 	add.w	r3, r7, #12
 800afb4:	4619      	mov	r1, r3
 800afb6:	4809      	ldr	r0, [pc, #36]	; (800afdc <netconn_send+0x58>)
 800afb8:	f7ff fcbc 	bl	800a934 <netconn_apimsg>
 800afbc:	4603      	mov	r3, r0
 800afbe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800afc2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800afc6:	4618      	mov	r0, r3
 800afc8:	3730      	adds	r7, #48	; 0x30
 800afca:	46bd      	mov	sp, r7
 800afcc:	bd80      	pop	{r7, pc}
 800afce:	bf00      	nop
 800afd0:	08018e00 	.word	0x08018e00
 800afd4:	080190bc 	.word	0x080190bc
 800afd8:	08018e58 	.word	0x08018e58
 800afdc:	0800bf41 	.word	0x0800bf41

0800afe0 <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	b08c      	sub	sp, #48	; 0x30
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
 800afe8:	460b      	mov	r3, r1
 800afea:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d109      	bne.n	800b006 <netconn_close_shutdown+0x26>
 800aff2:	4b0f      	ldr	r3, [pc, #60]	; (800b030 <netconn_close_shutdown+0x50>)
 800aff4:	f240 4247 	movw	r2, #1095	; 0x447
 800aff8:	490e      	ldr	r1, [pc, #56]	; (800b034 <netconn_close_shutdown+0x54>)
 800affa:	480f      	ldr	r0, [pc, #60]	; (800b038 <netconn_close_shutdown+0x58>)
 800affc:	f00c ff9a 	bl	8017f34 <iprintf>
 800b000:	f06f 030f 	mvn.w	r3, #15
 800b004:	e010      	b.n	800b028 <netconn_close_shutdown+0x48>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 800b00a:	78fb      	ldrb	r3, [r7, #3]
 800b00c:	753b      	strb	r3, [r7, #20]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800b00e:	2329      	movs	r3, #41	; 0x29
 800b010:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 800b012:	f107 030c 	add.w	r3, r7, #12
 800b016:	4619      	mov	r1, r3
 800b018:	4808      	ldr	r0, [pc, #32]	; (800b03c <netconn_close_shutdown+0x5c>)
 800b01a:	f7ff fc8b 	bl	800a934 <netconn_apimsg>
 800b01e:	4603      	mov	r3, r0
 800b020:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800b024:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800b028:	4618      	mov	r0, r3
 800b02a:	3730      	adds	r7, #48	; 0x30
 800b02c:	46bd      	mov	sp, r7
 800b02e:	bd80      	pop	{r7, pc}
 800b030:	08018e00 	.word	0x08018e00
 800b034:	0801913c 	.word	0x0801913c
 800b038:	08018e58 	.word	0x08018e58
 800b03c:	0800c3dd 	.word	0x0800c3dd

0800b040 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 800b040:	b580      	push	{r7, lr}
 800b042:	b084      	sub	sp, #16
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d101      	bne.n	800b052 <netconn_err+0x12>
    return ERR_OK;
 800b04e:	2300      	movs	r3, #0
 800b050:	e00d      	b.n	800b06e <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 800b052:	f00c fd61 	bl	8017b18 <sys_arch_protect>
 800b056:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	7a1b      	ldrb	r3, [r3, #8]
 800b05c:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	2200      	movs	r2, #0
 800b062:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 800b064:	68f8      	ldr	r0, [r7, #12]
 800b066:	f00c fd65 	bl	8017b34 <sys_arch_unprotect>
  return err;
 800b06a:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800b06e:	4618      	mov	r0, r3
 800b070:	3710      	adds	r7, #16
 800b072:	46bd      	mov	sp, r7
 800b074:	bd80      	pop	{r7, pc}
	...

0800b078 <lwip_netconn_err_to_msg>:
const u8_t netconn_closed = 0;

/** Translate an error to a unique void* passed via an mbox */
static void *
lwip_netconn_err_to_msg(err_t err)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b082      	sub	sp, #8
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	4603      	mov	r3, r0
 800b080:	71fb      	strb	r3, [r7, #7]
  switch (err) {
 800b082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b086:	f113 0f0d 	cmn.w	r3, #13
 800b08a:	d009      	beq.n	800b0a0 <lwip_netconn_err_to_msg+0x28>
 800b08c:	f113 0f0d 	cmn.w	r3, #13
 800b090:	dc0c      	bgt.n	800b0ac <lwip_netconn_err_to_msg+0x34>
 800b092:	f113 0f0f 	cmn.w	r3, #15
 800b096:	d007      	beq.n	800b0a8 <lwip_netconn_err_to_msg+0x30>
 800b098:	f113 0f0e 	cmn.w	r3, #14
 800b09c:	d002      	beq.n	800b0a4 <lwip_netconn_err_to_msg+0x2c>
 800b09e:	e005      	b.n	800b0ac <lwip_netconn_err_to_msg+0x34>
    case ERR_ABRT:
      return LWIP_CONST_CAST(void *, &netconn_aborted);
 800b0a0:	4b0a      	ldr	r3, [pc, #40]	; (800b0cc <lwip_netconn_err_to_msg+0x54>)
 800b0a2:	e00e      	b.n	800b0c2 <lwip_netconn_err_to_msg+0x4a>
    case ERR_RST:
      return LWIP_CONST_CAST(void *, &netconn_reset);
 800b0a4:	4b0a      	ldr	r3, [pc, #40]	; (800b0d0 <lwip_netconn_err_to_msg+0x58>)
 800b0a6:	e00c      	b.n	800b0c2 <lwip_netconn_err_to_msg+0x4a>
    case ERR_CLSD:
      return LWIP_CONST_CAST(void *, &netconn_closed);
 800b0a8:	4b0a      	ldr	r3, [pc, #40]	; (800b0d4 <lwip_netconn_err_to_msg+0x5c>)
 800b0aa:	e00a      	b.n	800b0c2 <lwip_netconn_err_to_msg+0x4a>
    default:
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 800b0ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d005      	beq.n	800b0c0 <lwip_netconn_err_to_msg+0x48>
 800b0b4:	4b08      	ldr	r3, [pc, #32]	; (800b0d8 <lwip_netconn_err_to_msg+0x60>)
 800b0b6:	227d      	movs	r2, #125	; 0x7d
 800b0b8:	4908      	ldr	r1, [pc, #32]	; (800b0dc <lwip_netconn_err_to_msg+0x64>)
 800b0ba:	4809      	ldr	r0, [pc, #36]	; (800b0e0 <lwip_netconn_err_to_msg+0x68>)
 800b0bc:	f00c ff3a 	bl	8017f34 <iprintf>
      return NULL;
 800b0c0:	2300      	movs	r3, #0
  }
}
 800b0c2:	4618      	mov	r0, r3
 800b0c4:	3708      	adds	r7, #8
 800b0c6:	46bd      	mov	sp, r7
 800b0c8:	bd80      	pop	{r7, pc}
 800b0ca:	bf00      	nop
 800b0cc:	0801c2f0 	.word	0x0801c2f0
 800b0d0:	0801c2f1 	.word	0x0801c2f1
 800b0d4:	0801c2f2 	.word	0x0801c2f2
 800b0d8:	08019158 	.word	0x08019158
 800b0dc:	0801918c 	.word	0x0801918c
 800b0e0:	0801919c 	.word	0x0801919c

0800b0e4 <lwip_netconn_is_err_msg>:

int
lwip_netconn_is_err_msg(void *msg, err_t *err)
{
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	b082      	sub	sp, #8
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	6078      	str	r0, [r7, #4]
 800b0ec:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("err != NULL", err != NULL);
 800b0ee:	683b      	ldr	r3, [r7, #0]
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d105      	bne.n	800b100 <lwip_netconn_is_err_msg+0x1c>
 800b0f4:	4b12      	ldr	r3, [pc, #72]	; (800b140 <lwip_netconn_is_err_msg+0x5c>)
 800b0f6:	2285      	movs	r2, #133	; 0x85
 800b0f8:	4912      	ldr	r1, [pc, #72]	; (800b144 <lwip_netconn_is_err_msg+0x60>)
 800b0fa:	4813      	ldr	r0, [pc, #76]	; (800b148 <lwip_netconn_is_err_msg+0x64>)
 800b0fc:	f00c ff1a 	bl	8017f34 <iprintf>

  if (msg == &netconn_aborted) {
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	4a12      	ldr	r2, [pc, #72]	; (800b14c <lwip_netconn_is_err_msg+0x68>)
 800b104:	4293      	cmp	r3, r2
 800b106:	d104      	bne.n	800b112 <lwip_netconn_is_err_msg+0x2e>
    *err = ERR_ABRT;
 800b108:	683b      	ldr	r3, [r7, #0]
 800b10a:	22f3      	movs	r2, #243	; 0xf3
 800b10c:	701a      	strb	r2, [r3, #0]
    return 1;
 800b10e:	2301      	movs	r3, #1
 800b110:	e012      	b.n	800b138 <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_reset) {
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	4a0e      	ldr	r2, [pc, #56]	; (800b150 <lwip_netconn_is_err_msg+0x6c>)
 800b116:	4293      	cmp	r3, r2
 800b118:	d104      	bne.n	800b124 <lwip_netconn_is_err_msg+0x40>
    *err = ERR_RST;
 800b11a:	683b      	ldr	r3, [r7, #0]
 800b11c:	22f2      	movs	r2, #242	; 0xf2
 800b11e:	701a      	strb	r2, [r3, #0]
    return 1;
 800b120:	2301      	movs	r3, #1
 800b122:	e009      	b.n	800b138 <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_closed) {
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	4a0b      	ldr	r2, [pc, #44]	; (800b154 <lwip_netconn_is_err_msg+0x70>)
 800b128:	4293      	cmp	r3, r2
 800b12a:	d104      	bne.n	800b136 <lwip_netconn_is_err_msg+0x52>
    *err = ERR_CLSD;
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	22f1      	movs	r2, #241	; 0xf1
 800b130:	701a      	strb	r2, [r3, #0]
    return 1;
 800b132:	2301      	movs	r3, #1
 800b134:	e000      	b.n	800b138 <lwip_netconn_is_err_msg+0x54>
  }
  return 0;
 800b136:	2300      	movs	r3, #0
}
 800b138:	4618      	mov	r0, r3
 800b13a:	3708      	adds	r7, #8
 800b13c:	46bd      	mov	sp, r7
 800b13e:	bd80      	pop	{r7, pc}
 800b140:	08019158 	.word	0x08019158
 800b144:	080191c4 	.word	0x080191c4
 800b148:	0801919c 	.word	0x0801919c
 800b14c:	0801c2f0 	.word	0x0801c2f0
 800b150:	0801c2f1 	.word	0x0801c2f1
 800b154:	0801c2f2 	.word	0x0801c2f2

0800b158 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 800b158:	b580      	push	{r7, lr}
 800b15a:	b088      	sub	sp, #32
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	60f8      	str	r0, [r7, #12]
 800b160:	60b9      	str	r1, [r7, #8]
 800b162:	607a      	str	r2, [r7, #4]
 800b164:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 800b166:	68bb      	ldr	r3, [r7, #8]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d105      	bne.n	800b178 <recv_udp+0x20>
 800b16c:	4b34      	ldr	r3, [pc, #208]	; (800b240 <recv_udp+0xe8>)
 800b16e:	22e5      	movs	r2, #229	; 0xe5
 800b170:	4934      	ldr	r1, [pc, #208]	; (800b244 <recv_udp+0xec>)
 800b172:	4835      	ldr	r0, [pc, #212]	; (800b248 <recv_udp+0xf0>)
 800b174:	f00c fede 	bl	8017f34 <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d105      	bne.n	800b18a <recv_udp+0x32>
 800b17e:	4b30      	ldr	r3, [pc, #192]	; (800b240 <recv_udp+0xe8>)
 800b180:	22e6      	movs	r2, #230	; 0xe6
 800b182:	4932      	ldr	r1, [pc, #200]	; (800b24c <recv_udp+0xf4>)
 800b184:	4830      	ldr	r0, [pc, #192]	; (800b248 <recv_udp+0xf0>)
 800b186:	f00c fed5 	bl	8017f34 <iprintf>
  conn = (struct netconn *)arg;
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800b18e:	69fb      	ldr	r3, [r7, #28]
 800b190:	2b00      	cmp	r3, #0
 800b192:	d103      	bne.n	800b19c <recv_udp+0x44>
    pbuf_free(p);
 800b194:	6878      	ldr	r0, [r7, #4]
 800b196:	f002 ff75 	bl	800e084 <pbuf_free>
    return;
 800b19a:	e04d      	b.n	800b238 <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 800b19c:	69fb      	ldr	r3, [r7, #28]
 800b19e:	685b      	ldr	r3, [r3, #4]
 800b1a0:	68ba      	ldr	r2, [r7, #8]
 800b1a2:	429a      	cmp	r2, r3
 800b1a4:	d005      	beq.n	800b1b2 <recv_udp+0x5a>
 800b1a6:	4b26      	ldr	r3, [pc, #152]	; (800b240 <recv_udp+0xe8>)
 800b1a8:	22ee      	movs	r2, #238	; 0xee
 800b1aa:	4929      	ldr	r1, [pc, #164]	; (800b250 <recv_udp+0xf8>)
 800b1ac:	4826      	ldr	r0, [pc, #152]	; (800b248 <recv_udp+0xf0>)
 800b1ae:	f00c fec1 	bl	8017f34 <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800b1b2:	69fb      	ldr	r3, [r7, #28]
 800b1b4:	3310      	adds	r3, #16
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	f00c fb93 	bl	80178e2 <sys_mbox_valid>
 800b1bc:	4603      	mov	r3, r0
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d103      	bne.n	800b1ca <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 800b1c2:	6878      	ldr	r0, [r7, #4]
 800b1c4:	f002 ff5e 	bl	800e084 <pbuf_free>
    return;
 800b1c8:	e036      	b.n	800b238 <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800b1ca:	2006      	movs	r0, #6
 800b1cc:	f002 f8c8 	bl	800d360 <memp_malloc>
 800b1d0:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 800b1d2:	69bb      	ldr	r3, [r7, #24]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d103      	bne.n	800b1e0 <recv_udp+0x88>
    pbuf_free(p);
 800b1d8:	6878      	ldr	r0, [r7, #4]
 800b1da:	f002 ff53 	bl	800e084 <pbuf_free>
    return;
 800b1de:	e02b      	b.n	800b238 <recv_udp+0xe0>
  } else {
    buf->p = p;
 800b1e0:	69bb      	ldr	r3, [r7, #24]
 800b1e2:	687a      	ldr	r2, [r7, #4]
 800b1e4:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800b1e6:	69bb      	ldr	r3, [r7, #24]
 800b1e8:	687a      	ldr	r2, [r7, #4]
 800b1ea:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 800b1ec:	683b      	ldr	r3, [r7, #0]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d002      	beq.n	800b1f8 <recv_udp+0xa0>
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	e000      	b.n	800b1fa <recv_udp+0xa2>
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	69ba      	ldr	r2, [r7, #24]
 800b1fc:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800b1fe:	69bb      	ldr	r3, [r7, #24]
 800b200:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800b202:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	891b      	ldrh	r3, [r3, #8]
 800b208:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800b20a:	69fb      	ldr	r3, [r7, #28]
 800b20c:	3310      	adds	r3, #16
 800b20e:	69b9      	ldr	r1, [r7, #24]
 800b210:	4618      	mov	r0, r3
 800b212:	f00c faf1 	bl	80177f8 <sys_mbox_trypost>
 800b216:	4603      	mov	r3, r0
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d003      	beq.n	800b224 <recv_udp+0xcc>
    netbuf_delete(buf);
 800b21c:	69b8      	ldr	r0, [r7, #24]
 800b21e:	f001 f97d 	bl	800c51c <netbuf_delete>
    return;
 800b222:	e009      	b.n	800b238 <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800b224:	69fb      	ldr	r3, [r7, #28]
 800b226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d005      	beq.n	800b238 <recv_udp+0xe0>
 800b22c:	69fb      	ldr	r3, [r7, #28]
 800b22e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b230:	8afa      	ldrh	r2, [r7, #22]
 800b232:	2100      	movs	r1, #0
 800b234:	69f8      	ldr	r0, [r7, #28]
 800b236:	4798      	blx	r3
  }
}
 800b238:	3720      	adds	r7, #32
 800b23a:	46bd      	mov	sp, r7
 800b23c:	bd80      	pop	{r7, pc}
 800b23e:	bf00      	nop
 800b240:	08019158 	.word	0x08019158
 800b244:	080191d0 	.word	0x080191d0
 800b248:	0801919c 	.word	0x0801919c
 800b24c:	080191f4 	.word	0x080191f4
 800b250:	08019214 	.word	0x08019214

0800b254 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b088      	sub	sp, #32
 800b258:	af00      	add	r7, sp, #0
 800b25a:	60f8      	str	r0, [r7, #12]
 800b25c:	60b9      	str	r1, [r7, #8]
 800b25e:	607a      	str	r2, [r7, #4]
 800b260:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;
  void *msg;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 800b262:	68bb      	ldr	r3, [r7, #8]
 800b264:	2b00      	cmp	r3, #0
 800b266:	d106      	bne.n	800b276 <recv_tcp+0x22>
 800b268:	4b36      	ldr	r3, [pc, #216]	; (800b344 <recv_tcp+0xf0>)
 800b26a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800b26e:	4936      	ldr	r1, [pc, #216]	; (800b348 <recv_tcp+0xf4>)
 800b270:	4836      	ldr	r0, [pc, #216]	; (800b34c <recv_tcp+0xf8>)
 800b272:	f00c fe5f 	bl	8017f34 <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d106      	bne.n	800b28a <recv_tcp+0x36>
 800b27c:	4b31      	ldr	r3, [pc, #196]	; (800b344 <recv_tcp+0xf0>)
 800b27e:	f240 122d 	movw	r2, #301	; 0x12d
 800b282:	4933      	ldr	r1, [pc, #204]	; (800b350 <recv_tcp+0xfc>)
 800b284:	4831      	ldr	r0, [pc, #196]	; (800b34c <recv_tcp+0xf8>)
 800b286:	f00c fe55 	bl	8017f34 <iprintf>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 800b28a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d006      	beq.n	800b2a0 <recv_tcp+0x4c>
 800b292:	4b2c      	ldr	r3, [pc, #176]	; (800b344 <recv_tcp+0xf0>)
 800b294:	f44f 7297 	mov.w	r2, #302	; 0x12e
 800b298:	492e      	ldr	r1, [pc, #184]	; (800b354 <recv_tcp+0x100>)
 800b29a:	482c      	ldr	r0, [pc, #176]	; (800b34c <recv_tcp+0xf8>)
 800b29c:	f00c fe4a 	bl	8017f34 <iprintf>
  LWIP_UNUSED_ARG(err); /* for LWIP_NOASSERT */
  conn = (struct netconn *)arg;
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	617b      	str	r3, [r7, #20]

  if (conn == NULL) {
 800b2a4:	697b      	ldr	r3, [r7, #20]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d102      	bne.n	800b2b0 <recv_tcp+0x5c>
    return ERR_VAL;
 800b2aa:	f06f 0305 	mvn.w	r3, #5
 800b2ae:	e045      	b.n	800b33c <recv_tcp+0xe8>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 800b2b0:	697b      	ldr	r3, [r7, #20]
 800b2b2:	685b      	ldr	r3, [r3, #4]
 800b2b4:	68ba      	ldr	r2, [r7, #8]
 800b2b6:	429a      	cmp	r2, r3
 800b2b8:	d006      	beq.n	800b2c8 <recv_tcp+0x74>
 800b2ba:	4b22      	ldr	r3, [pc, #136]	; (800b344 <recv_tcp+0xf0>)
 800b2bc:	f240 1235 	movw	r2, #309	; 0x135
 800b2c0:	4925      	ldr	r1, [pc, #148]	; (800b358 <recv_tcp+0x104>)
 800b2c2:	4822      	ldr	r0, [pc, #136]	; (800b34c <recv_tcp+0xf8>)
 800b2c4:	f00c fe36 	bl	8017f34 <iprintf>

  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800b2c8:	697b      	ldr	r3, [r7, #20]
 800b2ca:	3310      	adds	r3, #16
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	f00c fb08 	bl	80178e2 <sys_mbox_valid>
 800b2d2:	4603      	mov	r3, r0
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d10d      	bne.n	800b2f4 <recv_tcp+0xa0>
    /* recvmbox already deleted */
    if (p != NULL) {
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d008      	beq.n	800b2f0 <recv_tcp+0x9c>
      tcp_recved(pcb, p->tot_len);
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	891b      	ldrh	r3, [r3, #8]
 800b2e2:	4619      	mov	r1, r3
 800b2e4:	68b8      	ldr	r0, [r7, #8]
 800b2e6:	f003 fdcb 	bl	800ee80 <tcp_recved>
      pbuf_free(p);
 800b2ea:	6878      	ldr	r0, [r7, #4]
 800b2ec:	f002 feca 	bl	800e084 <pbuf_free>
    }
    return ERR_OK;
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	e023      	b.n	800b33c <recv_tcp+0xe8>
  }
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  if (p != NULL) {
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d005      	beq.n	800b306 <recv_tcp+0xb2>
    msg = p;
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	61bb      	str	r3, [r7, #24]
    len = p->tot_len;
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	891b      	ldrh	r3, [r3, #8]
 800b302:	83fb      	strh	r3, [r7, #30]
 800b304:	e003      	b.n	800b30e <recv_tcp+0xba>
  } else {
    msg = LWIP_CONST_CAST(void *, &netconn_closed);
 800b306:	4b15      	ldr	r3, [pc, #84]	; (800b35c <recv_tcp+0x108>)
 800b308:	61bb      	str	r3, [r7, #24]
    len = 0;
 800b30a:	2300      	movs	r3, #0
 800b30c:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, msg) != ERR_OK) {
 800b30e:	697b      	ldr	r3, [r7, #20]
 800b310:	3310      	adds	r3, #16
 800b312:	69b9      	ldr	r1, [r7, #24]
 800b314:	4618      	mov	r0, r3
 800b316:	f00c fa6f 	bl	80177f8 <sys_mbox_trypost>
 800b31a:	4603      	mov	r3, r0
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d002      	beq.n	800b326 <recv_tcp+0xd2>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 800b320:	f04f 33ff 	mov.w	r3, #4294967295
 800b324:	e00a      	b.n	800b33c <recv_tcp+0xe8>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800b326:	697b      	ldr	r3, [r7, #20]
 800b328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d005      	beq.n	800b33a <recv_tcp+0xe6>
 800b32e:	697b      	ldr	r3, [r7, #20]
 800b330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b332:	8bfa      	ldrh	r2, [r7, #30]
 800b334:	2100      	movs	r1, #0
 800b336:	6978      	ldr	r0, [r7, #20]
 800b338:	4798      	blx	r3
  }

  return ERR_OK;
 800b33a:	2300      	movs	r3, #0
}
 800b33c:	4618      	mov	r0, r3
 800b33e:	3720      	adds	r7, #32
 800b340:	46bd      	mov	sp, r7
 800b342:	bd80      	pop	{r7, pc}
 800b344:	08019158 	.word	0x08019158
 800b348:	08019234 	.word	0x08019234
 800b34c:	0801919c 	.word	0x0801919c
 800b350:	08019258 	.word	0x08019258
 800b354:	08019278 	.word	0x08019278
 800b358:	08019290 	.word	0x08019290
 800b35c:	0801c2f2 	.word	0x0801c2f2

0800b360 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 800b360:	b580      	push	{r7, lr}
 800b362:	b084      	sub	sp, #16
 800b364:	af00      	add	r7, sp, #0
 800b366:	6078      	str	r0, [r7, #4]
 800b368:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d106      	bne.n	800b382 <poll_tcp+0x22>
 800b374:	4b29      	ldr	r3, [pc, #164]	; (800b41c <poll_tcp+0xbc>)
 800b376:	f44f 72b5 	mov.w	r2, #362	; 0x16a
 800b37a:	4929      	ldr	r1, [pc, #164]	; (800b420 <poll_tcp+0xc0>)
 800b37c:	4829      	ldr	r0, [pc, #164]	; (800b424 <poll_tcp+0xc4>)
 800b37e:	f00c fdd9 	bl	8017f34 <iprintf>

  if (conn->state == NETCONN_WRITE) {
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	785b      	ldrb	r3, [r3, #1]
 800b386:	2b01      	cmp	r3, #1
 800b388:	d104      	bne.n	800b394 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800b38a:	2101      	movs	r1, #1
 800b38c:	68f8      	ldr	r0, [r7, #12]
 800b38e:	f000 fe59 	bl	800c044 <lwip_netconn_do_writemore>
 800b392:	e016      	b.n	800b3c2 <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	785b      	ldrb	r3, [r3, #1]
 800b398:	2b04      	cmp	r3, #4
 800b39a:	d112      	bne.n	800b3c2 <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	6a1b      	ldr	r3, [r3, #32]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d00a      	beq.n	800b3ba <poll_tcp+0x5a>
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	6a1b      	ldr	r3, [r3, #32]
 800b3a8:	7a5b      	ldrb	r3, [r3, #9]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d005      	beq.n	800b3ba <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	6a1b      	ldr	r3, [r3, #32]
 800b3b2:	7a5a      	ldrb	r2, [r3, #9]
 800b3b4:	3a01      	subs	r2, #1
 800b3b6:	b2d2      	uxtb	r2, r2
 800b3b8:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800b3ba:	2101      	movs	r1, #1
 800b3bc:	68f8      	ldr	r0, [r7, #12]
 800b3be:	f000 fb3b 	bl	800ba38 <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	7f1b      	ldrb	r3, [r3, #28]
 800b3c6:	f003 0310 	and.w	r3, r3, #16
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d021      	beq.n	800b412 <poll_tcp+0xb2>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	685b      	ldr	r3, [r3, #4]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d01d      	beq.n	800b412 <poll_tcp+0xb2>
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	685b      	ldr	r3, [r3, #4]
 800b3da:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800b3de:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800b3e2:	d316      	bcc.n	800b412 <poll_tcp+0xb2>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	685b      	ldr	r3, [r3, #4]
 800b3e8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800b3ec:	2b04      	cmp	r3, #4
 800b3ee:	d810      	bhi.n	800b412 <poll_tcp+0xb2>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	7f1b      	ldrb	r3, [r3, #28]
 800b3f4:	f023 0310 	bic.w	r3, r3, #16
 800b3f8:	b2da      	uxtb	r2, r3
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b402:	2b00      	cmp	r3, #0
 800b404:	d005      	beq.n	800b412 <poll_tcp+0xb2>
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b40a:	2200      	movs	r2, #0
 800b40c:	2102      	movs	r1, #2
 800b40e:	68f8      	ldr	r0, [r7, #12]
 800b410:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800b412:	2300      	movs	r3, #0
}
 800b414:	4618      	mov	r0, r3
 800b416:	3710      	adds	r7, #16
 800b418:	46bd      	mov	sp, r7
 800b41a:	bd80      	pop	{r7, pc}
 800b41c:	08019158 	.word	0x08019158
 800b420:	080192b0 	.word	0x080192b0
 800b424:	0801919c 	.word	0x0801919c

0800b428 <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 800b428:	b580      	push	{r7, lr}
 800b42a:	b086      	sub	sp, #24
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	60f8      	str	r0, [r7, #12]
 800b430:	60b9      	str	r1, [r7, #8]
 800b432:	4613      	mov	r3, r2
 800b434:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800b43a:	697b      	ldr	r3, [r7, #20]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d106      	bne.n	800b44e <sent_tcp+0x26>
 800b440:	4b20      	ldr	r3, [pc, #128]	; (800b4c4 <sent_tcp+0x9c>)
 800b442:	f240 1293 	movw	r2, #403	; 0x193
 800b446:	4920      	ldr	r1, [pc, #128]	; (800b4c8 <sent_tcp+0xa0>)
 800b448:	4820      	ldr	r0, [pc, #128]	; (800b4cc <sent_tcp+0xa4>)
 800b44a:	f00c fd73 	bl	8017f34 <iprintf>

  if (conn) {
 800b44e:	697b      	ldr	r3, [r7, #20]
 800b450:	2b00      	cmp	r3, #0
 800b452:	d032      	beq.n	800b4ba <sent_tcp+0x92>
    if (conn->state == NETCONN_WRITE) {
 800b454:	697b      	ldr	r3, [r7, #20]
 800b456:	785b      	ldrb	r3, [r3, #1]
 800b458:	2b01      	cmp	r3, #1
 800b45a:	d104      	bne.n	800b466 <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800b45c:	2101      	movs	r1, #1
 800b45e:	6978      	ldr	r0, [r7, #20]
 800b460:	f000 fdf0 	bl	800c044 <lwip_netconn_do_writemore>
 800b464:	e007      	b.n	800b476 <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 800b466:	697b      	ldr	r3, [r7, #20]
 800b468:	785b      	ldrb	r3, [r3, #1]
 800b46a:	2b04      	cmp	r3, #4
 800b46c:	d103      	bne.n	800b476 <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800b46e:	2101      	movs	r1, #1
 800b470:	6978      	ldr	r0, [r7, #20]
 800b472:	f000 fae1 	bl	800ba38 <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800b476:	697b      	ldr	r3, [r7, #20]
 800b478:	685b      	ldr	r3, [r3, #4]
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d01d      	beq.n	800b4ba <sent_tcp+0x92>
 800b47e:	697b      	ldr	r3, [r7, #20]
 800b480:	685b      	ldr	r3, [r3, #4]
 800b482:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800b486:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800b48a:	d316      	bcc.n	800b4ba <sent_tcp+0x92>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800b48c:	697b      	ldr	r3, [r7, #20]
 800b48e:	685b      	ldr	r3, [r3, #4]
 800b490:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800b494:	2b04      	cmp	r3, #4
 800b496:	d810      	bhi.n	800b4ba <sent_tcp+0x92>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800b498:	697b      	ldr	r3, [r7, #20]
 800b49a:	7f1b      	ldrb	r3, [r3, #28]
 800b49c:	f023 0310 	bic.w	r3, r3, #16
 800b4a0:	b2da      	uxtb	r2, r3
 800b4a2:	697b      	ldr	r3, [r7, #20]
 800b4a4:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 800b4a6:	697b      	ldr	r3, [r7, #20]
 800b4a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d005      	beq.n	800b4ba <sent_tcp+0x92>
 800b4ae:	697b      	ldr	r3, [r7, #20]
 800b4b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4b2:	88fa      	ldrh	r2, [r7, #6]
 800b4b4:	2102      	movs	r1, #2
 800b4b6:	6978      	ldr	r0, [r7, #20]
 800b4b8:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800b4ba:	2300      	movs	r3, #0
}
 800b4bc:	4618      	mov	r0, r3
 800b4be:	3718      	adds	r7, #24
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	bd80      	pop	{r7, pc}
 800b4c4:	08019158 	.word	0x08019158
 800b4c8:	080192b0 	.word	0x080192b0
 800b4cc:	0801919c 	.word	0x0801919c

0800b4d0 <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 800b4d0:	b580      	push	{r7, lr}
 800b4d2:	b088      	sub	sp, #32
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	6078      	str	r0, [r7, #4]
 800b4d8:	460b      	mov	r3, r1
 800b4da:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;
  void *mbox_msg;
  SYS_ARCH_DECL_PROTECT(lev);

  conn = (struct netconn *)arg;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	61fb      	str	r3, [r7, #28]
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800b4e0:	69fb      	ldr	r3, [r7, #28]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d106      	bne.n	800b4f4 <err_tcp+0x24>
 800b4e6:	4b5f      	ldr	r3, [pc, #380]	; (800b664 <err_tcp+0x194>)
 800b4e8:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 800b4ec:	495e      	ldr	r1, [pc, #376]	; (800b668 <err_tcp+0x198>)
 800b4ee:	485f      	ldr	r0, [pc, #380]	; (800b66c <err_tcp+0x19c>)
 800b4f0:	f00c fd20 	bl	8017f34 <iprintf>

  SYS_ARCH_PROTECT(lev);
 800b4f4:	f00c fb10 	bl	8017b18 <sys_arch_protect>
 800b4f8:	61b8      	str	r0, [r7, #24]

  /* when err is called, the pcb is deallocated, so delete the reference */
  conn->pcb.tcp = NULL;
 800b4fa:	69fb      	ldr	r3, [r7, #28]
 800b4fc:	2200      	movs	r2, #0
 800b4fe:	605a      	str	r2, [r3, #4]
  /* store pending error */
  conn->pending_err = err;
 800b500:	69fb      	ldr	r3, [r7, #28]
 800b502:	78fa      	ldrb	r2, [r7, #3]
 800b504:	721a      	strb	r2, [r3, #8]
  /* prevent application threads from blocking on 'recvmbox'/'acceptmbox' */
  conn->flags |= NETCONN_FLAG_MBOXCLOSED;
 800b506:	69fb      	ldr	r3, [r7, #28]
 800b508:	7f1b      	ldrb	r3, [r3, #28]
 800b50a:	f043 0301 	orr.w	r3, r3, #1
 800b50e:	b2da      	uxtb	r2, r3
 800b510:	69fb      	ldr	r3, [r7, #28]
 800b512:	771a      	strb	r2, [r3, #28]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 800b514:	69fb      	ldr	r3, [r7, #28]
 800b516:	785b      	ldrb	r3, [r3, #1]
 800b518:	75fb      	strb	r3, [r7, #23]
  conn->state = NETCONN_NONE;
 800b51a:	69fb      	ldr	r3, [r7, #28]
 800b51c:	2200      	movs	r2, #0
 800b51e:	705a      	strb	r2, [r3, #1]

  SYS_ARCH_UNPROTECT(lev);
 800b520:	69b8      	ldr	r0, [r7, #24]
 800b522:	f00c fb07 	bl	8017b34 <sys_arch_unprotect>

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800b526:	69fb      	ldr	r3, [r7, #28]
 800b528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d005      	beq.n	800b53a <err_tcp+0x6a>
 800b52e:	69fb      	ldr	r3, [r7, #28]
 800b530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b532:	2200      	movs	r2, #0
 800b534:	2104      	movs	r1, #4
 800b536:	69f8      	ldr	r0, [r7, #28]
 800b538:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800b53a:	69fb      	ldr	r3, [r7, #28]
 800b53c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d005      	beq.n	800b54e <err_tcp+0x7e>
 800b542:	69fb      	ldr	r3, [r7, #28]
 800b544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b546:	2200      	movs	r2, #0
 800b548:	2100      	movs	r1, #0
 800b54a:	69f8      	ldr	r0, [r7, #28]
 800b54c:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800b54e:	69fb      	ldr	r3, [r7, #28]
 800b550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b552:	2b00      	cmp	r3, #0
 800b554:	d005      	beq.n	800b562 <err_tcp+0x92>
 800b556:	69fb      	ldr	r3, [r7, #28]
 800b558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b55a:	2200      	movs	r2, #0
 800b55c:	2102      	movs	r1, #2
 800b55e:	69f8      	ldr	r0, [r7, #28]
 800b560:	4798      	blx	r3

  mbox_msg = lwip_netconn_err_to_msg(err);
 800b562:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b566:	4618      	mov	r0, r3
 800b568:	f7ff fd86 	bl	800b078 <lwip_netconn_err_to_msg>
 800b56c:	6138      	str	r0, [r7, #16]
  /* pass error message to recvmbox to wake up pending recv */
  if (NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800b56e:	69fb      	ldr	r3, [r7, #28]
 800b570:	3310      	adds	r3, #16
 800b572:	4618      	mov	r0, r3
 800b574:	f00c f9b5 	bl	80178e2 <sys_mbox_valid>
 800b578:	4603      	mov	r3, r0
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d005      	beq.n	800b58a <err_tcp+0xba>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, mbox_msg);
 800b57e:	69fb      	ldr	r3, [r7, #28]
 800b580:	3310      	adds	r3, #16
 800b582:	6939      	ldr	r1, [r7, #16]
 800b584:	4618      	mov	r0, r3
 800b586:	f00c f937 	bl	80177f8 <sys_mbox_trypost>
  }
  /* pass error message to acceptmbox to wake up pending accept */
  if (NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800b58a:	69fb      	ldr	r3, [r7, #28]
 800b58c:	3314      	adds	r3, #20
 800b58e:	4618      	mov	r0, r3
 800b590:	f00c f9a7 	bl	80178e2 <sys_mbox_valid>
 800b594:	4603      	mov	r3, r0
 800b596:	2b00      	cmp	r3, #0
 800b598:	d005      	beq.n	800b5a6 <err_tcp+0xd6>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, mbox_msg);
 800b59a:	69fb      	ldr	r3, [r7, #28]
 800b59c:	3314      	adds	r3, #20
 800b59e:	6939      	ldr	r1, [r7, #16]
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	f00c f929 	bl	80177f8 <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 800b5a6:	7dfb      	ldrb	r3, [r7, #23]
 800b5a8:	2b01      	cmp	r3, #1
 800b5aa:	d005      	beq.n	800b5b8 <err_tcp+0xe8>
 800b5ac:	7dfb      	ldrb	r3, [r7, #23]
 800b5ae:	2b04      	cmp	r3, #4
 800b5b0:	d002      	beq.n	800b5b8 <err_tcp+0xe8>
 800b5b2:	7dfb      	ldrb	r3, [r7, #23]
 800b5b4:	2b03      	cmp	r3, #3
 800b5b6:	d143      	bne.n	800b640 <err_tcp+0x170>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 800b5b8:	69fb      	ldr	r3, [r7, #28]
 800b5ba:	7f1b      	ldrb	r3, [r3, #28]
 800b5bc:	f003 0304 	and.w	r3, r3, #4
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	bf14      	ite	ne
 800b5c4:	2301      	movne	r3, #1
 800b5c6:	2300      	moveq	r3, #0
 800b5c8:	b2db      	uxtb	r3, r3
 800b5ca:	60fb      	str	r3, [r7, #12]
    SET_NONBLOCKING_CONNECT(conn, 0);
 800b5cc:	69fb      	ldr	r3, [r7, #28]
 800b5ce:	7f1b      	ldrb	r3, [r3, #28]
 800b5d0:	f023 0304 	bic.w	r3, r3, #4
 800b5d4:	b2da      	uxtb	r2, r3
 800b5d6:	69fb      	ldr	r3, [r7, #28]
 800b5d8:	771a      	strb	r2, [r3, #28]

    if (!was_nonblocking_connect) {
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d13b      	bne.n	800b658 <err_tcp+0x188>
      sys_sem_t *op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800b5e0:	69fb      	ldr	r3, [r7, #28]
 800b5e2:	6a1b      	ldr	r3, [r3, #32]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d106      	bne.n	800b5f6 <err_tcp+0x126>
 800b5e8:	4b1e      	ldr	r3, [pc, #120]	; (800b664 <err_tcp+0x194>)
 800b5ea:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800b5ee:	4920      	ldr	r1, [pc, #128]	; (800b670 <err_tcp+0x1a0>)
 800b5f0:	481e      	ldr	r0, [pc, #120]	; (800b66c <err_tcp+0x19c>)
 800b5f2:	f00c fc9f 	bl	8017f34 <iprintf>
      if (old_state == NETCONN_CLOSE) {
 800b5f6:	7dfb      	ldrb	r3, [r7, #23]
 800b5f8:	2b04      	cmp	r3, #4
 800b5fa:	d104      	bne.n	800b606 <err_tcp+0x136>
        /* let close succeed: the connection is closed after all... */
        conn->current_msg->err = ERR_OK;
 800b5fc:	69fb      	ldr	r3, [r7, #28]
 800b5fe:	6a1b      	ldr	r3, [r3, #32]
 800b600:	2200      	movs	r2, #0
 800b602:	711a      	strb	r2, [r3, #4]
 800b604:	e003      	b.n	800b60e <err_tcp+0x13e>
      } else {
        /* Write and connect fail */
        conn->current_msg->err = err;
 800b606:	69fb      	ldr	r3, [r7, #28]
 800b608:	6a1b      	ldr	r3, [r3, #32]
 800b60a:	78fa      	ldrb	r2, [r7, #3]
 800b60c:	711a      	strb	r2, [r3, #4]
      }
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800b60e:	69fb      	ldr	r3, [r7, #28]
 800b610:	6a1b      	ldr	r3, [r3, #32]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	330c      	adds	r3, #12
 800b616:	60bb      	str	r3, [r7, #8]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 800b618:	68b8      	ldr	r0, [r7, #8]
 800b61a:	f00c f9f3 	bl	8017a04 <sys_sem_valid>
 800b61e:	4603      	mov	r3, r0
 800b620:	2b00      	cmp	r3, #0
 800b622:	d106      	bne.n	800b632 <err_tcp+0x162>
 800b624:	4b0f      	ldr	r3, [pc, #60]	; (800b664 <err_tcp+0x194>)
 800b626:	f240 12ef 	movw	r2, #495	; 0x1ef
 800b62a:	4912      	ldr	r1, [pc, #72]	; (800b674 <err_tcp+0x1a4>)
 800b62c:	480f      	ldr	r0, [pc, #60]	; (800b66c <err_tcp+0x19c>)
 800b62e:	f00c fc81 	bl	8017f34 <iprintf>
      conn->current_msg = NULL;
 800b632:	69fb      	ldr	r3, [r7, #28]
 800b634:	2200      	movs	r2, #0
 800b636:	621a      	str	r2, [r3, #32]
      /* wake up the waiting task */
      sys_sem_signal(op_completed_sem);
 800b638:	68b8      	ldr	r0, [r7, #8]
 800b63a:	f00c f9c9 	bl	80179d0 <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 800b63e:	e00b      	b.n	800b658 <err_tcp+0x188>
    } else {
      /* @todo: test what happens for error on nonblocking connect */
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 800b640:	69fb      	ldr	r3, [r7, #28]
 800b642:	6a1b      	ldr	r3, [r3, #32]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d008      	beq.n	800b65a <err_tcp+0x18a>
 800b648:	4b06      	ldr	r3, [pc, #24]	; (800b664 <err_tcp+0x194>)
 800b64a:	f240 12f7 	movw	r2, #503	; 0x1f7
 800b64e:	490a      	ldr	r1, [pc, #40]	; (800b678 <err_tcp+0x1a8>)
 800b650:	4806      	ldr	r0, [pc, #24]	; (800b66c <err_tcp+0x19c>)
 800b652:	f00c fc6f 	bl	8017f34 <iprintf>
  }
}
 800b656:	e000      	b.n	800b65a <err_tcp+0x18a>
      (old_state == NETCONN_CONNECT)) {
 800b658:	bf00      	nop
}
 800b65a:	bf00      	nop
 800b65c:	3720      	adds	r7, #32
 800b65e:	46bd      	mov	sp, r7
 800b660:	bd80      	pop	{r7, pc}
 800b662:	bf00      	nop
 800b664:	08019158 	.word	0x08019158
 800b668:	080192b0 	.word	0x080192b0
 800b66c:	0801919c 	.word	0x0801919c
 800b670:	080192c0 	.word	0x080192c0
 800b674:	080192dc 	.word	0x080192dc
 800b678:	080192f8 	.word	0x080192f8

0800b67c <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	b084      	sub	sp, #16
 800b680:	af00      	add	r7, sp, #0
 800b682:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	685b      	ldr	r3, [r3, #4]
 800b688:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 800b68a:	6879      	ldr	r1, [r7, #4]
 800b68c:	68f8      	ldr	r0, [r7, #12]
 800b68e:	f004 fabd 	bl	800fc0c <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 800b692:	490a      	ldr	r1, [pc, #40]	; (800b6bc <setup_tcp+0x40>)
 800b694:	68f8      	ldr	r0, [r7, #12]
 800b696:	f004 facb 	bl	800fc30 <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 800b69a:	4909      	ldr	r1, [pc, #36]	; (800b6c0 <setup_tcp+0x44>)
 800b69c:	68f8      	ldr	r0, [r7, #12]
 800b69e:	f004 fae9 	bl	800fc74 <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 800b6a2:	2202      	movs	r2, #2
 800b6a4:	4907      	ldr	r1, [pc, #28]	; (800b6c4 <setup_tcp+0x48>)
 800b6a6:	68f8      	ldr	r0, [r7, #12]
 800b6a8:	f004 fb40 	bl	800fd2c <tcp_poll>
  tcp_err(pcb, err_tcp);
 800b6ac:	4906      	ldr	r1, [pc, #24]	; (800b6c8 <setup_tcp+0x4c>)
 800b6ae:	68f8      	ldr	r0, [r7, #12]
 800b6b0:	f004 fb02 	bl	800fcb8 <tcp_err>
}
 800b6b4:	bf00      	nop
 800b6b6:	3710      	adds	r7, #16
 800b6b8:	46bd      	mov	sp, r7
 800b6ba:	bd80      	pop	{r7, pc}
 800b6bc:	0800b255 	.word	0x0800b255
 800b6c0:	0800b429 	.word	0x0800b429
 800b6c4:	0800b361 	.word	0x0800b361
 800b6c8:	0800b4d1 	.word	0x0800b4d1

0800b6cc <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 800b6cc:	b590      	push	{r4, r7, lr}
 800b6ce:	b085      	sub	sp, #20
 800b6d0:	af00      	add	r7, sp, #0
 800b6d2:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 800b6d4:	2300      	movs	r3, #0
 800b6d6:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	685b      	ldr	r3, [r3, #4]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d006      	beq.n	800b6f0 <pcb_new+0x24>
 800b6e2:	4b2b      	ldr	r3, [pc, #172]	; (800b790 <pcb_new+0xc4>)
 800b6e4:	f240 2265 	movw	r2, #613	; 0x265
 800b6e8:	492a      	ldr	r1, [pc, #168]	; (800b794 <pcb_new+0xc8>)
 800b6ea:	482b      	ldr	r0, [pc, #172]	; (800b798 <pcb_new+0xcc>)
 800b6ec:	f00c fc22 	bl	8017f34 <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	781b      	ldrb	r3, [r3, #0]
 800b6f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b6fa:	2b10      	cmp	r3, #16
 800b6fc:	d022      	beq.n	800b744 <pcb_new+0x78>
 800b6fe:	2b20      	cmp	r3, #32
 800b700:	d133      	bne.n	800b76a <pcb_new+0x9e>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681c      	ldr	r4, [r3, #0]
 800b706:	7bfb      	ldrb	r3, [r7, #15]
 800b708:	4618      	mov	r0, r3
 800b70a:	f009 fd44 	bl	8015196 <udp_new_ip_type>
 800b70e:	4603      	mov	r3, r0
 800b710:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	685b      	ldr	r3, [r3, #4]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d02a      	beq.n	800b772 <pcb_new+0xa6>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	781b      	ldrb	r3, [r3, #0]
 800b722:	2b22      	cmp	r3, #34	; 0x22
 800b724:	d104      	bne.n	800b730 <pcb_new+0x64>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	685b      	ldr	r3, [r3, #4]
 800b72c:	2201      	movs	r2, #1
 800b72e:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	6858      	ldr	r0, [r3, #4]
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	461a      	mov	r2, r3
 800b73c:	4917      	ldr	r1, [pc, #92]	; (800b79c <pcb_new+0xd0>)
 800b73e:	f009 fcb1 	bl	80150a4 <udp_recv>
      }
      break;
 800b742:	e016      	b.n	800b772 <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	681c      	ldr	r4, [r3, #0]
 800b748:	7bfb      	ldrb	r3, [r7, #15]
 800b74a:	4618      	mov	r0, r3
 800b74c:	f004 fa50 	bl	800fbf0 <tcp_new_ip_type>
 800b750:	4603      	mov	r3, r0
 800b752:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.tcp != NULL) {
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	685b      	ldr	r3, [r3, #4]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d00b      	beq.n	800b776 <pcb_new+0xaa>
        setup_tcp(msg->conn);
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	4618      	mov	r0, r3
 800b764:	f7ff ff8a 	bl	800b67c <setup_tcp>
      }
      break;
 800b768:	e005      	b.n	800b776 <pcb_new+0xaa>
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	22fa      	movs	r2, #250	; 0xfa
 800b76e:	711a      	strb	r2, [r3, #4]
      return;
 800b770:	e00a      	b.n	800b788 <pcb_new+0xbc>
      break;
 800b772:	bf00      	nop
 800b774:	e000      	b.n	800b778 <pcb_new+0xac>
      break;
 800b776:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	685b      	ldr	r3, [r3, #4]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d102      	bne.n	800b788 <pcb_new+0xbc>
    msg->err = ERR_MEM;
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	22ff      	movs	r2, #255	; 0xff
 800b786:	711a      	strb	r2, [r3, #4]
  }
}
 800b788:	3714      	adds	r7, #20
 800b78a:	46bd      	mov	sp, r7
 800b78c:	bd90      	pop	{r4, r7, pc}
 800b78e:	bf00      	nop
 800b790:	08019158 	.word	0x08019158
 800b794:	0801933c 	.word	0x0801933c
 800b798:	0801919c 	.word	0x0801919c
 800b79c:	0800b159 	.word	0x0800b159

0800b7a0 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 800b7a0:	b580      	push	{r7, lr}
 800b7a2:	b084      	sub	sp, #16
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	2200      	movs	r2, #0
 800b7b0:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	685b      	ldr	r3, [r3, #4]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d102      	bne.n	800b7c2 <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 800b7bc:	68f8      	ldr	r0, [r7, #12]
 800b7be:	f7ff ff85 	bl	800b6cc <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 800b7c2:	bf00      	nop
 800b7c4:	3710      	adds	r7, #16
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	bd80      	pop	{r7, pc}
	...

0800b7cc <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 800b7cc:	b580      	push	{r7, lr}
 800b7ce:	b086      	sub	sp, #24
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	4603      	mov	r3, r0
 800b7d4:	6039      	str	r1, [r7, #0]
 800b7d6:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 800b7d8:	2300      	movs	r3, #0
 800b7da:	74fb      	strb	r3, [r7, #19]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 800b7dc:	2007      	movs	r0, #7
 800b7de:	f001 fdbf 	bl	800d360 <memp_malloc>
 800b7e2:	60f8      	str	r0, [r7, #12]
  if (conn == NULL) {
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d101      	bne.n	800b7ee <netconn_alloc+0x22>
    return NULL;
 800b7ea:	2300      	movs	r3, #0
 800b7ec:	e052      	b.n	800b894 <netconn_alloc+0xc8>
  }

  conn->pending_err = ERR_OK;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	2200      	movs	r2, #0
 800b7f2:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	79fa      	ldrb	r2, [r7, #7]
 800b7f8:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	2200      	movs	r2, #0
 800b7fe:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 800b800:	79fb      	ldrb	r3, [r7, #7]
 800b802:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b806:	2b10      	cmp	r3, #16
 800b808:	d004      	beq.n	800b814 <netconn_alloc+0x48>
 800b80a:	2b20      	cmp	r3, #32
 800b80c:	d105      	bne.n	800b81a <netconn_alloc+0x4e>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 800b80e:	2306      	movs	r3, #6
 800b810:	617b      	str	r3, [r7, #20]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 800b812:	e00a      	b.n	800b82a <netconn_alloc+0x5e>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      size = DEFAULT_TCP_RECVMBOX_SIZE;
 800b814:	2306      	movs	r3, #6
 800b816:	617b      	str	r3, [r7, #20]
      break;
 800b818:	e007      	b.n	800b82a <netconn_alloc+0x5e>
#endif /* LWIP_TCP */
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 800b81a:	4b20      	ldr	r3, [pc, #128]	; (800b89c <netconn_alloc+0xd0>)
 800b81c:	f240 22e5 	movw	r2, #741	; 0x2e5
 800b820:	491f      	ldr	r1, [pc, #124]	; (800b8a0 <netconn_alloc+0xd4>)
 800b822:	4820      	ldr	r0, [pc, #128]	; (800b8a4 <netconn_alloc+0xd8>)
 800b824:	f00c fb86 	bl	8017f34 <iprintf>
      goto free_and_return;
 800b828:	e02f      	b.n	800b88a <netconn_alloc+0xbe>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	3310      	adds	r3, #16
 800b82e:	6979      	ldr	r1, [r7, #20]
 800b830:	4618      	mov	r0, r3
 800b832:	f00b ffad 	bl	8017790 <sys_mbox_new>
 800b836:	4603      	mov	r3, r0
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d125      	bne.n	800b888 <netconn_alloc+0xbc>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	330c      	adds	r3, #12
 800b840:	2100      	movs	r1, #0
 800b842:	4618      	mov	r0, r3
 800b844:	f00c f86b 	bl	801791e <sys_sem_new>
 800b848:	4603      	mov	r3, r0
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d005      	beq.n	800b85a <netconn_alloc+0x8e>
    sys_mbox_free(&conn->recvmbox);
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	3310      	adds	r3, #16
 800b852:	4618      	mov	r0, r3
 800b854:	f00b ffbe 	bl	80177d4 <sys_mbox_free>
    goto free_and_return;
 800b858:	e017      	b.n	800b88a <netconn_alloc+0xbe>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	3314      	adds	r3, #20
 800b85e:	4618      	mov	r0, r3
 800b860:	f00c f850 	bl	8017904 <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	2200      	movs	r2, #0
 800b868:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	f04f 32ff 	mov.w	r2, #4294967295
 800b870:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	683a      	ldr	r2, [r7, #0]
 800b876:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_TCP
  conn->current_msg  = NULL;
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	2200      	movs	r2, #0
 800b87c:	621a      	str	r2, [r3, #32]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	7cfa      	ldrb	r2, [r7, #19]
 800b882:	771a      	strb	r2, [r3, #28]
  return conn;
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	e005      	b.n	800b894 <netconn_alloc+0xc8>
    goto free_and_return;
 800b888:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 800b88a:	68f9      	ldr	r1, [r7, #12]
 800b88c:	2007      	movs	r0, #7
 800b88e:	f001 fdb9 	bl	800d404 <memp_free>
  return NULL;
 800b892:	2300      	movs	r3, #0
}
 800b894:	4618      	mov	r0, r3
 800b896:	3718      	adds	r7, #24
 800b898:	46bd      	mov	sp, r7
 800b89a:	bd80      	pop	{r7, pc}
 800b89c:	08019158 	.word	0x08019158
 800b8a0:	0801935c 	.word	0x0801935c
 800b8a4:	0801919c 	.word	0x0801919c

0800b8a8 <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	b082      	sub	sp, #8
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	685b      	ldr	r3, [r3, #4]
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d006      	beq.n	800b8c6 <netconn_free+0x1e>
 800b8b8:	4b1b      	ldr	r3, [pc, #108]	; (800b928 <netconn_free+0x80>)
 800b8ba:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800b8be:	491b      	ldr	r1, [pc, #108]	; (800b92c <netconn_free+0x84>)
 800b8c0:	481b      	ldr	r0, [pc, #108]	; (800b930 <netconn_free+0x88>)
 800b8c2:	f00c fb37 	bl	8017f34 <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	3310      	adds	r3, #16
 800b8ca:	4618      	mov	r0, r3
 800b8cc:	f00c f809 	bl	80178e2 <sys_mbox_valid>
 800b8d0:	4603      	mov	r3, r0
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d006      	beq.n	800b8e4 <netconn_free+0x3c>
 800b8d6:	4b14      	ldr	r3, [pc, #80]	; (800b928 <netconn_free+0x80>)
 800b8d8:	f240 3223 	movw	r2, #803	; 0x323
 800b8dc:	4915      	ldr	r1, [pc, #84]	; (800b934 <netconn_free+0x8c>)
 800b8de:	4814      	ldr	r0, [pc, #80]	; (800b930 <netconn_free+0x88>)
 800b8e0:	f00c fb28 	bl	8017f34 <iprintf>
              !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	3314      	adds	r3, #20
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	f00b fffa 	bl	80178e2 <sys_mbox_valid>
 800b8ee:	4603      	mov	r3, r0
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d006      	beq.n	800b902 <netconn_free+0x5a>
 800b8f4:	4b0c      	ldr	r3, [pc, #48]	; (800b928 <netconn_free+0x80>)
 800b8f6:	f240 3226 	movw	r2, #806	; 0x326
 800b8fa:	490f      	ldr	r1, [pc, #60]	; (800b938 <netconn_free+0x90>)
 800b8fc:	480c      	ldr	r0, [pc, #48]	; (800b930 <netconn_free+0x88>)
 800b8fe:	f00c fb19 	bl	8017f34 <iprintf>
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	330c      	adds	r3, #12
 800b906:	4618      	mov	r0, r3
 800b908:	f00c f86f 	bl	80179ea <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	330c      	adds	r3, #12
 800b910:	4618      	mov	r0, r3
 800b912:	f00c f888 	bl	8017a26 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 800b916:	6879      	ldr	r1, [r7, #4]
 800b918:	2007      	movs	r0, #7
 800b91a:	f001 fd73 	bl	800d404 <memp_free>
}
 800b91e:	bf00      	nop
 800b920:	3708      	adds	r7, #8
 800b922:	46bd      	mov	sp, r7
 800b924:	bd80      	pop	{r7, pc}
 800b926:	bf00      	nop
 800b928:	08019158 	.word	0x08019158
 800b92c:	08019384 	.word	0x08019384
 800b930:	0801919c 	.word	0x0801919c
 800b934:	080193b4 	.word	0x080193b4
 800b938:	080193f0 	.word	0x080193f0

0800b93c <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	b086      	sub	sp, #24
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	3310      	adds	r3, #16
 800b948:	4618      	mov	r0, r3
 800b94a:	f00b ffca 	bl	80178e2 <sys_mbox_valid>
 800b94e:	4603      	mov	r3, r0
 800b950:	2b00      	cmp	r3, #0
 800b952:	d02f      	beq.n	800b9b4 <netconn_drain+0x78>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800b954:	e018      	b.n	800b988 <netconn_drain+0x4c>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
#if LWIP_TCP
        if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	781b      	ldrb	r3, [r3, #0]
 800b95a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b95e:	2b10      	cmp	r3, #16
 800b960:	d10e      	bne.n	800b980 <netconn_drain+0x44>
          err_t err;
          if (!lwip_netconn_is_err_msg(mem, &err)) {
 800b962:	693b      	ldr	r3, [r7, #16]
 800b964:	f107 020f 	add.w	r2, r7, #15
 800b968:	4611      	mov	r1, r2
 800b96a:	4618      	mov	r0, r3
 800b96c:	f7ff fbba 	bl	800b0e4 <lwip_netconn_is_err_msg>
 800b970:	4603      	mov	r3, r0
 800b972:	2b00      	cmp	r3, #0
 800b974:	d108      	bne.n	800b988 <netconn_drain+0x4c>
            pbuf_free((struct pbuf *)mem);
 800b976:	693b      	ldr	r3, [r7, #16]
 800b978:	4618      	mov	r0, r3
 800b97a:	f002 fb83 	bl	800e084 <pbuf_free>
 800b97e:	e003      	b.n	800b988 <netconn_drain+0x4c>
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 800b980:	693b      	ldr	r3, [r7, #16]
 800b982:	4618      	mov	r0, r3
 800b984:	f000 fdca 	bl	800c51c <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	3310      	adds	r3, #16
 800b98c:	f107 0210 	add.w	r2, r7, #16
 800b990:	4611      	mov	r1, r2
 800b992:	4618      	mov	r0, r3
 800b994:	f00b ff89 	bl	80178aa <sys_arch_mbox_tryfetch>
 800b998:	4603      	mov	r3, r0
 800b99a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b99e:	d1da      	bne.n	800b956 <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	3310      	adds	r3, #16
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	f00b ff15 	bl	80177d4 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	3310      	adds	r3, #16
 800b9ae:	4618      	mov	r0, r3
 800b9b0:	f00b ffa8 	bl	8017904 <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	3314      	adds	r3, #20
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	f00b ff92 	bl	80178e2 <sys_mbox_valid>
 800b9be:	4603      	mov	r3, r0
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d034      	beq.n	800ba2e <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800b9c4:	e01d      	b.n	800ba02 <netconn_drain+0xc6>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
        err_t err;
        if (!lwip_netconn_is_err_msg(mem, &err)) {
 800b9c6:	693b      	ldr	r3, [r7, #16]
 800b9c8:	f107 020e 	add.w	r2, r7, #14
 800b9cc:	4611      	mov	r1, r2
 800b9ce:	4618      	mov	r0, r3
 800b9d0:	f7ff fb88 	bl	800b0e4 <lwip_netconn_is_err_msg>
 800b9d4:	4603      	mov	r3, r0
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d113      	bne.n	800ba02 <netconn_drain+0xc6>
          struct netconn *newconn = (struct netconn *)mem;
 800b9da:	693b      	ldr	r3, [r7, #16]
 800b9dc:	617b      	str	r3, [r7, #20]
          /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
          /* pcb might be set to NULL already by err_tcp() */
          /* drain recvmbox */
          netconn_drain(newconn);
 800b9de:	6978      	ldr	r0, [r7, #20]
 800b9e0:	f7ff ffac 	bl	800b93c <netconn_drain>
          if (newconn->pcb.tcp != NULL) {
 800b9e4:	697b      	ldr	r3, [r7, #20]
 800b9e6:	685b      	ldr	r3, [r3, #4]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d007      	beq.n	800b9fc <netconn_drain+0xc0>
            tcp_abort(newconn->pcb.tcp);
 800b9ec:	697b      	ldr	r3, [r7, #20]
 800b9ee:	685b      	ldr	r3, [r3, #4]
 800b9f0:	4618      	mov	r0, r3
 800b9f2:	f003 f947 	bl	800ec84 <tcp_abort>
            newconn->pcb.tcp = NULL;
 800b9f6:	697b      	ldr	r3, [r7, #20]
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	605a      	str	r2, [r3, #4]
          }
          netconn_free(newconn);
 800b9fc:	6978      	ldr	r0, [r7, #20]
 800b9fe:	f7ff ff53 	bl	800b8a8 <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	3314      	adds	r3, #20
 800ba06:	f107 0210 	add.w	r2, r7, #16
 800ba0a:	4611      	mov	r1, r2
 800ba0c:	4618      	mov	r0, r3
 800ba0e:	f00b ff4c 	bl	80178aa <sys_arch_mbox_tryfetch>
 800ba12:	4603      	mov	r3, r0
 800ba14:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba18:	d1d5      	bne.n	800b9c6 <netconn_drain+0x8a>
        }
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	3314      	adds	r3, #20
 800ba1e:	4618      	mov	r0, r3
 800ba20:	f00b fed8 	bl	80177d4 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	3314      	adds	r3, #20
 800ba28:	4618      	mov	r0, r3
 800ba2a:	f00b ff6b 	bl	8017904 <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 800ba2e:	bf00      	nop
 800ba30:	3718      	adds	r7, #24
 800ba32:	46bd      	mov	sp, r7
 800ba34:	bd80      	pop	{r7, pc}
	...

0800ba38 <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800ba38:	b580      	push	{r7, lr}
 800ba3a:	b086      	sub	sp, #24
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	6078      	str	r0, [r7, #4]
 800ba40:	460b      	mov	r3, r1
 800ba42:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, shut_close;
  u8_t close_finished = 0;
 800ba44:	2300      	movs	r3, #0
 800ba46:	757b      	strb	r3, [r7, #21]
  struct tcp_pcb *tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d106      	bne.n	800ba5c <lwip_netconn_do_close_internal+0x24>
 800ba4e:	4ba1      	ldr	r3, [pc, #644]	; (800bcd4 <lwip_netconn_do_close_internal+0x29c>)
 800ba50:	f240 32a2 	movw	r2, #930	; 0x3a2
 800ba54:	49a0      	ldr	r1, [pc, #640]	; (800bcd8 <lwip_netconn_do_close_internal+0x2a0>)
 800ba56:	48a1      	ldr	r0, [pc, #644]	; (800bcdc <lwip_netconn_do_close_internal+0x2a4>)
 800ba58:	f00c fa6c 	bl	8017f34 <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	781b      	ldrb	r3, [r3, #0]
 800ba60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ba64:	2b10      	cmp	r3, #16
 800ba66:	d006      	beq.n	800ba76 <lwip_netconn_do_close_internal+0x3e>
 800ba68:	4b9a      	ldr	r3, [pc, #616]	; (800bcd4 <lwip_netconn_do_close_internal+0x29c>)
 800ba6a:	f240 32a3 	movw	r2, #931	; 0x3a3
 800ba6e:	499c      	ldr	r1, [pc, #624]	; (800bce0 <lwip_netconn_do_close_internal+0x2a8>)
 800ba70:	489a      	ldr	r0, [pc, #616]	; (800bcdc <lwip_netconn_do_close_internal+0x2a4>)
 800ba72:	f00c fa5f 	bl	8017f34 <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	785b      	ldrb	r3, [r3, #1]
 800ba7a:	2b04      	cmp	r3, #4
 800ba7c:	d006      	beq.n	800ba8c <lwip_netconn_do_close_internal+0x54>
 800ba7e:	4b95      	ldr	r3, [pc, #596]	; (800bcd4 <lwip_netconn_do_close_internal+0x29c>)
 800ba80:	f44f 7269 	mov.w	r2, #932	; 0x3a4
 800ba84:	4997      	ldr	r1, [pc, #604]	; (800bce4 <lwip_netconn_do_close_internal+0x2ac>)
 800ba86:	4895      	ldr	r0, [pc, #596]	; (800bcdc <lwip_netconn_do_close_internal+0x2a4>)
 800ba88:	f00c fa54 	bl	8017f34 <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	685b      	ldr	r3, [r3, #4]
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d106      	bne.n	800baa2 <lwip_netconn_do_close_internal+0x6a>
 800ba94:	4b8f      	ldr	r3, [pc, #572]	; (800bcd4 <lwip_netconn_do_close_internal+0x29c>)
 800ba96:	f240 32a5 	movw	r2, #933	; 0x3a5
 800ba9a:	4993      	ldr	r1, [pc, #588]	; (800bce8 <lwip_netconn_do_close_internal+0x2b0>)
 800ba9c:	488f      	ldr	r0, [pc, #572]	; (800bcdc <lwip_netconn_do_close_internal+0x2a4>)
 800ba9e:	f00c fa49 	bl	8017f34 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	6a1b      	ldr	r3, [r3, #32]
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d106      	bne.n	800bab8 <lwip_netconn_do_close_internal+0x80>
 800baaa:	4b8a      	ldr	r3, [pc, #552]	; (800bcd4 <lwip_netconn_do_close_internal+0x29c>)
 800baac:	f240 32a6 	movw	r2, #934	; 0x3a6
 800bab0:	498e      	ldr	r1, [pc, #568]	; (800bcec <lwip_netconn_do_close_internal+0x2b4>)
 800bab2:	488a      	ldr	r0, [pc, #552]	; (800bcdc <lwip_netconn_do_close_internal+0x2a4>)
 800bab4:	f00c fa3e 	bl	8017f34 <iprintf>

  tpcb = conn->pcb.tcp;
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	685b      	ldr	r3, [r3, #4]
 800babc:	613b      	str	r3, [r7, #16]
  shut = conn->current_msg->msg.sd.shut;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	6a1b      	ldr	r3, [r3, #32]
 800bac2:	7a1b      	ldrb	r3, [r3, #8]
 800bac4:	73fb      	strb	r3, [r7, #15]
  shut_rx = shut & NETCONN_SHUT_RD;
 800bac6:	7bfb      	ldrb	r3, [r7, #15]
 800bac8:	f003 0301 	and.w	r3, r3, #1
 800bacc:	73bb      	strb	r3, [r7, #14]
  shut_tx = shut & NETCONN_SHUT_WR;
 800bace:	7bfb      	ldrb	r3, [r7, #15]
 800bad0:	f003 0302 	and.w	r3, r3, #2
 800bad4:	737b      	strb	r3, [r7, #13]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 800bad6:	7bfb      	ldrb	r3, [r7, #15]
 800bad8:	2b03      	cmp	r3, #3
 800bada:	d102      	bne.n	800bae2 <lwip_netconn_do_close_internal+0xaa>
    shut_close = 1;
 800badc:	2301      	movs	r3, #1
 800bade:	75bb      	strb	r3, [r7, #22]
 800bae0:	e01f      	b.n	800bb22 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 800bae2:	7bbb      	ldrb	r3, [r7, #14]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d00e      	beq.n	800bb06 <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 800bae8:	693b      	ldr	r3, [r7, #16]
 800baea:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 800baec:	2b05      	cmp	r3, #5
 800baee:	d007      	beq.n	800bb00 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 800baf0:	693b      	ldr	r3, [r7, #16]
 800baf2:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 800baf4:	2b06      	cmp	r3, #6
 800baf6:	d003      	beq.n	800bb00 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 800baf8:	693b      	ldr	r3, [r7, #16]
 800bafa:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 800bafc:	2b08      	cmp	r3, #8
 800bafe:	d102      	bne.n	800bb06 <lwip_netconn_do_close_internal+0xce>
    shut_close = 1;
 800bb00:	2301      	movs	r3, #1
 800bb02:	75bb      	strb	r3, [r7, #22]
 800bb04:	e00d      	b.n	800bb22 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 800bb06:	7b7b      	ldrb	r3, [r7, #13]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d008      	beq.n	800bb1e <lwip_netconn_do_close_internal+0xe6>
 800bb0c:	693b      	ldr	r3, [r7, #16]
 800bb0e:	8b5b      	ldrh	r3, [r3, #26]
 800bb10:	f003 0310 	and.w	r3, r3, #16
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d002      	beq.n	800bb1e <lwip_netconn_do_close_internal+0xe6>
    shut_close = 1;
 800bb18:	2301      	movs	r3, #1
 800bb1a:	75bb      	strb	r3, [r7, #22]
 800bb1c:	e001      	b.n	800bb22 <lwip_netconn_do_close_internal+0xea>
  } else {
    shut_close = 0;
 800bb1e:	2300      	movs	r3, #0
 800bb20:	75bb      	strb	r3, [r7, #22]
  }

  /* Set back some callback pointers */
  if (shut_close) {
 800bb22:	7dbb      	ldrb	r3, [r7, #22]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d003      	beq.n	800bb30 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 800bb28:	2100      	movs	r1, #0
 800bb2a:	6938      	ldr	r0, [r7, #16]
 800bb2c:	f004 f86e 	bl	800fc0c <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 800bb30:	693b      	ldr	r3, [r7, #16]
 800bb32:	7d1b      	ldrb	r3, [r3, #20]
 800bb34:	2b01      	cmp	r3, #1
 800bb36:	d104      	bne.n	800bb42 <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 800bb38:	2100      	movs	r1, #0
 800bb3a:	6938      	ldr	r0, [r7, #16]
 800bb3c:	f004 f8de 	bl	800fcfc <tcp_accept>
 800bb40:	e01d      	b.n	800bb7e <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 800bb42:	7bbb      	ldrb	r3, [r7, #14]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d007      	beq.n	800bb58 <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 800bb48:	2100      	movs	r1, #0
 800bb4a:	6938      	ldr	r0, [r7, #16]
 800bb4c:	f004 f870 	bl	800fc30 <tcp_recv>
      tcp_accept(tpcb, NULL);
 800bb50:	2100      	movs	r1, #0
 800bb52:	6938      	ldr	r0, [r7, #16]
 800bb54:	f004 f8d2 	bl	800fcfc <tcp_accept>
    }
    if (shut_tx) {
 800bb58:	7b7b      	ldrb	r3, [r7, #13]
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d003      	beq.n	800bb66 <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 800bb5e:	2100      	movs	r1, #0
 800bb60:	6938      	ldr	r0, [r7, #16]
 800bb62:	f004 f887 	bl	800fc74 <tcp_sent>
    }
    if (shut_close) {
 800bb66:	7dbb      	ldrb	r3, [r7, #22]
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d008      	beq.n	800bb7e <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 800bb6c:	2200      	movs	r2, #0
 800bb6e:	2100      	movs	r1, #0
 800bb70:	6938      	ldr	r0, [r7, #16]
 800bb72:	f004 f8db 	bl	800fd2c <tcp_poll>
      tcp_err(tpcb, NULL);
 800bb76:	2100      	movs	r1, #0
 800bb78:	6938      	ldr	r0, [r7, #16]
 800bb7a:	f004 f89d 	bl	800fcb8 <tcp_err>
    }
  }
  /* Try to close the connection */
  if (shut_close) {
 800bb7e:	7dbb      	ldrb	r3, [r7, #22]
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d005      	beq.n	800bb90 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 800bb84:	6938      	ldr	r0, [r7, #16]
 800bb86:	f002 ff37 	bl	800e9f8 <tcp_close>
 800bb8a:	4603      	mov	r3, r0
 800bb8c:	75fb      	strb	r3, [r7, #23]
 800bb8e:	e007      	b.n	800bba0 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 800bb90:	7bbb      	ldrb	r3, [r7, #14]
 800bb92:	7b7a      	ldrb	r2, [r7, #13]
 800bb94:	4619      	mov	r1, r3
 800bb96:	6938      	ldr	r0, [r7, #16]
 800bb98:	f002 ff5a 	bl	800ea50 <tcp_shutdown>
 800bb9c:	4603      	mov	r3, r0
 800bb9e:	75fb      	strb	r3, [r7, #23]
  }
  if (err == ERR_OK) {
 800bba0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d102      	bne.n	800bbae <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 800bba8:	2301      	movs	r3, #1
 800bbaa:	757b      	strb	r3, [r7, #21]
 800bbac:	e016      	b.n	800bbdc <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 800bbae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bbb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbb6:	d10f      	bne.n	800bbd8 <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	6a1b      	ldr	r3, [r3, #32]
 800bbbc:	7a5b      	ldrb	r3, [r3, #9]
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d10c      	bne.n	800bbdc <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 800bbc2:	2301      	movs	r3, #1
 800bbc4:	757b      	strb	r3, [r7, #21]
        if (shut_close) {
 800bbc6:	7dbb      	ldrb	r3, [r7, #22]
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d007      	beq.n	800bbdc <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 800bbcc:	6938      	ldr	r0, [r7, #16]
 800bbce:	f003 f859 	bl	800ec84 <tcp_abort>
          err = ERR_OK;
 800bbd2:	2300      	movs	r3, #0
 800bbd4:	75fb      	strb	r3, [r7, #23]
 800bbd6:	e001      	b.n	800bbdc <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 800bbd8:	2301      	movs	r3, #1
 800bbda:	757b      	strb	r3, [r7, #21]
    }
  }
  if (close_finished) {
 800bbdc:	7d7b      	ldrb	r3, [r7, #21]
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d044      	beq.n	800bc6c <lwip_netconn_do_close_internal+0x234>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	6a1b      	ldr	r3, [r3, #32]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	330c      	adds	r3, #12
 800bbea:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	6a1b      	ldr	r3, [r3, #32]
 800bbf0:	7dfa      	ldrb	r2, [r7, #23]
 800bbf2:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	2200      	movs	r2, #0
 800bbf8:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	2200      	movs	r2, #0
 800bbfe:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 800bc00:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d129      	bne.n	800bc5c <lwip_netconn_do_close_internal+0x224>
      if (shut_close) {
 800bc08:	7dbb      	ldrb	r3, [r7, #22]
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d00c      	beq.n	800bc28 <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	2200      	movs	r2, #0
 800bc12:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d005      	beq.n	800bc28 <lwip_netconn_do_close_internal+0x1f0>
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc20:	2200      	movs	r2, #0
 800bc22:	2104      	movs	r1, #4
 800bc24:	6878      	ldr	r0, [r7, #4]
 800bc26:	4798      	blx	r3
      }
      if (shut_rx) {
 800bc28:	7bbb      	ldrb	r3, [r7, #14]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d009      	beq.n	800bc42 <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d005      	beq.n	800bc42 <lwip_netconn_do_close_internal+0x20a>
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc3a:	2200      	movs	r2, #0
 800bc3c:	2100      	movs	r1, #0
 800bc3e:	6878      	ldr	r0, [r7, #4]
 800bc40:	4798      	blx	r3
      }
      if (shut_tx) {
 800bc42:	7b7b      	ldrb	r3, [r7, #13]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d009      	beq.n	800bc5c <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d005      	beq.n	800bc5c <lwip_netconn_do_close_internal+0x224>
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc54:	2200      	movs	r2, #0
 800bc56:	2102      	movs	r1, #2
 800bc58:	6878      	ldr	r0, [r7, #4]
 800bc5a:	4798      	blx	r3
      }
    }
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800bc5c:	78fb      	ldrb	r3, [r7, #3]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d002      	beq.n	800bc68 <lwip_netconn_do_close_internal+0x230>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 800bc62:	68b8      	ldr	r0, [r7, #8]
 800bc64:	f00b feb4 	bl	80179d0 <sys_sem_signal>
    }
    return ERR_OK;
 800bc68:	2300      	movs	r3, #0
 800bc6a:	e02e      	b.n	800bcca <lwip_netconn_do_close_internal+0x292>
  }
  if (!close_finished) {
 800bc6c:	7d7b      	ldrb	r3, [r7, #21]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d11e      	bne.n	800bcb0 <lwip_netconn_do_close_internal+0x278>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 800bc72:	693b      	ldr	r3, [r7, #16]
 800bc74:	7d1b      	ldrb	r3, [r3, #20]
 800bc76:	2b01      	cmp	r3, #1
 800bc78:	d106      	bne.n	800bc88 <lwip_netconn_do_close_internal+0x250>
 800bc7a:	4b16      	ldr	r3, [pc, #88]	; (800bcd4 <lwip_netconn_do_close_internal+0x29c>)
 800bc7c:	f240 4241 	movw	r2, #1089	; 0x441
 800bc80:	491b      	ldr	r1, [pc, #108]	; (800bcf0 <lwip_netconn_do_close_internal+0x2b8>)
 800bc82:	4816      	ldr	r0, [pc, #88]	; (800bcdc <lwip_netconn_do_close_internal+0x2a4>)
 800bc84:	f00c f956 	bl	8017f34 <iprintf>
    if (shut_tx) {
 800bc88:	7b7b      	ldrb	r3, [r7, #13]
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d003      	beq.n	800bc96 <lwip_netconn_do_close_internal+0x25e>
      tcp_sent(tpcb, sent_tcp);
 800bc8e:	4919      	ldr	r1, [pc, #100]	; (800bcf4 <lwip_netconn_do_close_internal+0x2bc>)
 800bc90:	6938      	ldr	r0, [r7, #16]
 800bc92:	f003 ffef 	bl	800fc74 <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 800bc96:	2201      	movs	r2, #1
 800bc98:	4917      	ldr	r1, [pc, #92]	; (800bcf8 <lwip_netconn_do_close_internal+0x2c0>)
 800bc9a:	6938      	ldr	r0, [r7, #16]
 800bc9c:	f004 f846 	bl	800fd2c <tcp_poll>
    tcp_err(tpcb, err_tcp);
 800bca0:	4916      	ldr	r1, [pc, #88]	; (800bcfc <lwip_netconn_do_close_internal+0x2c4>)
 800bca2:	6938      	ldr	r0, [r7, #16]
 800bca4:	f004 f808 	bl	800fcb8 <tcp_err>
    tcp_arg(tpcb, conn);
 800bca8:	6879      	ldr	r1, [r7, #4]
 800bcaa:	6938      	ldr	r0, [r7, #16]
 800bcac:	f003 ffae 	bl	800fc0c <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 800bcb0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d106      	bne.n	800bcc6 <lwip_netconn_do_close_internal+0x28e>
 800bcb8:	4b06      	ldr	r3, [pc, #24]	; (800bcd4 <lwip_netconn_do_close_internal+0x29c>)
 800bcba:	f240 424d 	movw	r2, #1101	; 0x44d
 800bcbe:	4910      	ldr	r1, [pc, #64]	; (800bd00 <lwip_netconn_do_close_internal+0x2c8>)
 800bcc0:	4806      	ldr	r0, [pc, #24]	; (800bcdc <lwip_netconn_do_close_internal+0x2a4>)
 800bcc2:	f00c f937 	bl	8017f34 <iprintf>
  return err;
 800bcc6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bcca:	4618      	mov	r0, r3
 800bccc:	3718      	adds	r7, #24
 800bcce:	46bd      	mov	sp, r7
 800bcd0:	bd80      	pop	{r7, pc}
 800bcd2:	bf00      	nop
 800bcd4:	08019158 	.word	0x08019158
 800bcd8:	0801942c 	.word	0x0801942c
 800bcdc:	0801919c 	.word	0x0801919c
 800bce0:	0801943c 	.word	0x0801943c
 800bce4:	0801945c 	.word	0x0801945c
 800bce8:	08019480 	.word	0x08019480
 800bcec:	080192c0 	.word	0x080192c0
 800bcf0:	08019494 	.word	0x08019494
 800bcf4:	0800b429 	.word	0x0800b429
 800bcf8:	0800b361 	.word	0x0800b361
 800bcfc:	0800b4d1 	.word	0x0800b4d1
 800bd00:	080194b8 	.word	0x080194b8

0800bd04 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 800bd04:	b580      	push	{r7, lr}
 800bd06:	b084      	sub	sp, #16
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	785b      	ldrb	r3, [r3, #1]
 800bd16:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 800bd18:	7afb      	ldrb	r3, [r7, #11]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d00d      	beq.n	800bd3a <lwip_netconn_do_delconn+0x36>
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	781b      	ldrb	r3, [r3, #0]
 800bd24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bd28:	2b10      	cmp	r3, #16
 800bd2a:	d006      	beq.n	800bd3a <lwip_netconn_do_delconn+0x36>
 800bd2c:	4b60      	ldr	r3, [pc, #384]	; (800beb0 <lwip_netconn_do_delconn+0x1ac>)
 800bd2e:	f240 425e 	movw	r2, #1118	; 0x45e
 800bd32:	4960      	ldr	r1, [pc, #384]	; (800beb4 <lwip_netconn_do_delconn+0x1b0>)
 800bd34:	4860      	ldr	r0, [pc, #384]	; (800beb8 <lwip_netconn_do_delconn+0x1b4>)
 800bd36:	f00c f8fd 	bl	8017f34 <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 800bd3a:	7afb      	ldrb	r3, [r7, #11]
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d005      	beq.n	800bd4c <lwip_netconn_do_delconn+0x48>
 800bd40:	7afb      	ldrb	r3, [r7, #11]
 800bd42:	2b02      	cmp	r3, #2
 800bd44:	d002      	beq.n	800bd4c <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 800bd46:	7afb      	ldrb	r3, [r7, #11]
 800bd48:	2b03      	cmp	r3, #3
 800bd4a:	d109      	bne.n	800bd60 <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 800bd4c:	7afb      	ldrb	r3, [r7, #11]
 800bd4e:	2b03      	cmp	r3, #3
 800bd50:	d10a      	bne.n	800bd68 <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	7f1b      	ldrb	r3, [r3, #28]
 800bd58:	f003 0304 	and.w	r3, r3, #4
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d103      	bne.n	800bd68 <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	22fb      	movs	r2, #251	; 0xfb
 800bd64:	711a      	strb	r2, [r3, #4]
 800bd66:	e097      	b.n	800be98 <lwip_netconn_do_delconn+0x194>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 800bd68:	7afb      	ldrb	r3, [r7, #11]
 800bd6a:	2b03      	cmp	r3, #3
 800bd6c:	d10d      	bne.n	800bd8a <lwip_netconn_do_delconn+0x86>
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	7f1b      	ldrb	r3, [r3, #28]
 800bd74:	f003 0304 	and.w	r3, r3, #4
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d106      	bne.n	800bd8a <lwip_netconn_do_delconn+0x86>
 800bd7c:	4b4c      	ldr	r3, [pc, #304]	; (800beb0 <lwip_netconn_do_delconn+0x1ac>)
 800bd7e:	f240 427a 	movw	r2, #1146	; 0x47a
 800bd82:	494e      	ldr	r1, [pc, #312]	; (800bebc <lwip_netconn_do_delconn+0x1b8>)
 800bd84:	484c      	ldr	r0, [pc, #304]	; (800beb8 <lwip_netconn_do_delconn+0x1b4>)
 800bd86:	f00c f8d5 	bl	8017f34 <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	2200      	movs	r2, #0
 800bd8e:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	4618      	mov	r0, r3
 800bd96:	f7ff fdd1 	bl	800b93c <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	685b      	ldr	r3, [r3, #4]
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d05f      	beq.n	800be64 <lwip_netconn_do_delconn+0x160>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	781b      	ldrb	r3, [r3, #0]
 800bdaa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bdae:	2b10      	cmp	r3, #16
 800bdb0:	d00d      	beq.n	800bdce <lwip_netconn_do_delconn+0xca>
 800bdb2:	2b20      	cmp	r3, #32
 800bdb4:	d151      	bne.n	800be5a <lwip_netconn_do_delconn+0x156>
          raw_remove(msg->conn->pcb.raw);
          break;
#endif /* LWIP_RAW */
#if LWIP_UDP
        case NETCONN_UDP:
          msg->conn->pcb.udp->recv_arg = NULL;
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	685b      	ldr	r3, [r3, #4]
 800bdbc:	2200      	movs	r2, #0
 800bdbe:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	685b      	ldr	r3, [r3, #4]
 800bdc6:	4618      	mov	r0, r3
 800bdc8:	f009 f98c 	bl	80150e4 <udp_remove>
          break;
 800bdcc:	e046      	b.n	800be5c <lwip_netconn_do_delconn+0x158>
#endif /* LWIP_UDP */
#if LWIP_TCP
        case NETCONN_TCP:
          LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	6a1b      	ldr	r3, [r3, #32]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d006      	beq.n	800bde6 <lwip_netconn_do_delconn+0xe2>
 800bdd8:	4b35      	ldr	r3, [pc, #212]	; (800beb0 <lwip_netconn_do_delconn+0x1ac>)
 800bdda:	f240 4294 	movw	r2, #1172	; 0x494
 800bdde:	4938      	ldr	r1, [pc, #224]	; (800bec0 <lwip_netconn_do_delconn+0x1bc>)
 800bde0:	4835      	ldr	r0, [pc, #212]	; (800beb8 <lwip_netconn_do_delconn+0x1b4>)
 800bde2:	f00c f8a7 	bl	8017f34 <iprintf>
          msg->conn->state = NETCONN_CLOSE;
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	2204      	movs	r2, #4
 800bdec:	705a      	strb	r2, [r3, #1]
          msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	2203      	movs	r2, #3
 800bdf2:	721a      	strb	r2, [r3, #8]
          msg->conn->current_msg = msg;
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	68fa      	ldr	r2, [r7, #12]
 800bdfa:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
          if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	2100      	movs	r1, #0
 800be02:	4618      	mov	r0, r3
 800be04:	f7ff fe18 	bl	800ba38 <lwip_netconn_do_close_internal>
 800be08:	4603      	mov	r3, r0
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d04b      	beq.n	800bea6 <lwip_netconn_do_delconn+0x1a2>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	785b      	ldrb	r3, [r3, #1]
 800be14:	2b04      	cmp	r3, #4
 800be16:	d006      	beq.n	800be26 <lwip_netconn_do_delconn+0x122>
 800be18:	4b25      	ldr	r3, [pc, #148]	; (800beb0 <lwip_netconn_do_delconn+0x1ac>)
 800be1a:	f240 429a 	movw	r2, #1178	; 0x49a
 800be1e:	4929      	ldr	r1, [pc, #164]	; (800bec4 <lwip_netconn_do_delconn+0x1c0>)
 800be20:	4825      	ldr	r0, [pc, #148]	; (800beb8 <lwip_netconn_do_delconn+0x1b4>)
 800be22:	f00c f887 	bl	8017f34 <iprintf>
            UNLOCK_TCPIP_CORE();
 800be26:	4828      	ldr	r0, [pc, #160]	; (800bec8 <lwip_netconn_do_delconn+0x1c4>)
 800be28:	f00b fe43 	bl	8017ab2 <sys_mutex_unlock>
            sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	330c      	adds	r3, #12
 800be32:	2100      	movs	r1, #0
 800be34:	4618      	mov	r0, r3
 800be36:	f00b fd9a 	bl	801796e <sys_arch_sem_wait>
            LOCK_TCPIP_CORE();
 800be3a:	4823      	ldr	r0, [pc, #140]	; (800bec8 <lwip_netconn_do_delconn+0x1c4>)
 800be3c:	f00b fe2a 	bl	8017a94 <sys_mutex_lock>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	785b      	ldrb	r3, [r3, #1]
 800be46:	2b00      	cmp	r3, #0
 800be48:	d02d      	beq.n	800bea6 <lwip_netconn_do_delconn+0x1a2>
 800be4a:	4b19      	ldr	r3, [pc, #100]	; (800beb0 <lwip_netconn_do_delconn+0x1ac>)
 800be4c:	f240 429e 	movw	r2, #1182	; 0x49e
 800be50:	491c      	ldr	r1, [pc, #112]	; (800bec4 <lwip_netconn_do_delconn+0x1c0>)
 800be52:	4819      	ldr	r0, [pc, #100]	; (800beb8 <lwip_netconn_do_delconn+0x1b4>)
 800be54:	f00c f86e 	bl	8017f34 <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
          lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
 800be58:	e025      	b.n	800bea6 <lwip_netconn_do_delconn+0x1a2>
#endif /* LWIP_TCP */
        default:
          break;
 800be5a:	bf00      	nop
      }
      msg->conn->pcb.tcp = NULL;
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	2200      	movs	r2, #0
 800be62:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d007      	beq.n	800be7e <lwip_netconn_do_delconn+0x17a>
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be74:	68fa      	ldr	r2, [r7, #12]
 800be76:	6810      	ldr	r0, [r2, #0]
 800be78:	2200      	movs	r2, #0
 800be7a:	2100      	movs	r1, #0
 800be7c:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be84:	2b00      	cmp	r3, #0
 800be86:	d007      	beq.n	800be98 <lwip_netconn_do_delconn+0x194>
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be8e:	68fa      	ldr	r2, [r7, #12]
 800be90:	6810      	ldr	r0, [r2, #0]
 800be92:	2200      	movs	r2, #0
 800be94:	2102      	movs	r1, #2
 800be96:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	330c      	adds	r3, #12
 800be9e:	4618      	mov	r0, r3
 800bea0:	f00b fdb0 	bl	8017a04 <sys_sem_valid>
 800bea4:	e000      	b.n	800bea8 <lwip_netconn_do_delconn+0x1a4>
          return;
 800bea6:	bf00      	nop
    TCPIP_APIMSG_ACK(msg);
  }
}
 800bea8:	3710      	adds	r7, #16
 800beaa:	46bd      	mov	sp, r7
 800beac:	bd80      	pop	{r7, pc}
 800beae:	bf00      	nop
 800beb0:	08019158 	.word	0x08019158
 800beb4:	080194c8 	.word	0x080194c8
 800beb8:	0801919c 	.word	0x0801919c
 800bebc:	080194dc 	.word	0x080194dc
 800bec0:	080194fc 	.word	0x080194fc
 800bec4:	08019518 	.word	0x08019518
 800bec8:	2000a06c 	.word	0x2000a06c

0800becc <lwip_netconn_do_bind>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 800becc:	b580      	push	{r7, lr}
 800bece:	b084      	sub	sp, #16
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	60bb      	str	r3, [r7, #8]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 800bed8:	68bb      	ldr	r3, [r7, #8]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	685b      	ldr	r3, [r3, #4]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d025      	beq.n	800bf2e <lwip_netconn_do_bind+0x62>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800bee2:	68bb      	ldr	r3, [r7, #8]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	781b      	ldrb	r3, [r3, #0]
 800bee8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800beec:	2b10      	cmp	r3, #16
 800beee:	d00e      	beq.n	800bf0e <lwip_netconn_do_bind+0x42>
 800bef0:	2b20      	cmp	r3, #32
 800bef2:	d119      	bne.n	800bf28 <lwip_netconn_do_bind+0x5c>
        err = raw_bind(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800bef4:	68bb      	ldr	r3, [r7, #8]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	6858      	ldr	r0, [r3, #4]
 800befa:	68bb      	ldr	r3, [r7, #8]
 800befc:	6899      	ldr	r1, [r3, #8]
 800befe:	68bb      	ldr	r3, [r7, #8]
 800bf00:	899b      	ldrh	r3, [r3, #12]
 800bf02:	461a      	mov	r2, r3
 800bf04:	f009 f846 	bl	8014f94 <udp_bind>
 800bf08:	4603      	mov	r3, r0
 800bf0a:	73fb      	strb	r3, [r7, #15]
        break;
 800bf0c:	e011      	b.n	800bf32 <lwip_netconn_do_bind+0x66>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800bf0e:	68bb      	ldr	r3, [r7, #8]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	6858      	ldr	r0, [r3, #4]
 800bf14:	68bb      	ldr	r3, [r7, #8]
 800bf16:	6899      	ldr	r1, [r3, #8]
 800bf18:	68bb      	ldr	r3, [r7, #8]
 800bf1a:	899b      	ldrh	r3, [r3, #12]
 800bf1c:	461a      	mov	r2, r3
 800bf1e:	f002 febd 	bl	800ec9c <tcp_bind>
 800bf22:	4603      	mov	r3, r0
 800bf24:	73fb      	strb	r3, [r7, #15]
        break;
 800bf26:	e004      	b.n	800bf32 <lwip_netconn_do_bind+0x66>
#endif /* LWIP_TCP */
      default:
        err = ERR_VAL;
 800bf28:	23fa      	movs	r3, #250	; 0xfa
 800bf2a:	73fb      	strb	r3, [r7, #15]
        break;
 800bf2c:	e001      	b.n	800bf32 <lwip_netconn_do_bind+0x66>
    }
  } else {
    err = ERR_VAL;
 800bf2e:	23fa      	movs	r3, #250	; 0xfa
 800bf30:	73fb      	strb	r3, [r7, #15]
  }
  msg->err = err;
 800bf32:	68bb      	ldr	r3, [r7, #8]
 800bf34:	7bfa      	ldrb	r2, [r7, #15]
 800bf36:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800bf38:	bf00      	nop
 800bf3a:	3710      	adds	r7, #16
 800bf3c:	46bd      	mov	sp, r7
 800bf3e:	bd80      	pop	{r7, pc}

0800bf40 <lwip_netconn_do_send>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_send(void *m)
{
 800bf40:	b580      	push	{r7, lr}
 800bf42:	b084      	sub	sp, #16
 800bf44:	af00      	add	r7, sp, #0
 800bf46:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 800bf4c:	68bb      	ldr	r3, [r7, #8]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	4618      	mov	r0, r3
 800bf52:	f7ff f875 	bl	800b040 <netconn_err>
 800bf56:	4603      	mov	r3, r0
 800bf58:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800bf5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d134      	bne.n	800bfcc <lwip_netconn_do_send+0x8c>
    if (msg->conn->pcb.tcp != NULL) {
 800bf62:	68bb      	ldr	r3, [r7, #8]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	685b      	ldr	r3, [r3, #4]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d02d      	beq.n	800bfc8 <lwip_netconn_do_send+0x88>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800bf6c:	68bb      	ldr	r3, [r7, #8]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	781b      	ldrb	r3, [r3, #0]
 800bf72:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bf76:	2b20      	cmp	r3, #32
 800bf78:	d123      	bne.n	800bfc2 <lwip_netconn_do_send+0x82>
            err = udp_sendto_chksum(msg->conn->pcb.udp, msg->msg.b->p,
                                    &msg->msg.b->addr, msg->msg.b->port,
                                    msg->msg.b->flags & NETBUF_FLAG_CHKSUM, msg->msg.b->toport_chksum);
          }
#else /* LWIP_CHECKSUM_ON_COPY */
          if (ip_addr_isany_val(msg->msg.b->addr) || IP_IS_ANY_TYPE_VAL(msg->msg.b->addr)) {
 800bf7a:	68bb      	ldr	r3, [r7, #8]
 800bf7c:	689b      	ldr	r3, [r3, #8]
 800bf7e:	689b      	ldr	r3, [r3, #8]
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d10c      	bne.n	800bf9e <lwip_netconn_do_send+0x5e>
            err = udp_send(msg->conn->pcb.udp, msg->msg.b->p);
 800bf84:	68bb      	ldr	r3, [r7, #8]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	685a      	ldr	r2, [r3, #4]
 800bf8a:	68bb      	ldr	r3, [r7, #8]
 800bf8c:	689b      	ldr	r3, [r3, #8]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	4619      	mov	r1, r3
 800bf92:	4610      	mov	r0, r2
 800bf94:	f008 fe14 	bl	8014bc0 <udp_send>
 800bf98:	4603      	mov	r3, r0
 800bf9a:	73fb      	strb	r3, [r7, #15]
          } else {
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
          }
#endif /* LWIP_CHECKSUM_ON_COPY */
          break;
 800bf9c:	e016      	b.n	800bfcc <lwip_netconn_do_send+0x8c>
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
 800bf9e:	68bb      	ldr	r3, [r7, #8]
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	6858      	ldr	r0, [r3, #4]
 800bfa4:	68bb      	ldr	r3, [r7, #8]
 800bfa6:	689b      	ldr	r3, [r3, #8]
 800bfa8:	6819      	ldr	r1, [r3, #0]
 800bfaa:	68bb      	ldr	r3, [r7, #8]
 800bfac:	689b      	ldr	r3, [r3, #8]
 800bfae:	f103 0208 	add.w	r2, r3, #8
 800bfb2:	68bb      	ldr	r3, [r7, #8]
 800bfb4:	689b      	ldr	r3, [r3, #8]
 800bfb6:	899b      	ldrh	r3, [r3, #12]
 800bfb8:	f008 fe36 	bl	8014c28 <udp_sendto>
 800bfbc:	4603      	mov	r3, r0
 800bfbe:	73fb      	strb	r3, [r7, #15]
          break;
 800bfc0:	e004      	b.n	800bfcc <lwip_netconn_do_send+0x8c>
#endif /* LWIP_UDP */
        default:
          err = ERR_CONN;
 800bfc2:	23f5      	movs	r3, #245	; 0xf5
 800bfc4:	73fb      	strb	r3, [r7, #15]
          break;
 800bfc6:	e001      	b.n	800bfcc <lwip_netconn_do_send+0x8c>
      }
    } else {
      err = ERR_CONN;
 800bfc8:	23f5      	movs	r3, #245	; 0xf5
 800bfca:	73fb      	strb	r3, [r7, #15]
    }
  }
  msg->err = err;
 800bfcc:	68bb      	ldr	r3, [r7, #8]
 800bfce:	7bfa      	ldrb	r2, [r7, #15]
 800bfd0:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800bfd2:	bf00      	nop
 800bfd4:	3710      	adds	r7, #16
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	bd80      	pop	{r7, pc}

0800bfda <lwip_netconn_do_recv>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 800bfda:	b580      	push	{r7, lr}
 800bfdc:	b086      	sub	sp, #24
 800bfde:	af00      	add	r7, sp, #0
 800bfe0:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 800bfe6:	693b      	ldr	r3, [r7, #16]
 800bfe8:	2200      	movs	r2, #0
 800bfea:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 800bfec:	693b      	ldr	r3, [r7, #16]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	685b      	ldr	r3, [r3, #4]
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d022      	beq.n	800c03c <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800bff6:	693b      	ldr	r3, [r7, #16]
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	781b      	ldrb	r3, [r3, #0]
 800bffc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c000:	2b10      	cmp	r3, #16
 800c002:	d11b      	bne.n	800c03c <lwip_netconn_do_recv+0x62>
      size_t remaining = msg->msg.r.len;
 800c004:	693b      	ldr	r3, [r7, #16]
 800c006:	689b      	ldr	r3, [r3, #8]
 800c008:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (u16_t)((remaining > 0xffff) ? 0xffff : remaining);
 800c00a:	697b      	ldr	r3, [r7, #20]
 800c00c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c010:	d202      	bcs.n	800c018 <lwip_netconn_do_recv+0x3e>
 800c012:	697b      	ldr	r3, [r7, #20]
 800c014:	b29b      	uxth	r3, r3
 800c016:	e001      	b.n	800c01c <lwip_netconn_do_recv+0x42>
 800c018:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c01c:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 800c01e:	693b      	ldr	r3, [r7, #16]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	685b      	ldr	r3, [r3, #4]
 800c024:	89fa      	ldrh	r2, [r7, #14]
 800c026:	4611      	mov	r1, r2
 800c028:	4618      	mov	r0, r3
 800c02a:	f002 ff29 	bl	800ee80 <tcp_recved>
        remaining -= recved;
 800c02e:	89fb      	ldrh	r3, [r7, #14]
 800c030:	697a      	ldr	r2, [r7, #20]
 800c032:	1ad3      	subs	r3, r2, r3
 800c034:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 800c036:	697b      	ldr	r3, [r7, #20]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d1e6      	bne.n	800c00a <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
}
 800c03c:	bf00      	nop
 800c03e:	3718      	adds	r7, #24
 800c040:	46bd      	mov	sp, r7
 800c042:	bd80      	pop	{r7, pc}

0800c044 <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800c044:	b580      	push	{r7, lr}
 800c046:	b088      	sub	sp, #32
 800c048:	af00      	add	r7, sp, #0
 800c04a:	6078      	str	r0, [r7, #4]
 800c04c:	460b      	mov	r3, r1
 800c04e:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 800c050:	2300      	movs	r3, #0
 800c052:	76fb      	strb	r3, [r7, #27]
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;
  u8_t write_more;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	2b00      	cmp	r3, #0
 800c058:	d106      	bne.n	800c068 <lwip_netconn_do_writemore+0x24>
 800c05a:	4b96      	ldr	r3, [pc, #600]	; (800c2b4 <lwip_netconn_do_writemore+0x270>)
 800c05c:	f240 6273 	movw	r2, #1651	; 0x673
 800c060:	4995      	ldr	r1, [pc, #596]	; (800c2b8 <lwip_netconn_do_writemore+0x274>)
 800c062:	4896      	ldr	r0, [pc, #600]	; (800c2bc <lwip_netconn_do_writemore+0x278>)
 800c064:	f00b ff66 	bl	8017f34 <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	785b      	ldrb	r3, [r3, #1]
 800c06c:	2b01      	cmp	r3, #1
 800c06e:	d006      	beq.n	800c07e <lwip_netconn_do_writemore+0x3a>
 800c070:	4b90      	ldr	r3, [pc, #576]	; (800c2b4 <lwip_netconn_do_writemore+0x270>)
 800c072:	f240 6274 	movw	r2, #1652	; 0x674
 800c076:	4992      	ldr	r1, [pc, #584]	; (800c2c0 <lwip_netconn_do_writemore+0x27c>)
 800c078:	4890      	ldr	r0, [pc, #576]	; (800c2bc <lwip_netconn_do_writemore+0x278>)
 800c07a:	f00b ff5b 	bl	8017f34 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	6a1b      	ldr	r3, [r3, #32]
 800c082:	2b00      	cmp	r3, #0
 800c084:	d106      	bne.n	800c094 <lwip_netconn_do_writemore+0x50>
 800c086:	4b8b      	ldr	r3, [pc, #556]	; (800c2b4 <lwip_netconn_do_writemore+0x270>)
 800c088:	f240 6275 	movw	r2, #1653	; 0x675
 800c08c:	498d      	ldr	r1, [pc, #564]	; (800c2c4 <lwip_netconn_do_writemore+0x280>)
 800c08e:	488b      	ldr	r0, [pc, #556]	; (800c2bc <lwip_netconn_do_writemore+0x278>)
 800c090:	f00b ff50 	bl	8017f34 <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	685b      	ldr	r3, [r3, #4]
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d106      	bne.n	800c0aa <lwip_netconn_do_writemore+0x66>
 800c09c:	4b85      	ldr	r3, [pc, #532]	; (800c2b4 <lwip_netconn_do_writemore+0x270>)
 800c09e:	f240 6276 	movw	r2, #1654	; 0x676
 800c0a2:	4989      	ldr	r1, [pc, #548]	; (800c2c8 <lwip_netconn_do_writemore+0x284>)
 800c0a4:	4885      	ldr	r0, [pc, #532]	; (800c2bc <lwip_netconn_do_writemore+0x278>)
 800c0a6:	f00b ff45 	bl	8017f34 <iprintf>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	6a1b      	ldr	r3, [r3, #32]
 800c0ae:	699a      	ldr	r2, [r3, #24]
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	6a1b      	ldr	r3, [r3, #32]
 800c0b4:	695b      	ldr	r3, [r3, #20]
 800c0b6:	429a      	cmp	r2, r3
 800c0b8:	d306      	bcc.n	800c0c8 <lwip_netconn_do_writemore+0x84>
 800c0ba:	4b7e      	ldr	r3, [pc, #504]	; (800c2b4 <lwip_netconn_do_writemore+0x270>)
 800c0bc:	f240 6277 	movw	r2, #1655	; 0x677
 800c0c0:	4982      	ldr	r1, [pc, #520]	; (800c2cc <lwip_netconn_do_writemore+0x288>)
 800c0c2:	487e      	ldr	r0, [pc, #504]	; (800c2bc <lwip_netconn_do_writemore+0x278>)
 800c0c4:	f00b ff36 	bl	8017f34 <iprintf>
              conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len);
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	6a1b      	ldr	r3, [r3, #32]
 800c0cc:	899b      	ldrh	r3, [r3, #12]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d106      	bne.n	800c0e0 <lwip_netconn_do_writemore+0x9c>
 800c0d2:	4b78      	ldr	r3, [pc, #480]	; (800c2b4 <lwip_netconn_do_writemore+0x270>)
 800c0d4:	f240 6279 	movw	r2, #1657	; 0x679
 800c0d8:	497d      	ldr	r1, [pc, #500]	; (800c2d0 <lwip_netconn_do_writemore+0x28c>)
 800c0da:	4878      	ldr	r0, [pc, #480]	; (800c2bc <lwip_netconn_do_writemore+0x278>)
 800c0dc:	f00b ff2a 	bl	8017f34 <iprintf>

  apiflags = conn->current_msg->msg.w.apiflags;
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	6a1b      	ldr	r3, [r3, #32]
 800c0e4:	7f1b      	ldrb	r3, [r3, #28]
 800c0e6:	76bb      	strb	r3, [r7, #26]
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	7f1b      	ldrb	r3, [r3, #28]
 800c0ec:	f003 0302 	and.w	r3, r3, #2
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d104      	bne.n	800c0fe <lwip_netconn_do_writemore+0xba>
 800c0f4:	7ebb      	ldrb	r3, [r7, #26]
 800c0f6:	f003 0304 	and.w	r3, r3, #4
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d001      	beq.n	800c102 <lwip_netconn_do_writemore+0xbe>
 800c0fe:	2301      	movs	r3, #1
 800c100:	e000      	b.n	800c104 <lwip_netconn_do_writemore+0xc0>
 800c102:	2300      	movs	r3, #0
 800c104:	763b      	strb	r3, [r7, #24]
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    do {
      dataptr = (const u8_t *)conn->current_msg->msg.w.vector->ptr + conn->current_msg->msg.w.vector_off;
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	6a1b      	ldr	r3, [r3, #32]
 800c10a:	689b      	ldr	r3, [r3, #8]
 800c10c:	681a      	ldr	r2, [r3, #0]
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	6a1b      	ldr	r3, [r3, #32]
 800c112:	691b      	ldr	r3, [r3, #16]
 800c114:	4413      	add	r3, r2
 800c116:	617b      	str	r3, [r7, #20]
      diff = conn->current_msg->msg.w.vector->len - conn->current_msg->msg.w.vector_off;
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	6a1b      	ldr	r3, [r3, #32]
 800c11c:	689b      	ldr	r3, [r3, #8]
 800c11e:	685a      	ldr	r2, [r3, #4]
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	6a1b      	ldr	r3, [r3, #32]
 800c124:	691b      	ldr	r3, [r3, #16]
 800c126:	1ad3      	subs	r3, r2, r3
 800c128:	613b      	str	r3, [r7, #16]
      if (diff > 0xffffUL) { /* max_u16_t */
 800c12a:	693b      	ldr	r3, [r7, #16]
 800c12c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c130:	d307      	bcc.n	800c142 <lwip_netconn_do_writemore+0xfe>
        len = 0xffff;
 800c132:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c136:	83bb      	strh	r3, [r7, #28]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800c138:	7ebb      	ldrb	r3, [r7, #26]
 800c13a:	f043 0302 	orr.w	r3, r3, #2
 800c13e:	76bb      	strb	r3, [r7, #26]
 800c140:	e001      	b.n	800c146 <lwip_netconn_do_writemore+0x102>
      } else {
        len = (u16_t)diff;
 800c142:	693b      	ldr	r3, [r7, #16]
 800c144:	83bb      	strh	r3, [r7, #28]
      }
      available = tcp_sndbuf(conn->pcb.tcp);
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	685b      	ldr	r3, [r3, #4]
 800c14a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800c14e:	81fb      	strh	r3, [r7, #14]
      if (available < len) {
 800c150:	89fa      	ldrh	r2, [r7, #14]
 800c152:	8bbb      	ldrh	r3, [r7, #28]
 800c154:	429a      	cmp	r2, r3
 800c156:	d216      	bcs.n	800c186 <lwip_netconn_do_writemore+0x142>
        /* don't try to write more than sendbuf */
        len = available;
 800c158:	89fb      	ldrh	r3, [r7, #14]
 800c15a:	83bb      	strh	r3, [r7, #28]
        if (dontblock) {
 800c15c:	7e3b      	ldrb	r3, [r7, #24]
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d00d      	beq.n	800c17e <lwip_netconn_do_writemore+0x13a>
          if (!len) {
 800c162:	8bbb      	ldrh	r3, [r7, #28]
 800c164:	2b00      	cmp	r3, #0
 800c166:	d10e      	bne.n	800c186 <lwip_netconn_do_writemore+0x142>
            /* set error according to partial write or not */
            err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	6a1b      	ldr	r3, [r3, #32]
 800c16c:	699b      	ldr	r3, [r3, #24]
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d102      	bne.n	800c178 <lwip_netconn_do_writemore+0x134>
 800c172:	f06f 0306 	mvn.w	r3, #6
 800c176:	e000      	b.n	800c17a <lwip_netconn_do_writemore+0x136>
 800c178:	2300      	movs	r3, #0
 800c17a:	77fb      	strb	r3, [r7, #31]
            goto err_mem;
 800c17c:	e07d      	b.n	800c27a <lwip_netconn_do_writemore+0x236>
          }
        } else {
          apiflags |= TCP_WRITE_FLAG_MORE;
 800c17e:	7ebb      	ldrb	r3, [r7, #26]
 800c180:	f043 0302 	orr.w	r3, r3, #2
 800c184:	76bb      	strb	r3, [r7, #26]
        }
      }
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	6a1b      	ldr	r3, [r3, #32]
 800c18a:	691a      	ldr	r2, [r3, #16]
 800c18c:	8bbb      	ldrh	r3, [r7, #28]
 800c18e:	441a      	add	r2, r3
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	6a1b      	ldr	r3, [r3, #32]
 800c194:	689b      	ldr	r3, [r3, #8]
 800c196:	685b      	ldr	r3, [r3, #4]
 800c198:	429a      	cmp	r2, r3
 800c19a:	d906      	bls.n	800c1aa <lwip_netconn_do_writemore+0x166>
 800c19c:	4b45      	ldr	r3, [pc, #276]	; (800c2b4 <lwip_netconn_do_writemore+0x270>)
 800c19e:	f240 62a3 	movw	r2, #1699	; 0x6a3
 800c1a2:	494c      	ldr	r1, [pc, #304]	; (800c2d4 <lwip_netconn_do_writemore+0x290>)
 800c1a4:	4845      	ldr	r0, [pc, #276]	; (800c2bc <lwip_netconn_do_writemore+0x278>)
 800c1a6:	f00b fec5 	bl	8017f34 <iprintf>
                  ((conn->current_msg->msg.w.vector_off + len) <= conn->current_msg->msg.w.vector->len));
      /* we should loop around for more sending in the following cases:
           1) We couldn't finish the current vector because of 16-bit size limitations.
              tcp_write() and tcp_sndbuf() both are limited to 16-bit sizes
           2) We are sending the remainder of the current vector and have more */
      if ((len == 0xffff && diff > 0xffffUL) ||
 800c1aa:	8bbb      	ldrh	r3, [r7, #28]
 800c1ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c1b0:	4293      	cmp	r3, r2
 800c1b2:	d103      	bne.n	800c1bc <lwip_netconn_do_writemore+0x178>
 800c1b4:	693b      	ldr	r3, [r7, #16]
 800c1b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c1ba:	d209      	bcs.n	800c1d0 <lwip_netconn_do_writemore+0x18c>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800c1bc:	693b      	ldr	r3, [r7, #16]
 800c1be:	b29b      	uxth	r3, r3
      if ((len == 0xffff && diff > 0xffffUL) ||
 800c1c0:	8bba      	ldrh	r2, [r7, #28]
 800c1c2:	429a      	cmp	r2, r3
 800c1c4:	d10b      	bne.n	800c1de <lwip_netconn_do_writemore+0x19a>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	6a1b      	ldr	r3, [r3, #32]
 800c1ca:	899b      	ldrh	r3, [r3, #12]
 800c1cc:	2b01      	cmp	r3, #1
 800c1ce:	d906      	bls.n	800c1de <lwip_netconn_do_writemore+0x19a>
        write_more = 1;
 800c1d0:	2301      	movs	r3, #1
 800c1d2:	767b      	strb	r3, [r7, #25]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800c1d4:	7ebb      	ldrb	r3, [r7, #26]
 800c1d6:	f043 0302 	orr.w	r3, r3, #2
 800c1da:	76bb      	strb	r3, [r7, #26]
 800c1dc:	e001      	b.n	800c1e2 <lwip_netconn_do_writemore+0x19e>
      } else {
        write_more = 0;
 800c1de:	2300      	movs	r3, #0
 800c1e0:	767b      	strb	r3, [r7, #25]
      }
      err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	6858      	ldr	r0, [r3, #4]
 800c1e6:	7ebb      	ldrb	r3, [r7, #26]
 800c1e8:	8bba      	ldrh	r2, [r7, #28]
 800c1ea:	6979      	ldr	r1, [r7, #20]
 800c1ec:	f006 fc4c 	bl	8012a88 <tcp_write>
 800c1f0:	4603      	mov	r3, r0
 800c1f2:	77fb      	strb	r3, [r7, #31]
      if (err == ERR_OK) {
 800c1f4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d12c      	bne.n	800c256 <lwip_netconn_do_writemore+0x212>
        conn->current_msg->msg.w.offset += len;
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	6a1b      	ldr	r3, [r3, #32]
 800c200:	6999      	ldr	r1, [r3, #24]
 800c202:	8bba      	ldrh	r2, [r7, #28]
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	6a1b      	ldr	r3, [r3, #32]
 800c208:	440a      	add	r2, r1
 800c20a:	619a      	str	r2, [r3, #24]
        conn->current_msg->msg.w.vector_off += len;
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	6a1b      	ldr	r3, [r3, #32]
 800c210:	6919      	ldr	r1, [r3, #16]
 800c212:	8bba      	ldrh	r2, [r7, #28]
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	6a1b      	ldr	r3, [r3, #32]
 800c218:	440a      	add	r2, r1
 800c21a:	611a      	str	r2, [r3, #16]
        /* check if current vector is finished */
        if (conn->current_msg->msg.w.vector_off == conn->current_msg->msg.w.vector->len) {
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	6a1b      	ldr	r3, [r3, #32]
 800c220:	691a      	ldr	r2, [r3, #16]
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	6a1b      	ldr	r3, [r3, #32]
 800c226:	689b      	ldr	r3, [r3, #8]
 800c228:	685b      	ldr	r3, [r3, #4]
 800c22a:	429a      	cmp	r2, r3
 800c22c:	d113      	bne.n	800c256 <lwip_netconn_do_writemore+0x212>
          conn->current_msg->msg.w.vector_cnt--;
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	6a1b      	ldr	r3, [r3, #32]
 800c232:	899a      	ldrh	r2, [r3, #12]
 800c234:	3a01      	subs	r2, #1
 800c236:	b292      	uxth	r2, r2
 800c238:	819a      	strh	r2, [r3, #12]
          /* if we have additional vectors, move on to them */
          if (conn->current_msg->msg.w.vector_cnt > 0) {
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	6a1b      	ldr	r3, [r3, #32]
 800c23e:	899b      	ldrh	r3, [r3, #12]
 800c240:	2b00      	cmp	r3, #0
 800c242:	d008      	beq.n	800c256 <lwip_netconn_do_writemore+0x212>
            conn->current_msg->msg.w.vector++;
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	6a1b      	ldr	r3, [r3, #32]
 800c248:	689a      	ldr	r2, [r3, #8]
 800c24a:	3208      	adds	r2, #8
 800c24c:	609a      	str	r2, [r3, #8]
            conn->current_msg->msg.w.vector_off = 0;
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	6a1b      	ldr	r3, [r3, #32]
 800c252:	2200      	movs	r2, #0
 800c254:	611a      	str	r2, [r3, #16]
          }
        }
      }
    } while (write_more && err == ERR_OK);
 800c256:	7e7b      	ldrb	r3, [r7, #25]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d004      	beq.n	800c266 <lwip_netconn_do_writemore+0x222>
 800c25c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c260:	2b00      	cmp	r3, #0
 800c262:	f43f af50 	beq.w	800c106 <lwip_netconn_do_writemore+0xc2>
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 800c266:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d004      	beq.n	800c278 <lwip_netconn_do_writemore+0x234>
 800c26e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c272:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c276:	d146      	bne.n	800c306 <lwip_netconn_do_writemore+0x2c2>
err_mem:
 800c278:	bf00      	nop
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 800c27a:	7e3b      	ldrb	r3, [r7, #24]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d02b      	beq.n	800c2d8 <lwip_netconn_do_writemore+0x294>
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	6a1b      	ldr	r3, [r3, #32]
 800c284:	699a      	ldr	r2, [r3, #24]
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	6a1b      	ldr	r3, [r3, #32]
 800c28a:	695b      	ldr	r3, [r3, #20]
 800c28c:	429a      	cmp	r2, r3
 800c28e:	d223      	bcs.n	800c2d8 <lwip_netconn_do_writemore+0x294>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c294:	2b00      	cmp	r3, #0
 800c296:	d005      	beq.n	800c2a4 <lwip_netconn_do_writemore+0x260>
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c29c:	2200      	movs	r2, #0
 800c29e:	2103      	movs	r1, #3
 800c2a0:	6878      	ldr	r0, [r7, #4]
 800c2a2:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	7f1b      	ldrb	r3, [r3, #28]
 800c2a8:	f043 0310 	orr.w	r3, r3, #16
 800c2ac:	b2da      	uxtb	r2, r3
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	771a      	strb	r2, [r3, #28]
 800c2b2:	e028      	b.n	800c306 <lwip_netconn_do_writemore+0x2c2>
 800c2b4:	08019158 	.word	0x08019158
 800c2b8:	080192b0 	.word	0x080192b0
 800c2bc:	0801919c 	.word	0x0801919c
 800c2c0:	080195b8 	.word	0x080195b8
 800c2c4:	080192c0 	.word	0x080192c0
 800c2c8:	080195d8 	.word	0x080195d8
 800c2cc:	080195f0 	.word	0x080195f0
 800c2d0:	08019630 	.word	0x08019630
 800c2d4:	08019658 	.word	0x08019658
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	685b      	ldr	r3, [r3, #4]
 800c2dc:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800c2e0:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800c2e4:	d305      	bcc.n	800c2f2 <lwip_netconn_do_writemore+0x2ae>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	685b      	ldr	r3, [r3, #4]
 800c2ea:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800c2ee:	2b04      	cmp	r3, #4
 800c2f0:	d909      	bls.n	800c306 <lwip_netconn_do_writemore+0x2c2>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d005      	beq.n	800c306 <lwip_netconn_do_writemore+0x2c2>
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2fe:	2200      	movs	r2, #0
 800c300:	2103      	movs	r1, #3
 800c302:	6878      	ldr	r0, [r7, #4]
 800c304:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 800c306:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d11d      	bne.n	800c34a <lwip_netconn_do_writemore+0x306>
      err_t out_err;
      if ((conn->current_msg->msg.w.offset == conn->current_msg->msg.w.len) || dontblock) {
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	6a1b      	ldr	r3, [r3, #32]
 800c312:	699a      	ldr	r2, [r3, #24]
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	6a1b      	ldr	r3, [r3, #32]
 800c318:	695b      	ldr	r3, [r3, #20]
 800c31a:	429a      	cmp	r2, r3
 800c31c:	d002      	beq.n	800c324 <lwip_netconn_do_writemore+0x2e0>
 800c31e:	7e3b      	ldrb	r3, [r7, #24]
 800c320:	2b00      	cmp	r3, #0
 800c322:	d001      	beq.n	800c328 <lwip_netconn_do_writemore+0x2e4>
        /* return sent length (caller reads length from msg.w.offset) */
        write_finished = 1;
 800c324:	2301      	movs	r3, #1
 800c326:	76fb      	strb	r3, [r7, #27]
      }
      out_err = tcp_output(conn->pcb.tcp);
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	685b      	ldr	r3, [r3, #4]
 800c32c:	4618      	mov	r0, r3
 800c32e:	f007 f995 	bl	801365c <tcp_output>
 800c332:	4603      	mov	r3, r0
 800c334:	733b      	strb	r3, [r7, #12]
      if (out_err == ERR_RTE) {
 800c336:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800c33a:	f113 0f04 	cmn.w	r3, #4
 800c33e:	d12c      	bne.n	800c39a <lwip_netconn_do_writemore+0x356>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800c340:	7b3b      	ldrb	r3, [r7, #12]
 800c342:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800c344:	2301      	movs	r3, #1
 800c346:	76fb      	strb	r3, [r7, #27]
 800c348:	e027      	b.n	800c39a <lwip_netconn_do_writemore+0x356>
      }
    } else if (err == ERR_MEM) {
 800c34a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c34e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c352:	d120      	bne.n	800c396 <lwip_netconn_do_writemore+0x352>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	685b      	ldr	r3, [r3, #4]
 800c358:	4618      	mov	r0, r3
 800c35a:	f007 f97f 	bl	801365c <tcp_output>
 800c35e:	4603      	mov	r3, r0
 800c360:	737b      	strb	r3, [r7, #13]
      if (out_err == ERR_RTE) {
 800c362:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800c366:	f113 0f04 	cmn.w	r3, #4
 800c36a:	d104      	bne.n	800c376 <lwip_netconn_do_writemore+0x332>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800c36c:	7b7b      	ldrb	r3, [r7, #13]
 800c36e:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800c370:	2301      	movs	r3, #1
 800c372:	76fb      	strb	r3, [r7, #27]
 800c374:	e011      	b.n	800c39a <lwip_netconn_do_writemore+0x356>
      } else if (dontblock) {
 800c376:	7e3b      	ldrb	r3, [r7, #24]
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d00e      	beq.n	800c39a <lwip_netconn_do_writemore+0x356>
        /* non-blocking write is done on ERR_MEM, set error according
           to partial write or not */
        err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	6a1b      	ldr	r3, [r3, #32]
 800c380:	699b      	ldr	r3, [r3, #24]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d102      	bne.n	800c38c <lwip_netconn_do_writemore+0x348>
 800c386:	f06f 0306 	mvn.w	r3, #6
 800c38a:	e000      	b.n	800c38e <lwip_netconn_do_writemore+0x34a>
 800c38c:	2300      	movs	r3, #0
 800c38e:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800c390:	2301      	movs	r3, #1
 800c392:	76fb      	strb	r3, [r7, #27]
 800c394:	e001      	b.n	800c39a <lwip_netconn_do_writemore+0x356>
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 800c396:	2301      	movs	r3, #1
 800c398:	76fb      	strb	r3, [r7, #27]
    }
  }
  if (write_finished) {
 800c39a:	7efb      	ldrb	r3, [r7, #27]
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d015      	beq.n	800c3cc <lwip_netconn_do_writemore+0x388>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	6a1b      	ldr	r3, [r3, #32]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	330c      	adds	r3, #12
 800c3a8:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	6a1b      	ldr	r3, [r3, #32]
 800c3ae:	7ffa      	ldrb	r2, [r7, #31]
 800c3b0:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	2200      	movs	r2, #0
 800c3b6:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	705a      	strb	r2, [r3, #1]
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800c3be:	78fb      	ldrb	r3, [r7, #3]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d006      	beq.n	800c3d2 <lwip_netconn_do_writemore+0x38e>
#endif
    {
      sys_sem_signal(op_completed_sem);
 800c3c4:	68b8      	ldr	r0, [r7, #8]
 800c3c6:	f00b fb03 	bl	80179d0 <sys_sem_signal>
 800c3ca:	e002      	b.n	800c3d2 <lwip_netconn_do_writemore+0x38e>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 800c3cc:	f04f 33ff 	mov.w	r3, #4294967295
 800c3d0:	e000      	b.n	800c3d4 <lwip_netconn_do_writemore+0x390>
  }
#endif
  return ERR_OK;
 800c3d2:	2300      	movs	r3, #0
}
 800c3d4:	4618      	mov	r0, r3
 800c3d6:	3720      	adds	r7, #32
 800c3d8:	46bd      	mov	sp, r7
 800c3da:	bd80      	pop	{r7, pc}

0800c3dc <lwip_netconn_do_close>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 800c3dc:	b580      	push	{r7, lr}
 800c3de:	b084      	sub	sp, #16
 800c3e0:	af00      	add	r7, sp, #0
 800c3e2:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	60fb      	str	r3, [r7, #12]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	785b      	ldrb	r3, [r3, #1]
 800c3ee:	72fb      	strb	r3, [r7, #11]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	685b      	ldr	r3, [r3, #4]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d069      	beq.n	800c4ce <lwip_netconn_do_close+0xf2>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	781b      	ldrb	r3, [r3, #0]
 800c400:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 800c404:	2b10      	cmp	r3, #16
 800c406:	d162      	bne.n	800c4ce <lwip_netconn_do_close+0xf2>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800c40c:	2b03      	cmp	r3, #3
 800c40e:	d002      	beq.n	800c416 <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800c410:	7afb      	ldrb	r3, [r7, #11]
 800c412:	2b02      	cmp	r3, #2
 800c414:	d05b      	beq.n	800c4ce <lwip_netconn_do_close+0xf2>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 800c416:	7afb      	ldrb	r3, [r7, #11]
 800c418:	2b03      	cmp	r3, #3
 800c41a:	d103      	bne.n	800c424 <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	22f5      	movs	r2, #245	; 0xf5
 800c420:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800c422:	e059      	b.n	800c4d8 <lwip_netconn_do_close+0xfc>
    } else if (state == NETCONN_WRITE) {
 800c424:	7afb      	ldrb	r3, [r7, #11]
 800c426:	2b01      	cmp	r3, #1
 800c428:	d103      	bne.n	800c432 <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	22fb      	movs	r2, #251	; 0xfb
 800c42e:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800c430:	e052      	b.n	800c4d8 <lwip_netconn_do_close+0xfc>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	7a1b      	ldrb	r3, [r3, #8]
 800c436:	f003 0301 	and.w	r3, r3, #1
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d004      	beq.n	800c448 <lwip_netconn_do_close+0x6c>
#if LWIP_NETCONN_FULLDUPLEX
        /* Mark mboxes invalid */
        netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
        netconn_drain(msg->conn);
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	4618      	mov	r0, r3
 800c444:	f7ff fa7a 	bl	800b93c <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	6a1b      	ldr	r3, [r3, #32]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d006      	beq.n	800c460 <lwip_netconn_do_close+0x84>
 800c452:	4b23      	ldr	r3, [pc, #140]	; (800c4e0 <lwip_netconn_do_close+0x104>)
 800c454:	f240 72bd 	movw	r2, #1981	; 0x7bd
 800c458:	4922      	ldr	r1, [pc, #136]	; (800c4e4 <lwip_netconn_do_close+0x108>)
 800c45a:	4823      	ldr	r0, [pc, #140]	; (800c4e8 <lwip_netconn_do_close+0x10c>)
 800c45c:	f00b fd6a 	bl	8017f34 <iprintf>
      msg->conn->state = NETCONN_CLOSE;
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	2204      	movs	r2, #4
 800c466:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	68fa      	ldr	r2, [r7, #12]
 800c46e:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	2100      	movs	r1, #0
 800c476:	4618      	mov	r0, r3
 800c478:	f7ff fade 	bl	800ba38 <lwip_netconn_do_close_internal>
 800c47c:	4603      	mov	r3, r0
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d029      	beq.n	800c4d6 <lwip_netconn_do_close+0xfa>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	785b      	ldrb	r3, [r3, #1]
 800c488:	2b04      	cmp	r3, #4
 800c48a:	d006      	beq.n	800c49a <lwip_netconn_do_close+0xbe>
 800c48c:	4b14      	ldr	r3, [pc, #80]	; (800c4e0 <lwip_netconn_do_close+0x104>)
 800c48e:	f240 72c2 	movw	r2, #1986	; 0x7c2
 800c492:	4916      	ldr	r1, [pc, #88]	; (800c4ec <lwip_netconn_do_close+0x110>)
 800c494:	4814      	ldr	r0, [pc, #80]	; (800c4e8 <lwip_netconn_do_close+0x10c>)
 800c496:	f00b fd4d 	bl	8017f34 <iprintf>
        UNLOCK_TCPIP_CORE();
 800c49a:	4815      	ldr	r0, [pc, #84]	; (800c4f0 <lwip_netconn_do_close+0x114>)
 800c49c:	f00b fb09 	bl	8017ab2 <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	330c      	adds	r3, #12
 800c4a6:	2100      	movs	r1, #0
 800c4a8:	4618      	mov	r0, r3
 800c4aa:	f00b fa60 	bl	801796e <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 800c4ae:	4810      	ldr	r0, [pc, #64]	; (800c4f0 <lwip_netconn_do_close+0x114>)
 800c4b0:	f00b faf0 	bl	8017a94 <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	785b      	ldrb	r3, [r3, #1]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d00b      	beq.n	800c4d6 <lwip_netconn_do_close+0xfa>
 800c4be:	4b08      	ldr	r3, [pc, #32]	; (800c4e0 <lwip_netconn_do_close+0x104>)
 800c4c0:	f240 72c6 	movw	r2, #1990	; 0x7c6
 800c4c4:	4909      	ldr	r1, [pc, #36]	; (800c4ec <lwip_netconn_do_close+0x110>)
 800c4c6:	4808      	ldr	r0, [pc, #32]	; (800c4e8 <lwip_netconn_do_close+0x10c>)
 800c4c8:	f00b fd34 	bl	8017f34 <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 800c4cc:	e003      	b.n	800c4d6 <lwip_netconn_do_close+0xfa>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	22f5      	movs	r2, #245	; 0xf5
 800c4d2:	711a      	strb	r2, [r3, #4]
 800c4d4:	e000      	b.n	800c4d8 <lwip_netconn_do_close+0xfc>
      return;
 800c4d6:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
}
 800c4d8:	3710      	adds	r7, #16
 800c4da:	46bd      	mov	sp, r7
 800c4dc:	bd80      	pop	{r7, pc}
 800c4de:	bf00      	nop
 800c4e0:	08019158 	.word	0x08019158
 800c4e4:	080194fc 	.word	0x080194fc
 800c4e8:	0801919c 	.word	0x0801919c
 800c4ec:	08019518 	.word	0x08019518
 800c4f0:	2000a06c 	.word	0x2000a06c

0800c4f4 <netbuf_new>:
 * @return a pointer to a new netbuf
 *         NULL on lack of memory
 */
struct
netbuf *netbuf_new(void)
{
 800c4f4:	b580      	push	{r7, lr}
 800c4f6:	b082      	sub	sp, #8
 800c4f8:	af00      	add	r7, sp, #0
  struct netbuf *buf;

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800c4fa:	2006      	movs	r0, #6
 800c4fc:	f000 ff30 	bl	800d360 <memp_malloc>
 800c500:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	2b00      	cmp	r3, #0
 800c506:	d004      	beq.n	800c512 <netbuf_new+0x1e>
    memset(buf, 0, sizeof(struct netbuf));
 800c508:	2210      	movs	r2, #16
 800c50a:	2100      	movs	r1, #0
 800c50c:	6878      	ldr	r0, [r7, #4]
 800c50e:	f00b fc5f 	bl	8017dd0 <memset>
  }
  return buf;
 800c512:	687b      	ldr	r3, [r7, #4]
}
 800c514:	4618      	mov	r0, r3
 800c516:	3708      	adds	r7, #8
 800c518:	46bd      	mov	sp, r7
 800c51a:	bd80      	pop	{r7, pc}

0800c51c <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 800c51c:	b580      	push	{r7, lr}
 800c51e:	b082      	sub	sp, #8
 800c520:	af00      	add	r7, sp, #0
 800c522:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	2b00      	cmp	r3, #0
 800c528:	d013      	beq.n	800c552 <netbuf_delete+0x36>
    if (buf->p != NULL) {
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d00b      	beq.n	800c54a <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	4618      	mov	r0, r3
 800c538:	f001 fda4 	bl	800e084 <pbuf_free>
      buf->p = buf->ptr = NULL;
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	2200      	movs	r2, #0
 800c540:	605a      	str	r2, [r3, #4]
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	685a      	ldr	r2, [r3, #4]
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 800c54a:	6879      	ldr	r1, [r7, #4]
 800c54c:	2006      	movs	r0, #6
 800c54e:	f000 ff59 	bl	800d404 <memp_free>
  }
}
 800c552:	bf00      	nop
 800c554:	3708      	adds	r7, #8
 800c556:	46bd      	mov	sp, r7
 800c558:	bd80      	pop	{r7, pc}
	...

0800c55c <netbuf_ref>:
 * @return ERR_OK if data is referenced
 *         ERR_MEM if data couldn't be referenced due to lack of memory
 */
err_t
netbuf_ref(struct netbuf *buf, const void *dataptr, u16_t size)
{
 800c55c:	b580      	push	{r7, lr}
 800c55e:	b084      	sub	sp, #16
 800c560:	af00      	add	r7, sp, #0
 800c562:	60f8      	str	r0, [r7, #12]
 800c564:	60b9      	str	r1, [r7, #8]
 800c566:	4613      	mov	r3, r2
 800c568:	80fb      	strh	r3, [r7, #6]
  LWIP_ERROR("netbuf_ref: invalid buf", (buf != NULL), return ERR_ARG;);
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d108      	bne.n	800c582 <netbuf_ref+0x26>
 800c570:	4b1c      	ldr	r3, [pc, #112]	; (800c5e4 <netbuf_ref+0x88>)
 800c572:	2299      	movs	r2, #153	; 0x99
 800c574:	491c      	ldr	r1, [pc, #112]	; (800c5e8 <netbuf_ref+0x8c>)
 800c576:	481d      	ldr	r0, [pc, #116]	; (800c5ec <netbuf_ref+0x90>)
 800c578:	f00b fcdc 	bl	8017f34 <iprintf>
 800c57c:	f06f 030f 	mvn.w	r3, #15
 800c580:	e02b      	b.n	800c5da <netbuf_ref+0x7e>
  if (buf->p != NULL) {
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	2b00      	cmp	r3, #0
 800c588:	d004      	beq.n	800c594 <netbuf_ref+0x38>
    pbuf_free(buf->p);
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	4618      	mov	r0, r3
 800c590:	f001 fd78 	bl	800e084 <pbuf_free>
  }
  buf->p = pbuf_alloc(PBUF_TRANSPORT, 0, PBUF_REF);
 800c594:	2241      	movs	r2, #65	; 0x41
 800c596:	2100      	movs	r1, #0
 800c598:	2036      	movs	r0, #54	; 0x36
 800c59a:	f001 fa8f 	bl	800dabc <pbuf_alloc>
 800c59e:	4602      	mov	r2, r0
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	601a      	str	r2, [r3, #0]
  if (buf->p == NULL) {
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d105      	bne.n	800c5b8 <netbuf_ref+0x5c>
    buf->ptr = NULL;
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	2200      	movs	r2, #0
 800c5b0:	605a      	str	r2, [r3, #4]
    return ERR_MEM;
 800c5b2:	f04f 33ff 	mov.w	r3, #4294967295
 800c5b6:	e010      	b.n	800c5da <netbuf_ref+0x7e>
  }
  ((struct pbuf_rom *)buf->p)->payload = dataptr;
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	68ba      	ldr	r2, [r7, #8]
 800c5be:	605a      	str	r2, [r3, #4]
  buf->p->len = buf->p->tot_len = size;
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	88fa      	ldrh	r2, [r7, #6]
 800c5c6:	811a      	strh	r2, [r3, #8]
 800c5c8:	68fa      	ldr	r2, [r7, #12]
 800c5ca:	6812      	ldr	r2, [r2, #0]
 800c5cc:	891b      	ldrh	r3, [r3, #8]
 800c5ce:	8153      	strh	r3, [r2, #10]
  buf->ptr = buf->p;
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	681a      	ldr	r2, [r3, #0]
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	605a      	str	r2, [r3, #4]
  return ERR_OK;
 800c5d8:	2300      	movs	r3, #0
}
 800c5da:	4618      	mov	r0, r3
 800c5dc:	3710      	adds	r7, #16
 800c5de:	46bd      	mov	sp, r7
 800c5e0:	bd80      	pop	{r7, pc}
 800c5e2:	bf00      	nop
 800c5e4:	080196b0 	.word	0x080196b0
 800c5e8:	08019768 	.word	0x08019768
 800c5ec:	08019700 	.word	0x08019700

0800c5f0 <netbuf_data>:
 * @return ERR_OK if the information was retrieved,
 *         ERR_BUF on error.
 */
err_t
netbuf_data(struct netbuf *buf, void **dataptr, u16_t *len)
{
 800c5f0:	b580      	push	{r7, lr}
 800c5f2:	b084      	sub	sp, #16
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	60f8      	str	r0, [r7, #12]
 800c5f8:	60b9      	str	r1, [r7, #8]
 800c5fa:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netbuf_data: invalid buf", (buf != NULL), return ERR_ARG;);
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d108      	bne.n	800c614 <netbuf_data+0x24>
 800c602:	4b1b      	ldr	r3, [pc, #108]	; (800c670 <netbuf_data+0x80>)
 800c604:	22c6      	movs	r2, #198	; 0xc6
 800c606:	491b      	ldr	r1, [pc, #108]	; (800c674 <netbuf_data+0x84>)
 800c608:	481b      	ldr	r0, [pc, #108]	; (800c678 <netbuf_data+0x88>)
 800c60a:	f00b fc93 	bl	8017f34 <iprintf>
 800c60e:	f06f 030f 	mvn.w	r3, #15
 800c612:	e029      	b.n	800c668 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800c614:	68bb      	ldr	r3, [r7, #8]
 800c616:	2b00      	cmp	r3, #0
 800c618:	d108      	bne.n	800c62c <netbuf_data+0x3c>
 800c61a:	4b15      	ldr	r3, [pc, #84]	; (800c670 <netbuf_data+0x80>)
 800c61c:	22c7      	movs	r2, #199	; 0xc7
 800c61e:	4917      	ldr	r1, [pc, #92]	; (800c67c <netbuf_data+0x8c>)
 800c620:	4815      	ldr	r0, [pc, #84]	; (800c678 <netbuf_data+0x88>)
 800c622:	f00b fc87 	bl	8017f34 <iprintf>
 800c626:	f06f 030f 	mvn.w	r3, #15
 800c62a:	e01d      	b.n	800c668 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid len", (len != NULL), return ERR_ARG;);
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d108      	bne.n	800c644 <netbuf_data+0x54>
 800c632:	4b0f      	ldr	r3, [pc, #60]	; (800c670 <netbuf_data+0x80>)
 800c634:	22c8      	movs	r2, #200	; 0xc8
 800c636:	4912      	ldr	r1, [pc, #72]	; (800c680 <netbuf_data+0x90>)
 800c638:	480f      	ldr	r0, [pc, #60]	; (800c678 <netbuf_data+0x88>)
 800c63a:	f00b fc7b 	bl	8017f34 <iprintf>
 800c63e:	f06f 030f 	mvn.w	r3, #15
 800c642:	e011      	b.n	800c668 <netbuf_data+0x78>

  if (buf->ptr == NULL) {
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	685b      	ldr	r3, [r3, #4]
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d102      	bne.n	800c652 <netbuf_data+0x62>
    return ERR_BUF;
 800c64c:	f06f 0301 	mvn.w	r3, #1
 800c650:	e00a      	b.n	800c668 <netbuf_data+0x78>
  }
  *dataptr = buf->ptr->payload;
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	685b      	ldr	r3, [r3, #4]
 800c656:	685a      	ldr	r2, [r3, #4]
 800c658:	68bb      	ldr	r3, [r7, #8]
 800c65a:	601a      	str	r2, [r3, #0]
  *len = buf->ptr->len;
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	685b      	ldr	r3, [r3, #4]
 800c660:	895a      	ldrh	r2, [r3, #10]
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	801a      	strh	r2, [r3, #0]
  return ERR_OK;
 800c666:	2300      	movs	r3, #0
}
 800c668:	4618      	mov	r0, r3
 800c66a:	3710      	adds	r7, #16
 800c66c:	46bd      	mov	sp, r7
 800c66e:	bd80      	pop	{r7, pc}
 800c670:	080196b0 	.word	0x080196b0
 800c674:	080197b8 	.word	0x080197b8
 800c678:	08019700 	.word	0x08019700
 800c67c:	080197d4 	.word	0x080197d4
 800c680:	080197f4 	.word	0x080197f4

0800c684 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800c684:	b580      	push	{r7, lr}
 800c686:	b084      	sub	sp, #16
 800c688:	af00      	add	r7, sp, #0
 800c68a:	6078      	str	r0, [r7, #4]
 800c68c:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 800c68e:	f008 f89d 	bl	80147cc <sys_timeouts_sleeptime>
 800c692:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c69a:	d10b      	bne.n	800c6b4 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800c69c:	4813      	ldr	r0, [pc, #76]	; (800c6ec <tcpip_timeouts_mbox_fetch+0x68>)
 800c69e:	f00b fa08 	bl	8017ab2 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	6839      	ldr	r1, [r7, #0]
 800c6a6:	6878      	ldr	r0, [r7, #4]
 800c6a8:	f00b f8c0 	bl	801782c <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800c6ac:	480f      	ldr	r0, [pc, #60]	; (800c6ec <tcpip_timeouts_mbox_fetch+0x68>)
 800c6ae:	f00b f9f1 	bl	8017a94 <sys_mutex_lock>
    return;
 800c6b2:	e018      	b.n	800c6e6 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d102      	bne.n	800c6c0 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800c6ba:	f008 f84d 	bl	8014758 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800c6be:	e7e6      	b.n	800c68e <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800c6c0:	480a      	ldr	r0, [pc, #40]	; (800c6ec <tcpip_timeouts_mbox_fetch+0x68>)
 800c6c2:	f00b f9f6 	bl	8017ab2 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800c6c6:	68fa      	ldr	r2, [r7, #12]
 800c6c8:	6839      	ldr	r1, [r7, #0]
 800c6ca:	6878      	ldr	r0, [r7, #4]
 800c6cc:	f00b f8ae 	bl	801782c <sys_arch_mbox_fetch>
 800c6d0:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800c6d2:	4806      	ldr	r0, [pc, #24]	; (800c6ec <tcpip_timeouts_mbox_fetch+0x68>)
 800c6d4:	f00b f9de 	bl	8017a94 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800c6d8:	68bb      	ldr	r3, [r7, #8]
 800c6da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6de:	d102      	bne.n	800c6e6 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800c6e0:	f008 f83a 	bl	8014758 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800c6e4:	e7d3      	b.n	800c68e <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800c6e6:	3710      	adds	r7, #16
 800c6e8:	46bd      	mov	sp, r7
 800c6ea:	bd80      	pop	{r7, pc}
 800c6ec:	2000a06c 	.word	0x2000a06c

0800c6f0 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800c6f0:	b580      	push	{r7, lr}
 800c6f2:	b084      	sub	sp, #16
 800c6f4:	af00      	add	r7, sp, #0
 800c6f6:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800c6f8:	4810      	ldr	r0, [pc, #64]	; (800c73c <tcpip_thread+0x4c>)
 800c6fa:	f00b f9cb 	bl	8017a94 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800c6fe:	4b10      	ldr	r3, [pc, #64]	; (800c740 <tcpip_thread+0x50>)
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	2b00      	cmp	r3, #0
 800c704:	d005      	beq.n	800c712 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 800c706:	4b0e      	ldr	r3, [pc, #56]	; (800c740 <tcpip_thread+0x50>)
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	4a0e      	ldr	r2, [pc, #56]	; (800c744 <tcpip_thread+0x54>)
 800c70c:	6812      	ldr	r2, [r2, #0]
 800c70e:	4610      	mov	r0, r2
 800c710:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800c712:	f107 030c 	add.w	r3, r7, #12
 800c716:	4619      	mov	r1, r3
 800c718:	480b      	ldr	r0, [pc, #44]	; (800c748 <tcpip_thread+0x58>)
 800c71a:	f7ff ffb3 	bl	800c684 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	2b00      	cmp	r3, #0
 800c722:	d106      	bne.n	800c732 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800c724:	4b09      	ldr	r3, [pc, #36]	; (800c74c <tcpip_thread+0x5c>)
 800c726:	2291      	movs	r2, #145	; 0x91
 800c728:	4909      	ldr	r1, [pc, #36]	; (800c750 <tcpip_thread+0x60>)
 800c72a:	480a      	ldr	r0, [pc, #40]	; (800c754 <tcpip_thread+0x64>)
 800c72c:	f00b fc02 	bl	8017f34 <iprintf>
      continue;
 800c730:	e003      	b.n	800c73a <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	4618      	mov	r0, r3
 800c736:	f000 f80f 	bl	800c758 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800c73a:	e7ea      	b.n	800c712 <tcpip_thread+0x22>
 800c73c:	2000a06c 	.word	0x2000a06c
 800c740:	200067f4 	.word	0x200067f4
 800c744:	200067f8 	.word	0x200067f8
 800c748:	200067fc 	.word	0x200067fc
 800c74c:	08019848 	.word	0x08019848
 800c750:	08019878 	.word	0x08019878
 800c754:	08019898 	.word	0x08019898

0800c758 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800c758:	b580      	push	{r7, lr}
 800c75a:	b082      	sub	sp, #8
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	781b      	ldrb	r3, [r3, #0]
 800c764:	2b02      	cmp	r3, #2
 800c766:	d026      	beq.n	800c7b6 <tcpip_thread_handle_msg+0x5e>
 800c768:	2b02      	cmp	r3, #2
 800c76a:	dc2b      	bgt.n	800c7c4 <tcpip_thread_handle_msg+0x6c>
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d002      	beq.n	800c776 <tcpip_thread_handle_msg+0x1e>
 800c770:	2b01      	cmp	r3, #1
 800c772:	d015      	beq.n	800c7a0 <tcpip_thread_handle_msg+0x48>
 800c774:	e026      	b.n	800c7c4 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	68db      	ldr	r3, [r3, #12]
 800c77a:	687a      	ldr	r2, [r7, #4]
 800c77c:	6850      	ldr	r0, [r2, #4]
 800c77e:	687a      	ldr	r2, [r7, #4]
 800c780:	6892      	ldr	r2, [r2, #8]
 800c782:	4611      	mov	r1, r2
 800c784:	4798      	blx	r3
 800c786:	4603      	mov	r3, r0
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d004      	beq.n	800c796 <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	685b      	ldr	r3, [r3, #4]
 800c790:	4618      	mov	r0, r3
 800c792:	f001 fc77 	bl	800e084 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800c796:	6879      	ldr	r1, [r7, #4]
 800c798:	2009      	movs	r0, #9
 800c79a:	f000 fe33 	bl	800d404 <memp_free>
      break;
 800c79e:	e018      	b.n	800c7d2 <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	685b      	ldr	r3, [r3, #4]
 800c7a4:	687a      	ldr	r2, [r7, #4]
 800c7a6:	6892      	ldr	r2, [r2, #8]
 800c7a8:	4610      	mov	r0, r2
 800c7aa:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800c7ac:	6879      	ldr	r1, [r7, #4]
 800c7ae:	2008      	movs	r0, #8
 800c7b0:	f000 fe28 	bl	800d404 <memp_free>
      break;
 800c7b4:	e00d      	b.n	800c7d2 <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	685b      	ldr	r3, [r3, #4]
 800c7ba:	687a      	ldr	r2, [r7, #4]
 800c7bc:	6892      	ldr	r2, [r2, #8]
 800c7be:	4610      	mov	r0, r2
 800c7c0:	4798      	blx	r3
      break;
 800c7c2:	e006      	b.n	800c7d2 <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800c7c4:	4b05      	ldr	r3, [pc, #20]	; (800c7dc <tcpip_thread_handle_msg+0x84>)
 800c7c6:	22cf      	movs	r2, #207	; 0xcf
 800c7c8:	4905      	ldr	r1, [pc, #20]	; (800c7e0 <tcpip_thread_handle_msg+0x88>)
 800c7ca:	4806      	ldr	r0, [pc, #24]	; (800c7e4 <tcpip_thread_handle_msg+0x8c>)
 800c7cc:	f00b fbb2 	bl	8017f34 <iprintf>
      break;
 800c7d0:	bf00      	nop
  }
}
 800c7d2:	bf00      	nop
 800c7d4:	3708      	adds	r7, #8
 800c7d6:	46bd      	mov	sp, r7
 800c7d8:	bd80      	pop	{r7, pc}
 800c7da:	bf00      	nop
 800c7dc:	08019848 	.word	0x08019848
 800c7e0:	08019878 	.word	0x08019878
 800c7e4:	08019898 	.word	0x08019898

0800c7e8 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800c7e8:	b580      	push	{r7, lr}
 800c7ea:	b086      	sub	sp, #24
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	60f8      	str	r0, [r7, #12]
 800c7f0:	60b9      	str	r1, [r7, #8]
 800c7f2:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800c7f4:	481a      	ldr	r0, [pc, #104]	; (800c860 <tcpip_inpkt+0x78>)
 800c7f6:	f00b f874 	bl	80178e2 <sys_mbox_valid>
 800c7fa:	4603      	mov	r3, r0
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d105      	bne.n	800c80c <tcpip_inpkt+0x24>
 800c800:	4b18      	ldr	r3, [pc, #96]	; (800c864 <tcpip_inpkt+0x7c>)
 800c802:	22fc      	movs	r2, #252	; 0xfc
 800c804:	4918      	ldr	r1, [pc, #96]	; (800c868 <tcpip_inpkt+0x80>)
 800c806:	4819      	ldr	r0, [pc, #100]	; (800c86c <tcpip_inpkt+0x84>)
 800c808:	f00b fb94 	bl	8017f34 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800c80c:	2009      	movs	r0, #9
 800c80e:	f000 fda7 	bl	800d360 <memp_malloc>
 800c812:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800c814:	697b      	ldr	r3, [r7, #20]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d102      	bne.n	800c820 <tcpip_inpkt+0x38>
    return ERR_MEM;
 800c81a:	f04f 33ff 	mov.w	r3, #4294967295
 800c81e:	e01a      	b.n	800c856 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800c820:	697b      	ldr	r3, [r7, #20]
 800c822:	2200      	movs	r2, #0
 800c824:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800c826:	697b      	ldr	r3, [r7, #20]
 800c828:	68fa      	ldr	r2, [r7, #12]
 800c82a:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800c82c:	697b      	ldr	r3, [r7, #20]
 800c82e:	68ba      	ldr	r2, [r7, #8]
 800c830:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800c832:	697b      	ldr	r3, [r7, #20]
 800c834:	687a      	ldr	r2, [r7, #4]
 800c836:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800c838:	6979      	ldr	r1, [r7, #20]
 800c83a:	4809      	ldr	r0, [pc, #36]	; (800c860 <tcpip_inpkt+0x78>)
 800c83c:	f00a ffdc 	bl	80177f8 <sys_mbox_trypost>
 800c840:	4603      	mov	r3, r0
 800c842:	2b00      	cmp	r3, #0
 800c844:	d006      	beq.n	800c854 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800c846:	6979      	ldr	r1, [r7, #20]
 800c848:	2009      	movs	r0, #9
 800c84a:	f000 fddb 	bl	800d404 <memp_free>
    return ERR_MEM;
 800c84e:	f04f 33ff 	mov.w	r3, #4294967295
 800c852:	e000      	b.n	800c856 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800c854:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800c856:	4618      	mov	r0, r3
 800c858:	3718      	adds	r7, #24
 800c85a:	46bd      	mov	sp, r7
 800c85c:	bd80      	pop	{r7, pc}
 800c85e:	bf00      	nop
 800c860:	200067fc 	.word	0x200067fc
 800c864:	08019848 	.word	0x08019848
 800c868:	080198c0 	.word	0x080198c0
 800c86c:	08019898 	.word	0x08019898

0800c870 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800c870:	b580      	push	{r7, lr}
 800c872:	b082      	sub	sp, #8
 800c874:	af00      	add	r7, sp, #0
 800c876:	6078      	str	r0, [r7, #4]
 800c878:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800c87a:	683b      	ldr	r3, [r7, #0]
 800c87c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c880:	f003 0318 	and.w	r3, r3, #24
 800c884:	2b00      	cmp	r3, #0
 800c886:	d006      	beq.n	800c896 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800c888:	4a08      	ldr	r2, [pc, #32]	; (800c8ac <tcpip_input+0x3c>)
 800c88a:	6839      	ldr	r1, [r7, #0]
 800c88c:	6878      	ldr	r0, [r7, #4]
 800c88e:	f7ff ffab 	bl	800c7e8 <tcpip_inpkt>
 800c892:	4603      	mov	r3, r0
 800c894:	e005      	b.n	800c8a2 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800c896:	4a06      	ldr	r2, [pc, #24]	; (800c8b0 <tcpip_input+0x40>)
 800c898:	6839      	ldr	r1, [r7, #0]
 800c89a:	6878      	ldr	r0, [r7, #4]
 800c89c:	f7ff ffa4 	bl	800c7e8 <tcpip_inpkt>
 800c8a0:	4603      	mov	r3, r0
}
 800c8a2:	4618      	mov	r0, r3
 800c8a4:	3708      	adds	r7, #8
 800c8a6:	46bd      	mov	sp, r7
 800c8a8:	bd80      	pop	{r7, pc}
 800c8aa:	bf00      	nop
 800c8ac:	080175e5 	.word	0x080175e5
 800c8b0:	080164f9 	.word	0x080164f9

0800c8b4 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800c8b4:	b580      	push	{r7, lr}
 800c8b6:	b084      	sub	sp, #16
 800c8b8:	af00      	add	r7, sp, #0
 800c8ba:	6078      	str	r0, [r7, #4]
 800c8bc:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800c8be:	4819      	ldr	r0, [pc, #100]	; (800c924 <tcpip_try_callback+0x70>)
 800c8c0:	f00b f80f 	bl	80178e2 <sys_mbox_valid>
 800c8c4:	4603      	mov	r3, r0
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d106      	bne.n	800c8d8 <tcpip_try_callback+0x24>
 800c8ca:	4b17      	ldr	r3, [pc, #92]	; (800c928 <tcpip_try_callback+0x74>)
 800c8cc:	f240 125d 	movw	r2, #349	; 0x15d
 800c8d0:	4916      	ldr	r1, [pc, #88]	; (800c92c <tcpip_try_callback+0x78>)
 800c8d2:	4817      	ldr	r0, [pc, #92]	; (800c930 <tcpip_try_callback+0x7c>)
 800c8d4:	f00b fb2e 	bl	8017f34 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800c8d8:	2008      	movs	r0, #8
 800c8da:	f000 fd41 	bl	800d360 <memp_malloc>
 800c8de:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d102      	bne.n	800c8ec <tcpip_try_callback+0x38>
    return ERR_MEM;
 800c8e6:	f04f 33ff 	mov.w	r3, #4294967295
 800c8ea:	e017      	b.n	800c91c <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	2201      	movs	r2, #1
 800c8f0:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	687a      	ldr	r2, [r7, #4]
 800c8f6:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	683a      	ldr	r2, [r7, #0]
 800c8fc:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800c8fe:	68f9      	ldr	r1, [r7, #12]
 800c900:	4808      	ldr	r0, [pc, #32]	; (800c924 <tcpip_try_callback+0x70>)
 800c902:	f00a ff79 	bl	80177f8 <sys_mbox_trypost>
 800c906:	4603      	mov	r3, r0
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d006      	beq.n	800c91a <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800c90c:	68f9      	ldr	r1, [r7, #12]
 800c90e:	2008      	movs	r0, #8
 800c910:	f000 fd78 	bl	800d404 <memp_free>
    return ERR_MEM;
 800c914:	f04f 33ff 	mov.w	r3, #4294967295
 800c918:	e000      	b.n	800c91c <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 800c91a:	2300      	movs	r3, #0
}
 800c91c:	4618      	mov	r0, r3
 800c91e:	3710      	adds	r7, #16
 800c920:	46bd      	mov	sp, r7
 800c922:	bd80      	pop	{r7, pc}
 800c924:	200067fc 	.word	0x200067fc
 800c928:	08019848 	.word	0x08019848
 800c92c:	080198c0 	.word	0x080198c0
 800c930:	08019898 	.word	0x08019898

0800c934 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 800c934:	b580      	push	{r7, lr}
 800c936:	b084      	sub	sp, #16
 800c938:	af00      	add	r7, sp, #0
 800c93a:	60f8      	str	r0, [r7, #12]
 800c93c:	60b9      	str	r1, [r7, #8]
 800c93e:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 800c940:	4806      	ldr	r0, [pc, #24]	; (800c95c <tcpip_send_msg_wait_sem+0x28>)
 800c942:	f00b f8a7 	bl	8017a94 <sys_mutex_lock>
  fn(apimsg);
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	68b8      	ldr	r0, [r7, #8]
 800c94a:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 800c94c:	4803      	ldr	r0, [pc, #12]	; (800c95c <tcpip_send_msg_wait_sem+0x28>)
 800c94e:	f00b f8b0 	bl	8017ab2 <sys_mutex_unlock>
  return ERR_OK;
 800c952:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 800c954:	4618      	mov	r0, r3
 800c956:	3710      	adds	r7, #16
 800c958:	46bd      	mov	sp, r7
 800c95a:	bd80      	pop	{r7, pc}
 800c95c:	2000a06c 	.word	0x2000a06c

0800c960 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800c960:	b580      	push	{r7, lr}
 800c962:	b084      	sub	sp, #16
 800c964:	af02      	add	r7, sp, #8
 800c966:	6078      	str	r0, [r7, #4]
 800c968:	6039      	str	r1, [r7, #0]
  lwip_init();
 800c96a:	f000 f871 	bl	800ca50 <lwip_init>

  tcpip_init_done = initfunc;
 800c96e:	4a17      	ldr	r2, [pc, #92]	; (800c9cc <tcpip_init+0x6c>)
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800c974:	4a16      	ldr	r2, [pc, #88]	; (800c9d0 <tcpip_init+0x70>)
 800c976:	683b      	ldr	r3, [r7, #0]
 800c978:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800c97a:	2106      	movs	r1, #6
 800c97c:	4815      	ldr	r0, [pc, #84]	; (800c9d4 <tcpip_init+0x74>)
 800c97e:	f00a ff07 	bl	8017790 <sys_mbox_new>
 800c982:	4603      	mov	r3, r0
 800c984:	2b00      	cmp	r3, #0
 800c986:	d006      	beq.n	800c996 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800c988:	4b13      	ldr	r3, [pc, #76]	; (800c9d8 <tcpip_init+0x78>)
 800c98a:	f240 2261 	movw	r2, #609	; 0x261
 800c98e:	4913      	ldr	r1, [pc, #76]	; (800c9dc <tcpip_init+0x7c>)
 800c990:	4813      	ldr	r0, [pc, #76]	; (800c9e0 <tcpip_init+0x80>)
 800c992:	f00b facf 	bl	8017f34 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800c996:	4813      	ldr	r0, [pc, #76]	; (800c9e4 <tcpip_init+0x84>)
 800c998:	f00b f860 	bl	8017a5c <sys_mutex_new>
 800c99c:	4603      	mov	r3, r0
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d006      	beq.n	800c9b0 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800c9a2:	4b0d      	ldr	r3, [pc, #52]	; (800c9d8 <tcpip_init+0x78>)
 800c9a4:	f240 2265 	movw	r2, #613	; 0x265
 800c9a8:	490f      	ldr	r1, [pc, #60]	; (800c9e8 <tcpip_init+0x88>)
 800c9aa:	480d      	ldr	r0, [pc, #52]	; (800c9e0 <tcpip_init+0x80>)
 800c9ac:	f00b fac2 	bl	8017f34 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800c9b0:	2300      	movs	r3, #0
 800c9b2:	9300      	str	r3, [sp, #0]
 800c9b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c9b8:	2200      	movs	r2, #0
 800c9ba:	490c      	ldr	r1, [pc, #48]	; (800c9ec <tcpip_init+0x8c>)
 800c9bc:	480c      	ldr	r0, [pc, #48]	; (800c9f0 <tcpip_init+0x90>)
 800c9be:	f00b f885 	bl	8017acc <sys_thread_new>
}
 800c9c2:	bf00      	nop
 800c9c4:	3708      	adds	r7, #8
 800c9c6:	46bd      	mov	sp, r7
 800c9c8:	bd80      	pop	{r7, pc}
 800c9ca:	bf00      	nop
 800c9cc:	200067f4 	.word	0x200067f4
 800c9d0:	200067f8 	.word	0x200067f8
 800c9d4:	200067fc 	.word	0x200067fc
 800c9d8:	08019848 	.word	0x08019848
 800c9dc:	080198d0 	.word	0x080198d0
 800c9e0:	08019898 	.word	0x08019898
 800c9e4:	2000a06c 	.word	0x2000a06c
 800c9e8:	080198f4 	.word	0x080198f4
 800c9ec:	0800c6f1 	.word	0x0800c6f1
 800c9f0:	08019918 	.word	0x08019918

0800c9f4 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800c9f4:	b480      	push	{r7}
 800c9f6:	b083      	sub	sp, #12
 800c9f8:	af00      	add	r7, sp, #0
 800c9fa:	4603      	mov	r3, r0
 800c9fc:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800c9fe:	88fb      	ldrh	r3, [r7, #6]
 800ca00:	021b      	lsls	r3, r3, #8
 800ca02:	b21a      	sxth	r2, r3
 800ca04:	88fb      	ldrh	r3, [r7, #6]
 800ca06:	0a1b      	lsrs	r3, r3, #8
 800ca08:	b29b      	uxth	r3, r3
 800ca0a:	b21b      	sxth	r3, r3
 800ca0c:	4313      	orrs	r3, r2
 800ca0e:	b21b      	sxth	r3, r3
 800ca10:	b29b      	uxth	r3, r3
}
 800ca12:	4618      	mov	r0, r3
 800ca14:	370c      	adds	r7, #12
 800ca16:	46bd      	mov	sp, r7
 800ca18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca1c:	4770      	bx	lr

0800ca1e <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800ca1e:	b480      	push	{r7}
 800ca20:	b083      	sub	sp, #12
 800ca22:	af00      	add	r7, sp, #0
 800ca24:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	061a      	lsls	r2, r3, #24
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	021b      	lsls	r3, r3, #8
 800ca2e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ca32:	431a      	orrs	r2, r3
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	0a1b      	lsrs	r3, r3, #8
 800ca38:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ca3c:	431a      	orrs	r2, r3
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	0e1b      	lsrs	r3, r3, #24
 800ca42:	4313      	orrs	r3, r2
}
 800ca44:	4618      	mov	r0, r3
 800ca46:	370c      	adds	r7, #12
 800ca48:	46bd      	mov	sp, r7
 800ca4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca4e:	4770      	bx	lr

0800ca50 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800ca50:	b580      	push	{r7, lr}
 800ca52:	b082      	sub	sp, #8
 800ca54:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800ca56:	2300      	movs	r3, #0
 800ca58:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800ca5a:	f00a fff1 	bl	8017a40 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800ca5e:	f000 f8d5 	bl	800cc0c <mem_init>
  memp_init();
 800ca62:	f000 fc31 	bl	800d2c8 <memp_init>
  pbuf_init();
  netif_init();
 800ca66:	f000 fcf7 	bl	800d458 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800ca6a:	f007 fee7 	bl	801483c <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800ca6e:	f001 fdb3 	bl	800e5d8 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800ca72:	f007 fe29 	bl	80146c8 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800ca76:	bf00      	nop
 800ca78:	3708      	adds	r7, #8
 800ca7a:	46bd      	mov	sp, r7
 800ca7c:	bd80      	pop	{r7, pc}
	...

0800ca80 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800ca80:	b480      	push	{r7}
 800ca82:	b083      	sub	sp, #12
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	4603      	mov	r3, r0
 800ca88:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800ca8a:	4b05      	ldr	r3, [pc, #20]	; (800caa0 <ptr_to_mem+0x20>)
 800ca8c:	681a      	ldr	r2, [r3, #0]
 800ca8e:	88fb      	ldrh	r3, [r7, #6]
 800ca90:	4413      	add	r3, r2
}
 800ca92:	4618      	mov	r0, r3
 800ca94:	370c      	adds	r7, #12
 800ca96:	46bd      	mov	sp, r7
 800ca98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca9c:	4770      	bx	lr
 800ca9e:	bf00      	nop
 800caa0:	20006800 	.word	0x20006800

0800caa4 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800caa4:	b480      	push	{r7}
 800caa6:	b083      	sub	sp, #12
 800caa8:	af00      	add	r7, sp, #0
 800caaa:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800caac:	4b05      	ldr	r3, [pc, #20]	; (800cac4 <mem_to_ptr+0x20>)
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	687a      	ldr	r2, [r7, #4]
 800cab2:	1ad3      	subs	r3, r2, r3
 800cab4:	b29b      	uxth	r3, r3
}
 800cab6:	4618      	mov	r0, r3
 800cab8:	370c      	adds	r7, #12
 800caba:	46bd      	mov	sp, r7
 800cabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac0:	4770      	bx	lr
 800cac2:	bf00      	nop
 800cac4:	20006800 	.word	0x20006800

0800cac8 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800cac8:	b590      	push	{r4, r7, lr}
 800caca:	b085      	sub	sp, #20
 800cacc:	af00      	add	r7, sp, #0
 800cace:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800cad0:	4b45      	ldr	r3, [pc, #276]	; (800cbe8 <plug_holes+0x120>)
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	687a      	ldr	r2, [r7, #4]
 800cad6:	429a      	cmp	r2, r3
 800cad8:	d206      	bcs.n	800cae8 <plug_holes+0x20>
 800cada:	4b44      	ldr	r3, [pc, #272]	; (800cbec <plug_holes+0x124>)
 800cadc:	f240 12df 	movw	r2, #479	; 0x1df
 800cae0:	4943      	ldr	r1, [pc, #268]	; (800cbf0 <plug_holes+0x128>)
 800cae2:	4844      	ldr	r0, [pc, #272]	; (800cbf4 <plug_holes+0x12c>)
 800cae4:	f00b fa26 	bl	8017f34 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800cae8:	4b43      	ldr	r3, [pc, #268]	; (800cbf8 <plug_holes+0x130>)
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	687a      	ldr	r2, [r7, #4]
 800caee:	429a      	cmp	r2, r3
 800caf0:	d306      	bcc.n	800cb00 <plug_holes+0x38>
 800caf2:	4b3e      	ldr	r3, [pc, #248]	; (800cbec <plug_holes+0x124>)
 800caf4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800caf8:	4940      	ldr	r1, [pc, #256]	; (800cbfc <plug_holes+0x134>)
 800cafa:	483e      	ldr	r0, [pc, #248]	; (800cbf4 <plug_holes+0x12c>)
 800cafc:	f00b fa1a 	bl	8017f34 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	791b      	ldrb	r3, [r3, #4]
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d006      	beq.n	800cb16 <plug_holes+0x4e>
 800cb08:	4b38      	ldr	r3, [pc, #224]	; (800cbec <plug_holes+0x124>)
 800cb0a:	f240 12e1 	movw	r2, #481	; 0x1e1
 800cb0e:	493c      	ldr	r1, [pc, #240]	; (800cc00 <plug_holes+0x138>)
 800cb10:	4838      	ldr	r0, [pc, #224]	; (800cbf4 <plug_holes+0x12c>)
 800cb12:	f00b fa0f 	bl	8017f34 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	881b      	ldrh	r3, [r3, #0]
 800cb1a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cb1e:	d906      	bls.n	800cb2e <plug_holes+0x66>
 800cb20:	4b32      	ldr	r3, [pc, #200]	; (800cbec <plug_holes+0x124>)
 800cb22:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800cb26:	4937      	ldr	r1, [pc, #220]	; (800cc04 <plug_holes+0x13c>)
 800cb28:	4832      	ldr	r0, [pc, #200]	; (800cbf4 <plug_holes+0x12c>)
 800cb2a:	f00b fa03 	bl	8017f34 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	881b      	ldrh	r3, [r3, #0]
 800cb32:	4618      	mov	r0, r3
 800cb34:	f7ff ffa4 	bl	800ca80 <ptr_to_mem>
 800cb38:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800cb3a:	687a      	ldr	r2, [r7, #4]
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	429a      	cmp	r2, r3
 800cb40:	d024      	beq.n	800cb8c <plug_holes+0xc4>
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	791b      	ldrb	r3, [r3, #4]
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d120      	bne.n	800cb8c <plug_holes+0xc4>
 800cb4a:	4b2b      	ldr	r3, [pc, #172]	; (800cbf8 <plug_holes+0x130>)
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	68fa      	ldr	r2, [r7, #12]
 800cb50:	429a      	cmp	r2, r3
 800cb52:	d01b      	beq.n	800cb8c <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800cb54:	4b2c      	ldr	r3, [pc, #176]	; (800cc08 <plug_holes+0x140>)
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	68fa      	ldr	r2, [r7, #12]
 800cb5a:	429a      	cmp	r2, r3
 800cb5c:	d102      	bne.n	800cb64 <plug_holes+0x9c>
      lfree = mem;
 800cb5e:	4a2a      	ldr	r2, [pc, #168]	; (800cc08 <plug_holes+0x140>)
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	881a      	ldrh	r2, [r3, #0]
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	881b      	ldrh	r3, [r3, #0]
 800cb70:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cb74:	d00a      	beq.n	800cb8c <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	881b      	ldrh	r3, [r3, #0]
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	f7ff ff80 	bl	800ca80 <ptr_to_mem>
 800cb80:	4604      	mov	r4, r0
 800cb82:	6878      	ldr	r0, [r7, #4]
 800cb84:	f7ff ff8e 	bl	800caa4 <mem_to_ptr>
 800cb88:	4603      	mov	r3, r0
 800cb8a:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	885b      	ldrh	r3, [r3, #2]
 800cb90:	4618      	mov	r0, r3
 800cb92:	f7ff ff75 	bl	800ca80 <ptr_to_mem>
 800cb96:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800cb98:	68ba      	ldr	r2, [r7, #8]
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	429a      	cmp	r2, r3
 800cb9e:	d01f      	beq.n	800cbe0 <plug_holes+0x118>
 800cba0:	68bb      	ldr	r3, [r7, #8]
 800cba2:	791b      	ldrb	r3, [r3, #4]
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	d11b      	bne.n	800cbe0 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800cba8:	4b17      	ldr	r3, [pc, #92]	; (800cc08 <plug_holes+0x140>)
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	687a      	ldr	r2, [r7, #4]
 800cbae:	429a      	cmp	r2, r3
 800cbb0:	d102      	bne.n	800cbb8 <plug_holes+0xf0>
      lfree = pmem;
 800cbb2:	4a15      	ldr	r2, [pc, #84]	; (800cc08 <plug_holes+0x140>)
 800cbb4:	68bb      	ldr	r3, [r7, #8]
 800cbb6:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	881a      	ldrh	r2, [r3, #0]
 800cbbc:	68bb      	ldr	r3, [r7, #8]
 800cbbe:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	881b      	ldrh	r3, [r3, #0]
 800cbc4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cbc8:	d00a      	beq.n	800cbe0 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	881b      	ldrh	r3, [r3, #0]
 800cbce:	4618      	mov	r0, r3
 800cbd0:	f7ff ff56 	bl	800ca80 <ptr_to_mem>
 800cbd4:	4604      	mov	r4, r0
 800cbd6:	68b8      	ldr	r0, [r7, #8]
 800cbd8:	f7ff ff64 	bl	800caa4 <mem_to_ptr>
 800cbdc:	4603      	mov	r3, r0
 800cbde:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800cbe0:	bf00      	nop
 800cbe2:	3714      	adds	r7, #20
 800cbe4:	46bd      	mov	sp, r7
 800cbe6:	bd90      	pop	{r4, r7, pc}
 800cbe8:	20006800 	.word	0x20006800
 800cbec:	08019928 	.word	0x08019928
 800cbf0:	08019958 	.word	0x08019958
 800cbf4:	08019970 	.word	0x08019970
 800cbf8:	20006804 	.word	0x20006804
 800cbfc:	08019998 	.word	0x08019998
 800cc00:	080199b4 	.word	0x080199b4
 800cc04:	080199d0 	.word	0x080199d0
 800cc08:	2000680c 	.word	0x2000680c

0800cc0c <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800cc0c:	b580      	push	{r7, lr}
 800cc0e:	b082      	sub	sp, #8
 800cc10:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800cc12:	4b1f      	ldr	r3, [pc, #124]	; (800cc90 <mem_init+0x84>)
 800cc14:	3303      	adds	r3, #3
 800cc16:	f023 0303 	bic.w	r3, r3, #3
 800cc1a:	461a      	mov	r2, r3
 800cc1c:	4b1d      	ldr	r3, [pc, #116]	; (800cc94 <mem_init+0x88>)
 800cc1e:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800cc20:	4b1c      	ldr	r3, [pc, #112]	; (800cc94 <mem_init+0x88>)
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800cc2c:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	2200      	movs	r2, #0
 800cc32:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	2200      	movs	r2, #0
 800cc38:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800cc3a:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 800cc3e:	f7ff ff1f 	bl	800ca80 <ptr_to_mem>
 800cc42:	4603      	mov	r3, r0
 800cc44:	4a14      	ldr	r2, [pc, #80]	; (800cc98 <mem_init+0x8c>)
 800cc46:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800cc48:	4b13      	ldr	r3, [pc, #76]	; (800cc98 <mem_init+0x8c>)
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	2201      	movs	r2, #1
 800cc4e:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800cc50:	4b11      	ldr	r3, [pc, #68]	; (800cc98 <mem_init+0x8c>)
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800cc58:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800cc5a:	4b0f      	ldr	r3, [pc, #60]	; (800cc98 <mem_init+0x8c>)
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800cc62:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800cc64:	4b0b      	ldr	r3, [pc, #44]	; (800cc94 <mem_init+0x88>)
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	4a0c      	ldr	r2, [pc, #48]	; (800cc9c <mem_init+0x90>)
 800cc6a:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800cc6c:	480c      	ldr	r0, [pc, #48]	; (800cca0 <mem_init+0x94>)
 800cc6e:	f00a fef5 	bl	8017a5c <sys_mutex_new>
 800cc72:	4603      	mov	r3, r0
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d006      	beq.n	800cc86 <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800cc78:	4b0a      	ldr	r3, [pc, #40]	; (800cca4 <mem_init+0x98>)
 800cc7a:	f240 221f 	movw	r2, #543	; 0x21f
 800cc7e:	490a      	ldr	r1, [pc, #40]	; (800cca8 <mem_init+0x9c>)
 800cc80:	480a      	ldr	r0, [pc, #40]	; (800ccac <mem_init+0xa0>)
 800cc82:	f00b f957 	bl	8017f34 <iprintf>
  }
}
 800cc86:	bf00      	nop
 800cc88:	3708      	adds	r7, #8
 800cc8a:	46bd      	mov	sp, r7
 800cc8c:	bd80      	pop	{r7, pc}
 800cc8e:	bf00      	nop
 800cc90:	2000a088 	.word	0x2000a088
 800cc94:	20006800 	.word	0x20006800
 800cc98:	20006804 	.word	0x20006804
 800cc9c:	2000680c 	.word	0x2000680c
 800cca0:	20006808 	.word	0x20006808
 800cca4:	08019928 	.word	0x08019928
 800cca8:	080199fc 	.word	0x080199fc
 800ccac:	08019970 	.word	0x08019970

0800ccb0 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800ccb0:	b580      	push	{r7, lr}
 800ccb2:	b086      	sub	sp, #24
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800ccb8:	6878      	ldr	r0, [r7, #4]
 800ccba:	f7ff fef3 	bl	800caa4 <mem_to_ptr>
 800ccbe:	4603      	mov	r3, r0
 800ccc0:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	881b      	ldrh	r3, [r3, #0]
 800ccc6:	4618      	mov	r0, r3
 800ccc8:	f7ff feda 	bl	800ca80 <ptr_to_mem>
 800cccc:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	885b      	ldrh	r3, [r3, #2]
 800ccd2:	4618      	mov	r0, r3
 800ccd4:	f7ff fed4 	bl	800ca80 <ptr_to_mem>
 800ccd8:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	881b      	ldrh	r3, [r3, #0]
 800ccde:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cce2:	d818      	bhi.n	800cd16 <mem_link_valid+0x66>
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	885b      	ldrh	r3, [r3, #2]
 800cce8:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ccec:	d813      	bhi.n	800cd16 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800ccf2:	8afa      	ldrh	r2, [r7, #22]
 800ccf4:	429a      	cmp	r2, r3
 800ccf6:	d004      	beq.n	800cd02 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	881b      	ldrh	r3, [r3, #0]
 800ccfc:	8afa      	ldrh	r2, [r7, #22]
 800ccfe:	429a      	cmp	r2, r3
 800cd00:	d109      	bne.n	800cd16 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800cd02:	4b08      	ldr	r3, [pc, #32]	; (800cd24 <mem_link_valid+0x74>)
 800cd04:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800cd06:	693a      	ldr	r2, [r7, #16]
 800cd08:	429a      	cmp	r2, r3
 800cd0a:	d006      	beq.n	800cd1a <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800cd0c:	693b      	ldr	r3, [r7, #16]
 800cd0e:	885b      	ldrh	r3, [r3, #2]
 800cd10:	8afa      	ldrh	r2, [r7, #22]
 800cd12:	429a      	cmp	r2, r3
 800cd14:	d001      	beq.n	800cd1a <mem_link_valid+0x6a>
    return 0;
 800cd16:	2300      	movs	r3, #0
 800cd18:	e000      	b.n	800cd1c <mem_link_valid+0x6c>
  }
  return 1;
 800cd1a:	2301      	movs	r3, #1
}
 800cd1c:	4618      	mov	r0, r3
 800cd1e:	3718      	adds	r7, #24
 800cd20:	46bd      	mov	sp, r7
 800cd22:	bd80      	pop	{r7, pc}
 800cd24:	20006804 	.word	0x20006804

0800cd28 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800cd28:	b580      	push	{r7, lr}
 800cd2a:	b088      	sub	sp, #32
 800cd2c:	af00      	add	r7, sp, #0
 800cd2e:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d070      	beq.n	800ce18 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	f003 0303 	and.w	r3, r3, #3
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d00d      	beq.n	800cd5c <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800cd40:	4b37      	ldr	r3, [pc, #220]	; (800ce20 <mem_free+0xf8>)
 800cd42:	f240 2273 	movw	r2, #627	; 0x273
 800cd46:	4937      	ldr	r1, [pc, #220]	; (800ce24 <mem_free+0xfc>)
 800cd48:	4837      	ldr	r0, [pc, #220]	; (800ce28 <mem_free+0x100>)
 800cd4a:	f00b f8f3 	bl	8017f34 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800cd4e:	f00a fee3 	bl	8017b18 <sys_arch_protect>
 800cd52:	60f8      	str	r0, [r7, #12]
 800cd54:	68f8      	ldr	r0, [r7, #12]
 800cd56:	f00a feed 	bl	8017b34 <sys_arch_unprotect>
    return;
 800cd5a:	e05e      	b.n	800ce1a <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	3b08      	subs	r3, #8
 800cd60:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800cd62:	4b32      	ldr	r3, [pc, #200]	; (800ce2c <mem_free+0x104>)
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	69fa      	ldr	r2, [r7, #28]
 800cd68:	429a      	cmp	r2, r3
 800cd6a:	d306      	bcc.n	800cd7a <mem_free+0x52>
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	f103 020c 	add.w	r2, r3, #12
 800cd72:	4b2f      	ldr	r3, [pc, #188]	; (800ce30 <mem_free+0x108>)
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	429a      	cmp	r2, r3
 800cd78:	d90d      	bls.n	800cd96 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800cd7a:	4b29      	ldr	r3, [pc, #164]	; (800ce20 <mem_free+0xf8>)
 800cd7c:	f240 227f 	movw	r2, #639	; 0x27f
 800cd80:	492c      	ldr	r1, [pc, #176]	; (800ce34 <mem_free+0x10c>)
 800cd82:	4829      	ldr	r0, [pc, #164]	; (800ce28 <mem_free+0x100>)
 800cd84:	f00b f8d6 	bl	8017f34 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800cd88:	f00a fec6 	bl	8017b18 <sys_arch_protect>
 800cd8c:	6138      	str	r0, [r7, #16]
 800cd8e:	6938      	ldr	r0, [r7, #16]
 800cd90:	f00a fed0 	bl	8017b34 <sys_arch_unprotect>
    return;
 800cd94:	e041      	b.n	800ce1a <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800cd96:	4828      	ldr	r0, [pc, #160]	; (800ce38 <mem_free+0x110>)
 800cd98:	f00a fe7c 	bl	8017a94 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800cd9c:	69fb      	ldr	r3, [r7, #28]
 800cd9e:	791b      	ldrb	r3, [r3, #4]
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d110      	bne.n	800cdc6 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800cda4:	4b1e      	ldr	r3, [pc, #120]	; (800ce20 <mem_free+0xf8>)
 800cda6:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800cdaa:	4924      	ldr	r1, [pc, #144]	; (800ce3c <mem_free+0x114>)
 800cdac:	481e      	ldr	r0, [pc, #120]	; (800ce28 <mem_free+0x100>)
 800cdae:	f00b f8c1 	bl	8017f34 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800cdb2:	4821      	ldr	r0, [pc, #132]	; (800ce38 <mem_free+0x110>)
 800cdb4:	f00a fe7d 	bl	8017ab2 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800cdb8:	f00a feae 	bl	8017b18 <sys_arch_protect>
 800cdbc:	6178      	str	r0, [r7, #20]
 800cdbe:	6978      	ldr	r0, [r7, #20]
 800cdc0:	f00a feb8 	bl	8017b34 <sys_arch_unprotect>
    return;
 800cdc4:	e029      	b.n	800ce1a <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800cdc6:	69f8      	ldr	r0, [r7, #28]
 800cdc8:	f7ff ff72 	bl	800ccb0 <mem_link_valid>
 800cdcc:	4603      	mov	r3, r0
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d110      	bne.n	800cdf4 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800cdd2:	4b13      	ldr	r3, [pc, #76]	; (800ce20 <mem_free+0xf8>)
 800cdd4:	f240 2295 	movw	r2, #661	; 0x295
 800cdd8:	4919      	ldr	r1, [pc, #100]	; (800ce40 <mem_free+0x118>)
 800cdda:	4813      	ldr	r0, [pc, #76]	; (800ce28 <mem_free+0x100>)
 800cddc:	f00b f8aa 	bl	8017f34 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800cde0:	4815      	ldr	r0, [pc, #84]	; (800ce38 <mem_free+0x110>)
 800cde2:	f00a fe66 	bl	8017ab2 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800cde6:	f00a fe97 	bl	8017b18 <sys_arch_protect>
 800cdea:	61b8      	str	r0, [r7, #24]
 800cdec:	69b8      	ldr	r0, [r7, #24]
 800cdee:	f00a fea1 	bl	8017b34 <sys_arch_unprotect>
    return;
 800cdf2:	e012      	b.n	800ce1a <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800cdf4:	69fb      	ldr	r3, [r7, #28]
 800cdf6:	2200      	movs	r2, #0
 800cdf8:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800cdfa:	4b12      	ldr	r3, [pc, #72]	; (800ce44 <mem_free+0x11c>)
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	69fa      	ldr	r2, [r7, #28]
 800ce00:	429a      	cmp	r2, r3
 800ce02:	d202      	bcs.n	800ce0a <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800ce04:	4a0f      	ldr	r2, [pc, #60]	; (800ce44 <mem_free+0x11c>)
 800ce06:	69fb      	ldr	r3, [r7, #28]
 800ce08:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800ce0a:	69f8      	ldr	r0, [r7, #28]
 800ce0c:	f7ff fe5c 	bl	800cac8 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800ce10:	4809      	ldr	r0, [pc, #36]	; (800ce38 <mem_free+0x110>)
 800ce12:	f00a fe4e 	bl	8017ab2 <sys_mutex_unlock>
 800ce16:	e000      	b.n	800ce1a <mem_free+0xf2>
    return;
 800ce18:	bf00      	nop
}
 800ce1a:	3720      	adds	r7, #32
 800ce1c:	46bd      	mov	sp, r7
 800ce1e:	bd80      	pop	{r7, pc}
 800ce20:	08019928 	.word	0x08019928
 800ce24:	08019a18 	.word	0x08019a18
 800ce28:	08019970 	.word	0x08019970
 800ce2c:	20006800 	.word	0x20006800
 800ce30:	20006804 	.word	0x20006804
 800ce34:	08019a3c 	.word	0x08019a3c
 800ce38:	20006808 	.word	0x20006808
 800ce3c:	08019a58 	.word	0x08019a58
 800ce40:	08019a80 	.word	0x08019a80
 800ce44:	2000680c 	.word	0x2000680c

0800ce48 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800ce48:	b580      	push	{r7, lr}
 800ce4a:	b088      	sub	sp, #32
 800ce4c:	af00      	add	r7, sp, #0
 800ce4e:	6078      	str	r0, [r7, #4]
 800ce50:	460b      	mov	r3, r1
 800ce52:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800ce54:	887b      	ldrh	r3, [r7, #2]
 800ce56:	3303      	adds	r3, #3
 800ce58:	b29b      	uxth	r3, r3
 800ce5a:	f023 0303 	bic.w	r3, r3, #3
 800ce5e:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800ce60:	8bfb      	ldrh	r3, [r7, #30]
 800ce62:	2b0b      	cmp	r3, #11
 800ce64:	d801      	bhi.n	800ce6a <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800ce66:	230c      	movs	r3, #12
 800ce68:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800ce6a:	8bfb      	ldrh	r3, [r7, #30]
 800ce6c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ce70:	d803      	bhi.n	800ce7a <mem_trim+0x32>
 800ce72:	8bfa      	ldrh	r2, [r7, #30]
 800ce74:	887b      	ldrh	r3, [r7, #2]
 800ce76:	429a      	cmp	r2, r3
 800ce78:	d201      	bcs.n	800ce7e <mem_trim+0x36>
    return NULL;
 800ce7a:	2300      	movs	r3, #0
 800ce7c:	e0d8      	b.n	800d030 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800ce7e:	4b6e      	ldr	r3, [pc, #440]	; (800d038 <mem_trim+0x1f0>)
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	687a      	ldr	r2, [r7, #4]
 800ce84:	429a      	cmp	r2, r3
 800ce86:	d304      	bcc.n	800ce92 <mem_trim+0x4a>
 800ce88:	4b6c      	ldr	r3, [pc, #432]	; (800d03c <mem_trim+0x1f4>)
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	687a      	ldr	r2, [r7, #4]
 800ce8e:	429a      	cmp	r2, r3
 800ce90:	d306      	bcc.n	800cea0 <mem_trim+0x58>
 800ce92:	4b6b      	ldr	r3, [pc, #428]	; (800d040 <mem_trim+0x1f8>)
 800ce94:	f240 22d1 	movw	r2, #721	; 0x2d1
 800ce98:	496a      	ldr	r1, [pc, #424]	; (800d044 <mem_trim+0x1fc>)
 800ce9a:	486b      	ldr	r0, [pc, #428]	; (800d048 <mem_trim+0x200>)
 800ce9c:	f00b f84a 	bl	8017f34 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800cea0:	4b65      	ldr	r3, [pc, #404]	; (800d038 <mem_trim+0x1f0>)
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	687a      	ldr	r2, [r7, #4]
 800cea6:	429a      	cmp	r2, r3
 800cea8:	d304      	bcc.n	800ceb4 <mem_trim+0x6c>
 800ceaa:	4b64      	ldr	r3, [pc, #400]	; (800d03c <mem_trim+0x1f4>)
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	687a      	ldr	r2, [r7, #4]
 800ceb0:	429a      	cmp	r2, r3
 800ceb2:	d307      	bcc.n	800cec4 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800ceb4:	f00a fe30 	bl	8017b18 <sys_arch_protect>
 800ceb8:	60b8      	str	r0, [r7, #8]
 800ceba:	68b8      	ldr	r0, [r7, #8]
 800cebc:	f00a fe3a 	bl	8017b34 <sys_arch_unprotect>
    return rmem;
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	e0b5      	b.n	800d030 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	3b08      	subs	r3, #8
 800cec8:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800ceca:	69b8      	ldr	r0, [r7, #24]
 800cecc:	f7ff fdea 	bl	800caa4 <mem_to_ptr>
 800ced0:	4603      	mov	r3, r0
 800ced2:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800ced4:	69bb      	ldr	r3, [r7, #24]
 800ced6:	881a      	ldrh	r2, [r3, #0]
 800ced8:	8afb      	ldrh	r3, [r7, #22]
 800ceda:	1ad3      	subs	r3, r2, r3
 800cedc:	b29b      	uxth	r3, r3
 800cede:	3b08      	subs	r3, #8
 800cee0:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800cee2:	8bfa      	ldrh	r2, [r7, #30]
 800cee4:	8abb      	ldrh	r3, [r7, #20]
 800cee6:	429a      	cmp	r2, r3
 800cee8:	d906      	bls.n	800cef8 <mem_trim+0xb0>
 800ceea:	4b55      	ldr	r3, [pc, #340]	; (800d040 <mem_trim+0x1f8>)
 800ceec:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800cef0:	4956      	ldr	r1, [pc, #344]	; (800d04c <mem_trim+0x204>)
 800cef2:	4855      	ldr	r0, [pc, #340]	; (800d048 <mem_trim+0x200>)
 800cef4:	f00b f81e 	bl	8017f34 <iprintf>
  if (newsize > size) {
 800cef8:	8bfa      	ldrh	r2, [r7, #30]
 800cefa:	8abb      	ldrh	r3, [r7, #20]
 800cefc:	429a      	cmp	r2, r3
 800cefe:	d901      	bls.n	800cf04 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 800cf00:	2300      	movs	r3, #0
 800cf02:	e095      	b.n	800d030 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 800cf04:	8bfa      	ldrh	r2, [r7, #30]
 800cf06:	8abb      	ldrh	r3, [r7, #20]
 800cf08:	429a      	cmp	r2, r3
 800cf0a:	d101      	bne.n	800cf10 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	e08f      	b.n	800d030 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800cf10:	484f      	ldr	r0, [pc, #316]	; (800d050 <mem_trim+0x208>)
 800cf12:	f00a fdbf 	bl	8017a94 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800cf16:	69bb      	ldr	r3, [r7, #24]
 800cf18:	881b      	ldrh	r3, [r3, #0]
 800cf1a:	4618      	mov	r0, r3
 800cf1c:	f7ff fdb0 	bl	800ca80 <ptr_to_mem>
 800cf20:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800cf22:	693b      	ldr	r3, [r7, #16]
 800cf24:	791b      	ldrb	r3, [r3, #4]
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d13f      	bne.n	800cfaa <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800cf2a:	69bb      	ldr	r3, [r7, #24]
 800cf2c:	881b      	ldrh	r3, [r3, #0]
 800cf2e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cf32:	d106      	bne.n	800cf42 <mem_trim+0xfa>
 800cf34:	4b42      	ldr	r3, [pc, #264]	; (800d040 <mem_trim+0x1f8>)
 800cf36:	f240 22f5 	movw	r2, #757	; 0x2f5
 800cf3a:	4946      	ldr	r1, [pc, #280]	; (800d054 <mem_trim+0x20c>)
 800cf3c:	4842      	ldr	r0, [pc, #264]	; (800d048 <mem_trim+0x200>)
 800cf3e:	f00a fff9 	bl	8017f34 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800cf42:	693b      	ldr	r3, [r7, #16]
 800cf44:	881b      	ldrh	r3, [r3, #0]
 800cf46:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800cf48:	8afa      	ldrh	r2, [r7, #22]
 800cf4a:	8bfb      	ldrh	r3, [r7, #30]
 800cf4c:	4413      	add	r3, r2
 800cf4e:	b29b      	uxth	r3, r3
 800cf50:	3308      	adds	r3, #8
 800cf52:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800cf54:	4b40      	ldr	r3, [pc, #256]	; (800d058 <mem_trim+0x210>)
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	693a      	ldr	r2, [r7, #16]
 800cf5a:	429a      	cmp	r2, r3
 800cf5c:	d106      	bne.n	800cf6c <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 800cf5e:	89fb      	ldrh	r3, [r7, #14]
 800cf60:	4618      	mov	r0, r3
 800cf62:	f7ff fd8d 	bl	800ca80 <ptr_to_mem>
 800cf66:	4603      	mov	r3, r0
 800cf68:	4a3b      	ldr	r2, [pc, #236]	; (800d058 <mem_trim+0x210>)
 800cf6a:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800cf6c:	89fb      	ldrh	r3, [r7, #14]
 800cf6e:	4618      	mov	r0, r3
 800cf70:	f7ff fd86 	bl	800ca80 <ptr_to_mem>
 800cf74:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800cf76:	693b      	ldr	r3, [r7, #16]
 800cf78:	2200      	movs	r2, #0
 800cf7a:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800cf7c:	693b      	ldr	r3, [r7, #16]
 800cf7e:	89ba      	ldrh	r2, [r7, #12]
 800cf80:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800cf82:	693b      	ldr	r3, [r7, #16]
 800cf84:	8afa      	ldrh	r2, [r7, #22]
 800cf86:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800cf88:	69bb      	ldr	r3, [r7, #24]
 800cf8a:	89fa      	ldrh	r2, [r7, #14]
 800cf8c:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800cf8e:	693b      	ldr	r3, [r7, #16]
 800cf90:	881b      	ldrh	r3, [r3, #0]
 800cf92:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cf96:	d047      	beq.n	800d028 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800cf98:	693b      	ldr	r3, [r7, #16]
 800cf9a:	881b      	ldrh	r3, [r3, #0]
 800cf9c:	4618      	mov	r0, r3
 800cf9e:	f7ff fd6f 	bl	800ca80 <ptr_to_mem>
 800cfa2:	4602      	mov	r2, r0
 800cfa4:	89fb      	ldrh	r3, [r7, #14]
 800cfa6:	8053      	strh	r3, [r2, #2]
 800cfa8:	e03e      	b.n	800d028 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800cfaa:	8bfb      	ldrh	r3, [r7, #30]
 800cfac:	f103 0214 	add.w	r2, r3, #20
 800cfb0:	8abb      	ldrh	r3, [r7, #20]
 800cfb2:	429a      	cmp	r2, r3
 800cfb4:	d838      	bhi.n	800d028 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800cfb6:	8afa      	ldrh	r2, [r7, #22]
 800cfb8:	8bfb      	ldrh	r3, [r7, #30]
 800cfba:	4413      	add	r3, r2
 800cfbc:	b29b      	uxth	r3, r3
 800cfbe:	3308      	adds	r3, #8
 800cfc0:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800cfc2:	69bb      	ldr	r3, [r7, #24]
 800cfc4:	881b      	ldrh	r3, [r3, #0]
 800cfc6:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cfca:	d106      	bne.n	800cfda <mem_trim+0x192>
 800cfcc:	4b1c      	ldr	r3, [pc, #112]	; (800d040 <mem_trim+0x1f8>)
 800cfce:	f240 3216 	movw	r2, #790	; 0x316
 800cfd2:	4920      	ldr	r1, [pc, #128]	; (800d054 <mem_trim+0x20c>)
 800cfd4:	481c      	ldr	r0, [pc, #112]	; (800d048 <mem_trim+0x200>)
 800cfd6:	f00a ffad 	bl	8017f34 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800cfda:	89fb      	ldrh	r3, [r7, #14]
 800cfdc:	4618      	mov	r0, r3
 800cfde:	f7ff fd4f 	bl	800ca80 <ptr_to_mem>
 800cfe2:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800cfe4:	4b1c      	ldr	r3, [pc, #112]	; (800d058 <mem_trim+0x210>)
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	693a      	ldr	r2, [r7, #16]
 800cfea:	429a      	cmp	r2, r3
 800cfec:	d202      	bcs.n	800cff4 <mem_trim+0x1ac>
      lfree = mem2;
 800cfee:	4a1a      	ldr	r2, [pc, #104]	; (800d058 <mem_trim+0x210>)
 800cff0:	693b      	ldr	r3, [r7, #16]
 800cff2:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800cff4:	693b      	ldr	r3, [r7, #16]
 800cff6:	2200      	movs	r2, #0
 800cff8:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800cffa:	69bb      	ldr	r3, [r7, #24]
 800cffc:	881a      	ldrh	r2, [r3, #0]
 800cffe:	693b      	ldr	r3, [r7, #16]
 800d000:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800d002:	693b      	ldr	r3, [r7, #16]
 800d004:	8afa      	ldrh	r2, [r7, #22]
 800d006:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800d008:	69bb      	ldr	r3, [r7, #24]
 800d00a:	89fa      	ldrh	r2, [r7, #14]
 800d00c:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800d00e:	693b      	ldr	r3, [r7, #16]
 800d010:	881b      	ldrh	r3, [r3, #0]
 800d012:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800d016:	d007      	beq.n	800d028 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800d018:	693b      	ldr	r3, [r7, #16]
 800d01a:	881b      	ldrh	r3, [r3, #0]
 800d01c:	4618      	mov	r0, r3
 800d01e:	f7ff fd2f 	bl	800ca80 <ptr_to_mem>
 800d022:	4602      	mov	r2, r0
 800d024:	89fb      	ldrh	r3, [r7, #14]
 800d026:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800d028:	4809      	ldr	r0, [pc, #36]	; (800d050 <mem_trim+0x208>)
 800d02a:	f00a fd42 	bl	8017ab2 <sys_mutex_unlock>
  return rmem;
 800d02e:	687b      	ldr	r3, [r7, #4]
}
 800d030:	4618      	mov	r0, r3
 800d032:	3720      	adds	r7, #32
 800d034:	46bd      	mov	sp, r7
 800d036:	bd80      	pop	{r7, pc}
 800d038:	20006800 	.word	0x20006800
 800d03c:	20006804 	.word	0x20006804
 800d040:	08019928 	.word	0x08019928
 800d044:	08019ab4 	.word	0x08019ab4
 800d048:	08019970 	.word	0x08019970
 800d04c:	08019acc 	.word	0x08019acc
 800d050:	20006808 	.word	0x20006808
 800d054:	08019aec 	.word	0x08019aec
 800d058:	2000680c 	.word	0x2000680c

0800d05c <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800d05c:	b580      	push	{r7, lr}
 800d05e:	b088      	sub	sp, #32
 800d060:	af00      	add	r7, sp, #0
 800d062:	4603      	mov	r3, r0
 800d064:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800d066:	88fb      	ldrh	r3, [r7, #6]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d101      	bne.n	800d070 <mem_malloc+0x14>
    return NULL;
 800d06c:	2300      	movs	r3, #0
 800d06e:	e0e2      	b.n	800d236 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800d070:	88fb      	ldrh	r3, [r7, #6]
 800d072:	3303      	adds	r3, #3
 800d074:	b29b      	uxth	r3, r3
 800d076:	f023 0303 	bic.w	r3, r3, #3
 800d07a:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800d07c:	8bbb      	ldrh	r3, [r7, #28]
 800d07e:	2b0b      	cmp	r3, #11
 800d080:	d801      	bhi.n	800d086 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800d082:	230c      	movs	r3, #12
 800d084:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800d086:	8bbb      	ldrh	r3, [r7, #28]
 800d088:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800d08c:	d803      	bhi.n	800d096 <mem_malloc+0x3a>
 800d08e:	8bba      	ldrh	r2, [r7, #28]
 800d090:	88fb      	ldrh	r3, [r7, #6]
 800d092:	429a      	cmp	r2, r3
 800d094:	d201      	bcs.n	800d09a <mem_malloc+0x3e>
    return NULL;
 800d096:	2300      	movs	r3, #0
 800d098:	e0cd      	b.n	800d236 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800d09a:	4869      	ldr	r0, [pc, #420]	; (800d240 <mem_malloc+0x1e4>)
 800d09c:	f00a fcfa 	bl	8017a94 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800d0a0:	4b68      	ldr	r3, [pc, #416]	; (800d244 <mem_malloc+0x1e8>)
 800d0a2:	681b      	ldr	r3, [r3, #0]
 800d0a4:	4618      	mov	r0, r3
 800d0a6:	f7ff fcfd 	bl	800caa4 <mem_to_ptr>
 800d0aa:	4603      	mov	r3, r0
 800d0ac:	83fb      	strh	r3, [r7, #30]
 800d0ae:	e0b7      	b.n	800d220 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800d0b0:	8bfb      	ldrh	r3, [r7, #30]
 800d0b2:	4618      	mov	r0, r3
 800d0b4:	f7ff fce4 	bl	800ca80 <ptr_to_mem>
 800d0b8:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800d0ba:	697b      	ldr	r3, [r7, #20]
 800d0bc:	791b      	ldrb	r3, [r3, #4]
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	f040 80a7 	bne.w	800d212 <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800d0c4:	697b      	ldr	r3, [r7, #20]
 800d0c6:	881b      	ldrh	r3, [r3, #0]
 800d0c8:	461a      	mov	r2, r3
 800d0ca:	8bfb      	ldrh	r3, [r7, #30]
 800d0cc:	1ad3      	subs	r3, r2, r3
 800d0ce:	f1a3 0208 	sub.w	r2, r3, #8
 800d0d2:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800d0d4:	429a      	cmp	r2, r3
 800d0d6:	f0c0 809c 	bcc.w	800d212 <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800d0da:	697b      	ldr	r3, [r7, #20]
 800d0dc:	881b      	ldrh	r3, [r3, #0]
 800d0de:	461a      	mov	r2, r3
 800d0e0:	8bfb      	ldrh	r3, [r7, #30]
 800d0e2:	1ad3      	subs	r3, r2, r3
 800d0e4:	f1a3 0208 	sub.w	r2, r3, #8
 800d0e8:	8bbb      	ldrh	r3, [r7, #28]
 800d0ea:	3314      	adds	r3, #20
 800d0ec:	429a      	cmp	r2, r3
 800d0ee:	d333      	bcc.n	800d158 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800d0f0:	8bfa      	ldrh	r2, [r7, #30]
 800d0f2:	8bbb      	ldrh	r3, [r7, #28]
 800d0f4:	4413      	add	r3, r2
 800d0f6:	b29b      	uxth	r3, r3
 800d0f8:	3308      	adds	r3, #8
 800d0fa:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800d0fc:	8a7b      	ldrh	r3, [r7, #18]
 800d0fe:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800d102:	d106      	bne.n	800d112 <mem_malloc+0xb6>
 800d104:	4b50      	ldr	r3, [pc, #320]	; (800d248 <mem_malloc+0x1ec>)
 800d106:	f240 3287 	movw	r2, #903	; 0x387
 800d10a:	4950      	ldr	r1, [pc, #320]	; (800d24c <mem_malloc+0x1f0>)
 800d10c:	4850      	ldr	r0, [pc, #320]	; (800d250 <mem_malloc+0x1f4>)
 800d10e:	f00a ff11 	bl	8017f34 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800d112:	8a7b      	ldrh	r3, [r7, #18]
 800d114:	4618      	mov	r0, r3
 800d116:	f7ff fcb3 	bl	800ca80 <ptr_to_mem>
 800d11a:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	2200      	movs	r2, #0
 800d120:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800d122:	697b      	ldr	r3, [r7, #20]
 800d124:	881a      	ldrh	r2, [r3, #0]
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	8bfa      	ldrh	r2, [r7, #30]
 800d12e:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800d130:	697b      	ldr	r3, [r7, #20]
 800d132:	8a7a      	ldrh	r2, [r7, #18]
 800d134:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800d136:	697b      	ldr	r3, [r7, #20]
 800d138:	2201      	movs	r2, #1
 800d13a:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	881b      	ldrh	r3, [r3, #0]
 800d140:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800d144:	d00b      	beq.n	800d15e <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	881b      	ldrh	r3, [r3, #0]
 800d14a:	4618      	mov	r0, r3
 800d14c:	f7ff fc98 	bl	800ca80 <ptr_to_mem>
 800d150:	4602      	mov	r2, r0
 800d152:	8a7b      	ldrh	r3, [r7, #18]
 800d154:	8053      	strh	r3, [r2, #2]
 800d156:	e002      	b.n	800d15e <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800d158:	697b      	ldr	r3, [r7, #20]
 800d15a:	2201      	movs	r2, #1
 800d15c:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800d15e:	4b39      	ldr	r3, [pc, #228]	; (800d244 <mem_malloc+0x1e8>)
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	697a      	ldr	r2, [r7, #20]
 800d164:	429a      	cmp	r2, r3
 800d166:	d127      	bne.n	800d1b8 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 800d168:	4b36      	ldr	r3, [pc, #216]	; (800d244 <mem_malloc+0x1e8>)
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800d16e:	e005      	b.n	800d17c <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800d170:	69bb      	ldr	r3, [r7, #24]
 800d172:	881b      	ldrh	r3, [r3, #0]
 800d174:	4618      	mov	r0, r3
 800d176:	f7ff fc83 	bl	800ca80 <ptr_to_mem>
 800d17a:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800d17c:	69bb      	ldr	r3, [r7, #24]
 800d17e:	791b      	ldrb	r3, [r3, #4]
 800d180:	2b00      	cmp	r3, #0
 800d182:	d004      	beq.n	800d18e <mem_malloc+0x132>
 800d184:	4b33      	ldr	r3, [pc, #204]	; (800d254 <mem_malloc+0x1f8>)
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	69ba      	ldr	r2, [r7, #24]
 800d18a:	429a      	cmp	r2, r3
 800d18c:	d1f0      	bne.n	800d170 <mem_malloc+0x114>
          }
          lfree = cur;
 800d18e:	4a2d      	ldr	r2, [pc, #180]	; (800d244 <mem_malloc+0x1e8>)
 800d190:	69bb      	ldr	r3, [r7, #24]
 800d192:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800d194:	4b2b      	ldr	r3, [pc, #172]	; (800d244 <mem_malloc+0x1e8>)
 800d196:	681a      	ldr	r2, [r3, #0]
 800d198:	4b2e      	ldr	r3, [pc, #184]	; (800d254 <mem_malloc+0x1f8>)
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	429a      	cmp	r2, r3
 800d19e:	d00b      	beq.n	800d1b8 <mem_malloc+0x15c>
 800d1a0:	4b28      	ldr	r3, [pc, #160]	; (800d244 <mem_malloc+0x1e8>)
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	791b      	ldrb	r3, [r3, #4]
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d006      	beq.n	800d1b8 <mem_malloc+0x15c>
 800d1aa:	4b27      	ldr	r3, [pc, #156]	; (800d248 <mem_malloc+0x1ec>)
 800d1ac:	f240 32b5 	movw	r2, #949	; 0x3b5
 800d1b0:	4929      	ldr	r1, [pc, #164]	; (800d258 <mem_malloc+0x1fc>)
 800d1b2:	4827      	ldr	r0, [pc, #156]	; (800d250 <mem_malloc+0x1f4>)
 800d1b4:	f00a febe 	bl	8017f34 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800d1b8:	4821      	ldr	r0, [pc, #132]	; (800d240 <mem_malloc+0x1e4>)
 800d1ba:	f00a fc7a 	bl	8017ab2 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800d1be:	8bba      	ldrh	r2, [r7, #28]
 800d1c0:	697b      	ldr	r3, [r7, #20]
 800d1c2:	4413      	add	r3, r2
 800d1c4:	3308      	adds	r3, #8
 800d1c6:	4a23      	ldr	r2, [pc, #140]	; (800d254 <mem_malloc+0x1f8>)
 800d1c8:	6812      	ldr	r2, [r2, #0]
 800d1ca:	4293      	cmp	r3, r2
 800d1cc:	d906      	bls.n	800d1dc <mem_malloc+0x180>
 800d1ce:	4b1e      	ldr	r3, [pc, #120]	; (800d248 <mem_malloc+0x1ec>)
 800d1d0:	f240 32b9 	movw	r2, #953	; 0x3b9
 800d1d4:	4921      	ldr	r1, [pc, #132]	; (800d25c <mem_malloc+0x200>)
 800d1d6:	481e      	ldr	r0, [pc, #120]	; (800d250 <mem_malloc+0x1f4>)
 800d1d8:	f00a feac 	bl	8017f34 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800d1dc:	697b      	ldr	r3, [r7, #20]
 800d1de:	f003 0303 	and.w	r3, r3, #3
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d006      	beq.n	800d1f4 <mem_malloc+0x198>
 800d1e6:	4b18      	ldr	r3, [pc, #96]	; (800d248 <mem_malloc+0x1ec>)
 800d1e8:	f240 32bb 	movw	r2, #955	; 0x3bb
 800d1ec:	491c      	ldr	r1, [pc, #112]	; (800d260 <mem_malloc+0x204>)
 800d1ee:	4818      	ldr	r0, [pc, #96]	; (800d250 <mem_malloc+0x1f4>)
 800d1f0:	f00a fea0 	bl	8017f34 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800d1f4:	697b      	ldr	r3, [r7, #20]
 800d1f6:	f003 0303 	and.w	r3, r3, #3
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d006      	beq.n	800d20c <mem_malloc+0x1b0>
 800d1fe:	4b12      	ldr	r3, [pc, #72]	; (800d248 <mem_malloc+0x1ec>)
 800d200:	f240 32bd 	movw	r2, #957	; 0x3bd
 800d204:	4917      	ldr	r1, [pc, #92]	; (800d264 <mem_malloc+0x208>)
 800d206:	4812      	ldr	r0, [pc, #72]	; (800d250 <mem_malloc+0x1f4>)
 800d208:	f00a fe94 	bl	8017f34 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800d20c:	697b      	ldr	r3, [r7, #20]
 800d20e:	3308      	adds	r3, #8
 800d210:	e011      	b.n	800d236 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 800d212:	8bfb      	ldrh	r3, [r7, #30]
 800d214:	4618      	mov	r0, r3
 800d216:	f7ff fc33 	bl	800ca80 <ptr_to_mem>
 800d21a:	4603      	mov	r3, r0
 800d21c:	881b      	ldrh	r3, [r3, #0]
 800d21e:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800d220:	8bfa      	ldrh	r2, [r7, #30]
 800d222:	8bbb      	ldrh	r3, [r7, #28]
 800d224:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800d228:	429a      	cmp	r2, r3
 800d22a:	f4ff af41 	bcc.w	800d0b0 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800d22e:	4804      	ldr	r0, [pc, #16]	; (800d240 <mem_malloc+0x1e4>)
 800d230:	f00a fc3f 	bl	8017ab2 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800d234:	2300      	movs	r3, #0
}
 800d236:	4618      	mov	r0, r3
 800d238:	3720      	adds	r7, #32
 800d23a:	46bd      	mov	sp, r7
 800d23c:	bd80      	pop	{r7, pc}
 800d23e:	bf00      	nop
 800d240:	20006808 	.word	0x20006808
 800d244:	2000680c 	.word	0x2000680c
 800d248:	08019928 	.word	0x08019928
 800d24c:	08019aec 	.word	0x08019aec
 800d250:	08019970 	.word	0x08019970
 800d254:	20006804 	.word	0x20006804
 800d258:	08019b00 	.word	0x08019b00
 800d25c:	08019b1c 	.word	0x08019b1c
 800d260:	08019b4c 	.word	0x08019b4c
 800d264:	08019b7c 	.word	0x08019b7c

0800d268 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800d268:	b480      	push	{r7}
 800d26a:	b085      	sub	sp, #20
 800d26c:	af00      	add	r7, sp, #0
 800d26e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	689b      	ldr	r3, [r3, #8]
 800d274:	2200      	movs	r2, #0
 800d276:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	685b      	ldr	r3, [r3, #4]
 800d27c:	3303      	adds	r3, #3
 800d27e:	f023 0303 	bic.w	r3, r3, #3
 800d282:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800d284:	2300      	movs	r3, #0
 800d286:	60fb      	str	r3, [r7, #12]
 800d288:	e011      	b.n	800d2ae <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	689b      	ldr	r3, [r3, #8]
 800d28e:	681a      	ldr	r2, [r3, #0]
 800d290:	68bb      	ldr	r3, [r7, #8]
 800d292:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	689b      	ldr	r3, [r3, #8]
 800d298:	68ba      	ldr	r2, [r7, #8]
 800d29a:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	881b      	ldrh	r3, [r3, #0]
 800d2a0:	461a      	mov	r2, r3
 800d2a2:	68bb      	ldr	r3, [r7, #8]
 800d2a4:	4413      	add	r3, r2
 800d2a6:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	3301      	adds	r3, #1
 800d2ac:	60fb      	str	r3, [r7, #12]
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	885b      	ldrh	r3, [r3, #2]
 800d2b2:	461a      	mov	r2, r3
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	4293      	cmp	r3, r2
 800d2b8:	dbe7      	blt.n	800d28a <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800d2ba:	bf00      	nop
 800d2bc:	bf00      	nop
 800d2be:	3714      	adds	r7, #20
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c6:	4770      	bx	lr

0800d2c8 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800d2c8:	b580      	push	{r7, lr}
 800d2ca:	b082      	sub	sp, #8
 800d2cc:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	80fb      	strh	r3, [r7, #6]
 800d2d2:	e009      	b.n	800d2e8 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800d2d4:	88fb      	ldrh	r3, [r7, #6]
 800d2d6:	4a08      	ldr	r2, [pc, #32]	; (800d2f8 <memp_init+0x30>)
 800d2d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d2dc:	4618      	mov	r0, r3
 800d2de:	f7ff ffc3 	bl	800d268 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800d2e2:	88fb      	ldrh	r3, [r7, #6]
 800d2e4:	3301      	adds	r3, #1
 800d2e6:	80fb      	strh	r3, [r7, #6]
 800d2e8:	88fb      	ldrh	r3, [r7, #6]
 800d2ea:	2b0c      	cmp	r3, #12
 800d2ec:	d9f2      	bls.n	800d2d4 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800d2ee:	bf00      	nop
 800d2f0:	bf00      	nop
 800d2f2:	3708      	adds	r7, #8
 800d2f4:	46bd      	mov	sp, r7
 800d2f6:	bd80      	pop	{r7, pc}
 800d2f8:	0801c390 	.word	0x0801c390

0800d2fc <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800d2fc:	b580      	push	{r7, lr}
 800d2fe:	b084      	sub	sp, #16
 800d300:	af00      	add	r7, sp, #0
 800d302:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800d304:	f00a fc08 	bl	8017b18 <sys_arch_protect>
 800d308:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	689b      	ldr	r3, [r3, #8]
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800d312:	68bb      	ldr	r3, [r7, #8]
 800d314:	2b00      	cmp	r3, #0
 800d316:	d015      	beq.n	800d344 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	689b      	ldr	r3, [r3, #8]
 800d31c:	68ba      	ldr	r2, [r7, #8]
 800d31e:	6812      	ldr	r2, [r2, #0]
 800d320:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800d322:	68bb      	ldr	r3, [r7, #8]
 800d324:	f003 0303 	and.w	r3, r3, #3
 800d328:	2b00      	cmp	r3, #0
 800d32a:	d006      	beq.n	800d33a <do_memp_malloc_pool+0x3e>
 800d32c:	4b09      	ldr	r3, [pc, #36]	; (800d354 <do_memp_malloc_pool+0x58>)
 800d32e:	f44f 728c 	mov.w	r2, #280	; 0x118
 800d332:	4909      	ldr	r1, [pc, #36]	; (800d358 <do_memp_malloc_pool+0x5c>)
 800d334:	4809      	ldr	r0, [pc, #36]	; (800d35c <do_memp_malloc_pool+0x60>)
 800d336:	f00a fdfd 	bl	8017f34 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800d33a:	68f8      	ldr	r0, [r7, #12]
 800d33c:	f00a fbfa 	bl	8017b34 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800d340:	68bb      	ldr	r3, [r7, #8]
 800d342:	e003      	b.n	800d34c <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800d344:	68f8      	ldr	r0, [r7, #12]
 800d346:	f00a fbf5 	bl	8017b34 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800d34a:	2300      	movs	r3, #0
}
 800d34c:	4618      	mov	r0, r3
 800d34e:	3710      	adds	r7, #16
 800d350:	46bd      	mov	sp, r7
 800d352:	bd80      	pop	{r7, pc}
 800d354:	08019ba0 	.word	0x08019ba0
 800d358:	08019bd0 	.word	0x08019bd0
 800d35c:	08019bf4 	.word	0x08019bf4

0800d360 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800d360:	b580      	push	{r7, lr}
 800d362:	b084      	sub	sp, #16
 800d364:	af00      	add	r7, sp, #0
 800d366:	4603      	mov	r3, r0
 800d368:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800d36a:	79fb      	ldrb	r3, [r7, #7]
 800d36c:	2b0c      	cmp	r3, #12
 800d36e:	d908      	bls.n	800d382 <memp_malloc+0x22>
 800d370:	4b0a      	ldr	r3, [pc, #40]	; (800d39c <memp_malloc+0x3c>)
 800d372:	f240 1257 	movw	r2, #343	; 0x157
 800d376:	490a      	ldr	r1, [pc, #40]	; (800d3a0 <memp_malloc+0x40>)
 800d378:	480a      	ldr	r0, [pc, #40]	; (800d3a4 <memp_malloc+0x44>)
 800d37a:	f00a fddb 	bl	8017f34 <iprintf>
 800d37e:	2300      	movs	r3, #0
 800d380:	e008      	b.n	800d394 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800d382:	79fb      	ldrb	r3, [r7, #7]
 800d384:	4a08      	ldr	r2, [pc, #32]	; (800d3a8 <memp_malloc+0x48>)
 800d386:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d38a:	4618      	mov	r0, r3
 800d38c:	f7ff ffb6 	bl	800d2fc <do_memp_malloc_pool>
 800d390:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800d392:	68fb      	ldr	r3, [r7, #12]
}
 800d394:	4618      	mov	r0, r3
 800d396:	3710      	adds	r7, #16
 800d398:	46bd      	mov	sp, r7
 800d39a:	bd80      	pop	{r7, pc}
 800d39c:	08019ba0 	.word	0x08019ba0
 800d3a0:	08019c30 	.word	0x08019c30
 800d3a4:	08019bf4 	.word	0x08019bf4
 800d3a8:	0801c390 	.word	0x0801c390

0800d3ac <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800d3ac:	b580      	push	{r7, lr}
 800d3ae:	b084      	sub	sp, #16
 800d3b0:	af00      	add	r7, sp, #0
 800d3b2:	6078      	str	r0, [r7, #4]
 800d3b4:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800d3b6:	683b      	ldr	r3, [r7, #0]
 800d3b8:	f003 0303 	and.w	r3, r3, #3
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d006      	beq.n	800d3ce <do_memp_free_pool+0x22>
 800d3c0:	4b0d      	ldr	r3, [pc, #52]	; (800d3f8 <do_memp_free_pool+0x4c>)
 800d3c2:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800d3c6:	490d      	ldr	r1, [pc, #52]	; (800d3fc <do_memp_free_pool+0x50>)
 800d3c8:	480d      	ldr	r0, [pc, #52]	; (800d400 <do_memp_free_pool+0x54>)
 800d3ca:	f00a fdb3 	bl	8017f34 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800d3ce:	683b      	ldr	r3, [r7, #0]
 800d3d0:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800d3d2:	f00a fba1 	bl	8017b18 <sys_arch_protect>
 800d3d6:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	689b      	ldr	r3, [r3, #8]
 800d3dc:	681a      	ldr	r2, [r3, #0]
 800d3de:	68fb      	ldr	r3, [r7, #12]
 800d3e0:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	689b      	ldr	r3, [r3, #8]
 800d3e6:	68fa      	ldr	r2, [r7, #12]
 800d3e8:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800d3ea:	68b8      	ldr	r0, [r7, #8]
 800d3ec:	f00a fba2 	bl	8017b34 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800d3f0:	bf00      	nop
 800d3f2:	3710      	adds	r7, #16
 800d3f4:	46bd      	mov	sp, r7
 800d3f6:	bd80      	pop	{r7, pc}
 800d3f8:	08019ba0 	.word	0x08019ba0
 800d3fc:	08019c50 	.word	0x08019c50
 800d400:	08019bf4 	.word	0x08019bf4

0800d404 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800d404:	b580      	push	{r7, lr}
 800d406:	b082      	sub	sp, #8
 800d408:	af00      	add	r7, sp, #0
 800d40a:	4603      	mov	r3, r0
 800d40c:	6039      	str	r1, [r7, #0]
 800d40e:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800d410:	79fb      	ldrb	r3, [r7, #7]
 800d412:	2b0c      	cmp	r3, #12
 800d414:	d907      	bls.n	800d426 <memp_free+0x22>
 800d416:	4b0c      	ldr	r3, [pc, #48]	; (800d448 <memp_free+0x44>)
 800d418:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800d41c:	490b      	ldr	r1, [pc, #44]	; (800d44c <memp_free+0x48>)
 800d41e:	480c      	ldr	r0, [pc, #48]	; (800d450 <memp_free+0x4c>)
 800d420:	f00a fd88 	bl	8017f34 <iprintf>
 800d424:	e00c      	b.n	800d440 <memp_free+0x3c>

  if (mem == NULL) {
 800d426:	683b      	ldr	r3, [r7, #0]
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d008      	beq.n	800d43e <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800d42c:	79fb      	ldrb	r3, [r7, #7]
 800d42e:	4a09      	ldr	r2, [pc, #36]	; (800d454 <memp_free+0x50>)
 800d430:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d434:	6839      	ldr	r1, [r7, #0]
 800d436:	4618      	mov	r0, r3
 800d438:	f7ff ffb8 	bl	800d3ac <do_memp_free_pool>
 800d43c:	e000      	b.n	800d440 <memp_free+0x3c>
    return;
 800d43e:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800d440:	3708      	adds	r7, #8
 800d442:	46bd      	mov	sp, r7
 800d444:	bd80      	pop	{r7, pc}
 800d446:	bf00      	nop
 800d448:	08019ba0 	.word	0x08019ba0
 800d44c:	08019c70 	.word	0x08019c70
 800d450:	08019bf4 	.word	0x08019bf4
 800d454:	0801c390 	.word	0x0801c390

0800d458 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800d458:	b480      	push	{r7}
 800d45a:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800d45c:	bf00      	nop
 800d45e:	46bd      	mov	sp, r7
 800d460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d464:	4770      	bx	lr
	...

0800d468 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800d468:	b580      	push	{r7, lr}
 800d46a:	b086      	sub	sp, #24
 800d46c:	af00      	add	r7, sp, #0
 800d46e:	60f8      	str	r0, [r7, #12]
 800d470:	60b9      	str	r1, [r7, #8]
 800d472:	607a      	str	r2, [r7, #4]
 800d474:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d108      	bne.n	800d48e <netif_add+0x26>
 800d47c:	4b57      	ldr	r3, [pc, #348]	; (800d5dc <netif_add+0x174>)
 800d47e:	f240 1227 	movw	r2, #295	; 0x127
 800d482:	4957      	ldr	r1, [pc, #348]	; (800d5e0 <netif_add+0x178>)
 800d484:	4857      	ldr	r0, [pc, #348]	; (800d5e4 <netif_add+0x17c>)
 800d486:	f00a fd55 	bl	8017f34 <iprintf>
 800d48a:	2300      	movs	r3, #0
 800d48c:	e0a2      	b.n	800d5d4 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800d48e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d490:	2b00      	cmp	r3, #0
 800d492:	d108      	bne.n	800d4a6 <netif_add+0x3e>
 800d494:	4b51      	ldr	r3, [pc, #324]	; (800d5dc <netif_add+0x174>)
 800d496:	f44f 7294 	mov.w	r2, #296	; 0x128
 800d49a:	4953      	ldr	r1, [pc, #332]	; (800d5e8 <netif_add+0x180>)
 800d49c:	4851      	ldr	r0, [pc, #324]	; (800d5e4 <netif_add+0x17c>)
 800d49e:	f00a fd49 	bl	8017f34 <iprintf>
 800d4a2:	2300      	movs	r3, #0
 800d4a4:	e096      	b.n	800d5d4 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800d4a6:	68bb      	ldr	r3, [r7, #8]
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d101      	bne.n	800d4b0 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800d4ac:	4b4f      	ldr	r3, [pc, #316]	; (800d5ec <netif_add+0x184>)
 800d4ae:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d101      	bne.n	800d4ba <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800d4b6:	4b4d      	ldr	r3, [pc, #308]	; (800d5ec <netif_add+0x184>)
 800d4b8:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800d4ba:	683b      	ldr	r3, [r7, #0]
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d101      	bne.n	800d4c4 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800d4c0:	4b4a      	ldr	r3, [pc, #296]	; (800d5ec <netif_add+0x184>)
 800d4c2:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	2200      	movs	r2, #0
 800d4c8:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	2200      	movs	r2, #0
 800d4ce:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	2200      	movs	r2, #0
 800d4d4:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	4a45      	ldr	r2, [pc, #276]	; (800d5f0 <netif_add+0x188>)
 800d4da:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	2200      	movs	r2, #0
 800d4e0:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	2200      	movs	r2, #0
 800d4e6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	2200      	movs	r2, #0
 800d4ee:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	6a3a      	ldr	r2, [r7, #32]
 800d4f4:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800d4f6:	4b3f      	ldr	r3, [pc, #252]	; (800d5f4 <netif_add+0x18c>)
 800d4f8:	781a      	ldrb	r2, [r3, #0]
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d504:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800d506:	683b      	ldr	r3, [r7, #0]
 800d508:	687a      	ldr	r2, [r7, #4]
 800d50a:	68b9      	ldr	r1, [r7, #8]
 800d50c:	68f8      	ldr	r0, [r7, #12]
 800d50e:	f000 f913 	bl	800d738 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800d512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d514:	68f8      	ldr	r0, [r7, #12]
 800d516:	4798      	blx	r3
 800d518:	4603      	mov	r3, r0
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d001      	beq.n	800d522 <netif_add+0xba>
    return NULL;
 800d51e:	2300      	movs	r3, #0
 800d520:	e058      	b.n	800d5d4 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d528:	2bff      	cmp	r3, #255	; 0xff
 800d52a:	d103      	bne.n	800d534 <netif_add+0xcc>
        netif->num = 0;
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	2200      	movs	r2, #0
 800d530:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 800d534:	2300      	movs	r3, #0
 800d536:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800d538:	4b2f      	ldr	r3, [pc, #188]	; (800d5f8 <netif_add+0x190>)
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	617b      	str	r3, [r7, #20]
 800d53e:	e02b      	b.n	800d598 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800d540:	697a      	ldr	r2, [r7, #20]
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	429a      	cmp	r2, r3
 800d546:	d106      	bne.n	800d556 <netif_add+0xee>
 800d548:	4b24      	ldr	r3, [pc, #144]	; (800d5dc <netif_add+0x174>)
 800d54a:	f240 128b 	movw	r2, #395	; 0x18b
 800d54e:	492b      	ldr	r1, [pc, #172]	; (800d5fc <netif_add+0x194>)
 800d550:	4824      	ldr	r0, [pc, #144]	; (800d5e4 <netif_add+0x17c>)
 800d552:	f00a fcef 	bl	8017f34 <iprintf>
        num_netifs++;
 800d556:	693b      	ldr	r3, [r7, #16]
 800d558:	3301      	adds	r3, #1
 800d55a:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800d55c:	693b      	ldr	r3, [r7, #16]
 800d55e:	2bff      	cmp	r3, #255	; 0xff
 800d560:	dd06      	ble.n	800d570 <netif_add+0x108>
 800d562:	4b1e      	ldr	r3, [pc, #120]	; (800d5dc <netif_add+0x174>)
 800d564:	f240 128d 	movw	r2, #397	; 0x18d
 800d568:	4925      	ldr	r1, [pc, #148]	; (800d600 <netif_add+0x198>)
 800d56a:	481e      	ldr	r0, [pc, #120]	; (800d5e4 <netif_add+0x17c>)
 800d56c:	f00a fce2 	bl	8017f34 <iprintf>
        if (netif2->num == netif->num) {
 800d570:	697b      	ldr	r3, [r7, #20]
 800d572:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800d576:	68fb      	ldr	r3, [r7, #12]
 800d578:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d57c:	429a      	cmp	r2, r3
 800d57e:	d108      	bne.n	800d592 <netif_add+0x12a>
          netif->num++;
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d586:	3301      	adds	r3, #1
 800d588:	b2da      	uxtb	r2, r3
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 800d590:	e005      	b.n	800d59e <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800d592:	697b      	ldr	r3, [r7, #20]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	617b      	str	r3, [r7, #20]
 800d598:	697b      	ldr	r3, [r7, #20]
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d1d0      	bne.n	800d540 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800d59e:	697b      	ldr	r3, [r7, #20]
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d1be      	bne.n	800d522 <netif_add+0xba>
  }
  if (netif->num == 254) {
 800d5a4:	68fb      	ldr	r3, [r7, #12]
 800d5a6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d5aa:	2bfe      	cmp	r3, #254	; 0xfe
 800d5ac:	d103      	bne.n	800d5b6 <netif_add+0x14e>
    netif_num = 0;
 800d5ae:	4b11      	ldr	r3, [pc, #68]	; (800d5f4 <netif_add+0x18c>)
 800d5b0:	2200      	movs	r2, #0
 800d5b2:	701a      	strb	r2, [r3, #0]
 800d5b4:	e006      	b.n	800d5c4 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d5bc:	3301      	adds	r3, #1
 800d5be:	b2da      	uxtb	r2, r3
 800d5c0:	4b0c      	ldr	r3, [pc, #48]	; (800d5f4 <netif_add+0x18c>)
 800d5c2:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800d5c4:	4b0c      	ldr	r3, [pc, #48]	; (800d5f8 <netif_add+0x190>)
 800d5c6:	681a      	ldr	r2, [r3, #0]
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800d5cc:	4a0a      	ldr	r2, [pc, #40]	; (800d5f8 <netif_add+0x190>)
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800d5d2:	68fb      	ldr	r3, [r7, #12]
}
 800d5d4:	4618      	mov	r0, r3
 800d5d6:	3718      	adds	r7, #24
 800d5d8:	46bd      	mov	sp, r7
 800d5da:	bd80      	pop	{r7, pc}
 800d5dc:	08019c8c 	.word	0x08019c8c
 800d5e0:	08019d20 	.word	0x08019d20
 800d5e4:	08019cdc 	.word	0x08019cdc
 800d5e8:	08019d3c 	.word	0x08019d3c
 800d5ec:	0801c404 	.word	0x0801c404
 800d5f0:	0800d94b 	.word	0x0800d94b
 800d5f4:	20006844 	.word	0x20006844
 800d5f8:	2000d774 	.word	0x2000d774
 800d5fc:	08019d60 	.word	0x08019d60
 800d600:	08019d74 	.word	0x08019d74

0800d604 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800d604:	b580      	push	{r7, lr}
 800d606:	b082      	sub	sp, #8
 800d608:	af00      	add	r7, sp, #0
 800d60a:	6078      	str	r0, [r7, #4]
 800d60c:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800d60e:	6839      	ldr	r1, [r7, #0]
 800d610:	6878      	ldr	r0, [r7, #4]
 800d612:	f002 fd31 	bl	8010078 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800d616:	6839      	ldr	r1, [r7, #0]
 800d618:	6878      	ldr	r0, [r7, #4]
 800d61a:	f007 fdc9 	bl	80151b0 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800d61e:	bf00      	nop
 800d620:	3708      	adds	r7, #8
 800d622:	46bd      	mov	sp, r7
 800d624:	bd80      	pop	{r7, pc}
	...

0800d628 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800d628:	b580      	push	{r7, lr}
 800d62a:	b086      	sub	sp, #24
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	60f8      	str	r0, [r7, #12]
 800d630:	60b9      	str	r1, [r7, #8]
 800d632:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800d634:	68bb      	ldr	r3, [r7, #8]
 800d636:	2b00      	cmp	r3, #0
 800d638:	d106      	bne.n	800d648 <netif_do_set_ipaddr+0x20>
 800d63a:	4b1d      	ldr	r3, [pc, #116]	; (800d6b0 <netif_do_set_ipaddr+0x88>)
 800d63c:	f240 12cb 	movw	r2, #459	; 0x1cb
 800d640:	491c      	ldr	r1, [pc, #112]	; (800d6b4 <netif_do_set_ipaddr+0x8c>)
 800d642:	481d      	ldr	r0, [pc, #116]	; (800d6b8 <netif_do_set_ipaddr+0x90>)
 800d644:	f00a fc76 	bl	8017f34 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d106      	bne.n	800d65c <netif_do_set_ipaddr+0x34>
 800d64e:	4b18      	ldr	r3, [pc, #96]	; (800d6b0 <netif_do_set_ipaddr+0x88>)
 800d650:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800d654:	4917      	ldr	r1, [pc, #92]	; (800d6b4 <netif_do_set_ipaddr+0x8c>)
 800d656:	4818      	ldr	r0, [pc, #96]	; (800d6b8 <netif_do_set_ipaddr+0x90>)
 800d658:	f00a fc6c 	bl	8017f34 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800d65c:	68bb      	ldr	r3, [r7, #8]
 800d65e:	681a      	ldr	r2, [r3, #0]
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	3304      	adds	r3, #4
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	429a      	cmp	r2, r3
 800d668:	d01c      	beq.n	800d6a4 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800d66a:	68bb      	ldr	r3, [r7, #8]
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	3304      	adds	r3, #4
 800d674:	681a      	ldr	r2, [r3, #0]
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800d67a:	f107 0314 	add.w	r3, r7, #20
 800d67e:	4619      	mov	r1, r3
 800d680:	6878      	ldr	r0, [r7, #4]
 800d682:	f7ff ffbf 	bl	800d604 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800d686:	68bb      	ldr	r3, [r7, #8]
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d002      	beq.n	800d692 <netif_do_set_ipaddr+0x6a>
 800d68c:	68bb      	ldr	r3, [r7, #8]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	e000      	b.n	800d694 <netif_do_set_ipaddr+0x6c>
 800d692:	2300      	movs	r3, #0
 800d694:	68fa      	ldr	r2, [r7, #12]
 800d696:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800d698:	2101      	movs	r1, #1
 800d69a:	68f8      	ldr	r0, [r7, #12]
 800d69c:	f000 f8d2 	bl	800d844 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800d6a0:	2301      	movs	r3, #1
 800d6a2:	e000      	b.n	800d6a6 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800d6a4:	2300      	movs	r3, #0
}
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	3718      	adds	r7, #24
 800d6aa:	46bd      	mov	sp, r7
 800d6ac:	bd80      	pop	{r7, pc}
 800d6ae:	bf00      	nop
 800d6b0:	08019c8c 	.word	0x08019c8c
 800d6b4:	08019da4 	.word	0x08019da4
 800d6b8:	08019cdc 	.word	0x08019cdc

0800d6bc <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800d6bc:	b480      	push	{r7}
 800d6be:	b085      	sub	sp, #20
 800d6c0:	af00      	add	r7, sp, #0
 800d6c2:	60f8      	str	r0, [r7, #12]
 800d6c4:	60b9      	str	r1, [r7, #8]
 800d6c6:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800d6c8:	68bb      	ldr	r3, [r7, #8]
 800d6ca:	681a      	ldr	r2, [r3, #0]
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	3308      	adds	r3, #8
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	429a      	cmp	r2, r3
 800d6d4:	d00a      	beq.n	800d6ec <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800d6d6:	68bb      	ldr	r3, [r7, #8]
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d002      	beq.n	800d6e2 <netif_do_set_netmask+0x26>
 800d6dc:	68bb      	ldr	r3, [r7, #8]
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	e000      	b.n	800d6e4 <netif_do_set_netmask+0x28>
 800d6e2:	2300      	movs	r3, #0
 800d6e4:	68fa      	ldr	r2, [r7, #12]
 800d6e6:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800d6e8:	2301      	movs	r3, #1
 800d6ea:	e000      	b.n	800d6ee <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800d6ec:	2300      	movs	r3, #0
}
 800d6ee:	4618      	mov	r0, r3
 800d6f0:	3714      	adds	r7, #20
 800d6f2:	46bd      	mov	sp, r7
 800d6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f8:	4770      	bx	lr

0800d6fa <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800d6fa:	b480      	push	{r7}
 800d6fc:	b085      	sub	sp, #20
 800d6fe:	af00      	add	r7, sp, #0
 800d700:	60f8      	str	r0, [r7, #12]
 800d702:	60b9      	str	r1, [r7, #8]
 800d704:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800d706:	68bb      	ldr	r3, [r7, #8]
 800d708:	681a      	ldr	r2, [r3, #0]
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	330c      	adds	r3, #12
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	429a      	cmp	r2, r3
 800d712:	d00a      	beq.n	800d72a <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800d714:	68bb      	ldr	r3, [r7, #8]
 800d716:	2b00      	cmp	r3, #0
 800d718:	d002      	beq.n	800d720 <netif_do_set_gw+0x26>
 800d71a:	68bb      	ldr	r3, [r7, #8]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	e000      	b.n	800d722 <netif_do_set_gw+0x28>
 800d720:	2300      	movs	r3, #0
 800d722:	68fa      	ldr	r2, [r7, #12]
 800d724:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800d726:	2301      	movs	r3, #1
 800d728:	e000      	b.n	800d72c <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800d72a:	2300      	movs	r3, #0
}
 800d72c:	4618      	mov	r0, r3
 800d72e:	3714      	adds	r7, #20
 800d730:	46bd      	mov	sp, r7
 800d732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d736:	4770      	bx	lr

0800d738 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800d738:	b580      	push	{r7, lr}
 800d73a:	b088      	sub	sp, #32
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	60f8      	str	r0, [r7, #12]
 800d740:	60b9      	str	r1, [r7, #8]
 800d742:	607a      	str	r2, [r7, #4]
 800d744:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800d746:	2300      	movs	r3, #0
 800d748:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800d74a:	2300      	movs	r3, #0
 800d74c:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800d74e:	68bb      	ldr	r3, [r7, #8]
 800d750:	2b00      	cmp	r3, #0
 800d752:	d101      	bne.n	800d758 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800d754:	4b1c      	ldr	r3, [pc, #112]	; (800d7c8 <netif_set_addr+0x90>)
 800d756:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d101      	bne.n	800d762 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800d75e:	4b1a      	ldr	r3, [pc, #104]	; (800d7c8 <netif_set_addr+0x90>)
 800d760:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800d762:	683b      	ldr	r3, [r7, #0]
 800d764:	2b00      	cmp	r3, #0
 800d766:	d101      	bne.n	800d76c <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800d768:	4b17      	ldr	r3, [pc, #92]	; (800d7c8 <netif_set_addr+0x90>)
 800d76a:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800d76c:	68bb      	ldr	r3, [r7, #8]
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d003      	beq.n	800d77a <netif_set_addr+0x42>
 800d772:	68bb      	ldr	r3, [r7, #8]
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	2b00      	cmp	r3, #0
 800d778:	d101      	bne.n	800d77e <netif_set_addr+0x46>
 800d77a:	2301      	movs	r3, #1
 800d77c:	e000      	b.n	800d780 <netif_set_addr+0x48>
 800d77e:	2300      	movs	r3, #0
 800d780:	617b      	str	r3, [r7, #20]
  if (remove) {
 800d782:	697b      	ldr	r3, [r7, #20]
 800d784:	2b00      	cmp	r3, #0
 800d786:	d006      	beq.n	800d796 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800d788:	f107 0310 	add.w	r3, r7, #16
 800d78c:	461a      	mov	r2, r3
 800d78e:	68b9      	ldr	r1, [r7, #8]
 800d790:	68f8      	ldr	r0, [r7, #12]
 800d792:	f7ff ff49 	bl	800d628 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800d796:	69fa      	ldr	r2, [r7, #28]
 800d798:	6879      	ldr	r1, [r7, #4]
 800d79a:	68f8      	ldr	r0, [r7, #12]
 800d79c:	f7ff ff8e 	bl	800d6bc <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800d7a0:	69ba      	ldr	r2, [r7, #24]
 800d7a2:	6839      	ldr	r1, [r7, #0]
 800d7a4:	68f8      	ldr	r0, [r7, #12]
 800d7a6:	f7ff ffa8 	bl	800d6fa <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800d7aa:	697b      	ldr	r3, [r7, #20]
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d106      	bne.n	800d7be <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800d7b0:	f107 0310 	add.w	r3, r7, #16
 800d7b4:	461a      	mov	r2, r3
 800d7b6:	68b9      	ldr	r1, [r7, #8]
 800d7b8:	68f8      	ldr	r0, [r7, #12]
 800d7ba:	f7ff ff35 	bl	800d628 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800d7be:	bf00      	nop
 800d7c0:	3720      	adds	r7, #32
 800d7c2:	46bd      	mov	sp, r7
 800d7c4:	bd80      	pop	{r7, pc}
 800d7c6:	bf00      	nop
 800d7c8:	0801c404 	.word	0x0801c404

0800d7cc <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800d7cc:	b480      	push	{r7}
 800d7ce:	b083      	sub	sp, #12
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800d7d4:	4a04      	ldr	r2, [pc, #16]	; (800d7e8 <netif_set_default+0x1c>)
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800d7da:	bf00      	nop
 800d7dc:	370c      	adds	r7, #12
 800d7de:	46bd      	mov	sp, r7
 800d7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e4:	4770      	bx	lr
 800d7e6:	bf00      	nop
 800d7e8:	2000d778 	.word	0x2000d778

0800d7ec <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800d7ec:	b580      	push	{r7, lr}
 800d7ee:	b082      	sub	sp, #8
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d107      	bne.n	800d80a <netif_set_up+0x1e>
 800d7fa:	4b0f      	ldr	r3, [pc, #60]	; (800d838 <netif_set_up+0x4c>)
 800d7fc:	f44f 7254 	mov.w	r2, #848	; 0x350
 800d800:	490e      	ldr	r1, [pc, #56]	; (800d83c <netif_set_up+0x50>)
 800d802:	480f      	ldr	r0, [pc, #60]	; (800d840 <netif_set_up+0x54>)
 800d804:	f00a fb96 	bl	8017f34 <iprintf>
 800d808:	e013      	b.n	800d832 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800d810:	f003 0301 	and.w	r3, r3, #1
 800d814:	2b00      	cmp	r3, #0
 800d816:	d10c      	bne.n	800d832 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800d81e:	f043 0301 	orr.w	r3, r3, #1
 800d822:	b2da      	uxtb	r2, r3
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800d82a:	2103      	movs	r1, #3
 800d82c:	6878      	ldr	r0, [r7, #4]
 800d82e:	f000 f809 	bl	800d844 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800d832:	3708      	adds	r7, #8
 800d834:	46bd      	mov	sp, r7
 800d836:	bd80      	pop	{r7, pc}
 800d838:	08019c8c 	.word	0x08019c8c
 800d83c:	08019e14 	.word	0x08019e14
 800d840:	08019cdc 	.word	0x08019cdc

0800d844 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800d844:	b580      	push	{r7, lr}
 800d846:	b082      	sub	sp, #8
 800d848:	af00      	add	r7, sp, #0
 800d84a:	6078      	str	r0, [r7, #4]
 800d84c:	460b      	mov	r3, r1
 800d84e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	2b00      	cmp	r3, #0
 800d854:	d106      	bne.n	800d864 <netif_issue_reports+0x20>
 800d856:	4b18      	ldr	r3, [pc, #96]	; (800d8b8 <netif_issue_reports+0x74>)
 800d858:	f240 326d 	movw	r2, #877	; 0x36d
 800d85c:	4917      	ldr	r1, [pc, #92]	; (800d8bc <netif_issue_reports+0x78>)
 800d85e:	4818      	ldr	r0, [pc, #96]	; (800d8c0 <netif_issue_reports+0x7c>)
 800d860:	f00a fb68 	bl	8017f34 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800d86a:	f003 0304 	and.w	r3, r3, #4
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d01e      	beq.n	800d8b0 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800d878:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d017      	beq.n	800d8b0 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800d880:	78fb      	ldrb	r3, [r7, #3]
 800d882:	f003 0301 	and.w	r3, r3, #1
 800d886:	2b00      	cmp	r3, #0
 800d888:	d013      	beq.n	800d8b2 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	3304      	adds	r3, #4
 800d88e:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800d890:	2b00      	cmp	r3, #0
 800d892:	d00e      	beq.n	800d8b2 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800d89a:	f003 0308 	and.w	r3, r3, #8
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d007      	beq.n	800d8b2 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	3304      	adds	r3, #4
 800d8a6:	4619      	mov	r1, r3
 800d8a8:	6878      	ldr	r0, [r7, #4]
 800d8aa:	f008 fbeb 	bl	8016084 <etharp_request>
 800d8ae:	e000      	b.n	800d8b2 <netif_issue_reports+0x6e>
    return;
 800d8b0:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800d8b2:	3708      	adds	r7, #8
 800d8b4:	46bd      	mov	sp, r7
 800d8b6:	bd80      	pop	{r7, pc}
 800d8b8:	08019c8c 	.word	0x08019c8c
 800d8bc:	08019e30 	.word	0x08019e30
 800d8c0:	08019cdc 	.word	0x08019cdc

0800d8c4 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800d8c4:	b580      	push	{r7, lr}
 800d8c6:	b082      	sub	sp, #8
 800d8c8:	af00      	add	r7, sp, #0
 800d8ca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d107      	bne.n	800d8e2 <netif_set_down+0x1e>
 800d8d2:	4b12      	ldr	r3, [pc, #72]	; (800d91c <netif_set_down+0x58>)
 800d8d4:	f240 329b 	movw	r2, #923	; 0x39b
 800d8d8:	4911      	ldr	r1, [pc, #68]	; (800d920 <netif_set_down+0x5c>)
 800d8da:	4812      	ldr	r0, [pc, #72]	; (800d924 <netif_set_down+0x60>)
 800d8dc:	f00a fb2a 	bl	8017f34 <iprintf>
 800d8e0:	e019      	b.n	800d916 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800d8e8:	f003 0301 	and.w	r3, r3, #1
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d012      	beq.n	800d916 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800d8f6:	f023 0301 	bic.w	r3, r3, #1
 800d8fa:	b2da      	uxtb	r2, r3
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800d908:	f003 0308 	and.w	r3, r3, #8
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d002      	beq.n	800d916 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800d910:	6878      	ldr	r0, [r7, #4]
 800d912:	f007 ff75 	bl	8015800 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800d916:	3708      	adds	r7, #8
 800d918:	46bd      	mov	sp, r7
 800d91a:	bd80      	pop	{r7, pc}
 800d91c:	08019c8c 	.word	0x08019c8c
 800d920:	08019e54 	.word	0x08019e54
 800d924:	08019cdc 	.word	0x08019cdc

0800d928 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800d928:	b480      	push	{r7}
 800d92a:	b083      	sub	sp, #12
 800d92c:	af00      	add	r7, sp, #0
 800d92e:	6078      	str	r0, [r7, #4]
 800d930:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	2b00      	cmp	r3, #0
 800d936:	d002      	beq.n	800d93e <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	683a      	ldr	r2, [r7, #0]
 800d93c:	61da      	str	r2, [r3, #28]
  }
}
 800d93e:	bf00      	nop
 800d940:	370c      	adds	r7, #12
 800d942:	46bd      	mov	sp, r7
 800d944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d948:	4770      	bx	lr

0800d94a <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800d94a:	b480      	push	{r7}
 800d94c:	b085      	sub	sp, #20
 800d94e:	af00      	add	r7, sp, #0
 800d950:	60f8      	str	r0, [r7, #12]
 800d952:	60b9      	str	r1, [r7, #8]
 800d954:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800d956:	f06f 030b 	mvn.w	r3, #11
}
 800d95a:	4618      	mov	r0, r3
 800d95c:	3714      	adds	r7, #20
 800d95e:	46bd      	mov	sp, r7
 800d960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d964:	4770      	bx	lr
	...

0800d968 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800d968:	b480      	push	{r7}
 800d96a:	b085      	sub	sp, #20
 800d96c:	af00      	add	r7, sp, #0
 800d96e:	4603      	mov	r3, r0
 800d970:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800d972:	79fb      	ldrb	r3, [r7, #7]
 800d974:	2b00      	cmp	r3, #0
 800d976:	d013      	beq.n	800d9a0 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800d978:	4b0d      	ldr	r3, [pc, #52]	; (800d9b0 <netif_get_by_index+0x48>)
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	60fb      	str	r3, [r7, #12]
 800d97e:	e00c      	b.n	800d99a <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d986:	3301      	adds	r3, #1
 800d988:	b2db      	uxtb	r3, r3
 800d98a:	79fa      	ldrb	r2, [r7, #7]
 800d98c:	429a      	cmp	r2, r3
 800d98e:	d101      	bne.n	800d994 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	e006      	b.n	800d9a2 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	60fb      	str	r3, [r7, #12]
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d1ef      	bne.n	800d980 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800d9a0:	2300      	movs	r3, #0
}
 800d9a2:	4618      	mov	r0, r3
 800d9a4:	3714      	adds	r7, #20
 800d9a6:	46bd      	mov	sp, r7
 800d9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ac:	4770      	bx	lr
 800d9ae:	bf00      	nop
 800d9b0:	2000d774 	.word	0x2000d774

0800d9b4 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800d9b4:	b580      	push	{r7, lr}
 800d9b6:	b082      	sub	sp, #8
 800d9b8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800d9ba:	f00a f8ad 	bl	8017b18 <sys_arch_protect>
 800d9be:	6038      	str	r0, [r7, #0]
 800d9c0:	4b0d      	ldr	r3, [pc, #52]	; (800d9f8 <pbuf_free_ooseq+0x44>)
 800d9c2:	2200      	movs	r2, #0
 800d9c4:	701a      	strb	r2, [r3, #0]
 800d9c6:	6838      	ldr	r0, [r7, #0]
 800d9c8:	f00a f8b4 	bl	8017b34 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800d9cc:	4b0b      	ldr	r3, [pc, #44]	; (800d9fc <pbuf_free_ooseq+0x48>)
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	607b      	str	r3, [r7, #4]
 800d9d2:	e00a      	b.n	800d9ea <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d003      	beq.n	800d9e4 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800d9dc:	6878      	ldr	r0, [r7, #4]
 800d9de:	f002 fb89 	bl	80100f4 <tcp_free_ooseq>
      return;
 800d9e2:	e005      	b.n	800d9f0 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	68db      	ldr	r3, [r3, #12]
 800d9e8:	607b      	str	r3, [r7, #4]
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d1f1      	bne.n	800d9d4 <pbuf_free_ooseq+0x20>
    }
  }
}
 800d9f0:	3708      	adds	r7, #8
 800d9f2:	46bd      	mov	sp, r7
 800d9f4:	bd80      	pop	{r7, pc}
 800d9f6:	bf00      	nop
 800d9f8:	2000d77c 	.word	0x2000d77c
 800d9fc:	2000d784 	.word	0x2000d784

0800da00 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800da00:	b580      	push	{r7, lr}
 800da02:	b082      	sub	sp, #8
 800da04:	af00      	add	r7, sp, #0
 800da06:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 800da08:	f7ff ffd4 	bl	800d9b4 <pbuf_free_ooseq>
}
 800da0c:	bf00      	nop
 800da0e:	3708      	adds	r7, #8
 800da10:	46bd      	mov	sp, r7
 800da12:	bd80      	pop	{r7, pc}

0800da14 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b082      	sub	sp, #8
 800da18:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 800da1a:	f00a f87d 	bl	8017b18 <sys_arch_protect>
 800da1e:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 800da20:	4b0f      	ldr	r3, [pc, #60]	; (800da60 <pbuf_pool_is_empty+0x4c>)
 800da22:	781b      	ldrb	r3, [r3, #0]
 800da24:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 800da26:	4b0e      	ldr	r3, [pc, #56]	; (800da60 <pbuf_pool_is_empty+0x4c>)
 800da28:	2201      	movs	r2, #1
 800da2a:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800da2c:	6878      	ldr	r0, [r7, #4]
 800da2e:	f00a f881 	bl	8017b34 <sys_arch_unprotect>

  if (!queued) {
 800da32:	78fb      	ldrb	r3, [r7, #3]
 800da34:	2b00      	cmp	r3, #0
 800da36:	d10f      	bne.n	800da58 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800da38:	2100      	movs	r1, #0
 800da3a:	480a      	ldr	r0, [pc, #40]	; (800da64 <pbuf_pool_is_empty+0x50>)
 800da3c:	f7fe ff3a 	bl	800c8b4 <tcpip_try_callback>
 800da40:	4603      	mov	r3, r0
 800da42:	2b00      	cmp	r3, #0
 800da44:	d008      	beq.n	800da58 <pbuf_pool_is_empty+0x44>
 800da46:	f00a f867 	bl	8017b18 <sys_arch_protect>
 800da4a:	6078      	str	r0, [r7, #4]
 800da4c:	4b04      	ldr	r3, [pc, #16]	; (800da60 <pbuf_pool_is_empty+0x4c>)
 800da4e:	2200      	movs	r2, #0
 800da50:	701a      	strb	r2, [r3, #0]
 800da52:	6878      	ldr	r0, [r7, #4]
 800da54:	f00a f86e 	bl	8017b34 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800da58:	bf00      	nop
 800da5a:	3708      	adds	r7, #8
 800da5c:	46bd      	mov	sp, r7
 800da5e:	bd80      	pop	{r7, pc}
 800da60:	2000d77c 	.word	0x2000d77c
 800da64:	0800da01 	.word	0x0800da01

0800da68 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800da68:	b480      	push	{r7}
 800da6a:	b085      	sub	sp, #20
 800da6c:	af00      	add	r7, sp, #0
 800da6e:	60f8      	str	r0, [r7, #12]
 800da70:	60b9      	str	r1, [r7, #8]
 800da72:	4611      	mov	r1, r2
 800da74:	461a      	mov	r2, r3
 800da76:	460b      	mov	r3, r1
 800da78:	80fb      	strh	r3, [r7, #6]
 800da7a:	4613      	mov	r3, r2
 800da7c:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	2200      	movs	r2, #0
 800da82:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	68ba      	ldr	r2, [r7, #8]
 800da88:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	88fa      	ldrh	r2, [r7, #6]
 800da8e:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	88ba      	ldrh	r2, [r7, #4]
 800da94:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800da96:	8b3b      	ldrh	r3, [r7, #24]
 800da98:	b2da      	uxtb	r2, r3
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	7f3a      	ldrb	r2, [r7, #28]
 800daa2:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	2201      	movs	r2, #1
 800daa8:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	2200      	movs	r2, #0
 800daae:	73da      	strb	r2, [r3, #15]
}
 800dab0:	bf00      	nop
 800dab2:	3714      	adds	r7, #20
 800dab4:	46bd      	mov	sp, r7
 800dab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daba:	4770      	bx	lr

0800dabc <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800dabc:	b580      	push	{r7, lr}
 800dabe:	b08c      	sub	sp, #48	; 0x30
 800dac0:	af02      	add	r7, sp, #8
 800dac2:	4603      	mov	r3, r0
 800dac4:	71fb      	strb	r3, [r7, #7]
 800dac6:	460b      	mov	r3, r1
 800dac8:	80bb      	strh	r3, [r7, #4]
 800daca:	4613      	mov	r3, r2
 800dacc:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800dace:	79fb      	ldrb	r3, [r7, #7]
 800dad0:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800dad2:	887b      	ldrh	r3, [r7, #2]
 800dad4:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800dad8:	d07f      	beq.n	800dbda <pbuf_alloc+0x11e>
 800dada:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800dade:	f300 80c8 	bgt.w	800dc72 <pbuf_alloc+0x1b6>
 800dae2:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800dae6:	d010      	beq.n	800db0a <pbuf_alloc+0x4e>
 800dae8:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800daec:	f300 80c1 	bgt.w	800dc72 <pbuf_alloc+0x1b6>
 800daf0:	2b01      	cmp	r3, #1
 800daf2:	d002      	beq.n	800dafa <pbuf_alloc+0x3e>
 800daf4:	2b41      	cmp	r3, #65	; 0x41
 800daf6:	f040 80bc 	bne.w	800dc72 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800dafa:	887a      	ldrh	r2, [r7, #2]
 800dafc:	88bb      	ldrh	r3, [r7, #4]
 800dafe:	4619      	mov	r1, r3
 800db00:	2000      	movs	r0, #0
 800db02:	f000 f8d1 	bl	800dca8 <pbuf_alloc_reference>
 800db06:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 800db08:	e0bd      	b.n	800dc86 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800db0a:	2300      	movs	r3, #0
 800db0c:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 800db0e:	2300      	movs	r3, #0
 800db10:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800db12:	88bb      	ldrh	r3, [r7, #4]
 800db14:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800db16:	200c      	movs	r0, #12
 800db18:	f7ff fc22 	bl	800d360 <memp_malloc>
 800db1c:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800db1e:	693b      	ldr	r3, [r7, #16]
 800db20:	2b00      	cmp	r3, #0
 800db22:	d109      	bne.n	800db38 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800db24:	f7ff ff76 	bl	800da14 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800db28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d002      	beq.n	800db34 <pbuf_alloc+0x78>
            pbuf_free(p);
 800db2e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800db30:	f000 faa8 	bl	800e084 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800db34:	2300      	movs	r3, #0
 800db36:	e0a7      	b.n	800dc88 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800db38:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800db3a:	3303      	adds	r3, #3
 800db3c:	b29b      	uxth	r3, r3
 800db3e:	f023 0303 	bic.w	r3, r3, #3
 800db42:	b29b      	uxth	r3, r3
 800db44:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 800db48:	b29b      	uxth	r3, r3
 800db4a:	8b7a      	ldrh	r2, [r7, #26]
 800db4c:	4293      	cmp	r3, r2
 800db4e:	bf28      	it	cs
 800db50:	4613      	movcs	r3, r2
 800db52:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800db54:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800db56:	3310      	adds	r3, #16
 800db58:	693a      	ldr	r2, [r7, #16]
 800db5a:	4413      	add	r3, r2
 800db5c:	3303      	adds	r3, #3
 800db5e:	f023 0303 	bic.w	r3, r3, #3
 800db62:	4618      	mov	r0, r3
 800db64:	89f9      	ldrh	r1, [r7, #14]
 800db66:	8b7a      	ldrh	r2, [r7, #26]
 800db68:	2300      	movs	r3, #0
 800db6a:	9301      	str	r3, [sp, #4]
 800db6c:	887b      	ldrh	r3, [r7, #2]
 800db6e:	9300      	str	r3, [sp, #0]
 800db70:	460b      	mov	r3, r1
 800db72:	4601      	mov	r1, r0
 800db74:	6938      	ldr	r0, [r7, #16]
 800db76:	f7ff ff77 	bl	800da68 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800db7a:	693b      	ldr	r3, [r7, #16]
 800db7c:	685b      	ldr	r3, [r3, #4]
 800db7e:	f003 0303 	and.w	r3, r3, #3
 800db82:	2b00      	cmp	r3, #0
 800db84:	d006      	beq.n	800db94 <pbuf_alloc+0xd8>
 800db86:	4b42      	ldr	r3, [pc, #264]	; (800dc90 <pbuf_alloc+0x1d4>)
 800db88:	f44f 7280 	mov.w	r2, #256	; 0x100
 800db8c:	4941      	ldr	r1, [pc, #260]	; (800dc94 <pbuf_alloc+0x1d8>)
 800db8e:	4842      	ldr	r0, [pc, #264]	; (800dc98 <pbuf_alloc+0x1dc>)
 800db90:	f00a f9d0 	bl	8017f34 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800db94:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800db96:	3303      	adds	r3, #3
 800db98:	f023 0303 	bic.w	r3, r3, #3
 800db9c:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800dba0:	d106      	bne.n	800dbb0 <pbuf_alloc+0xf4>
 800dba2:	4b3b      	ldr	r3, [pc, #236]	; (800dc90 <pbuf_alloc+0x1d4>)
 800dba4:	f44f 7281 	mov.w	r2, #258	; 0x102
 800dba8:	493c      	ldr	r1, [pc, #240]	; (800dc9c <pbuf_alloc+0x1e0>)
 800dbaa:	483b      	ldr	r0, [pc, #236]	; (800dc98 <pbuf_alloc+0x1dc>)
 800dbac:	f00a f9c2 	bl	8017f34 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800dbb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d102      	bne.n	800dbbc <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800dbb6:	693b      	ldr	r3, [r7, #16]
 800dbb8:	627b      	str	r3, [r7, #36]	; 0x24
 800dbba:	e002      	b.n	800dbc2 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800dbbc:	69fb      	ldr	r3, [r7, #28]
 800dbbe:	693a      	ldr	r2, [r7, #16]
 800dbc0:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800dbc2:	693b      	ldr	r3, [r7, #16]
 800dbc4:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800dbc6:	8b7a      	ldrh	r2, [r7, #26]
 800dbc8:	89fb      	ldrh	r3, [r7, #14]
 800dbca:	1ad3      	subs	r3, r2, r3
 800dbcc:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800dbce:	2300      	movs	r3, #0
 800dbd0:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 800dbd2:	8b7b      	ldrh	r3, [r7, #26]
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d19e      	bne.n	800db16 <pbuf_alloc+0x5a>
      break;
 800dbd8:	e055      	b.n	800dc86 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800dbda:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800dbdc:	3303      	adds	r3, #3
 800dbde:	b29b      	uxth	r3, r3
 800dbe0:	f023 0303 	bic.w	r3, r3, #3
 800dbe4:	b29a      	uxth	r2, r3
 800dbe6:	88bb      	ldrh	r3, [r7, #4]
 800dbe8:	3303      	adds	r3, #3
 800dbea:	b29b      	uxth	r3, r3
 800dbec:	f023 0303 	bic.w	r3, r3, #3
 800dbf0:	b29b      	uxth	r3, r3
 800dbf2:	4413      	add	r3, r2
 800dbf4:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800dbf6:	8b3b      	ldrh	r3, [r7, #24]
 800dbf8:	3310      	adds	r3, #16
 800dbfa:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800dbfc:	8b3a      	ldrh	r2, [r7, #24]
 800dbfe:	88bb      	ldrh	r3, [r7, #4]
 800dc00:	3303      	adds	r3, #3
 800dc02:	f023 0303 	bic.w	r3, r3, #3
 800dc06:	429a      	cmp	r2, r3
 800dc08:	d306      	bcc.n	800dc18 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800dc0a:	8afa      	ldrh	r2, [r7, #22]
 800dc0c:	88bb      	ldrh	r3, [r7, #4]
 800dc0e:	3303      	adds	r3, #3
 800dc10:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800dc14:	429a      	cmp	r2, r3
 800dc16:	d201      	bcs.n	800dc1c <pbuf_alloc+0x160>
        return NULL;
 800dc18:	2300      	movs	r3, #0
 800dc1a:	e035      	b.n	800dc88 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800dc1c:	8afb      	ldrh	r3, [r7, #22]
 800dc1e:	4618      	mov	r0, r3
 800dc20:	f7ff fa1c 	bl	800d05c <mem_malloc>
 800dc24:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 800dc26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d101      	bne.n	800dc30 <pbuf_alloc+0x174>
        return NULL;
 800dc2c:	2300      	movs	r3, #0
 800dc2e:	e02b      	b.n	800dc88 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800dc30:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800dc32:	3310      	adds	r3, #16
 800dc34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dc36:	4413      	add	r3, r2
 800dc38:	3303      	adds	r3, #3
 800dc3a:	f023 0303 	bic.w	r3, r3, #3
 800dc3e:	4618      	mov	r0, r3
 800dc40:	88b9      	ldrh	r1, [r7, #4]
 800dc42:	88ba      	ldrh	r2, [r7, #4]
 800dc44:	2300      	movs	r3, #0
 800dc46:	9301      	str	r3, [sp, #4]
 800dc48:	887b      	ldrh	r3, [r7, #2]
 800dc4a:	9300      	str	r3, [sp, #0]
 800dc4c:	460b      	mov	r3, r1
 800dc4e:	4601      	mov	r1, r0
 800dc50:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dc52:	f7ff ff09 	bl	800da68 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800dc56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc58:	685b      	ldr	r3, [r3, #4]
 800dc5a:	f003 0303 	and.w	r3, r3, #3
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d010      	beq.n	800dc84 <pbuf_alloc+0x1c8>
 800dc62:	4b0b      	ldr	r3, [pc, #44]	; (800dc90 <pbuf_alloc+0x1d4>)
 800dc64:	f44f 7291 	mov.w	r2, #290	; 0x122
 800dc68:	490d      	ldr	r1, [pc, #52]	; (800dca0 <pbuf_alloc+0x1e4>)
 800dc6a:	480b      	ldr	r0, [pc, #44]	; (800dc98 <pbuf_alloc+0x1dc>)
 800dc6c:	f00a f962 	bl	8017f34 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800dc70:	e008      	b.n	800dc84 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800dc72:	4b07      	ldr	r3, [pc, #28]	; (800dc90 <pbuf_alloc+0x1d4>)
 800dc74:	f240 1227 	movw	r2, #295	; 0x127
 800dc78:	490a      	ldr	r1, [pc, #40]	; (800dca4 <pbuf_alloc+0x1e8>)
 800dc7a:	4807      	ldr	r0, [pc, #28]	; (800dc98 <pbuf_alloc+0x1dc>)
 800dc7c:	f00a f95a 	bl	8017f34 <iprintf>
      return NULL;
 800dc80:	2300      	movs	r3, #0
 800dc82:	e001      	b.n	800dc88 <pbuf_alloc+0x1cc>
      break;
 800dc84:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800dc86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800dc88:	4618      	mov	r0, r3
 800dc8a:	3728      	adds	r7, #40	; 0x28
 800dc8c:	46bd      	mov	sp, r7
 800dc8e:	bd80      	pop	{r7, pc}
 800dc90:	08019ebc 	.word	0x08019ebc
 800dc94:	08019eec 	.word	0x08019eec
 800dc98:	08019f1c 	.word	0x08019f1c
 800dc9c:	08019f44 	.word	0x08019f44
 800dca0:	08019f78 	.word	0x08019f78
 800dca4:	08019fa4 	.word	0x08019fa4

0800dca8 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800dca8:	b580      	push	{r7, lr}
 800dcaa:	b086      	sub	sp, #24
 800dcac:	af02      	add	r7, sp, #8
 800dcae:	6078      	str	r0, [r7, #4]
 800dcb0:	460b      	mov	r3, r1
 800dcb2:	807b      	strh	r3, [r7, #2]
 800dcb4:	4613      	mov	r3, r2
 800dcb6:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800dcb8:	883b      	ldrh	r3, [r7, #0]
 800dcba:	2b41      	cmp	r3, #65	; 0x41
 800dcbc:	d009      	beq.n	800dcd2 <pbuf_alloc_reference+0x2a>
 800dcbe:	883b      	ldrh	r3, [r7, #0]
 800dcc0:	2b01      	cmp	r3, #1
 800dcc2:	d006      	beq.n	800dcd2 <pbuf_alloc_reference+0x2a>
 800dcc4:	4b0f      	ldr	r3, [pc, #60]	; (800dd04 <pbuf_alloc_reference+0x5c>)
 800dcc6:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800dcca:	490f      	ldr	r1, [pc, #60]	; (800dd08 <pbuf_alloc_reference+0x60>)
 800dccc:	480f      	ldr	r0, [pc, #60]	; (800dd0c <pbuf_alloc_reference+0x64>)
 800dcce:	f00a f931 	bl	8017f34 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800dcd2:	200b      	movs	r0, #11
 800dcd4:	f7ff fb44 	bl	800d360 <memp_malloc>
 800dcd8:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d101      	bne.n	800dce4 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800dce0:	2300      	movs	r3, #0
 800dce2:	e00b      	b.n	800dcfc <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800dce4:	8879      	ldrh	r1, [r7, #2]
 800dce6:	887a      	ldrh	r2, [r7, #2]
 800dce8:	2300      	movs	r3, #0
 800dcea:	9301      	str	r3, [sp, #4]
 800dcec:	883b      	ldrh	r3, [r7, #0]
 800dcee:	9300      	str	r3, [sp, #0]
 800dcf0:	460b      	mov	r3, r1
 800dcf2:	6879      	ldr	r1, [r7, #4]
 800dcf4:	68f8      	ldr	r0, [r7, #12]
 800dcf6:	f7ff feb7 	bl	800da68 <pbuf_init_alloced_pbuf>
  return p;
 800dcfa:	68fb      	ldr	r3, [r7, #12]
}
 800dcfc:	4618      	mov	r0, r3
 800dcfe:	3710      	adds	r7, #16
 800dd00:	46bd      	mov	sp, r7
 800dd02:	bd80      	pop	{r7, pc}
 800dd04:	08019ebc 	.word	0x08019ebc
 800dd08:	08019fc0 	.word	0x08019fc0
 800dd0c:	08019f1c 	.word	0x08019f1c

0800dd10 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800dd10:	b580      	push	{r7, lr}
 800dd12:	b088      	sub	sp, #32
 800dd14:	af02      	add	r7, sp, #8
 800dd16:	607b      	str	r3, [r7, #4]
 800dd18:	4603      	mov	r3, r0
 800dd1a:	73fb      	strb	r3, [r7, #15]
 800dd1c:	460b      	mov	r3, r1
 800dd1e:	81bb      	strh	r3, [r7, #12]
 800dd20:	4613      	mov	r3, r2
 800dd22:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800dd24:	7bfb      	ldrb	r3, [r7, #15]
 800dd26:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800dd28:	8a7b      	ldrh	r3, [r7, #18]
 800dd2a:	3303      	adds	r3, #3
 800dd2c:	f023 0203 	bic.w	r2, r3, #3
 800dd30:	89bb      	ldrh	r3, [r7, #12]
 800dd32:	441a      	add	r2, r3
 800dd34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dd36:	429a      	cmp	r2, r3
 800dd38:	d901      	bls.n	800dd3e <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800dd3a:	2300      	movs	r3, #0
 800dd3c:	e018      	b.n	800dd70 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800dd3e:	6a3b      	ldr	r3, [r7, #32]
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d007      	beq.n	800dd54 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800dd44:	8a7b      	ldrh	r3, [r7, #18]
 800dd46:	3303      	adds	r3, #3
 800dd48:	f023 0303 	bic.w	r3, r3, #3
 800dd4c:	6a3a      	ldr	r2, [r7, #32]
 800dd4e:	4413      	add	r3, r2
 800dd50:	617b      	str	r3, [r7, #20]
 800dd52:	e001      	b.n	800dd58 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800dd54:	2300      	movs	r3, #0
 800dd56:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800dd58:	6878      	ldr	r0, [r7, #4]
 800dd5a:	89b9      	ldrh	r1, [r7, #12]
 800dd5c:	89ba      	ldrh	r2, [r7, #12]
 800dd5e:	2302      	movs	r3, #2
 800dd60:	9301      	str	r3, [sp, #4]
 800dd62:	897b      	ldrh	r3, [r7, #10]
 800dd64:	9300      	str	r3, [sp, #0]
 800dd66:	460b      	mov	r3, r1
 800dd68:	6979      	ldr	r1, [r7, #20]
 800dd6a:	f7ff fe7d 	bl	800da68 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800dd6e:	687b      	ldr	r3, [r7, #4]
}
 800dd70:	4618      	mov	r0, r3
 800dd72:	3718      	adds	r7, #24
 800dd74:	46bd      	mov	sp, r7
 800dd76:	bd80      	pop	{r7, pc}

0800dd78 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800dd78:	b580      	push	{r7, lr}
 800dd7a:	b084      	sub	sp, #16
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	6078      	str	r0, [r7, #4]
 800dd80:	460b      	mov	r3, r1
 800dd82:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d106      	bne.n	800dd98 <pbuf_realloc+0x20>
 800dd8a:	4b3a      	ldr	r3, [pc, #232]	; (800de74 <pbuf_realloc+0xfc>)
 800dd8c:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800dd90:	4939      	ldr	r1, [pc, #228]	; (800de78 <pbuf_realloc+0x100>)
 800dd92:	483a      	ldr	r0, [pc, #232]	; (800de7c <pbuf_realloc+0x104>)
 800dd94:	f00a f8ce 	bl	8017f34 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	891b      	ldrh	r3, [r3, #8]
 800dd9c:	887a      	ldrh	r2, [r7, #2]
 800dd9e:	429a      	cmp	r2, r3
 800dda0:	d263      	bcs.n	800de6a <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	891a      	ldrh	r2, [r3, #8]
 800dda6:	887b      	ldrh	r3, [r7, #2]
 800dda8:	1ad3      	subs	r3, r2, r3
 800ddaa:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800ddac:	887b      	ldrh	r3, [r7, #2]
 800ddae:	817b      	strh	r3, [r7, #10]
  q = p;
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800ddb4:	e018      	b.n	800dde8 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	895b      	ldrh	r3, [r3, #10]
 800ddba:	897a      	ldrh	r2, [r7, #10]
 800ddbc:	1ad3      	subs	r3, r2, r3
 800ddbe:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	891a      	ldrh	r2, [r3, #8]
 800ddc4:	893b      	ldrh	r3, [r7, #8]
 800ddc6:	1ad3      	subs	r3, r2, r3
 800ddc8:	b29a      	uxth	r2, r3
 800ddca:	68fb      	ldr	r3, [r7, #12]
 800ddcc:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d106      	bne.n	800dde8 <pbuf_realloc+0x70>
 800ddda:	4b26      	ldr	r3, [pc, #152]	; (800de74 <pbuf_realloc+0xfc>)
 800dddc:	f240 12af 	movw	r2, #431	; 0x1af
 800dde0:	4927      	ldr	r1, [pc, #156]	; (800de80 <pbuf_realloc+0x108>)
 800dde2:	4826      	ldr	r0, [pc, #152]	; (800de7c <pbuf_realloc+0x104>)
 800dde4:	f00a f8a6 	bl	8017f34 <iprintf>
  while (rem_len > q->len) {
 800dde8:	68fb      	ldr	r3, [r7, #12]
 800ddea:	895b      	ldrh	r3, [r3, #10]
 800ddec:	897a      	ldrh	r2, [r7, #10]
 800ddee:	429a      	cmp	r2, r3
 800ddf0:	d8e1      	bhi.n	800ddb6 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	7b1b      	ldrb	r3, [r3, #12]
 800ddf6:	f003 030f 	and.w	r3, r3, #15
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d121      	bne.n	800de42 <pbuf_realloc+0xca>
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	895b      	ldrh	r3, [r3, #10]
 800de02:	897a      	ldrh	r2, [r7, #10]
 800de04:	429a      	cmp	r2, r3
 800de06:	d01c      	beq.n	800de42 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800de08:	68fb      	ldr	r3, [r7, #12]
 800de0a:	7b5b      	ldrb	r3, [r3, #13]
 800de0c:	f003 0302 	and.w	r3, r3, #2
 800de10:	2b00      	cmp	r3, #0
 800de12:	d116      	bne.n	800de42 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800de14:	68fb      	ldr	r3, [r7, #12]
 800de16:	685a      	ldr	r2, [r3, #4]
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	1ad3      	subs	r3, r2, r3
 800de1c:	b29a      	uxth	r2, r3
 800de1e:	897b      	ldrh	r3, [r7, #10]
 800de20:	4413      	add	r3, r2
 800de22:	b29b      	uxth	r3, r3
 800de24:	4619      	mov	r1, r3
 800de26:	68f8      	ldr	r0, [r7, #12]
 800de28:	f7ff f80e 	bl	800ce48 <mem_trim>
 800de2c:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	2b00      	cmp	r3, #0
 800de32:	d106      	bne.n	800de42 <pbuf_realloc+0xca>
 800de34:	4b0f      	ldr	r3, [pc, #60]	; (800de74 <pbuf_realloc+0xfc>)
 800de36:	f240 12bd 	movw	r2, #445	; 0x1bd
 800de3a:	4912      	ldr	r1, [pc, #72]	; (800de84 <pbuf_realloc+0x10c>)
 800de3c:	480f      	ldr	r0, [pc, #60]	; (800de7c <pbuf_realloc+0x104>)
 800de3e:	f00a f879 	bl	8017f34 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	897a      	ldrh	r2, [r7, #10]
 800de46:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	895a      	ldrh	r2, [r3, #10]
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	2b00      	cmp	r3, #0
 800de56:	d004      	beq.n	800de62 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	4618      	mov	r0, r3
 800de5e:	f000 f911 	bl	800e084 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800de62:	68fb      	ldr	r3, [r7, #12]
 800de64:	2200      	movs	r2, #0
 800de66:	601a      	str	r2, [r3, #0]
 800de68:	e000      	b.n	800de6c <pbuf_realloc+0xf4>
    return;
 800de6a:	bf00      	nop

}
 800de6c:	3710      	adds	r7, #16
 800de6e:	46bd      	mov	sp, r7
 800de70:	bd80      	pop	{r7, pc}
 800de72:	bf00      	nop
 800de74:	08019ebc 	.word	0x08019ebc
 800de78:	08019fd4 	.word	0x08019fd4
 800de7c:	08019f1c 	.word	0x08019f1c
 800de80:	08019fec 	.word	0x08019fec
 800de84:	0801a004 	.word	0x0801a004

0800de88 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800de88:	b580      	push	{r7, lr}
 800de8a:	b086      	sub	sp, #24
 800de8c:	af00      	add	r7, sp, #0
 800de8e:	60f8      	str	r0, [r7, #12]
 800de90:	60b9      	str	r1, [r7, #8]
 800de92:	4613      	mov	r3, r2
 800de94:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d106      	bne.n	800deaa <pbuf_add_header_impl+0x22>
 800de9c:	4b2b      	ldr	r3, [pc, #172]	; (800df4c <pbuf_add_header_impl+0xc4>)
 800de9e:	f240 12df 	movw	r2, #479	; 0x1df
 800dea2:	492b      	ldr	r1, [pc, #172]	; (800df50 <pbuf_add_header_impl+0xc8>)
 800dea4:	482b      	ldr	r0, [pc, #172]	; (800df54 <pbuf_add_header_impl+0xcc>)
 800dea6:	f00a f845 	bl	8017f34 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	2b00      	cmp	r3, #0
 800deae:	d003      	beq.n	800deb8 <pbuf_add_header_impl+0x30>
 800deb0:	68bb      	ldr	r3, [r7, #8]
 800deb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800deb6:	d301      	bcc.n	800debc <pbuf_add_header_impl+0x34>
    return 1;
 800deb8:	2301      	movs	r3, #1
 800deba:	e043      	b.n	800df44 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800debc:	68bb      	ldr	r3, [r7, #8]
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d101      	bne.n	800dec6 <pbuf_add_header_impl+0x3e>
    return 0;
 800dec2:	2300      	movs	r3, #0
 800dec4:	e03e      	b.n	800df44 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800dec6:	68bb      	ldr	r3, [r7, #8]
 800dec8:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	891a      	ldrh	r2, [r3, #8]
 800dece:	8a7b      	ldrh	r3, [r7, #18]
 800ded0:	4413      	add	r3, r2
 800ded2:	b29b      	uxth	r3, r3
 800ded4:	8a7a      	ldrh	r2, [r7, #18]
 800ded6:	429a      	cmp	r2, r3
 800ded8:	d901      	bls.n	800dede <pbuf_add_header_impl+0x56>
    return 1;
 800deda:	2301      	movs	r3, #1
 800dedc:	e032      	b.n	800df44 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	7b1b      	ldrb	r3, [r3, #12]
 800dee2:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800dee4:	8a3b      	ldrh	r3, [r7, #16]
 800dee6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800deea:	2b00      	cmp	r3, #0
 800deec:	d00c      	beq.n	800df08 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	685a      	ldr	r2, [r3, #4]
 800def2:	68bb      	ldr	r3, [r7, #8]
 800def4:	425b      	negs	r3, r3
 800def6:	4413      	add	r3, r2
 800def8:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	3310      	adds	r3, #16
 800defe:	697a      	ldr	r2, [r7, #20]
 800df00:	429a      	cmp	r2, r3
 800df02:	d20d      	bcs.n	800df20 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800df04:	2301      	movs	r3, #1
 800df06:	e01d      	b.n	800df44 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800df08:	79fb      	ldrb	r3, [r7, #7]
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d006      	beq.n	800df1c <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	685a      	ldr	r2, [r3, #4]
 800df12:	68bb      	ldr	r3, [r7, #8]
 800df14:	425b      	negs	r3, r3
 800df16:	4413      	add	r3, r2
 800df18:	617b      	str	r3, [r7, #20]
 800df1a:	e001      	b.n	800df20 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800df1c:	2301      	movs	r3, #1
 800df1e:	e011      	b.n	800df44 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	697a      	ldr	r2, [r7, #20]
 800df24:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	895a      	ldrh	r2, [r3, #10]
 800df2a:	8a7b      	ldrh	r3, [r7, #18]
 800df2c:	4413      	add	r3, r2
 800df2e:	b29a      	uxth	r2, r3
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	891a      	ldrh	r2, [r3, #8]
 800df38:	8a7b      	ldrh	r3, [r7, #18]
 800df3a:	4413      	add	r3, r2
 800df3c:	b29a      	uxth	r2, r3
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	811a      	strh	r2, [r3, #8]


  return 0;
 800df42:	2300      	movs	r3, #0
}
 800df44:	4618      	mov	r0, r3
 800df46:	3718      	adds	r7, #24
 800df48:	46bd      	mov	sp, r7
 800df4a:	bd80      	pop	{r7, pc}
 800df4c:	08019ebc 	.word	0x08019ebc
 800df50:	0801a020 	.word	0x0801a020
 800df54:	08019f1c 	.word	0x08019f1c

0800df58 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800df58:	b580      	push	{r7, lr}
 800df5a:	b082      	sub	sp, #8
 800df5c:	af00      	add	r7, sp, #0
 800df5e:	6078      	str	r0, [r7, #4]
 800df60:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800df62:	2200      	movs	r2, #0
 800df64:	6839      	ldr	r1, [r7, #0]
 800df66:	6878      	ldr	r0, [r7, #4]
 800df68:	f7ff ff8e 	bl	800de88 <pbuf_add_header_impl>
 800df6c:	4603      	mov	r3, r0
}
 800df6e:	4618      	mov	r0, r3
 800df70:	3708      	adds	r7, #8
 800df72:	46bd      	mov	sp, r7
 800df74:	bd80      	pop	{r7, pc}
	...

0800df78 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800df78:	b580      	push	{r7, lr}
 800df7a:	b084      	sub	sp, #16
 800df7c:	af00      	add	r7, sp, #0
 800df7e:	6078      	str	r0, [r7, #4]
 800df80:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	2b00      	cmp	r3, #0
 800df86:	d106      	bne.n	800df96 <pbuf_remove_header+0x1e>
 800df88:	4b20      	ldr	r3, [pc, #128]	; (800e00c <pbuf_remove_header+0x94>)
 800df8a:	f240 224b 	movw	r2, #587	; 0x24b
 800df8e:	4920      	ldr	r1, [pc, #128]	; (800e010 <pbuf_remove_header+0x98>)
 800df90:	4820      	ldr	r0, [pc, #128]	; (800e014 <pbuf_remove_header+0x9c>)
 800df92:	f009 ffcf 	bl	8017f34 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d003      	beq.n	800dfa4 <pbuf_remove_header+0x2c>
 800df9c:	683b      	ldr	r3, [r7, #0]
 800df9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dfa2:	d301      	bcc.n	800dfa8 <pbuf_remove_header+0x30>
    return 1;
 800dfa4:	2301      	movs	r3, #1
 800dfa6:	e02c      	b.n	800e002 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800dfa8:	683b      	ldr	r3, [r7, #0]
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	d101      	bne.n	800dfb2 <pbuf_remove_header+0x3a>
    return 0;
 800dfae:	2300      	movs	r3, #0
 800dfb0:	e027      	b.n	800e002 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800dfb2:	683b      	ldr	r3, [r7, #0]
 800dfb4:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	895b      	ldrh	r3, [r3, #10]
 800dfba:	89fa      	ldrh	r2, [r7, #14]
 800dfbc:	429a      	cmp	r2, r3
 800dfbe:	d908      	bls.n	800dfd2 <pbuf_remove_header+0x5a>
 800dfc0:	4b12      	ldr	r3, [pc, #72]	; (800e00c <pbuf_remove_header+0x94>)
 800dfc2:	f240 2255 	movw	r2, #597	; 0x255
 800dfc6:	4914      	ldr	r1, [pc, #80]	; (800e018 <pbuf_remove_header+0xa0>)
 800dfc8:	4812      	ldr	r0, [pc, #72]	; (800e014 <pbuf_remove_header+0x9c>)
 800dfca:	f009 ffb3 	bl	8017f34 <iprintf>
 800dfce:	2301      	movs	r3, #1
 800dfd0:	e017      	b.n	800e002 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	685b      	ldr	r3, [r3, #4]
 800dfd6:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	685a      	ldr	r2, [r3, #4]
 800dfdc:	683b      	ldr	r3, [r7, #0]
 800dfde:	441a      	add	r2, r3
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	895a      	ldrh	r2, [r3, #10]
 800dfe8:	89fb      	ldrh	r3, [r7, #14]
 800dfea:	1ad3      	subs	r3, r2, r3
 800dfec:	b29a      	uxth	r2, r3
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	891a      	ldrh	r2, [r3, #8]
 800dff6:	89fb      	ldrh	r3, [r7, #14]
 800dff8:	1ad3      	subs	r3, r2, r3
 800dffa:	b29a      	uxth	r2, r3
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800e000:	2300      	movs	r3, #0
}
 800e002:	4618      	mov	r0, r3
 800e004:	3710      	adds	r7, #16
 800e006:	46bd      	mov	sp, r7
 800e008:	bd80      	pop	{r7, pc}
 800e00a:	bf00      	nop
 800e00c:	08019ebc 	.word	0x08019ebc
 800e010:	0801a020 	.word	0x0801a020
 800e014:	08019f1c 	.word	0x08019f1c
 800e018:	0801a02c 	.word	0x0801a02c

0800e01c <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800e01c:	b580      	push	{r7, lr}
 800e01e:	b082      	sub	sp, #8
 800e020:	af00      	add	r7, sp, #0
 800e022:	6078      	str	r0, [r7, #4]
 800e024:	460b      	mov	r3, r1
 800e026:	807b      	strh	r3, [r7, #2]
 800e028:	4613      	mov	r3, r2
 800e02a:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800e02c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800e030:	2b00      	cmp	r3, #0
 800e032:	da08      	bge.n	800e046 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800e034:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800e038:	425b      	negs	r3, r3
 800e03a:	4619      	mov	r1, r3
 800e03c:	6878      	ldr	r0, [r7, #4]
 800e03e:	f7ff ff9b 	bl	800df78 <pbuf_remove_header>
 800e042:	4603      	mov	r3, r0
 800e044:	e007      	b.n	800e056 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800e046:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800e04a:	787a      	ldrb	r2, [r7, #1]
 800e04c:	4619      	mov	r1, r3
 800e04e:	6878      	ldr	r0, [r7, #4]
 800e050:	f7ff ff1a 	bl	800de88 <pbuf_add_header_impl>
 800e054:	4603      	mov	r3, r0
  }
}
 800e056:	4618      	mov	r0, r3
 800e058:	3708      	adds	r7, #8
 800e05a:	46bd      	mov	sp, r7
 800e05c:	bd80      	pop	{r7, pc}

0800e05e <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800e05e:	b580      	push	{r7, lr}
 800e060:	b082      	sub	sp, #8
 800e062:	af00      	add	r7, sp, #0
 800e064:	6078      	str	r0, [r7, #4]
 800e066:	460b      	mov	r3, r1
 800e068:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800e06a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800e06e:	2201      	movs	r2, #1
 800e070:	4619      	mov	r1, r3
 800e072:	6878      	ldr	r0, [r7, #4]
 800e074:	f7ff ffd2 	bl	800e01c <pbuf_header_impl>
 800e078:	4603      	mov	r3, r0
}
 800e07a:	4618      	mov	r0, r3
 800e07c:	3708      	adds	r7, #8
 800e07e:	46bd      	mov	sp, r7
 800e080:	bd80      	pop	{r7, pc}
	...

0800e084 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800e084:	b580      	push	{r7, lr}
 800e086:	b088      	sub	sp, #32
 800e088:	af00      	add	r7, sp, #0
 800e08a:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d10b      	bne.n	800e0aa <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	2b00      	cmp	r3, #0
 800e096:	d106      	bne.n	800e0a6 <pbuf_free+0x22>
 800e098:	4b3b      	ldr	r3, [pc, #236]	; (800e188 <pbuf_free+0x104>)
 800e09a:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800e09e:	493b      	ldr	r1, [pc, #236]	; (800e18c <pbuf_free+0x108>)
 800e0a0:	483b      	ldr	r0, [pc, #236]	; (800e190 <pbuf_free+0x10c>)
 800e0a2:	f009 ff47 	bl	8017f34 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800e0a6:	2300      	movs	r3, #0
 800e0a8:	e069      	b.n	800e17e <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800e0aa:	2300      	movs	r3, #0
 800e0ac:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800e0ae:	e062      	b.n	800e176 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 800e0b0:	f009 fd32 	bl	8017b18 <sys_arch_protect>
 800e0b4:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	7b9b      	ldrb	r3, [r3, #14]
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d106      	bne.n	800e0cc <pbuf_free+0x48>
 800e0be:	4b32      	ldr	r3, [pc, #200]	; (800e188 <pbuf_free+0x104>)
 800e0c0:	f240 22f1 	movw	r2, #753	; 0x2f1
 800e0c4:	4933      	ldr	r1, [pc, #204]	; (800e194 <pbuf_free+0x110>)
 800e0c6:	4832      	ldr	r0, [pc, #200]	; (800e190 <pbuf_free+0x10c>)
 800e0c8:	f009 ff34 	bl	8017f34 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	7b9b      	ldrb	r3, [r3, #14]
 800e0d0:	3b01      	subs	r3, #1
 800e0d2:	b2da      	uxtb	r2, r3
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	739a      	strb	r2, [r3, #14]
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	7b9b      	ldrb	r3, [r3, #14]
 800e0dc:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 800e0de:	69b8      	ldr	r0, [r7, #24]
 800e0e0:	f009 fd28 	bl	8017b34 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800e0e4:	7dfb      	ldrb	r3, [r7, #23]
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d143      	bne.n	800e172 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	7b1b      	ldrb	r3, [r3, #12]
 800e0f4:	f003 030f 	and.w	r3, r3, #15
 800e0f8:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	7b5b      	ldrb	r3, [r3, #13]
 800e0fe:	f003 0302 	and.w	r3, r3, #2
 800e102:	2b00      	cmp	r3, #0
 800e104:	d011      	beq.n	800e12a <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800e10a:	68bb      	ldr	r3, [r7, #8]
 800e10c:	691b      	ldr	r3, [r3, #16]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d106      	bne.n	800e120 <pbuf_free+0x9c>
 800e112:	4b1d      	ldr	r3, [pc, #116]	; (800e188 <pbuf_free+0x104>)
 800e114:	f240 22ff 	movw	r2, #767	; 0x2ff
 800e118:	491f      	ldr	r1, [pc, #124]	; (800e198 <pbuf_free+0x114>)
 800e11a:	481d      	ldr	r0, [pc, #116]	; (800e190 <pbuf_free+0x10c>)
 800e11c:	f009 ff0a 	bl	8017f34 <iprintf>
        pc->custom_free_function(p);
 800e120:	68bb      	ldr	r3, [r7, #8]
 800e122:	691b      	ldr	r3, [r3, #16]
 800e124:	6878      	ldr	r0, [r7, #4]
 800e126:	4798      	blx	r3
 800e128:	e01d      	b.n	800e166 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800e12a:	7bfb      	ldrb	r3, [r7, #15]
 800e12c:	2b02      	cmp	r3, #2
 800e12e:	d104      	bne.n	800e13a <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 800e130:	6879      	ldr	r1, [r7, #4]
 800e132:	200c      	movs	r0, #12
 800e134:	f7ff f966 	bl	800d404 <memp_free>
 800e138:	e015      	b.n	800e166 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800e13a:	7bfb      	ldrb	r3, [r7, #15]
 800e13c:	2b01      	cmp	r3, #1
 800e13e:	d104      	bne.n	800e14a <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 800e140:	6879      	ldr	r1, [r7, #4]
 800e142:	200b      	movs	r0, #11
 800e144:	f7ff f95e 	bl	800d404 <memp_free>
 800e148:	e00d      	b.n	800e166 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800e14a:	7bfb      	ldrb	r3, [r7, #15]
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	d103      	bne.n	800e158 <pbuf_free+0xd4>
          mem_free(p);
 800e150:	6878      	ldr	r0, [r7, #4]
 800e152:	f7fe fde9 	bl	800cd28 <mem_free>
 800e156:	e006      	b.n	800e166 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800e158:	4b0b      	ldr	r3, [pc, #44]	; (800e188 <pbuf_free+0x104>)
 800e15a:	f240 320f 	movw	r2, #783	; 0x30f
 800e15e:	490f      	ldr	r1, [pc, #60]	; (800e19c <pbuf_free+0x118>)
 800e160:	480b      	ldr	r0, [pc, #44]	; (800e190 <pbuf_free+0x10c>)
 800e162:	f009 fee7 	bl	8017f34 <iprintf>
        }
      }
      count++;
 800e166:	7ffb      	ldrb	r3, [r7, #31]
 800e168:	3301      	adds	r3, #1
 800e16a:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 800e16c:	693b      	ldr	r3, [r7, #16]
 800e16e:	607b      	str	r3, [r7, #4]
 800e170:	e001      	b.n	800e176 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800e172:	2300      	movs	r3, #0
 800e174:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d199      	bne.n	800e0b0 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800e17c:	7ffb      	ldrb	r3, [r7, #31]
}
 800e17e:	4618      	mov	r0, r3
 800e180:	3720      	adds	r7, #32
 800e182:	46bd      	mov	sp, r7
 800e184:	bd80      	pop	{r7, pc}
 800e186:	bf00      	nop
 800e188:	08019ebc 	.word	0x08019ebc
 800e18c:	0801a020 	.word	0x0801a020
 800e190:	08019f1c 	.word	0x08019f1c
 800e194:	0801a04c 	.word	0x0801a04c
 800e198:	0801a064 	.word	0x0801a064
 800e19c:	0801a088 	.word	0x0801a088

0800e1a0 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800e1a0:	b480      	push	{r7}
 800e1a2:	b085      	sub	sp, #20
 800e1a4:	af00      	add	r7, sp, #0
 800e1a6:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800e1a8:	2300      	movs	r3, #0
 800e1aa:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800e1ac:	e005      	b.n	800e1ba <pbuf_clen+0x1a>
    ++len;
 800e1ae:	89fb      	ldrh	r3, [r7, #14]
 800e1b0:	3301      	adds	r3, #1
 800e1b2:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d1f6      	bne.n	800e1ae <pbuf_clen+0xe>
  }
  return len;
 800e1c0:	89fb      	ldrh	r3, [r7, #14]
}
 800e1c2:	4618      	mov	r0, r3
 800e1c4:	3714      	adds	r7, #20
 800e1c6:	46bd      	mov	sp, r7
 800e1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1cc:	4770      	bx	lr
	...

0800e1d0 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800e1d0:	b580      	push	{r7, lr}
 800e1d2:	b084      	sub	sp, #16
 800e1d4:	af00      	add	r7, sp, #0
 800e1d6:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d016      	beq.n	800e20c <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800e1de:	f009 fc9b 	bl	8017b18 <sys_arch_protect>
 800e1e2:	60f8      	str	r0, [r7, #12]
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	7b9b      	ldrb	r3, [r3, #14]
 800e1e8:	3301      	adds	r3, #1
 800e1ea:	b2da      	uxtb	r2, r3
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	739a      	strb	r2, [r3, #14]
 800e1f0:	68f8      	ldr	r0, [r7, #12]
 800e1f2:	f009 fc9f 	bl	8017b34 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	7b9b      	ldrb	r3, [r3, #14]
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d106      	bne.n	800e20c <pbuf_ref+0x3c>
 800e1fe:	4b05      	ldr	r3, [pc, #20]	; (800e214 <pbuf_ref+0x44>)
 800e200:	f240 3242 	movw	r2, #834	; 0x342
 800e204:	4904      	ldr	r1, [pc, #16]	; (800e218 <pbuf_ref+0x48>)
 800e206:	4805      	ldr	r0, [pc, #20]	; (800e21c <pbuf_ref+0x4c>)
 800e208:	f009 fe94 	bl	8017f34 <iprintf>
  }
}
 800e20c:	bf00      	nop
 800e20e:	3710      	adds	r7, #16
 800e210:	46bd      	mov	sp, r7
 800e212:	bd80      	pop	{r7, pc}
 800e214:	08019ebc 	.word	0x08019ebc
 800e218:	0801a09c 	.word	0x0801a09c
 800e21c:	08019f1c 	.word	0x08019f1c

0800e220 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800e220:	b580      	push	{r7, lr}
 800e222:	b084      	sub	sp, #16
 800e224:	af00      	add	r7, sp, #0
 800e226:	6078      	str	r0, [r7, #4]
 800e228:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d002      	beq.n	800e236 <pbuf_cat+0x16>
 800e230:	683b      	ldr	r3, [r7, #0]
 800e232:	2b00      	cmp	r3, #0
 800e234:	d107      	bne.n	800e246 <pbuf_cat+0x26>
 800e236:	4b20      	ldr	r3, [pc, #128]	; (800e2b8 <pbuf_cat+0x98>)
 800e238:	f240 3259 	movw	r2, #857	; 0x359
 800e23c:	491f      	ldr	r1, [pc, #124]	; (800e2bc <pbuf_cat+0x9c>)
 800e23e:	4820      	ldr	r0, [pc, #128]	; (800e2c0 <pbuf_cat+0xa0>)
 800e240:	f009 fe78 	bl	8017f34 <iprintf>
 800e244:	e034      	b.n	800e2b0 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	60fb      	str	r3, [r7, #12]
 800e24a:	e00a      	b.n	800e262 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	891a      	ldrh	r2, [r3, #8]
 800e250:	683b      	ldr	r3, [r7, #0]
 800e252:	891b      	ldrh	r3, [r3, #8]
 800e254:	4413      	add	r3, r2
 800e256:	b29a      	uxth	r2, r3
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	60fb      	str	r3, [r7, #12]
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	2b00      	cmp	r3, #0
 800e268:	d1f0      	bne.n	800e24c <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	891a      	ldrh	r2, [r3, #8]
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	895b      	ldrh	r3, [r3, #10]
 800e272:	429a      	cmp	r2, r3
 800e274:	d006      	beq.n	800e284 <pbuf_cat+0x64>
 800e276:	4b10      	ldr	r3, [pc, #64]	; (800e2b8 <pbuf_cat+0x98>)
 800e278:	f240 3262 	movw	r2, #866	; 0x362
 800e27c:	4911      	ldr	r1, [pc, #68]	; (800e2c4 <pbuf_cat+0xa4>)
 800e27e:	4810      	ldr	r0, [pc, #64]	; (800e2c0 <pbuf_cat+0xa0>)
 800e280:	f009 fe58 	bl	8017f34 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d006      	beq.n	800e29a <pbuf_cat+0x7a>
 800e28c:	4b0a      	ldr	r3, [pc, #40]	; (800e2b8 <pbuf_cat+0x98>)
 800e28e:	f240 3263 	movw	r2, #867	; 0x363
 800e292:	490d      	ldr	r1, [pc, #52]	; (800e2c8 <pbuf_cat+0xa8>)
 800e294:	480a      	ldr	r0, [pc, #40]	; (800e2c0 <pbuf_cat+0xa0>)
 800e296:	f009 fe4d 	bl	8017f34 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800e29a:	68fb      	ldr	r3, [r7, #12]
 800e29c:	891a      	ldrh	r2, [r3, #8]
 800e29e:	683b      	ldr	r3, [r7, #0]
 800e2a0:	891b      	ldrh	r3, [r3, #8]
 800e2a2:	4413      	add	r3, r2
 800e2a4:	b29a      	uxth	r2, r3
 800e2a6:	68fb      	ldr	r3, [r7, #12]
 800e2a8:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800e2aa:	68fb      	ldr	r3, [r7, #12]
 800e2ac:	683a      	ldr	r2, [r7, #0]
 800e2ae:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800e2b0:	3710      	adds	r7, #16
 800e2b2:	46bd      	mov	sp, r7
 800e2b4:	bd80      	pop	{r7, pc}
 800e2b6:	bf00      	nop
 800e2b8:	08019ebc 	.word	0x08019ebc
 800e2bc:	0801a0b0 	.word	0x0801a0b0
 800e2c0:	08019f1c 	.word	0x08019f1c
 800e2c4:	0801a0e8 	.word	0x0801a0e8
 800e2c8:	0801a118 	.word	0x0801a118

0800e2cc <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800e2cc:	b580      	push	{r7, lr}
 800e2ce:	b082      	sub	sp, #8
 800e2d0:	af00      	add	r7, sp, #0
 800e2d2:	6078      	str	r0, [r7, #4]
 800e2d4:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800e2d6:	6839      	ldr	r1, [r7, #0]
 800e2d8:	6878      	ldr	r0, [r7, #4]
 800e2da:	f7ff ffa1 	bl	800e220 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800e2de:	6838      	ldr	r0, [r7, #0]
 800e2e0:	f7ff ff76 	bl	800e1d0 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800e2e4:	bf00      	nop
 800e2e6:	3708      	adds	r7, #8
 800e2e8:	46bd      	mov	sp, r7
 800e2ea:	bd80      	pop	{r7, pc}

0800e2ec <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800e2ec:	b580      	push	{r7, lr}
 800e2ee:	b086      	sub	sp, #24
 800e2f0:	af00      	add	r7, sp, #0
 800e2f2:	6078      	str	r0, [r7, #4]
 800e2f4:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800e2f6:	2300      	movs	r3, #0
 800e2f8:	617b      	str	r3, [r7, #20]
 800e2fa:	2300      	movs	r3, #0
 800e2fc:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	2b00      	cmp	r3, #0
 800e302:	d008      	beq.n	800e316 <pbuf_copy+0x2a>
 800e304:	683b      	ldr	r3, [r7, #0]
 800e306:	2b00      	cmp	r3, #0
 800e308:	d005      	beq.n	800e316 <pbuf_copy+0x2a>
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	891a      	ldrh	r2, [r3, #8]
 800e30e:	683b      	ldr	r3, [r7, #0]
 800e310:	891b      	ldrh	r3, [r3, #8]
 800e312:	429a      	cmp	r2, r3
 800e314:	d209      	bcs.n	800e32a <pbuf_copy+0x3e>
 800e316:	4b57      	ldr	r3, [pc, #348]	; (800e474 <pbuf_copy+0x188>)
 800e318:	f240 32c9 	movw	r2, #969	; 0x3c9
 800e31c:	4956      	ldr	r1, [pc, #344]	; (800e478 <pbuf_copy+0x18c>)
 800e31e:	4857      	ldr	r0, [pc, #348]	; (800e47c <pbuf_copy+0x190>)
 800e320:	f009 fe08 	bl	8017f34 <iprintf>
 800e324:	f06f 030f 	mvn.w	r3, #15
 800e328:	e09f      	b.n	800e46a <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	895b      	ldrh	r3, [r3, #10]
 800e32e:	461a      	mov	r2, r3
 800e330:	697b      	ldr	r3, [r7, #20]
 800e332:	1ad2      	subs	r2, r2, r3
 800e334:	683b      	ldr	r3, [r7, #0]
 800e336:	895b      	ldrh	r3, [r3, #10]
 800e338:	4619      	mov	r1, r3
 800e33a:	693b      	ldr	r3, [r7, #16]
 800e33c:	1acb      	subs	r3, r1, r3
 800e33e:	429a      	cmp	r2, r3
 800e340:	d306      	bcc.n	800e350 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800e342:	683b      	ldr	r3, [r7, #0]
 800e344:	895b      	ldrh	r3, [r3, #10]
 800e346:	461a      	mov	r2, r3
 800e348:	693b      	ldr	r3, [r7, #16]
 800e34a:	1ad3      	subs	r3, r2, r3
 800e34c:	60fb      	str	r3, [r7, #12]
 800e34e:	e005      	b.n	800e35c <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	895b      	ldrh	r3, [r3, #10]
 800e354:	461a      	mov	r2, r3
 800e356:	697b      	ldr	r3, [r7, #20]
 800e358:	1ad3      	subs	r3, r2, r3
 800e35a:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	685a      	ldr	r2, [r3, #4]
 800e360:	697b      	ldr	r3, [r7, #20]
 800e362:	18d0      	adds	r0, r2, r3
 800e364:	683b      	ldr	r3, [r7, #0]
 800e366:	685a      	ldr	r2, [r3, #4]
 800e368:	693b      	ldr	r3, [r7, #16]
 800e36a:	4413      	add	r3, r2
 800e36c:	68fa      	ldr	r2, [r7, #12]
 800e36e:	4619      	mov	r1, r3
 800e370:	f009 fd20 	bl	8017db4 <memcpy>
    offset_to += len;
 800e374:	697a      	ldr	r2, [r7, #20]
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	4413      	add	r3, r2
 800e37a:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800e37c:	693a      	ldr	r2, [r7, #16]
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	4413      	add	r3, r2
 800e382:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	895b      	ldrh	r3, [r3, #10]
 800e388:	461a      	mov	r2, r3
 800e38a:	697b      	ldr	r3, [r7, #20]
 800e38c:	4293      	cmp	r3, r2
 800e38e:	d906      	bls.n	800e39e <pbuf_copy+0xb2>
 800e390:	4b38      	ldr	r3, [pc, #224]	; (800e474 <pbuf_copy+0x188>)
 800e392:	f240 32d9 	movw	r2, #985	; 0x3d9
 800e396:	493a      	ldr	r1, [pc, #232]	; (800e480 <pbuf_copy+0x194>)
 800e398:	4838      	ldr	r0, [pc, #224]	; (800e47c <pbuf_copy+0x190>)
 800e39a:	f009 fdcb 	bl	8017f34 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800e39e:	683b      	ldr	r3, [r7, #0]
 800e3a0:	895b      	ldrh	r3, [r3, #10]
 800e3a2:	461a      	mov	r2, r3
 800e3a4:	693b      	ldr	r3, [r7, #16]
 800e3a6:	4293      	cmp	r3, r2
 800e3a8:	d906      	bls.n	800e3b8 <pbuf_copy+0xcc>
 800e3aa:	4b32      	ldr	r3, [pc, #200]	; (800e474 <pbuf_copy+0x188>)
 800e3ac:	f240 32da 	movw	r2, #986	; 0x3da
 800e3b0:	4934      	ldr	r1, [pc, #208]	; (800e484 <pbuf_copy+0x198>)
 800e3b2:	4832      	ldr	r0, [pc, #200]	; (800e47c <pbuf_copy+0x190>)
 800e3b4:	f009 fdbe 	bl	8017f34 <iprintf>
    if (offset_from >= p_from->len) {
 800e3b8:	683b      	ldr	r3, [r7, #0]
 800e3ba:	895b      	ldrh	r3, [r3, #10]
 800e3bc:	461a      	mov	r2, r3
 800e3be:	693b      	ldr	r3, [r7, #16]
 800e3c0:	4293      	cmp	r3, r2
 800e3c2:	d304      	bcc.n	800e3ce <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800e3c4:	2300      	movs	r3, #0
 800e3c6:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800e3c8:	683b      	ldr	r3, [r7, #0]
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	895b      	ldrh	r3, [r3, #10]
 800e3d2:	461a      	mov	r2, r3
 800e3d4:	697b      	ldr	r3, [r7, #20]
 800e3d6:	4293      	cmp	r3, r2
 800e3d8:	d114      	bne.n	800e404 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800e3da:	2300      	movs	r3, #0
 800e3dc:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d10c      	bne.n	800e404 <pbuf_copy+0x118>
 800e3ea:	683b      	ldr	r3, [r7, #0]
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d009      	beq.n	800e404 <pbuf_copy+0x118>
 800e3f0:	4b20      	ldr	r3, [pc, #128]	; (800e474 <pbuf_copy+0x188>)
 800e3f2:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 800e3f6:	4924      	ldr	r1, [pc, #144]	; (800e488 <pbuf_copy+0x19c>)
 800e3f8:	4820      	ldr	r0, [pc, #128]	; (800e47c <pbuf_copy+0x190>)
 800e3fa:	f009 fd9b 	bl	8017f34 <iprintf>
 800e3fe:	f06f 030f 	mvn.w	r3, #15
 800e402:	e032      	b.n	800e46a <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800e404:	683b      	ldr	r3, [r7, #0]
 800e406:	2b00      	cmp	r3, #0
 800e408:	d013      	beq.n	800e432 <pbuf_copy+0x146>
 800e40a:	683b      	ldr	r3, [r7, #0]
 800e40c:	895a      	ldrh	r2, [r3, #10]
 800e40e:	683b      	ldr	r3, [r7, #0]
 800e410:	891b      	ldrh	r3, [r3, #8]
 800e412:	429a      	cmp	r2, r3
 800e414:	d10d      	bne.n	800e432 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800e416:	683b      	ldr	r3, [r7, #0]
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d009      	beq.n	800e432 <pbuf_copy+0x146>
 800e41e:	4b15      	ldr	r3, [pc, #84]	; (800e474 <pbuf_copy+0x188>)
 800e420:	f240 32e9 	movw	r2, #1001	; 0x3e9
 800e424:	4919      	ldr	r1, [pc, #100]	; (800e48c <pbuf_copy+0x1a0>)
 800e426:	4815      	ldr	r0, [pc, #84]	; (800e47c <pbuf_copy+0x190>)
 800e428:	f009 fd84 	bl	8017f34 <iprintf>
 800e42c:	f06f 0305 	mvn.w	r3, #5
 800e430:	e01b      	b.n	800e46a <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	2b00      	cmp	r3, #0
 800e436:	d013      	beq.n	800e460 <pbuf_copy+0x174>
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	895a      	ldrh	r2, [r3, #10]
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	891b      	ldrh	r3, [r3, #8]
 800e440:	429a      	cmp	r2, r3
 800e442:	d10d      	bne.n	800e460 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	681b      	ldr	r3, [r3, #0]
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d009      	beq.n	800e460 <pbuf_copy+0x174>
 800e44c:	4b09      	ldr	r3, [pc, #36]	; (800e474 <pbuf_copy+0x188>)
 800e44e:	f240 32ee 	movw	r2, #1006	; 0x3ee
 800e452:	490e      	ldr	r1, [pc, #56]	; (800e48c <pbuf_copy+0x1a0>)
 800e454:	4809      	ldr	r0, [pc, #36]	; (800e47c <pbuf_copy+0x190>)
 800e456:	f009 fd6d 	bl	8017f34 <iprintf>
 800e45a:	f06f 0305 	mvn.w	r3, #5
 800e45e:	e004      	b.n	800e46a <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800e460:	683b      	ldr	r3, [r7, #0]
 800e462:	2b00      	cmp	r3, #0
 800e464:	f47f af61 	bne.w	800e32a <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800e468:	2300      	movs	r3, #0
}
 800e46a:	4618      	mov	r0, r3
 800e46c:	3718      	adds	r7, #24
 800e46e:	46bd      	mov	sp, r7
 800e470:	bd80      	pop	{r7, pc}
 800e472:	bf00      	nop
 800e474:	08019ebc 	.word	0x08019ebc
 800e478:	0801a164 	.word	0x0801a164
 800e47c:	08019f1c 	.word	0x08019f1c
 800e480:	0801a194 	.word	0x0801a194
 800e484:	0801a1ac 	.word	0x0801a1ac
 800e488:	0801a1c8 	.word	0x0801a1c8
 800e48c:	0801a1d8 	.word	0x0801a1d8

0800e490 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800e490:	b580      	push	{r7, lr}
 800e492:	b088      	sub	sp, #32
 800e494:	af00      	add	r7, sp, #0
 800e496:	60f8      	str	r0, [r7, #12]
 800e498:	60b9      	str	r1, [r7, #8]
 800e49a:	4611      	mov	r1, r2
 800e49c:	461a      	mov	r2, r3
 800e49e:	460b      	mov	r3, r1
 800e4a0:	80fb      	strh	r3, [r7, #6]
 800e4a2:	4613      	mov	r3, r2
 800e4a4:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800e4a6:	2300      	movs	r3, #0
 800e4a8:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800e4aa:	2300      	movs	r3, #0
 800e4ac:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d108      	bne.n	800e4c6 <pbuf_copy_partial+0x36>
 800e4b4:	4b2b      	ldr	r3, [pc, #172]	; (800e564 <pbuf_copy_partial+0xd4>)
 800e4b6:	f240 420a 	movw	r2, #1034	; 0x40a
 800e4ba:	492b      	ldr	r1, [pc, #172]	; (800e568 <pbuf_copy_partial+0xd8>)
 800e4bc:	482b      	ldr	r0, [pc, #172]	; (800e56c <pbuf_copy_partial+0xdc>)
 800e4be:	f009 fd39 	bl	8017f34 <iprintf>
 800e4c2:	2300      	movs	r3, #0
 800e4c4:	e04a      	b.n	800e55c <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800e4c6:	68bb      	ldr	r3, [r7, #8]
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d108      	bne.n	800e4de <pbuf_copy_partial+0x4e>
 800e4cc:	4b25      	ldr	r3, [pc, #148]	; (800e564 <pbuf_copy_partial+0xd4>)
 800e4ce:	f240 420b 	movw	r2, #1035	; 0x40b
 800e4d2:	4927      	ldr	r1, [pc, #156]	; (800e570 <pbuf_copy_partial+0xe0>)
 800e4d4:	4825      	ldr	r0, [pc, #148]	; (800e56c <pbuf_copy_partial+0xdc>)
 800e4d6:	f009 fd2d 	bl	8017f34 <iprintf>
 800e4da:	2300      	movs	r3, #0
 800e4dc:	e03e      	b.n	800e55c <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	61fb      	str	r3, [r7, #28]
 800e4e2:	e034      	b.n	800e54e <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800e4e4:	88bb      	ldrh	r3, [r7, #4]
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d00a      	beq.n	800e500 <pbuf_copy_partial+0x70>
 800e4ea:	69fb      	ldr	r3, [r7, #28]
 800e4ec:	895b      	ldrh	r3, [r3, #10]
 800e4ee:	88ba      	ldrh	r2, [r7, #4]
 800e4f0:	429a      	cmp	r2, r3
 800e4f2:	d305      	bcc.n	800e500 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800e4f4:	69fb      	ldr	r3, [r7, #28]
 800e4f6:	895b      	ldrh	r3, [r3, #10]
 800e4f8:	88ba      	ldrh	r2, [r7, #4]
 800e4fa:	1ad3      	subs	r3, r2, r3
 800e4fc:	80bb      	strh	r3, [r7, #4]
 800e4fe:	e023      	b.n	800e548 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800e500:	69fb      	ldr	r3, [r7, #28]
 800e502:	895a      	ldrh	r2, [r3, #10]
 800e504:	88bb      	ldrh	r3, [r7, #4]
 800e506:	1ad3      	subs	r3, r2, r3
 800e508:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800e50a:	8b3a      	ldrh	r2, [r7, #24]
 800e50c:	88fb      	ldrh	r3, [r7, #6]
 800e50e:	429a      	cmp	r2, r3
 800e510:	d901      	bls.n	800e516 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800e512:	88fb      	ldrh	r3, [r7, #6]
 800e514:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800e516:	8b7b      	ldrh	r3, [r7, #26]
 800e518:	68ba      	ldr	r2, [r7, #8]
 800e51a:	18d0      	adds	r0, r2, r3
 800e51c:	69fb      	ldr	r3, [r7, #28]
 800e51e:	685a      	ldr	r2, [r3, #4]
 800e520:	88bb      	ldrh	r3, [r7, #4]
 800e522:	4413      	add	r3, r2
 800e524:	8b3a      	ldrh	r2, [r7, #24]
 800e526:	4619      	mov	r1, r3
 800e528:	f009 fc44 	bl	8017db4 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800e52c:	8afa      	ldrh	r2, [r7, #22]
 800e52e:	8b3b      	ldrh	r3, [r7, #24]
 800e530:	4413      	add	r3, r2
 800e532:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800e534:	8b7a      	ldrh	r2, [r7, #26]
 800e536:	8b3b      	ldrh	r3, [r7, #24]
 800e538:	4413      	add	r3, r2
 800e53a:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800e53c:	88fa      	ldrh	r2, [r7, #6]
 800e53e:	8b3b      	ldrh	r3, [r7, #24]
 800e540:	1ad3      	subs	r3, r2, r3
 800e542:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800e544:	2300      	movs	r3, #0
 800e546:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800e548:	69fb      	ldr	r3, [r7, #28]
 800e54a:	681b      	ldr	r3, [r3, #0]
 800e54c:	61fb      	str	r3, [r7, #28]
 800e54e:	88fb      	ldrh	r3, [r7, #6]
 800e550:	2b00      	cmp	r3, #0
 800e552:	d002      	beq.n	800e55a <pbuf_copy_partial+0xca>
 800e554:	69fb      	ldr	r3, [r7, #28]
 800e556:	2b00      	cmp	r3, #0
 800e558:	d1c4      	bne.n	800e4e4 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800e55a:	8afb      	ldrh	r3, [r7, #22]
}
 800e55c:	4618      	mov	r0, r3
 800e55e:	3720      	adds	r7, #32
 800e560:	46bd      	mov	sp, r7
 800e562:	bd80      	pop	{r7, pc}
 800e564:	08019ebc 	.word	0x08019ebc
 800e568:	0801a204 	.word	0x0801a204
 800e56c:	08019f1c 	.word	0x08019f1c
 800e570:	0801a224 	.word	0x0801a224

0800e574 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800e574:	b580      	push	{r7, lr}
 800e576:	b084      	sub	sp, #16
 800e578:	af00      	add	r7, sp, #0
 800e57a:	4603      	mov	r3, r0
 800e57c:	603a      	str	r2, [r7, #0]
 800e57e:	71fb      	strb	r3, [r7, #7]
 800e580:	460b      	mov	r3, r1
 800e582:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800e584:	683b      	ldr	r3, [r7, #0]
 800e586:	8919      	ldrh	r1, [r3, #8]
 800e588:	88ba      	ldrh	r2, [r7, #4]
 800e58a:	79fb      	ldrb	r3, [r7, #7]
 800e58c:	4618      	mov	r0, r3
 800e58e:	f7ff fa95 	bl	800dabc <pbuf_alloc>
 800e592:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	2b00      	cmp	r3, #0
 800e598:	d101      	bne.n	800e59e <pbuf_clone+0x2a>
    return NULL;
 800e59a:	2300      	movs	r3, #0
 800e59c:	e011      	b.n	800e5c2 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800e59e:	6839      	ldr	r1, [r7, #0]
 800e5a0:	68f8      	ldr	r0, [r7, #12]
 800e5a2:	f7ff fea3 	bl	800e2ec <pbuf_copy>
 800e5a6:	4603      	mov	r3, r0
 800e5a8:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800e5aa:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d006      	beq.n	800e5c0 <pbuf_clone+0x4c>
 800e5b2:	4b06      	ldr	r3, [pc, #24]	; (800e5cc <pbuf_clone+0x58>)
 800e5b4:	f240 5224 	movw	r2, #1316	; 0x524
 800e5b8:	4905      	ldr	r1, [pc, #20]	; (800e5d0 <pbuf_clone+0x5c>)
 800e5ba:	4806      	ldr	r0, [pc, #24]	; (800e5d4 <pbuf_clone+0x60>)
 800e5bc:	f009 fcba 	bl	8017f34 <iprintf>
  return q;
 800e5c0:	68fb      	ldr	r3, [r7, #12]
}
 800e5c2:	4618      	mov	r0, r3
 800e5c4:	3710      	adds	r7, #16
 800e5c6:	46bd      	mov	sp, r7
 800e5c8:	bd80      	pop	{r7, pc}
 800e5ca:	bf00      	nop
 800e5cc:	08019ebc 	.word	0x08019ebc
 800e5d0:	0801a330 	.word	0x0801a330
 800e5d4:	08019f1c 	.word	0x08019f1c

0800e5d8 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800e5d8:	b580      	push	{r7, lr}
 800e5da:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800e5dc:	f009 fcc2 	bl	8017f64 <rand>
 800e5e0:	4603      	mov	r3, r0
 800e5e2:	b29b      	uxth	r3, r3
 800e5e4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800e5e8:	b29b      	uxth	r3, r3
 800e5ea:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800e5ee:	b29a      	uxth	r2, r3
 800e5f0:	4b01      	ldr	r3, [pc, #4]	; (800e5f8 <tcp_init+0x20>)
 800e5f2:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800e5f4:	bf00      	nop
 800e5f6:	bd80      	pop	{r7, pc}
 800e5f8:	20000014 	.word	0x20000014

0800e5fc <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800e5fc:	b580      	push	{r7, lr}
 800e5fe:	b082      	sub	sp, #8
 800e600:	af00      	add	r7, sp, #0
 800e602:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	7d1b      	ldrb	r3, [r3, #20]
 800e608:	2b01      	cmp	r3, #1
 800e60a:	d105      	bne.n	800e618 <tcp_free+0x1c>
 800e60c:	4b06      	ldr	r3, [pc, #24]	; (800e628 <tcp_free+0x2c>)
 800e60e:	22d4      	movs	r2, #212	; 0xd4
 800e610:	4906      	ldr	r1, [pc, #24]	; (800e62c <tcp_free+0x30>)
 800e612:	4807      	ldr	r0, [pc, #28]	; (800e630 <tcp_free+0x34>)
 800e614:	f009 fc8e 	bl	8017f34 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800e618:	6879      	ldr	r1, [r7, #4]
 800e61a:	2001      	movs	r0, #1
 800e61c:	f7fe fef2 	bl	800d404 <memp_free>
}
 800e620:	bf00      	nop
 800e622:	3708      	adds	r7, #8
 800e624:	46bd      	mov	sp, r7
 800e626:	bd80      	pop	{r7, pc}
 800e628:	0801a3bc 	.word	0x0801a3bc
 800e62c:	0801a3ec 	.word	0x0801a3ec
 800e630:	0801a400 	.word	0x0801a400

0800e634 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800e634:	b580      	push	{r7, lr}
 800e636:	b082      	sub	sp, #8
 800e638:	af00      	add	r7, sp, #0
 800e63a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	7d1b      	ldrb	r3, [r3, #20]
 800e640:	2b01      	cmp	r3, #1
 800e642:	d105      	bne.n	800e650 <tcp_free_listen+0x1c>
 800e644:	4b06      	ldr	r3, [pc, #24]	; (800e660 <tcp_free_listen+0x2c>)
 800e646:	22df      	movs	r2, #223	; 0xdf
 800e648:	4906      	ldr	r1, [pc, #24]	; (800e664 <tcp_free_listen+0x30>)
 800e64a:	4807      	ldr	r0, [pc, #28]	; (800e668 <tcp_free_listen+0x34>)
 800e64c:	f009 fc72 	bl	8017f34 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800e650:	6879      	ldr	r1, [r7, #4]
 800e652:	2002      	movs	r0, #2
 800e654:	f7fe fed6 	bl	800d404 <memp_free>
}
 800e658:	bf00      	nop
 800e65a:	3708      	adds	r7, #8
 800e65c:	46bd      	mov	sp, r7
 800e65e:	bd80      	pop	{r7, pc}
 800e660:	0801a3bc 	.word	0x0801a3bc
 800e664:	0801a428 	.word	0x0801a428
 800e668:	0801a400 	.word	0x0801a400

0800e66c <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800e66c:	b580      	push	{r7, lr}
 800e66e:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800e670:	f000 ffdc 	bl	800f62c <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800e674:	4b07      	ldr	r3, [pc, #28]	; (800e694 <tcp_tmr+0x28>)
 800e676:	781b      	ldrb	r3, [r3, #0]
 800e678:	3301      	adds	r3, #1
 800e67a:	b2da      	uxtb	r2, r3
 800e67c:	4b05      	ldr	r3, [pc, #20]	; (800e694 <tcp_tmr+0x28>)
 800e67e:	701a      	strb	r2, [r3, #0]
 800e680:	4b04      	ldr	r3, [pc, #16]	; (800e694 <tcp_tmr+0x28>)
 800e682:	781b      	ldrb	r3, [r3, #0]
 800e684:	f003 0301 	and.w	r3, r3, #1
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d001      	beq.n	800e690 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800e68c:	f000 fc8e 	bl	800efac <tcp_slowtmr>
  }
}
 800e690:	bf00      	nop
 800e692:	bd80      	pop	{r7, pc}
 800e694:	20006845 	.word	0x20006845

0800e698 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800e698:	b580      	push	{r7, lr}
 800e69a:	b084      	sub	sp, #16
 800e69c:	af00      	add	r7, sp, #0
 800e69e:	6078      	str	r0, [r7, #4]
 800e6a0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800e6a2:	683b      	ldr	r3, [r7, #0]
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	d105      	bne.n	800e6b4 <tcp_remove_listener+0x1c>
 800e6a8:	4b0d      	ldr	r3, [pc, #52]	; (800e6e0 <tcp_remove_listener+0x48>)
 800e6aa:	22ff      	movs	r2, #255	; 0xff
 800e6ac:	490d      	ldr	r1, [pc, #52]	; (800e6e4 <tcp_remove_listener+0x4c>)
 800e6ae:	480e      	ldr	r0, [pc, #56]	; (800e6e8 <tcp_remove_listener+0x50>)
 800e6b0:	f009 fc40 	bl	8017f34 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	60fb      	str	r3, [r7, #12]
 800e6b8:	e00a      	b.n	800e6d0 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e6be:	683a      	ldr	r2, [r7, #0]
 800e6c0:	429a      	cmp	r2, r3
 800e6c2:	d102      	bne.n	800e6ca <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	2200      	movs	r2, #0
 800e6c8:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800e6ca:	68fb      	ldr	r3, [r7, #12]
 800e6cc:	68db      	ldr	r3, [r3, #12]
 800e6ce:	60fb      	str	r3, [r7, #12]
 800e6d0:	68fb      	ldr	r3, [r7, #12]
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d1f1      	bne.n	800e6ba <tcp_remove_listener+0x22>
    }
  }
}
 800e6d6:	bf00      	nop
 800e6d8:	bf00      	nop
 800e6da:	3710      	adds	r7, #16
 800e6dc:	46bd      	mov	sp, r7
 800e6de:	bd80      	pop	{r7, pc}
 800e6e0:	0801a3bc 	.word	0x0801a3bc
 800e6e4:	0801a444 	.word	0x0801a444
 800e6e8:	0801a400 	.word	0x0801a400

0800e6ec <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800e6ec:	b580      	push	{r7, lr}
 800e6ee:	b084      	sub	sp, #16
 800e6f0:	af00      	add	r7, sp, #0
 800e6f2:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d106      	bne.n	800e708 <tcp_listen_closed+0x1c>
 800e6fa:	4b14      	ldr	r3, [pc, #80]	; (800e74c <tcp_listen_closed+0x60>)
 800e6fc:	f240 1211 	movw	r2, #273	; 0x111
 800e700:	4913      	ldr	r1, [pc, #76]	; (800e750 <tcp_listen_closed+0x64>)
 800e702:	4814      	ldr	r0, [pc, #80]	; (800e754 <tcp_listen_closed+0x68>)
 800e704:	f009 fc16 	bl	8017f34 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	7d1b      	ldrb	r3, [r3, #20]
 800e70c:	2b01      	cmp	r3, #1
 800e70e:	d006      	beq.n	800e71e <tcp_listen_closed+0x32>
 800e710:	4b0e      	ldr	r3, [pc, #56]	; (800e74c <tcp_listen_closed+0x60>)
 800e712:	f44f 7289 	mov.w	r2, #274	; 0x112
 800e716:	4910      	ldr	r1, [pc, #64]	; (800e758 <tcp_listen_closed+0x6c>)
 800e718:	480e      	ldr	r0, [pc, #56]	; (800e754 <tcp_listen_closed+0x68>)
 800e71a:	f009 fc0b 	bl	8017f34 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800e71e:	2301      	movs	r3, #1
 800e720:	60fb      	str	r3, [r7, #12]
 800e722:	e00b      	b.n	800e73c <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800e724:	4a0d      	ldr	r2, [pc, #52]	; (800e75c <tcp_listen_closed+0x70>)
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	6879      	ldr	r1, [r7, #4]
 800e730:	4618      	mov	r0, r3
 800e732:	f7ff ffb1 	bl	800e698 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	3301      	adds	r3, #1
 800e73a:	60fb      	str	r3, [r7, #12]
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	2b03      	cmp	r3, #3
 800e740:	d9f0      	bls.n	800e724 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800e742:	bf00      	nop
 800e744:	bf00      	nop
 800e746:	3710      	adds	r7, #16
 800e748:	46bd      	mov	sp, r7
 800e74a:	bd80      	pop	{r7, pc}
 800e74c:	0801a3bc 	.word	0x0801a3bc
 800e750:	0801a46c 	.word	0x0801a46c
 800e754:	0801a400 	.word	0x0801a400
 800e758:	0801a478 	.word	0x0801a478
 800e75c:	0801c3dc 	.word	0x0801c3dc

0800e760 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800e760:	b5b0      	push	{r4, r5, r7, lr}
 800e762:	b088      	sub	sp, #32
 800e764:	af04      	add	r7, sp, #16
 800e766:	6078      	str	r0, [r7, #4]
 800e768:	460b      	mov	r3, r1
 800e76a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d106      	bne.n	800e780 <tcp_close_shutdown+0x20>
 800e772:	4b63      	ldr	r3, [pc, #396]	; (800e900 <tcp_close_shutdown+0x1a0>)
 800e774:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800e778:	4962      	ldr	r1, [pc, #392]	; (800e904 <tcp_close_shutdown+0x1a4>)
 800e77a:	4863      	ldr	r0, [pc, #396]	; (800e908 <tcp_close_shutdown+0x1a8>)
 800e77c:	f009 fbda 	bl	8017f34 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800e780:	78fb      	ldrb	r3, [r7, #3]
 800e782:	2b00      	cmp	r3, #0
 800e784:	d066      	beq.n	800e854 <tcp_close_shutdown+0xf4>
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	7d1b      	ldrb	r3, [r3, #20]
 800e78a:	2b04      	cmp	r3, #4
 800e78c:	d003      	beq.n	800e796 <tcp_close_shutdown+0x36>
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	7d1b      	ldrb	r3, [r3, #20]
 800e792:	2b07      	cmp	r3, #7
 800e794:	d15e      	bne.n	800e854 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d104      	bne.n	800e7a8 <tcp_close_shutdown+0x48>
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e7a2:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800e7a6:	d055      	beq.n	800e854 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	8b5b      	ldrh	r3, [r3, #26]
 800e7ac:	f003 0310 	and.w	r3, r3, #16
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d106      	bne.n	800e7c2 <tcp_close_shutdown+0x62>
 800e7b4:	4b52      	ldr	r3, [pc, #328]	; (800e900 <tcp_close_shutdown+0x1a0>)
 800e7b6:	f44f 72b2 	mov.w	r2, #356	; 0x164
 800e7ba:	4954      	ldr	r1, [pc, #336]	; (800e90c <tcp_close_shutdown+0x1ac>)
 800e7bc:	4852      	ldr	r0, [pc, #328]	; (800e908 <tcp_close_shutdown+0x1a8>)
 800e7be:	f009 fbb9 	bl	8017f34 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800e7ca:	687d      	ldr	r5, [r7, #4]
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	3304      	adds	r3, #4
 800e7d0:	687a      	ldr	r2, [r7, #4]
 800e7d2:	8ad2      	ldrh	r2, [r2, #22]
 800e7d4:	6879      	ldr	r1, [r7, #4]
 800e7d6:	8b09      	ldrh	r1, [r1, #24]
 800e7d8:	9102      	str	r1, [sp, #8]
 800e7da:	9201      	str	r2, [sp, #4]
 800e7dc:	9300      	str	r3, [sp, #0]
 800e7de:	462b      	mov	r3, r5
 800e7e0:	4622      	mov	r2, r4
 800e7e2:	4601      	mov	r1, r0
 800e7e4:	6878      	ldr	r0, [r7, #4]
 800e7e6:	f005 fced 	bl	80141c4 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800e7ea:	6878      	ldr	r0, [r7, #4]
 800e7ec:	f001 face 	bl	800fd8c <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800e7f0:	4b47      	ldr	r3, [pc, #284]	; (800e910 <tcp_close_shutdown+0x1b0>)
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	687a      	ldr	r2, [r7, #4]
 800e7f6:	429a      	cmp	r2, r3
 800e7f8:	d105      	bne.n	800e806 <tcp_close_shutdown+0xa6>
 800e7fa:	4b45      	ldr	r3, [pc, #276]	; (800e910 <tcp_close_shutdown+0x1b0>)
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	68db      	ldr	r3, [r3, #12]
 800e800:	4a43      	ldr	r2, [pc, #268]	; (800e910 <tcp_close_shutdown+0x1b0>)
 800e802:	6013      	str	r3, [r2, #0]
 800e804:	e013      	b.n	800e82e <tcp_close_shutdown+0xce>
 800e806:	4b42      	ldr	r3, [pc, #264]	; (800e910 <tcp_close_shutdown+0x1b0>)
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	60fb      	str	r3, [r7, #12]
 800e80c:	e00c      	b.n	800e828 <tcp_close_shutdown+0xc8>
 800e80e:	68fb      	ldr	r3, [r7, #12]
 800e810:	68db      	ldr	r3, [r3, #12]
 800e812:	687a      	ldr	r2, [r7, #4]
 800e814:	429a      	cmp	r2, r3
 800e816:	d104      	bne.n	800e822 <tcp_close_shutdown+0xc2>
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	68da      	ldr	r2, [r3, #12]
 800e81c:	68fb      	ldr	r3, [r7, #12]
 800e81e:	60da      	str	r2, [r3, #12]
 800e820:	e005      	b.n	800e82e <tcp_close_shutdown+0xce>
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	68db      	ldr	r3, [r3, #12]
 800e826:	60fb      	str	r3, [r7, #12]
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	d1ef      	bne.n	800e80e <tcp_close_shutdown+0xae>
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	2200      	movs	r2, #0
 800e832:	60da      	str	r2, [r3, #12]
 800e834:	4b37      	ldr	r3, [pc, #220]	; (800e914 <tcp_close_shutdown+0x1b4>)
 800e836:	2201      	movs	r2, #1
 800e838:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800e83a:	4b37      	ldr	r3, [pc, #220]	; (800e918 <tcp_close_shutdown+0x1b8>)
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	687a      	ldr	r2, [r7, #4]
 800e840:	429a      	cmp	r2, r3
 800e842:	d102      	bne.n	800e84a <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800e844:	f003 ff62 	bl	801270c <tcp_trigger_input_pcb_close>
 800e848:	e002      	b.n	800e850 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800e84a:	6878      	ldr	r0, [r7, #4]
 800e84c:	f7ff fed6 	bl	800e5fc <tcp_free>
      }
      return ERR_OK;
 800e850:	2300      	movs	r3, #0
 800e852:	e050      	b.n	800e8f6 <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	7d1b      	ldrb	r3, [r3, #20]
 800e858:	2b02      	cmp	r3, #2
 800e85a:	d03b      	beq.n	800e8d4 <tcp_close_shutdown+0x174>
 800e85c:	2b02      	cmp	r3, #2
 800e85e:	dc44      	bgt.n	800e8ea <tcp_close_shutdown+0x18a>
 800e860:	2b00      	cmp	r3, #0
 800e862:	d002      	beq.n	800e86a <tcp_close_shutdown+0x10a>
 800e864:	2b01      	cmp	r3, #1
 800e866:	d02a      	beq.n	800e8be <tcp_close_shutdown+0x15e>
 800e868:	e03f      	b.n	800e8ea <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	8adb      	ldrh	r3, [r3, #22]
 800e86e:	2b00      	cmp	r3, #0
 800e870:	d021      	beq.n	800e8b6 <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800e872:	4b2a      	ldr	r3, [pc, #168]	; (800e91c <tcp_close_shutdown+0x1bc>)
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	687a      	ldr	r2, [r7, #4]
 800e878:	429a      	cmp	r2, r3
 800e87a:	d105      	bne.n	800e888 <tcp_close_shutdown+0x128>
 800e87c:	4b27      	ldr	r3, [pc, #156]	; (800e91c <tcp_close_shutdown+0x1bc>)
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	68db      	ldr	r3, [r3, #12]
 800e882:	4a26      	ldr	r2, [pc, #152]	; (800e91c <tcp_close_shutdown+0x1bc>)
 800e884:	6013      	str	r3, [r2, #0]
 800e886:	e013      	b.n	800e8b0 <tcp_close_shutdown+0x150>
 800e888:	4b24      	ldr	r3, [pc, #144]	; (800e91c <tcp_close_shutdown+0x1bc>)
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	60bb      	str	r3, [r7, #8]
 800e88e:	e00c      	b.n	800e8aa <tcp_close_shutdown+0x14a>
 800e890:	68bb      	ldr	r3, [r7, #8]
 800e892:	68db      	ldr	r3, [r3, #12]
 800e894:	687a      	ldr	r2, [r7, #4]
 800e896:	429a      	cmp	r2, r3
 800e898:	d104      	bne.n	800e8a4 <tcp_close_shutdown+0x144>
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	68da      	ldr	r2, [r3, #12]
 800e89e:	68bb      	ldr	r3, [r7, #8]
 800e8a0:	60da      	str	r2, [r3, #12]
 800e8a2:	e005      	b.n	800e8b0 <tcp_close_shutdown+0x150>
 800e8a4:	68bb      	ldr	r3, [r7, #8]
 800e8a6:	68db      	ldr	r3, [r3, #12]
 800e8a8:	60bb      	str	r3, [r7, #8]
 800e8aa:	68bb      	ldr	r3, [r7, #8]
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d1ef      	bne.n	800e890 <tcp_close_shutdown+0x130>
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	2200      	movs	r2, #0
 800e8b4:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800e8b6:	6878      	ldr	r0, [r7, #4]
 800e8b8:	f7ff fea0 	bl	800e5fc <tcp_free>
      break;
 800e8bc:	e01a      	b.n	800e8f4 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800e8be:	6878      	ldr	r0, [r7, #4]
 800e8c0:	f7ff ff14 	bl	800e6ec <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800e8c4:	6879      	ldr	r1, [r7, #4]
 800e8c6:	4816      	ldr	r0, [pc, #88]	; (800e920 <tcp_close_shutdown+0x1c0>)
 800e8c8:	f001 fab0 	bl	800fe2c <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800e8cc:	6878      	ldr	r0, [r7, #4]
 800e8ce:	f7ff feb1 	bl	800e634 <tcp_free_listen>
      break;
 800e8d2:	e00f      	b.n	800e8f4 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800e8d4:	6879      	ldr	r1, [r7, #4]
 800e8d6:	480e      	ldr	r0, [pc, #56]	; (800e910 <tcp_close_shutdown+0x1b0>)
 800e8d8:	f001 faa8 	bl	800fe2c <tcp_pcb_remove>
 800e8dc:	4b0d      	ldr	r3, [pc, #52]	; (800e914 <tcp_close_shutdown+0x1b4>)
 800e8de:	2201      	movs	r2, #1
 800e8e0:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800e8e2:	6878      	ldr	r0, [r7, #4]
 800e8e4:	f7ff fe8a 	bl	800e5fc <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800e8e8:	e004      	b.n	800e8f4 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800e8ea:	6878      	ldr	r0, [r7, #4]
 800e8ec:	f000 f81a 	bl	800e924 <tcp_close_shutdown_fin>
 800e8f0:	4603      	mov	r3, r0
 800e8f2:	e000      	b.n	800e8f6 <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800e8f4:	2300      	movs	r3, #0
}
 800e8f6:	4618      	mov	r0, r3
 800e8f8:	3710      	adds	r7, #16
 800e8fa:	46bd      	mov	sp, r7
 800e8fc:	bdb0      	pop	{r4, r5, r7, pc}
 800e8fe:	bf00      	nop
 800e900:	0801a3bc 	.word	0x0801a3bc
 800e904:	0801a490 	.word	0x0801a490
 800e908:	0801a400 	.word	0x0801a400
 800e90c:	0801a4b0 	.word	0x0801a4b0
 800e910:	2000d784 	.word	0x2000d784
 800e914:	2000d780 	.word	0x2000d780
 800e918:	2000d798 	.word	0x2000d798
 800e91c:	2000d790 	.word	0x2000d790
 800e920:	2000d78c 	.word	0x2000d78c

0800e924 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800e924:	b580      	push	{r7, lr}
 800e926:	b084      	sub	sp, #16
 800e928:	af00      	add	r7, sp, #0
 800e92a:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d106      	bne.n	800e940 <tcp_close_shutdown_fin+0x1c>
 800e932:	4b2e      	ldr	r3, [pc, #184]	; (800e9ec <tcp_close_shutdown_fin+0xc8>)
 800e934:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 800e938:	492d      	ldr	r1, [pc, #180]	; (800e9f0 <tcp_close_shutdown_fin+0xcc>)
 800e93a:	482e      	ldr	r0, [pc, #184]	; (800e9f4 <tcp_close_shutdown_fin+0xd0>)
 800e93c:	f009 fafa 	bl	8017f34 <iprintf>

  switch (pcb->state) {
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	7d1b      	ldrb	r3, [r3, #20]
 800e944:	2b07      	cmp	r3, #7
 800e946:	d020      	beq.n	800e98a <tcp_close_shutdown_fin+0x66>
 800e948:	2b07      	cmp	r3, #7
 800e94a:	dc2b      	bgt.n	800e9a4 <tcp_close_shutdown_fin+0x80>
 800e94c:	2b03      	cmp	r3, #3
 800e94e:	d002      	beq.n	800e956 <tcp_close_shutdown_fin+0x32>
 800e950:	2b04      	cmp	r3, #4
 800e952:	d00d      	beq.n	800e970 <tcp_close_shutdown_fin+0x4c>
 800e954:	e026      	b.n	800e9a4 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800e956:	6878      	ldr	r0, [r7, #4]
 800e958:	f004 fd42 	bl	80133e0 <tcp_send_fin>
 800e95c:	4603      	mov	r3, r0
 800e95e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800e960:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e964:	2b00      	cmp	r3, #0
 800e966:	d11f      	bne.n	800e9a8 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	2205      	movs	r2, #5
 800e96c:	751a      	strb	r2, [r3, #20]
      }
      break;
 800e96e:	e01b      	b.n	800e9a8 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800e970:	6878      	ldr	r0, [r7, #4]
 800e972:	f004 fd35 	bl	80133e0 <tcp_send_fin>
 800e976:	4603      	mov	r3, r0
 800e978:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800e97a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e97e:	2b00      	cmp	r3, #0
 800e980:	d114      	bne.n	800e9ac <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	2205      	movs	r2, #5
 800e986:	751a      	strb	r2, [r3, #20]
      }
      break;
 800e988:	e010      	b.n	800e9ac <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800e98a:	6878      	ldr	r0, [r7, #4]
 800e98c:	f004 fd28 	bl	80133e0 <tcp_send_fin>
 800e990:	4603      	mov	r3, r0
 800e992:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800e994:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d109      	bne.n	800e9b0 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	2209      	movs	r2, #9
 800e9a0:	751a      	strb	r2, [r3, #20]
      }
      break;
 800e9a2:	e005      	b.n	800e9b0 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800e9a4:	2300      	movs	r3, #0
 800e9a6:	e01c      	b.n	800e9e2 <tcp_close_shutdown_fin+0xbe>
      break;
 800e9a8:	bf00      	nop
 800e9aa:	e002      	b.n	800e9b2 <tcp_close_shutdown_fin+0x8e>
      break;
 800e9ac:	bf00      	nop
 800e9ae:	e000      	b.n	800e9b2 <tcp_close_shutdown_fin+0x8e>
      break;
 800e9b0:	bf00      	nop
  }

  if (err == ERR_OK) {
 800e9b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d103      	bne.n	800e9c2 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800e9ba:	6878      	ldr	r0, [r7, #4]
 800e9bc:	f004 fe4e 	bl	801365c <tcp_output>
 800e9c0:	e00d      	b.n	800e9de <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800e9c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e9c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9ca:	d108      	bne.n	800e9de <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	8b5b      	ldrh	r3, [r3, #26]
 800e9d0:	f043 0308 	orr.w	r3, r3, #8
 800e9d4:	b29a      	uxth	r2, r3
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800e9da:	2300      	movs	r3, #0
 800e9dc:	e001      	b.n	800e9e2 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800e9de:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e9e2:	4618      	mov	r0, r3
 800e9e4:	3710      	adds	r7, #16
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	bd80      	pop	{r7, pc}
 800e9ea:	bf00      	nop
 800e9ec:	0801a3bc 	.word	0x0801a3bc
 800e9f0:	0801a46c 	.word	0x0801a46c
 800e9f4:	0801a400 	.word	0x0801a400

0800e9f8 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800e9f8:	b580      	push	{r7, lr}
 800e9fa:	b082      	sub	sp, #8
 800e9fc:	af00      	add	r7, sp, #0
 800e9fe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d109      	bne.n	800ea1a <tcp_close+0x22>
 800ea06:	4b0f      	ldr	r3, [pc, #60]	; (800ea44 <tcp_close+0x4c>)
 800ea08:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 800ea0c:	490e      	ldr	r1, [pc, #56]	; (800ea48 <tcp_close+0x50>)
 800ea0e:	480f      	ldr	r0, [pc, #60]	; (800ea4c <tcp_close+0x54>)
 800ea10:	f009 fa90 	bl	8017f34 <iprintf>
 800ea14:	f06f 030f 	mvn.w	r3, #15
 800ea18:	e00f      	b.n	800ea3a <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	7d1b      	ldrb	r3, [r3, #20]
 800ea1e:	2b01      	cmp	r3, #1
 800ea20:	d006      	beq.n	800ea30 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	8b5b      	ldrh	r3, [r3, #26]
 800ea26:	f043 0310 	orr.w	r3, r3, #16
 800ea2a:	b29a      	uxth	r2, r3
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800ea30:	2101      	movs	r1, #1
 800ea32:	6878      	ldr	r0, [r7, #4]
 800ea34:	f7ff fe94 	bl	800e760 <tcp_close_shutdown>
 800ea38:	4603      	mov	r3, r0
}
 800ea3a:	4618      	mov	r0, r3
 800ea3c:	3708      	adds	r7, #8
 800ea3e:	46bd      	mov	sp, r7
 800ea40:	bd80      	pop	{r7, pc}
 800ea42:	bf00      	nop
 800ea44:	0801a3bc 	.word	0x0801a3bc
 800ea48:	0801a4cc 	.word	0x0801a4cc
 800ea4c:	0801a400 	.word	0x0801a400

0800ea50 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 800ea50:	b580      	push	{r7, lr}
 800ea52:	b084      	sub	sp, #16
 800ea54:	af00      	add	r7, sp, #0
 800ea56:	60f8      	str	r0, [r7, #12]
 800ea58:	60b9      	str	r1, [r7, #8]
 800ea5a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 800ea5c:	68fb      	ldr	r3, [r7, #12]
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	d109      	bne.n	800ea76 <tcp_shutdown+0x26>
 800ea62:	4b26      	ldr	r3, [pc, #152]	; (800eafc <tcp_shutdown+0xac>)
 800ea64:	f240 2207 	movw	r2, #519	; 0x207
 800ea68:	4925      	ldr	r1, [pc, #148]	; (800eb00 <tcp_shutdown+0xb0>)
 800ea6a:	4826      	ldr	r0, [pc, #152]	; (800eb04 <tcp_shutdown+0xb4>)
 800ea6c:	f009 fa62 	bl	8017f34 <iprintf>
 800ea70:	f06f 030f 	mvn.w	r3, #15
 800ea74:	e03d      	b.n	800eaf2 <tcp_shutdown+0xa2>

  if (pcb->state == LISTEN) {
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	7d1b      	ldrb	r3, [r3, #20]
 800ea7a:	2b01      	cmp	r3, #1
 800ea7c:	d102      	bne.n	800ea84 <tcp_shutdown+0x34>
    return ERR_CONN;
 800ea7e:	f06f 030a 	mvn.w	r3, #10
 800ea82:	e036      	b.n	800eaf2 <tcp_shutdown+0xa2>
  }
  if (shut_rx) {
 800ea84:	68bb      	ldr	r3, [r7, #8]
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d01b      	beq.n	800eac2 <tcp_shutdown+0x72>
    /* shut down the receive side: set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	8b5b      	ldrh	r3, [r3, #26]
 800ea8e:	f043 0310 	orr.w	r3, r3, #16
 800ea92:	b29a      	uxth	r2, r3
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	835a      	strh	r2, [r3, #26]
    if (shut_tx) {
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d005      	beq.n	800eaaa <tcp_shutdown+0x5a>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 800ea9e:	2101      	movs	r1, #1
 800eaa0:	68f8      	ldr	r0, [r7, #12]
 800eaa2:	f7ff fe5d 	bl	800e760 <tcp_close_shutdown>
 800eaa6:	4603      	mov	r3, r0
 800eaa8:	e023      	b.n	800eaf2 <tcp_shutdown+0xa2>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 800eaaa:	68fb      	ldr	r3, [r7, #12]
 800eaac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800eaae:	2b00      	cmp	r3, #0
 800eab0:	d007      	beq.n	800eac2 <tcp_shutdown+0x72>
      pbuf_free(pcb->refused_data);
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800eab6:	4618      	mov	r0, r3
 800eab8:	f7ff fae4 	bl	800e084 <pbuf_free>
      pcb->refused_data = NULL;
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	2200      	movs	r2, #0
 800eac0:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }
  if (shut_tx) {
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d013      	beq.n	800eaf0 <tcp_shutdown+0xa0>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	7d1b      	ldrb	r3, [r3, #20]
 800eacc:	2b04      	cmp	r3, #4
 800eace:	dc02      	bgt.n	800ead6 <tcp_shutdown+0x86>
 800ead0:	2b03      	cmp	r3, #3
 800ead2:	da02      	bge.n	800eada <tcp_shutdown+0x8a>
 800ead4:	e009      	b.n	800eaea <tcp_shutdown+0x9a>
 800ead6:	2b07      	cmp	r3, #7
 800ead8:	d107      	bne.n	800eaea <tcp_shutdown+0x9a>
      case SYN_RCVD:
      case ESTABLISHED:
      case CLOSE_WAIT:
        return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 800eada:	68bb      	ldr	r3, [r7, #8]
 800eadc:	b2db      	uxtb	r3, r3
 800eade:	4619      	mov	r1, r3
 800eae0:	68f8      	ldr	r0, [r7, #12]
 800eae2:	f7ff fe3d 	bl	800e760 <tcp_close_shutdown>
 800eae6:	4603      	mov	r3, r0
 800eae8:	e003      	b.n	800eaf2 <tcp_shutdown+0xa2>
      default:
        /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
          into CLOSED state, where the PCB is deallocated. */
        return ERR_CONN;
 800eaea:	f06f 030a 	mvn.w	r3, #10
 800eaee:	e000      	b.n	800eaf2 <tcp_shutdown+0xa2>
    }
  }
  return ERR_OK;
 800eaf0:	2300      	movs	r3, #0
}
 800eaf2:	4618      	mov	r0, r3
 800eaf4:	3710      	adds	r7, #16
 800eaf6:	46bd      	mov	sp, r7
 800eaf8:	bd80      	pop	{r7, pc}
 800eafa:	bf00      	nop
 800eafc:	0801a3bc 	.word	0x0801a3bc
 800eb00:	0801a4e4 	.word	0x0801a4e4
 800eb04:	0801a400 	.word	0x0801a400

0800eb08 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800eb08:	b580      	push	{r7, lr}
 800eb0a:	b08e      	sub	sp, #56	; 0x38
 800eb0c:	af04      	add	r7, sp, #16
 800eb0e:	6078      	str	r0, [r7, #4]
 800eb10:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	d107      	bne.n	800eb28 <tcp_abandon+0x20>
 800eb18:	4b52      	ldr	r3, [pc, #328]	; (800ec64 <tcp_abandon+0x15c>)
 800eb1a:	f240 223d 	movw	r2, #573	; 0x23d
 800eb1e:	4952      	ldr	r1, [pc, #328]	; (800ec68 <tcp_abandon+0x160>)
 800eb20:	4852      	ldr	r0, [pc, #328]	; (800ec6c <tcp_abandon+0x164>)
 800eb22:	f009 fa07 	bl	8017f34 <iprintf>
 800eb26:	e099      	b.n	800ec5c <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	7d1b      	ldrb	r3, [r3, #20]
 800eb2c:	2b01      	cmp	r3, #1
 800eb2e:	d106      	bne.n	800eb3e <tcp_abandon+0x36>
 800eb30:	4b4c      	ldr	r3, [pc, #304]	; (800ec64 <tcp_abandon+0x15c>)
 800eb32:	f44f 7210 	mov.w	r2, #576	; 0x240
 800eb36:	494e      	ldr	r1, [pc, #312]	; (800ec70 <tcp_abandon+0x168>)
 800eb38:	484c      	ldr	r0, [pc, #304]	; (800ec6c <tcp_abandon+0x164>)
 800eb3a:	f009 f9fb 	bl	8017f34 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	7d1b      	ldrb	r3, [r3, #20]
 800eb42:	2b0a      	cmp	r3, #10
 800eb44:	d107      	bne.n	800eb56 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800eb46:	6879      	ldr	r1, [r7, #4]
 800eb48:	484a      	ldr	r0, [pc, #296]	; (800ec74 <tcp_abandon+0x16c>)
 800eb4a:	f001 f96f 	bl	800fe2c <tcp_pcb_remove>
    tcp_free(pcb);
 800eb4e:	6878      	ldr	r0, [r7, #4]
 800eb50:	f7ff fd54 	bl	800e5fc <tcp_free>
 800eb54:	e082      	b.n	800ec5c <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800eb56:	2300      	movs	r3, #0
 800eb58:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 800eb5a:	2300      	movs	r3, #0
 800eb5c:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800eb62:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb68:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800eb70:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	691b      	ldr	r3, [r3, #16]
 800eb76:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	7d1b      	ldrb	r3, [r3, #20]
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d126      	bne.n	800ebce <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	8adb      	ldrh	r3, [r3, #22]
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d02e      	beq.n	800ebe6 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800eb88:	4b3b      	ldr	r3, [pc, #236]	; (800ec78 <tcp_abandon+0x170>)
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	687a      	ldr	r2, [r7, #4]
 800eb8e:	429a      	cmp	r2, r3
 800eb90:	d105      	bne.n	800eb9e <tcp_abandon+0x96>
 800eb92:	4b39      	ldr	r3, [pc, #228]	; (800ec78 <tcp_abandon+0x170>)
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	68db      	ldr	r3, [r3, #12]
 800eb98:	4a37      	ldr	r2, [pc, #220]	; (800ec78 <tcp_abandon+0x170>)
 800eb9a:	6013      	str	r3, [r2, #0]
 800eb9c:	e013      	b.n	800ebc6 <tcp_abandon+0xbe>
 800eb9e:	4b36      	ldr	r3, [pc, #216]	; (800ec78 <tcp_abandon+0x170>)
 800eba0:	681b      	ldr	r3, [r3, #0]
 800eba2:	61fb      	str	r3, [r7, #28]
 800eba4:	e00c      	b.n	800ebc0 <tcp_abandon+0xb8>
 800eba6:	69fb      	ldr	r3, [r7, #28]
 800eba8:	68db      	ldr	r3, [r3, #12]
 800ebaa:	687a      	ldr	r2, [r7, #4]
 800ebac:	429a      	cmp	r2, r3
 800ebae:	d104      	bne.n	800ebba <tcp_abandon+0xb2>
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	68da      	ldr	r2, [r3, #12]
 800ebb4:	69fb      	ldr	r3, [r7, #28]
 800ebb6:	60da      	str	r2, [r3, #12]
 800ebb8:	e005      	b.n	800ebc6 <tcp_abandon+0xbe>
 800ebba:	69fb      	ldr	r3, [r7, #28]
 800ebbc:	68db      	ldr	r3, [r3, #12]
 800ebbe:	61fb      	str	r3, [r7, #28]
 800ebc0:	69fb      	ldr	r3, [r7, #28]
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	d1ef      	bne.n	800eba6 <tcp_abandon+0x9e>
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	2200      	movs	r2, #0
 800ebca:	60da      	str	r2, [r3, #12]
 800ebcc:	e00b      	b.n	800ebe6 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800ebce:	683b      	ldr	r3, [r7, #0]
 800ebd0:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 800ebd2:	687b      	ldr	r3, [r7, #4]
 800ebd4:	8adb      	ldrh	r3, [r3, #22]
 800ebd6:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800ebd8:	6879      	ldr	r1, [r7, #4]
 800ebda:	4828      	ldr	r0, [pc, #160]	; (800ec7c <tcp_abandon+0x174>)
 800ebdc:	f001 f926 	bl	800fe2c <tcp_pcb_remove>
 800ebe0:	4b27      	ldr	r3, [pc, #156]	; (800ec80 <tcp_abandon+0x178>)
 800ebe2:	2201      	movs	r2, #1
 800ebe4:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	d004      	beq.n	800ebf8 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ebf2:	4618      	mov	r0, r3
 800ebf4:	f000 fdfa 	bl	800f7ec <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	d004      	beq.n	800ec0a <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ec04:	4618      	mov	r0, r3
 800ec06:	f000 fdf1 	bl	800f7ec <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d004      	beq.n	800ec1c <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ec16:	4618      	mov	r0, r3
 800ec18:	f000 fde8 	bl	800f7ec <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800ec1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	d00e      	beq.n	800ec40 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800ec22:	6879      	ldr	r1, [r7, #4]
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	3304      	adds	r3, #4
 800ec28:	687a      	ldr	r2, [r7, #4]
 800ec2a:	8b12      	ldrh	r2, [r2, #24]
 800ec2c:	9202      	str	r2, [sp, #8]
 800ec2e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800ec30:	9201      	str	r2, [sp, #4]
 800ec32:	9300      	str	r3, [sp, #0]
 800ec34:	460b      	mov	r3, r1
 800ec36:	697a      	ldr	r2, [r7, #20]
 800ec38:	69b9      	ldr	r1, [r7, #24]
 800ec3a:	6878      	ldr	r0, [r7, #4]
 800ec3c:	f005 fac2 	bl	80141c4 <tcp_rst>
    }
    last_state = pcb->state;
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	7d1b      	ldrb	r3, [r3, #20]
 800ec44:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800ec46:	6878      	ldr	r0, [r7, #4]
 800ec48:	f7ff fcd8 	bl	800e5fc <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800ec4c:	693b      	ldr	r3, [r7, #16]
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d004      	beq.n	800ec5c <tcp_abandon+0x154>
 800ec52:	693b      	ldr	r3, [r7, #16]
 800ec54:	f06f 010c 	mvn.w	r1, #12
 800ec58:	68f8      	ldr	r0, [r7, #12]
 800ec5a:	4798      	blx	r3
  }
}
 800ec5c:	3728      	adds	r7, #40	; 0x28
 800ec5e:	46bd      	mov	sp, r7
 800ec60:	bd80      	pop	{r7, pc}
 800ec62:	bf00      	nop
 800ec64:	0801a3bc 	.word	0x0801a3bc
 800ec68:	0801a500 	.word	0x0801a500
 800ec6c:	0801a400 	.word	0x0801a400
 800ec70:	0801a51c 	.word	0x0801a51c
 800ec74:	2000d794 	.word	0x2000d794
 800ec78:	2000d790 	.word	0x2000d790
 800ec7c:	2000d784 	.word	0x2000d784
 800ec80:	2000d780 	.word	0x2000d780

0800ec84 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800ec84:	b580      	push	{r7, lr}
 800ec86:	b082      	sub	sp, #8
 800ec88:	af00      	add	r7, sp, #0
 800ec8a:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800ec8c:	2101      	movs	r1, #1
 800ec8e:	6878      	ldr	r0, [r7, #4]
 800ec90:	f7ff ff3a 	bl	800eb08 <tcp_abandon>
}
 800ec94:	bf00      	nop
 800ec96:	3708      	adds	r7, #8
 800ec98:	46bd      	mov	sp, r7
 800ec9a:	bd80      	pop	{r7, pc}

0800ec9c <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800ec9c:	b580      	push	{r7, lr}
 800ec9e:	b088      	sub	sp, #32
 800eca0:	af00      	add	r7, sp, #0
 800eca2:	60f8      	str	r0, [r7, #12]
 800eca4:	60b9      	str	r1, [r7, #8]
 800eca6:	4613      	mov	r3, r2
 800eca8:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 800ecaa:	2304      	movs	r3, #4
 800ecac:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800ecae:	68bb      	ldr	r3, [r7, #8]
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d101      	bne.n	800ecb8 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 800ecb4:	4b3e      	ldr	r3, [pc, #248]	; (800edb0 <tcp_bind+0x114>)
 800ecb6:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	d109      	bne.n	800ecd2 <tcp_bind+0x36>
 800ecbe:	4b3d      	ldr	r3, [pc, #244]	; (800edb4 <tcp_bind+0x118>)
 800ecc0:	f240 22a9 	movw	r2, #681	; 0x2a9
 800ecc4:	493c      	ldr	r1, [pc, #240]	; (800edb8 <tcp_bind+0x11c>)
 800ecc6:	483d      	ldr	r0, [pc, #244]	; (800edbc <tcp_bind+0x120>)
 800ecc8:	f009 f934 	bl	8017f34 <iprintf>
 800eccc:	f06f 030f 	mvn.w	r3, #15
 800ecd0:	e06a      	b.n	800eda8 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	7d1b      	ldrb	r3, [r3, #20]
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d009      	beq.n	800ecee <tcp_bind+0x52>
 800ecda:	4b36      	ldr	r3, [pc, #216]	; (800edb4 <tcp_bind+0x118>)
 800ecdc:	f240 22ab 	movw	r2, #683	; 0x2ab
 800ece0:	4937      	ldr	r1, [pc, #220]	; (800edc0 <tcp_bind+0x124>)
 800ece2:	4836      	ldr	r0, [pc, #216]	; (800edbc <tcp_bind+0x120>)
 800ece4:	f009 f926 	bl	8017f34 <iprintf>
 800ece8:	f06f 0305 	mvn.w	r3, #5
 800ecec:	e05c      	b.n	800eda8 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 800ecee:	88fb      	ldrh	r3, [r7, #6]
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d109      	bne.n	800ed08 <tcp_bind+0x6c>
    port = tcp_new_port();
 800ecf4:	f000 f914 	bl	800ef20 <tcp_new_port>
 800ecf8:	4603      	mov	r3, r0
 800ecfa:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 800ecfc:	88fb      	ldrh	r3, [r7, #6]
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d135      	bne.n	800ed6e <tcp_bind+0xd2>
      return ERR_BUF;
 800ed02:	f06f 0301 	mvn.w	r3, #1
 800ed06:	e04f      	b.n	800eda8 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 800ed08:	2300      	movs	r3, #0
 800ed0a:	61fb      	str	r3, [r7, #28]
 800ed0c:	e02b      	b.n	800ed66 <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 800ed0e:	4a2d      	ldr	r2, [pc, #180]	; (800edc4 <tcp_bind+0x128>)
 800ed10:	69fb      	ldr	r3, [r7, #28]
 800ed12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	61bb      	str	r3, [r7, #24]
 800ed1a:	e01e      	b.n	800ed5a <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 800ed1c:	69bb      	ldr	r3, [r7, #24]
 800ed1e:	8adb      	ldrh	r3, [r3, #22]
 800ed20:	88fa      	ldrh	r2, [r7, #6]
 800ed22:	429a      	cmp	r2, r3
 800ed24:	d116      	bne.n	800ed54 <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 800ed26:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d010      	beq.n	800ed4e <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 800ed2c:	69bb      	ldr	r3, [r7, #24]
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d00c      	beq.n	800ed4e <tcp_bind+0xb2>
 800ed34:	68bb      	ldr	r3, [r7, #8]
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d009      	beq.n	800ed4e <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 800ed3a:	68bb      	ldr	r3, [r7, #8]
 800ed3c:	681b      	ldr	r3, [r3, #0]
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d005      	beq.n	800ed4e <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 800ed42:	69bb      	ldr	r3, [r7, #24]
 800ed44:	681a      	ldr	r2, [r3, #0]
 800ed46:	68bb      	ldr	r3, [r7, #8]
 800ed48:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 800ed4a:	429a      	cmp	r2, r3
 800ed4c:	d102      	bne.n	800ed54 <tcp_bind+0xb8>
              return ERR_USE;
 800ed4e:	f06f 0307 	mvn.w	r3, #7
 800ed52:	e029      	b.n	800eda8 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 800ed54:	69bb      	ldr	r3, [r7, #24]
 800ed56:	68db      	ldr	r3, [r3, #12]
 800ed58:	61bb      	str	r3, [r7, #24]
 800ed5a:	69bb      	ldr	r3, [r7, #24]
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	d1dd      	bne.n	800ed1c <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 800ed60:	69fb      	ldr	r3, [r7, #28]
 800ed62:	3301      	adds	r3, #1
 800ed64:	61fb      	str	r3, [r7, #28]
 800ed66:	69fa      	ldr	r2, [r7, #28]
 800ed68:	697b      	ldr	r3, [r7, #20]
 800ed6a:	429a      	cmp	r2, r3
 800ed6c:	dbcf      	blt.n	800ed0e <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 800ed6e:	68bb      	ldr	r3, [r7, #8]
 800ed70:	2b00      	cmp	r3, #0
 800ed72:	d00c      	beq.n	800ed8e <tcp_bind+0xf2>
 800ed74:	68bb      	ldr	r3, [r7, #8]
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d008      	beq.n	800ed8e <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 800ed7c:	68bb      	ldr	r3, [r7, #8]
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d002      	beq.n	800ed88 <tcp_bind+0xec>
 800ed82:	68bb      	ldr	r3, [r7, #8]
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	e000      	b.n	800ed8a <tcp_bind+0xee>
 800ed88:	2300      	movs	r3, #0
 800ed8a:	68fa      	ldr	r2, [r7, #12]
 800ed8c:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	88fa      	ldrh	r2, [r7, #6]
 800ed92:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 800ed94:	4b0c      	ldr	r3, [pc, #48]	; (800edc8 <tcp_bind+0x12c>)
 800ed96:	681a      	ldr	r2, [r3, #0]
 800ed98:	68fb      	ldr	r3, [r7, #12]
 800ed9a:	60da      	str	r2, [r3, #12]
 800ed9c:	4a0a      	ldr	r2, [pc, #40]	; (800edc8 <tcp_bind+0x12c>)
 800ed9e:	68fb      	ldr	r3, [r7, #12]
 800eda0:	6013      	str	r3, [r2, #0]
 800eda2:	f005 fbd1 	bl	8014548 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 800eda6:	2300      	movs	r3, #0
}
 800eda8:	4618      	mov	r0, r3
 800edaa:	3720      	adds	r7, #32
 800edac:	46bd      	mov	sp, r7
 800edae:	bd80      	pop	{r7, pc}
 800edb0:	0801c404 	.word	0x0801c404
 800edb4:	0801a3bc 	.word	0x0801a3bc
 800edb8:	0801a550 	.word	0x0801a550
 800edbc:	0801a400 	.word	0x0801a400
 800edc0:	0801a568 	.word	0x0801a568
 800edc4:	0801c3dc 	.word	0x0801c3dc
 800edc8:	2000d790 	.word	0x2000d790

0800edcc <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800edcc:	b580      	push	{r7, lr}
 800edce:	b084      	sub	sp, #16
 800edd0:	af00      	add	r7, sp, #0
 800edd2:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d106      	bne.n	800ede8 <tcp_update_rcv_ann_wnd+0x1c>
 800edda:	4b25      	ldr	r3, [pc, #148]	; (800ee70 <tcp_update_rcv_ann_wnd+0xa4>)
 800eddc:	f240 32a6 	movw	r2, #934	; 0x3a6
 800ede0:	4924      	ldr	r1, [pc, #144]	; (800ee74 <tcp_update_rcv_ann_wnd+0xa8>)
 800ede2:	4825      	ldr	r0, [pc, #148]	; (800ee78 <tcp_update_rcv_ann_wnd+0xac>)
 800ede4:	f009 f8a6 	bl	8017f34 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800edec:	687a      	ldr	r2, [r7, #4]
 800edee:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800edf0:	4413      	add	r3, r2
 800edf2:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800edf8:	687a      	ldr	r2, [r7, #4]
 800edfa:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 800edfc:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 800ee00:	bf28      	it	cs
 800ee02:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 800ee06:	b292      	uxth	r2, r2
 800ee08:	4413      	add	r3, r2
 800ee0a:	68fa      	ldr	r2, [r7, #12]
 800ee0c:	1ad3      	subs	r3, r2, r3
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	db08      	blt.n	800ee24 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee1e:	68fa      	ldr	r2, [r7, #12]
 800ee20:	1ad3      	subs	r3, r2, r3
 800ee22:	e020      	b.n	800ee66 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee2c:	1ad3      	subs	r3, r2, r3
 800ee2e:	2b00      	cmp	r3, #0
 800ee30:	dd03      	ble.n	800ee3a <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	2200      	movs	r2, #0
 800ee36:	855a      	strh	r2, [r3, #42]	; 0x2a
 800ee38:	e014      	b.n	800ee64 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ee42:	1ad3      	subs	r3, r2, r3
 800ee44:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800ee46:	68bb      	ldr	r3, [r7, #8]
 800ee48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ee4c:	d306      	bcc.n	800ee5c <tcp_update_rcv_ann_wnd+0x90>
 800ee4e:	4b08      	ldr	r3, [pc, #32]	; (800ee70 <tcp_update_rcv_ann_wnd+0xa4>)
 800ee50:	f240 32b6 	movw	r2, #950	; 0x3b6
 800ee54:	4909      	ldr	r1, [pc, #36]	; (800ee7c <tcp_update_rcv_ann_wnd+0xb0>)
 800ee56:	4808      	ldr	r0, [pc, #32]	; (800ee78 <tcp_update_rcv_ann_wnd+0xac>)
 800ee58:	f009 f86c 	bl	8017f34 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800ee5c:	68bb      	ldr	r3, [r7, #8]
 800ee5e:	b29a      	uxth	r2, r3
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 800ee64:	2300      	movs	r3, #0
  }
}
 800ee66:	4618      	mov	r0, r3
 800ee68:	3710      	adds	r7, #16
 800ee6a:	46bd      	mov	sp, r7
 800ee6c:	bd80      	pop	{r7, pc}
 800ee6e:	bf00      	nop
 800ee70:	0801a3bc 	.word	0x0801a3bc
 800ee74:	0801a618 	.word	0x0801a618
 800ee78:	0801a400 	.word	0x0801a400
 800ee7c:	0801a63c 	.word	0x0801a63c

0800ee80 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800ee80:	b580      	push	{r7, lr}
 800ee82:	b084      	sub	sp, #16
 800ee84:	af00      	add	r7, sp, #0
 800ee86:	6078      	str	r0, [r7, #4]
 800ee88:	460b      	mov	r3, r1
 800ee8a:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	d107      	bne.n	800eea2 <tcp_recved+0x22>
 800ee92:	4b1f      	ldr	r3, [pc, #124]	; (800ef10 <tcp_recved+0x90>)
 800ee94:	f240 32cf 	movw	r2, #975	; 0x3cf
 800ee98:	491e      	ldr	r1, [pc, #120]	; (800ef14 <tcp_recved+0x94>)
 800ee9a:	481f      	ldr	r0, [pc, #124]	; (800ef18 <tcp_recved+0x98>)
 800ee9c:	f009 f84a 	bl	8017f34 <iprintf>
 800eea0:	e032      	b.n	800ef08 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	7d1b      	ldrb	r3, [r3, #20]
 800eea6:	2b01      	cmp	r3, #1
 800eea8:	d106      	bne.n	800eeb8 <tcp_recved+0x38>
 800eeaa:	4b19      	ldr	r3, [pc, #100]	; (800ef10 <tcp_recved+0x90>)
 800eeac:	f240 32d2 	movw	r2, #978	; 0x3d2
 800eeb0:	491a      	ldr	r1, [pc, #104]	; (800ef1c <tcp_recved+0x9c>)
 800eeb2:	4819      	ldr	r0, [pc, #100]	; (800ef18 <tcp_recved+0x98>)
 800eeb4:	f009 f83e 	bl	8017f34 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800eebc:	887b      	ldrh	r3, [r7, #2]
 800eebe:	4413      	add	r3, r2
 800eec0:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800eec2:	89fb      	ldrh	r3, [r7, #14]
 800eec4:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800eec8:	d804      	bhi.n	800eed4 <tcp_recved+0x54>
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800eece:	89fa      	ldrh	r2, [r7, #14]
 800eed0:	429a      	cmp	r2, r3
 800eed2:	d204      	bcs.n	800eede <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800eeda:	851a      	strh	r2, [r3, #40]	; 0x28
 800eedc:	e002      	b.n	800eee4 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	89fa      	ldrh	r2, [r7, #14]
 800eee2:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800eee4:	6878      	ldr	r0, [r7, #4]
 800eee6:	f7ff ff71 	bl	800edcc <tcp_update_rcv_ann_wnd>
 800eeea:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800eeec:	68bb      	ldr	r3, [r7, #8]
 800eeee:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 800eef2:	d309      	bcc.n	800ef08 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	8b5b      	ldrh	r3, [r3, #26]
 800eef8:	f043 0302 	orr.w	r3, r3, #2
 800eefc:	b29a      	uxth	r2, r3
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800ef02:	6878      	ldr	r0, [r7, #4]
 800ef04:	f004 fbaa 	bl	801365c <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800ef08:	3710      	adds	r7, #16
 800ef0a:	46bd      	mov	sp, r7
 800ef0c:	bd80      	pop	{r7, pc}
 800ef0e:	bf00      	nop
 800ef10:	0801a3bc 	.word	0x0801a3bc
 800ef14:	0801a658 	.word	0x0801a658
 800ef18:	0801a400 	.word	0x0801a400
 800ef1c:	0801a670 	.word	0x0801a670

0800ef20 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 800ef20:	b480      	push	{r7}
 800ef22:	b083      	sub	sp, #12
 800ef24:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 800ef26:	2300      	movs	r3, #0
 800ef28:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 800ef2a:	4b1e      	ldr	r3, [pc, #120]	; (800efa4 <tcp_new_port+0x84>)
 800ef2c:	881b      	ldrh	r3, [r3, #0]
 800ef2e:	3301      	adds	r3, #1
 800ef30:	b29a      	uxth	r2, r3
 800ef32:	4b1c      	ldr	r3, [pc, #112]	; (800efa4 <tcp_new_port+0x84>)
 800ef34:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 800ef36:	4b1b      	ldr	r3, [pc, #108]	; (800efa4 <tcp_new_port+0x84>)
 800ef38:	881b      	ldrh	r3, [r3, #0]
 800ef3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ef3e:	4293      	cmp	r3, r2
 800ef40:	d103      	bne.n	800ef4a <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 800ef42:	4b18      	ldr	r3, [pc, #96]	; (800efa4 <tcp_new_port+0x84>)
 800ef44:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800ef48:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800ef4a:	2300      	movs	r3, #0
 800ef4c:	71fb      	strb	r3, [r7, #7]
 800ef4e:	e01e      	b.n	800ef8e <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800ef50:	79fb      	ldrb	r3, [r7, #7]
 800ef52:	4a15      	ldr	r2, [pc, #84]	; (800efa8 <tcp_new_port+0x88>)
 800ef54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ef58:	681b      	ldr	r3, [r3, #0]
 800ef5a:	603b      	str	r3, [r7, #0]
 800ef5c:	e011      	b.n	800ef82 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 800ef5e:	683b      	ldr	r3, [r7, #0]
 800ef60:	8ada      	ldrh	r2, [r3, #22]
 800ef62:	4b10      	ldr	r3, [pc, #64]	; (800efa4 <tcp_new_port+0x84>)
 800ef64:	881b      	ldrh	r3, [r3, #0]
 800ef66:	429a      	cmp	r2, r3
 800ef68:	d108      	bne.n	800ef7c <tcp_new_port+0x5c>
        n++;
 800ef6a:	88bb      	ldrh	r3, [r7, #4]
 800ef6c:	3301      	adds	r3, #1
 800ef6e:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 800ef70:	88bb      	ldrh	r3, [r7, #4]
 800ef72:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ef76:	d3d8      	bcc.n	800ef2a <tcp_new_port+0xa>
          return 0;
 800ef78:	2300      	movs	r3, #0
 800ef7a:	e00d      	b.n	800ef98 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800ef7c:	683b      	ldr	r3, [r7, #0]
 800ef7e:	68db      	ldr	r3, [r3, #12]
 800ef80:	603b      	str	r3, [r7, #0]
 800ef82:	683b      	ldr	r3, [r7, #0]
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	d1ea      	bne.n	800ef5e <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800ef88:	79fb      	ldrb	r3, [r7, #7]
 800ef8a:	3301      	adds	r3, #1
 800ef8c:	71fb      	strb	r3, [r7, #7]
 800ef8e:	79fb      	ldrb	r3, [r7, #7]
 800ef90:	2b03      	cmp	r3, #3
 800ef92:	d9dd      	bls.n	800ef50 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 800ef94:	4b03      	ldr	r3, [pc, #12]	; (800efa4 <tcp_new_port+0x84>)
 800ef96:	881b      	ldrh	r3, [r3, #0]
}
 800ef98:	4618      	mov	r0, r3
 800ef9a:	370c      	adds	r7, #12
 800ef9c:	46bd      	mov	sp, r7
 800ef9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efa2:	4770      	bx	lr
 800efa4:	20000014 	.word	0x20000014
 800efa8:	0801c3dc 	.word	0x0801c3dc

0800efac <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800efac:	b5b0      	push	{r4, r5, r7, lr}
 800efae:	b090      	sub	sp, #64	; 0x40
 800efb0:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800efb2:	2300      	movs	r3, #0
 800efb4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 800efb8:	4b94      	ldr	r3, [pc, #592]	; (800f20c <tcp_slowtmr+0x260>)
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	3301      	adds	r3, #1
 800efbe:	4a93      	ldr	r2, [pc, #588]	; (800f20c <tcp_slowtmr+0x260>)
 800efc0:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800efc2:	4b93      	ldr	r3, [pc, #588]	; (800f210 <tcp_slowtmr+0x264>)
 800efc4:	781b      	ldrb	r3, [r3, #0]
 800efc6:	3301      	adds	r3, #1
 800efc8:	b2da      	uxtb	r2, r3
 800efca:	4b91      	ldr	r3, [pc, #580]	; (800f210 <tcp_slowtmr+0x264>)
 800efcc:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 800efce:	2300      	movs	r3, #0
 800efd0:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 800efd2:	4b90      	ldr	r3, [pc, #576]	; (800f214 <tcp_slowtmr+0x268>)
 800efd4:	681b      	ldr	r3, [r3, #0]
 800efd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 800efd8:	e29f      	b.n	800f51a <tcp_slowtmr+0x56e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800efda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800efdc:	7d1b      	ldrb	r3, [r3, #20]
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d106      	bne.n	800eff0 <tcp_slowtmr+0x44>
 800efe2:	4b8d      	ldr	r3, [pc, #564]	; (800f218 <tcp_slowtmr+0x26c>)
 800efe4:	f240 42be 	movw	r2, #1214	; 0x4be
 800efe8:	498c      	ldr	r1, [pc, #560]	; (800f21c <tcp_slowtmr+0x270>)
 800efea:	488d      	ldr	r0, [pc, #564]	; (800f220 <tcp_slowtmr+0x274>)
 800efec:	f008 ffa2 	bl	8017f34 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800eff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eff2:	7d1b      	ldrb	r3, [r3, #20]
 800eff4:	2b01      	cmp	r3, #1
 800eff6:	d106      	bne.n	800f006 <tcp_slowtmr+0x5a>
 800eff8:	4b87      	ldr	r3, [pc, #540]	; (800f218 <tcp_slowtmr+0x26c>)
 800effa:	f240 42bf 	movw	r2, #1215	; 0x4bf
 800effe:	4989      	ldr	r1, [pc, #548]	; (800f224 <tcp_slowtmr+0x278>)
 800f000:	4887      	ldr	r0, [pc, #540]	; (800f220 <tcp_slowtmr+0x274>)
 800f002:	f008 ff97 	bl	8017f34 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800f006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f008:	7d1b      	ldrb	r3, [r3, #20]
 800f00a:	2b0a      	cmp	r3, #10
 800f00c:	d106      	bne.n	800f01c <tcp_slowtmr+0x70>
 800f00e:	4b82      	ldr	r3, [pc, #520]	; (800f218 <tcp_slowtmr+0x26c>)
 800f010:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 800f014:	4984      	ldr	r1, [pc, #528]	; (800f228 <tcp_slowtmr+0x27c>)
 800f016:	4882      	ldr	r0, [pc, #520]	; (800f220 <tcp_slowtmr+0x274>)
 800f018:	f008 ff8c 	bl	8017f34 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800f01c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f01e:	7f9a      	ldrb	r2, [r3, #30]
 800f020:	4b7b      	ldr	r3, [pc, #492]	; (800f210 <tcp_slowtmr+0x264>)
 800f022:	781b      	ldrb	r3, [r3, #0]
 800f024:	429a      	cmp	r2, r3
 800f026:	d105      	bne.n	800f034 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 800f028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f02a:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800f02c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f02e:	68db      	ldr	r3, [r3, #12]
 800f030:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 800f032:	e272      	b.n	800f51a <tcp_slowtmr+0x56e>
    }
    pcb->last_timer = tcp_timer_ctr;
 800f034:	4b76      	ldr	r3, [pc, #472]	; (800f210 <tcp_slowtmr+0x264>)
 800f036:	781a      	ldrb	r2, [r3, #0]
 800f038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f03a:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 800f03c:	2300      	movs	r3, #0
 800f03e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 800f042:	2300      	movs	r3, #0
 800f044:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800f048:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f04a:	7d1b      	ldrb	r3, [r3, #20]
 800f04c:	2b02      	cmp	r3, #2
 800f04e:	d10a      	bne.n	800f066 <tcp_slowtmr+0xba>
 800f050:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f052:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f056:	2b05      	cmp	r3, #5
 800f058:	d905      	bls.n	800f066 <tcp_slowtmr+0xba>
      ++pcb_remove;
 800f05a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f05e:	3301      	adds	r3, #1
 800f060:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f064:	e11e      	b.n	800f2a4 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800f066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f068:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f06c:	2b0b      	cmp	r3, #11
 800f06e:	d905      	bls.n	800f07c <tcp_slowtmr+0xd0>
      ++pcb_remove;
 800f070:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f074:	3301      	adds	r3, #1
 800f076:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f07a:	e113      	b.n	800f2a4 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 800f07c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f07e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800f082:	2b00      	cmp	r3, #0
 800f084:	d075      	beq.n	800f172 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800f086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f088:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d006      	beq.n	800f09c <tcp_slowtmr+0xf0>
 800f08e:	4b62      	ldr	r3, [pc, #392]	; (800f218 <tcp_slowtmr+0x26c>)
 800f090:	f240 42d4 	movw	r2, #1236	; 0x4d4
 800f094:	4965      	ldr	r1, [pc, #404]	; (800f22c <tcp_slowtmr+0x280>)
 800f096:	4862      	ldr	r0, [pc, #392]	; (800f220 <tcp_slowtmr+0x274>)
 800f098:	f008 ff4c 	bl	8017f34 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800f09c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f09e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d106      	bne.n	800f0b2 <tcp_slowtmr+0x106>
 800f0a4:	4b5c      	ldr	r3, [pc, #368]	; (800f218 <tcp_slowtmr+0x26c>)
 800f0a6:	f240 42d5 	movw	r2, #1237	; 0x4d5
 800f0aa:	4961      	ldr	r1, [pc, #388]	; (800f230 <tcp_slowtmr+0x284>)
 800f0ac:	485c      	ldr	r0, [pc, #368]	; (800f220 <tcp_slowtmr+0x274>)
 800f0ae:	f008 ff41 	bl	8017f34 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800f0b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0b4:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 800f0b8:	2b0b      	cmp	r3, #11
 800f0ba:	d905      	bls.n	800f0c8 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 800f0bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f0c0:	3301      	adds	r3, #1
 800f0c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f0c6:	e0ed      	b.n	800f2a4 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800f0c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0ca:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800f0ce:	3b01      	subs	r3, #1
 800f0d0:	4a58      	ldr	r2, [pc, #352]	; (800f234 <tcp_slowtmr+0x288>)
 800f0d2:	5cd3      	ldrb	r3, [r2, r3]
 800f0d4:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800f0d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0d8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800f0dc:	7c7a      	ldrb	r2, [r7, #17]
 800f0de:	429a      	cmp	r2, r3
 800f0e0:	d907      	bls.n	800f0f2 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 800f0e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0e4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800f0e8:	3301      	adds	r3, #1
 800f0ea:	b2da      	uxtb	r2, r3
 800f0ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0ee:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 800f0f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0f4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800f0f8:	7c7a      	ldrb	r2, [r7, #17]
 800f0fa:	429a      	cmp	r2, r3
 800f0fc:	f200 80d2 	bhi.w	800f2a4 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 800f100:	2301      	movs	r3, #1
 800f102:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 800f104:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f106:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	d108      	bne.n	800f120 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800f10e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f110:	f005 f94c 	bl	80143ac <tcp_zero_window_probe>
 800f114:	4603      	mov	r3, r0
 800f116:	2b00      	cmp	r3, #0
 800f118:	d014      	beq.n	800f144 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 800f11a:	2300      	movs	r3, #0
 800f11c:	623b      	str	r3, [r7, #32]
 800f11e:	e011      	b.n	800f144 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800f120:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f122:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f126:	4619      	mov	r1, r3
 800f128:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f12a:	f004 f811 	bl	8013150 <tcp_split_unsent_seg>
 800f12e:	4603      	mov	r3, r0
 800f130:	2b00      	cmp	r3, #0
 800f132:	d107      	bne.n	800f144 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 800f134:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f136:	f004 fa91 	bl	801365c <tcp_output>
 800f13a:	4603      	mov	r3, r0
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d101      	bne.n	800f144 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 800f140:	2300      	movs	r3, #0
 800f142:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 800f144:	6a3b      	ldr	r3, [r7, #32]
 800f146:	2b00      	cmp	r3, #0
 800f148:	f000 80ac 	beq.w	800f2a4 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 800f14c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f14e:	2200      	movs	r2, #0
 800f150:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800f154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f156:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800f15a:	2b06      	cmp	r3, #6
 800f15c:	f200 80a2 	bhi.w	800f2a4 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 800f160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f162:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800f166:	3301      	adds	r3, #1
 800f168:	b2da      	uxtb	r2, r3
 800f16a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f16c:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 800f170:	e098      	b.n	800f2a4 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800f172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f174:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800f178:	2b00      	cmp	r3, #0
 800f17a:	db0f      	blt.n	800f19c <tcp_slowtmr+0x1f0>
 800f17c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f17e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800f182:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800f186:	4293      	cmp	r3, r2
 800f188:	d008      	beq.n	800f19c <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 800f18a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f18c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800f190:	b29b      	uxth	r3, r3
 800f192:	3301      	adds	r3, #1
 800f194:	b29b      	uxth	r3, r3
 800f196:	b21a      	sxth	r2, r3
 800f198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f19a:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 800f19c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f19e:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 800f1a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1a4:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800f1a8:	429a      	cmp	r2, r3
 800f1aa:	db7b      	blt.n	800f2a4 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800f1ac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f1ae:	f004 fd47 	bl	8013c40 <tcp_rexmit_rto_prepare>
 800f1b2:	4603      	mov	r3, r0
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d007      	beq.n	800f1c8 <tcp_slowtmr+0x21c>
 800f1b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d171      	bne.n	800f2a4 <tcp_slowtmr+0x2f8>
 800f1c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d06d      	beq.n	800f2a4 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 800f1c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1ca:	7d1b      	ldrb	r3, [r3, #20]
 800f1cc:	2b02      	cmp	r3, #2
 800f1ce:	d03a      	beq.n	800f246 <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800f1d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1d2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f1d6:	2b0c      	cmp	r3, #12
 800f1d8:	bf28      	it	cs
 800f1da:	230c      	movcs	r3, #12
 800f1dc:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800f1de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1e0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800f1e4:	10db      	asrs	r3, r3, #3
 800f1e6:	b21b      	sxth	r3, r3
 800f1e8:	461a      	mov	r2, r3
 800f1ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1ec:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800f1f0:	4413      	add	r3, r2
 800f1f2:	7efa      	ldrb	r2, [r7, #27]
 800f1f4:	4910      	ldr	r1, [pc, #64]	; (800f238 <tcp_slowtmr+0x28c>)
 800f1f6:	5c8a      	ldrb	r2, [r1, r2]
 800f1f8:	4093      	lsls	r3, r2
 800f1fa:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800f1fc:	697b      	ldr	r3, [r7, #20]
 800f1fe:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 800f202:	4293      	cmp	r3, r2
 800f204:	dc1a      	bgt.n	800f23c <tcp_slowtmr+0x290>
 800f206:	697b      	ldr	r3, [r7, #20]
 800f208:	b21a      	sxth	r2, r3
 800f20a:	e019      	b.n	800f240 <tcp_slowtmr+0x294>
 800f20c:	2000d788 	.word	0x2000d788
 800f210:	20006846 	.word	0x20006846
 800f214:	2000d784 	.word	0x2000d784
 800f218:	0801a3bc 	.word	0x0801a3bc
 800f21c:	0801a700 	.word	0x0801a700
 800f220:	0801a400 	.word	0x0801a400
 800f224:	0801a72c 	.word	0x0801a72c
 800f228:	0801a758 	.word	0x0801a758
 800f22c:	0801a788 	.word	0x0801a788
 800f230:	0801a7bc 	.word	0x0801a7bc
 800f234:	0801c3d4 	.word	0x0801c3d4
 800f238:	0801c3c4 	.word	0x0801c3c4
 800f23c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800f240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f242:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 800f246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f248:	2200      	movs	r2, #0
 800f24a:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800f24c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f24e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800f252:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f254:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800f258:	4293      	cmp	r3, r2
 800f25a:	bf28      	it	cs
 800f25c:	4613      	movcs	r3, r2
 800f25e:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800f260:	8a7b      	ldrh	r3, [r7, #18]
 800f262:	085b      	lsrs	r3, r3, #1
 800f264:	b29a      	uxth	r2, r3
 800f266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f268:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800f26c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f26e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800f272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f274:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f276:	005b      	lsls	r3, r3, #1
 800f278:	b29b      	uxth	r3, r3
 800f27a:	429a      	cmp	r2, r3
 800f27c:	d206      	bcs.n	800f28c <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800f27e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f280:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f282:	005b      	lsls	r3, r3, #1
 800f284:	b29a      	uxth	r2, r3
 800f286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f288:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 800f28c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f28e:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800f290:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f292:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 800f296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f298:	2200      	movs	r2, #0
 800f29a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 800f29e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f2a0:	f004 fd3e 	bl	8013d20 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 800f2a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f2a6:	7d1b      	ldrb	r3, [r3, #20]
 800f2a8:	2b06      	cmp	r3, #6
 800f2aa:	d111      	bne.n	800f2d0 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 800f2ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f2ae:	8b5b      	ldrh	r3, [r3, #26]
 800f2b0:	f003 0310 	and.w	r3, r3, #16
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d00b      	beq.n	800f2d0 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800f2b8:	4b9d      	ldr	r3, [pc, #628]	; (800f530 <tcp_slowtmr+0x584>)
 800f2ba:	681a      	ldr	r2, [r3, #0]
 800f2bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f2be:	6a1b      	ldr	r3, [r3, #32]
 800f2c0:	1ad3      	subs	r3, r2, r3
 800f2c2:	2b28      	cmp	r3, #40	; 0x28
 800f2c4:	d904      	bls.n	800f2d0 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 800f2c6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f2ca:	3301      	adds	r3, #1
 800f2cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800f2d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f2d2:	7a5b      	ldrb	r3, [r3, #9]
 800f2d4:	f003 0308 	and.w	r3, r3, #8
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d04c      	beq.n	800f376 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 800f2dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f2de:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800f2e0:	2b04      	cmp	r3, #4
 800f2e2:	d003      	beq.n	800f2ec <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 800f2e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f2e6:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800f2e8:	2b07      	cmp	r3, #7
 800f2ea:	d144      	bne.n	800f376 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800f2ec:	4b90      	ldr	r3, [pc, #576]	; (800f530 <tcp_slowtmr+0x584>)
 800f2ee:	681a      	ldr	r2, [r3, #0]
 800f2f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f2f2:	6a1b      	ldr	r3, [r3, #32]
 800f2f4:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800f2f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f2f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800f2fc:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 800f300:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 800f304:	498b      	ldr	r1, [pc, #556]	; (800f534 <tcp_slowtmr+0x588>)
 800f306:	fba1 1303 	umull	r1, r3, r1, r3
 800f30a:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800f30c:	429a      	cmp	r2, r3
 800f30e:	d90a      	bls.n	800f326 <tcp_slowtmr+0x37a>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 800f310:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f314:	3301      	adds	r3, #1
 800f316:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 800f31a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f31e:	3301      	adds	r3, #1
 800f320:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800f324:	e027      	b.n	800f376 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800f326:	4b82      	ldr	r3, [pc, #520]	; (800f530 <tcp_slowtmr+0x584>)
 800f328:	681a      	ldr	r2, [r3, #0]
 800f32a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f32c:	6a1b      	ldr	r3, [r3, #32]
 800f32e:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800f330:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f332:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 800f336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f338:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800f33c:	4618      	mov	r0, r3
 800f33e:	4b7e      	ldr	r3, [pc, #504]	; (800f538 <tcp_slowtmr+0x58c>)
 800f340:	fb03 f300 	mul.w	r3, r3, r0
 800f344:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800f346:	497b      	ldr	r1, [pc, #492]	; (800f534 <tcp_slowtmr+0x588>)
 800f348:	fba1 1303 	umull	r1, r3, r1, r3
 800f34c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800f34e:	429a      	cmp	r2, r3
 800f350:	d911      	bls.n	800f376 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 800f352:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f354:	f004 ffea 	bl	801432c <tcp_keepalive>
 800f358:	4603      	mov	r3, r0
 800f35a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 800f35e:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800f362:	2b00      	cmp	r3, #0
 800f364:	d107      	bne.n	800f376 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 800f366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f368:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800f36c:	3301      	adds	r3, #1
 800f36e:	b2da      	uxtb	r2, r3
 800f370:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f372:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 800f376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f378:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d011      	beq.n	800f3a2 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800f37e:	4b6c      	ldr	r3, [pc, #432]	; (800f530 <tcp_slowtmr+0x584>)
 800f380:	681a      	ldr	r2, [r3, #0]
 800f382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f384:	6a1b      	ldr	r3, [r3, #32]
 800f386:	1ad2      	subs	r2, r2, r3
 800f388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f38a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800f38e:	4619      	mov	r1, r3
 800f390:	460b      	mov	r3, r1
 800f392:	005b      	lsls	r3, r3, #1
 800f394:	440b      	add	r3, r1
 800f396:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800f398:	429a      	cmp	r2, r3
 800f39a:	d302      	bcc.n	800f3a2 <tcp_slowtmr+0x3f6>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 800f39c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f39e:	f000 fea9 	bl	80100f4 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 800f3a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f3a4:	7d1b      	ldrb	r3, [r3, #20]
 800f3a6:	2b03      	cmp	r3, #3
 800f3a8:	d10b      	bne.n	800f3c2 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800f3aa:	4b61      	ldr	r3, [pc, #388]	; (800f530 <tcp_slowtmr+0x584>)
 800f3ac:	681a      	ldr	r2, [r3, #0]
 800f3ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f3b0:	6a1b      	ldr	r3, [r3, #32]
 800f3b2:	1ad3      	subs	r3, r2, r3
 800f3b4:	2b28      	cmp	r3, #40	; 0x28
 800f3b6:	d904      	bls.n	800f3c2 <tcp_slowtmr+0x416>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 800f3b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f3bc:	3301      	adds	r3, #1
 800f3be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 800f3c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f3c4:	7d1b      	ldrb	r3, [r3, #20]
 800f3c6:	2b09      	cmp	r3, #9
 800f3c8:	d10b      	bne.n	800f3e2 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800f3ca:	4b59      	ldr	r3, [pc, #356]	; (800f530 <tcp_slowtmr+0x584>)
 800f3cc:	681a      	ldr	r2, [r3, #0]
 800f3ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f3d0:	6a1b      	ldr	r3, [r3, #32]
 800f3d2:	1ad3      	subs	r3, r2, r3
 800f3d4:	2bf0      	cmp	r3, #240	; 0xf0
 800f3d6:	d904      	bls.n	800f3e2 <tcp_slowtmr+0x436>
        ++pcb_remove;
 800f3d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f3dc:	3301      	adds	r3, #1
 800f3de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800f3e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f3e6:	2b00      	cmp	r3, #0
 800f3e8:	d060      	beq.n	800f4ac <tcp_slowtmr+0x500>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 800f3ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f3ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f3f0:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 800f3f2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f3f4:	f000 fcca 	bl	800fd8c <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 800f3f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d010      	beq.n	800f420 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800f3fe:	4b4f      	ldr	r3, [pc, #316]	; (800f53c <tcp_slowtmr+0x590>)
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f404:	429a      	cmp	r2, r3
 800f406:	d106      	bne.n	800f416 <tcp_slowtmr+0x46a>
 800f408:	4b4d      	ldr	r3, [pc, #308]	; (800f540 <tcp_slowtmr+0x594>)
 800f40a:	f240 526d 	movw	r2, #1389	; 0x56d
 800f40e:	494d      	ldr	r1, [pc, #308]	; (800f544 <tcp_slowtmr+0x598>)
 800f410:	484d      	ldr	r0, [pc, #308]	; (800f548 <tcp_slowtmr+0x59c>)
 800f412:	f008 fd8f 	bl	8017f34 <iprintf>
        prev->next = pcb->next;
 800f416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f418:	68da      	ldr	r2, [r3, #12]
 800f41a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f41c:	60da      	str	r2, [r3, #12]
 800f41e:	e00f      	b.n	800f440 <tcp_slowtmr+0x494>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800f420:	4b46      	ldr	r3, [pc, #280]	; (800f53c <tcp_slowtmr+0x590>)
 800f422:	681b      	ldr	r3, [r3, #0]
 800f424:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f426:	429a      	cmp	r2, r3
 800f428:	d006      	beq.n	800f438 <tcp_slowtmr+0x48c>
 800f42a:	4b45      	ldr	r3, [pc, #276]	; (800f540 <tcp_slowtmr+0x594>)
 800f42c:	f240 5271 	movw	r2, #1393	; 0x571
 800f430:	4946      	ldr	r1, [pc, #280]	; (800f54c <tcp_slowtmr+0x5a0>)
 800f432:	4845      	ldr	r0, [pc, #276]	; (800f548 <tcp_slowtmr+0x59c>)
 800f434:	f008 fd7e 	bl	8017f34 <iprintf>
        tcp_active_pcbs = pcb->next;
 800f438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f43a:	68db      	ldr	r3, [r3, #12]
 800f43c:	4a3f      	ldr	r2, [pc, #252]	; (800f53c <tcp_slowtmr+0x590>)
 800f43e:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 800f440:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f444:	2b00      	cmp	r3, #0
 800f446:	d013      	beq.n	800f470 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800f448:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f44a:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800f44c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f44e:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800f450:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 800f452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f454:	3304      	adds	r3, #4
 800f456:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f458:	8ad2      	ldrh	r2, [r2, #22]
 800f45a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f45c:	8b09      	ldrh	r1, [r1, #24]
 800f45e:	9102      	str	r1, [sp, #8]
 800f460:	9201      	str	r2, [sp, #4]
 800f462:	9300      	str	r3, [sp, #0]
 800f464:	462b      	mov	r3, r5
 800f466:	4622      	mov	r2, r4
 800f468:	4601      	mov	r1, r0
 800f46a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f46c:	f004 feaa 	bl	80141c4 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 800f470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f472:	691b      	ldr	r3, [r3, #16]
 800f474:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800f476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f478:	7d1b      	ldrb	r3, [r3, #20]
 800f47a:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800f47c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f47e:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800f480:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f482:	68db      	ldr	r3, [r3, #12]
 800f484:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800f486:	6838      	ldr	r0, [r7, #0]
 800f488:	f7ff f8b8 	bl	800e5fc <tcp_free>

      tcp_active_pcbs_changed = 0;
 800f48c:	4b30      	ldr	r3, [pc, #192]	; (800f550 <tcp_slowtmr+0x5a4>)
 800f48e:	2200      	movs	r2, #0
 800f490:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800f492:	68fb      	ldr	r3, [r7, #12]
 800f494:	2b00      	cmp	r3, #0
 800f496:	d004      	beq.n	800f4a2 <tcp_slowtmr+0x4f6>
 800f498:	68fb      	ldr	r3, [r7, #12]
 800f49a:	f06f 010c 	mvn.w	r1, #12
 800f49e:	68b8      	ldr	r0, [r7, #8]
 800f4a0:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800f4a2:	4b2b      	ldr	r3, [pc, #172]	; (800f550 <tcp_slowtmr+0x5a4>)
 800f4a4:	781b      	ldrb	r3, [r3, #0]
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	d037      	beq.n	800f51a <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 800f4aa:	e590      	b.n	800efce <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 800f4ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f4ae:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800f4b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f4b2:	68db      	ldr	r3, [r3, #12]
 800f4b4:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 800f4b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4b8:	7f1b      	ldrb	r3, [r3, #28]
 800f4ba:	3301      	adds	r3, #1
 800f4bc:	b2da      	uxtb	r2, r3
 800f4be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4c0:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800f4c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4c4:	7f1a      	ldrb	r2, [r3, #28]
 800f4c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4c8:	7f5b      	ldrb	r3, [r3, #29]
 800f4ca:	429a      	cmp	r2, r3
 800f4cc:	d325      	bcc.n	800f51a <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 800f4ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4d0:	2200      	movs	r2, #0
 800f4d2:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 800f4d4:	4b1e      	ldr	r3, [pc, #120]	; (800f550 <tcp_slowtmr+0x5a4>)
 800f4d6:	2200      	movs	r2, #0
 800f4d8:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800f4da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	d00b      	beq.n	800f4fc <tcp_slowtmr+0x550>
 800f4e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f4ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f4ec:	6912      	ldr	r2, [r2, #16]
 800f4ee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f4f0:	4610      	mov	r0, r2
 800f4f2:	4798      	blx	r3
 800f4f4:	4603      	mov	r3, r0
 800f4f6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800f4fa:	e002      	b.n	800f502 <tcp_slowtmr+0x556>
 800f4fc:	2300      	movs	r3, #0
 800f4fe:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 800f502:	4b13      	ldr	r3, [pc, #76]	; (800f550 <tcp_slowtmr+0x5a4>)
 800f504:	781b      	ldrb	r3, [r3, #0]
 800f506:	2b00      	cmp	r3, #0
 800f508:	d000      	beq.n	800f50c <tcp_slowtmr+0x560>
          goto tcp_slowtmr_start;
 800f50a:	e560      	b.n	800efce <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800f50c:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800f510:	2b00      	cmp	r3, #0
 800f512:	d102      	bne.n	800f51a <tcp_slowtmr+0x56e>
          tcp_output(prev);
 800f514:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f516:	f004 f8a1 	bl	801365c <tcp_output>
  while (pcb != NULL) {
 800f51a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	f47f ad5c 	bne.w	800efda <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800f522:	2300      	movs	r3, #0
 800f524:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 800f526:	4b0b      	ldr	r3, [pc, #44]	; (800f554 <tcp_slowtmr+0x5a8>)
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800f52c:	e067      	b.n	800f5fe <tcp_slowtmr+0x652>
 800f52e:	bf00      	nop
 800f530:	2000d788 	.word	0x2000d788
 800f534:	10624dd3 	.word	0x10624dd3
 800f538:	000124f8 	.word	0x000124f8
 800f53c:	2000d784 	.word	0x2000d784
 800f540:	0801a3bc 	.word	0x0801a3bc
 800f544:	0801a7f4 	.word	0x0801a7f4
 800f548:	0801a400 	.word	0x0801a400
 800f54c:	0801a820 	.word	0x0801a820
 800f550:	2000d780 	.word	0x2000d780
 800f554:	2000d794 	.word	0x2000d794
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800f558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f55a:	7d1b      	ldrb	r3, [r3, #20]
 800f55c:	2b0a      	cmp	r3, #10
 800f55e:	d006      	beq.n	800f56e <tcp_slowtmr+0x5c2>
 800f560:	4b2b      	ldr	r3, [pc, #172]	; (800f610 <tcp_slowtmr+0x664>)
 800f562:	f240 52a1 	movw	r2, #1441	; 0x5a1
 800f566:	492b      	ldr	r1, [pc, #172]	; (800f614 <tcp_slowtmr+0x668>)
 800f568:	482b      	ldr	r0, [pc, #172]	; (800f618 <tcp_slowtmr+0x66c>)
 800f56a:	f008 fce3 	bl	8017f34 <iprintf>
    pcb_remove = 0;
 800f56e:	2300      	movs	r3, #0
 800f570:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800f574:	4b29      	ldr	r3, [pc, #164]	; (800f61c <tcp_slowtmr+0x670>)
 800f576:	681a      	ldr	r2, [r3, #0]
 800f578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f57a:	6a1b      	ldr	r3, [r3, #32]
 800f57c:	1ad3      	subs	r3, r2, r3
 800f57e:	2bf0      	cmp	r3, #240	; 0xf0
 800f580:	d904      	bls.n	800f58c <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 800f582:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f586:	3301      	adds	r3, #1
 800f588:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800f58c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f590:	2b00      	cmp	r3, #0
 800f592:	d02f      	beq.n	800f5f4 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800f594:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f596:	f000 fbf9 	bl	800fd8c <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800f59a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f59c:	2b00      	cmp	r3, #0
 800f59e:	d010      	beq.n	800f5c2 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800f5a0:	4b1f      	ldr	r3, [pc, #124]	; (800f620 <tcp_slowtmr+0x674>)
 800f5a2:	681b      	ldr	r3, [r3, #0]
 800f5a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f5a6:	429a      	cmp	r2, r3
 800f5a8:	d106      	bne.n	800f5b8 <tcp_slowtmr+0x60c>
 800f5aa:	4b19      	ldr	r3, [pc, #100]	; (800f610 <tcp_slowtmr+0x664>)
 800f5ac:	f240 52af 	movw	r2, #1455	; 0x5af
 800f5b0:	491c      	ldr	r1, [pc, #112]	; (800f624 <tcp_slowtmr+0x678>)
 800f5b2:	4819      	ldr	r0, [pc, #100]	; (800f618 <tcp_slowtmr+0x66c>)
 800f5b4:	f008 fcbe 	bl	8017f34 <iprintf>
        prev->next = pcb->next;
 800f5b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f5ba:	68da      	ldr	r2, [r3, #12]
 800f5bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5be:	60da      	str	r2, [r3, #12]
 800f5c0:	e00f      	b.n	800f5e2 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800f5c2:	4b17      	ldr	r3, [pc, #92]	; (800f620 <tcp_slowtmr+0x674>)
 800f5c4:	681b      	ldr	r3, [r3, #0]
 800f5c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f5c8:	429a      	cmp	r2, r3
 800f5ca:	d006      	beq.n	800f5da <tcp_slowtmr+0x62e>
 800f5cc:	4b10      	ldr	r3, [pc, #64]	; (800f610 <tcp_slowtmr+0x664>)
 800f5ce:	f240 52b3 	movw	r2, #1459	; 0x5b3
 800f5d2:	4915      	ldr	r1, [pc, #84]	; (800f628 <tcp_slowtmr+0x67c>)
 800f5d4:	4810      	ldr	r0, [pc, #64]	; (800f618 <tcp_slowtmr+0x66c>)
 800f5d6:	f008 fcad 	bl	8017f34 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800f5da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f5dc:	68db      	ldr	r3, [r3, #12]
 800f5de:	4a10      	ldr	r2, [pc, #64]	; (800f620 <tcp_slowtmr+0x674>)
 800f5e0:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800f5e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f5e4:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800f5e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f5e8:	68db      	ldr	r3, [r3, #12]
 800f5ea:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800f5ec:	69f8      	ldr	r0, [r7, #28]
 800f5ee:	f7ff f805 	bl	800e5fc <tcp_free>
 800f5f2:	e004      	b.n	800f5fe <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 800f5f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f5f6:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800f5f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f5fa:	68db      	ldr	r3, [r3, #12]
 800f5fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800f5fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f600:	2b00      	cmp	r3, #0
 800f602:	d1a9      	bne.n	800f558 <tcp_slowtmr+0x5ac>
    }
  }
}
 800f604:	bf00      	nop
 800f606:	bf00      	nop
 800f608:	3730      	adds	r7, #48	; 0x30
 800f60a:	46bd      	mov	sp, r7
 800f60c:	bdb0      	pop	{r4, r5, r7, pc}
 800f60e:	bf00      	nop
 800f610:	0801a3bc 	.word	0x0801a3bc
 800f614:	0801a84c 	.word	0x0801a84c
 800f618:	0801a400 	.word	0x0801a400
 800f61c:	2000d788 	.word	0x2000d788
 800f620:	2000d794 	.word	0x2000d794
 800f624:	0801a87c 	.word	0x0801a87c
 800f628:	0801a8a4 	.word	0x0801a8a4

0800f62c <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800f62c:	b580      	push	{r7, lr}
 800f62e:	b082      	sub	sp, #8
 800f630:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800f632:	4b2d      	ldr	r3, [pc, #180]	; (800f6e8 <tcp_fasttmr+0xbc>)
 800f634:	781b      	ldrb	r3, [r3, #0]
 800f636:	3301      	adds	r3, #1
 800f638:	b2da      	uxtb	r2, r3
 800f63a:	4b2b      	ldr	r3, [pc, #172]	; (800f6e8 <tcp_fasttmr+0xbc>)
 800f63c:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800f63e:	4b2b      	ldr	r3, [pc, #172]	; (800f6ec <tcp_fasttmr+0xc0>)
 800f640:	681b      	ldr	r3, [r3, #0]
 800f642:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800f644:	e048      	b.n	800f6d8 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	7f9a      	ldrb	r2, [r3, #30]
 800f64a:	4b27      	ldr	r3, [pc, #156]	; (800f6e8 <tcp_fasttmr+0xbc>)
 800f64c:	781b      	ldrb	r3, [r3, #0]
 800f64e:	429a      	cmp	r2, r3
 800f650:	d03f      	beq.n	800f6d2 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800f652:	4b25      	ldr	r3, [pc, #148]	; (800f6e8 <tcp_fasttmr+0xbc>)
 800f654:	781a      	ldrb	r2, [r3, #0]
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	8b5b      	ldrh	r3, [r3, #26]
 800f65e:	f003 0301 	and.w	r3, r3, #1
 800f662:	2b00      	cmp	r3, #0
 800f664:	d010      	beq.n	800f688 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	8b5b      	ldrh	r3, [r3, #26]
 800f66a:	f043 0302 	orr.w	r3, r3, #2
 800f66e:	b29a      	uxth	r2, r3
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800f674:	6878      	ldr	r0, [r7, #4]
 800f676:	f003 fff1 	bl	801365c <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	8b5b      	ldrh	r3, [r3, #26]
 800f67e:	f023 0303 	bic.w	r3, r3, #3
 800f682:	b29a      	uxth	r2, r3
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	8b5b      	ldrh	r3, [r3, #26]
 800f68c:	f003 0308 	and.w	r3, r3, #8
 800f690:	2b00      	cmp	r3, #0
 800f692:	d009      	beq.n	800f6a8 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	8b5b      	ldrh	r3, [r3, #26]
 800f698:	f023 0308 	bic.w	r3, r3, #8
 800f69c:	b29a      	uxth	r2, r3
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800f6a2:	6878      	ldr	r0, [r7, #4]
 800f6a4:	f7ff f93e 	bl	800e924 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	68db      	ldr	r3, [r3, #12]
 800f6ac:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f6b2:	2b00      	cmp	r3, #0
 800f6b4:	d00a      	beq.n	800f6cc <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800f6b6:	4b0e      	ldr	r3, [pc, #56]	; (800f6f0 <tcp_fasttmr+0xc4>)
 800f6b8:	2200      	movs	r2, #0
 800f6ba:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800f6bc:	6878      	ldr	r0, [r7, #4]
 800f6be:	f000 f819 	bl	800f6f4 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800f6c2:	4b0b      	ldr	r3, [pc, #44]	; (800f6f0 <tcp_fasttmr+0xc4>)
 800f6c4:	781b      	ldrb	r3, [r3, #0]
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d000      	beq.n	800f6cc <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800f6ca:	e7b8      	b.n	800f63e <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800f6cc:	683b      	ldr	r3, [r7, #0]
 800f6ce:	607b      	str	r3, [r7, #4]
 800f6d0:	e002      	b.n	800f6d8 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	68db      	ldr	r3, [r3, #12]
 800f6d6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	d1b3      	bne.n	800f646 <tcp_fasttmr+0x1a>
    }
  }
}
 800f6de:	bf00      	nop
 800f6e0:	bf00      	nop
 800f6e2:	3708      	adds	r7, #8
 800f6e4:	46bd      	mov	sp, r7
 800f6e6:	bd80      	pop	{r7, pc}
 800f6e8:	20006846 	.word	0x20006846
 800f6ec:	2000d784 	.word	0x2000d784
 800f6f0:	2000d780 	.word	0x2000d780

0800f6f4 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800f6f4:	b590      	push	{r4, r7, lr}
 800f6f6:	b085      	sub	sp, #20
 800f6f8:	af00      	add	r7, sp, #0
 800f6fa:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d109      	bne.n	800f716 <tcp_process_refused_data+0x22>
 800f702:	4b37      	ldr	r3, [pc, #220]	; (800f7e0 <tcp_process_refused_data+0xec>)
 800f704:	f240 6209 	movw	r2, #1545	; 0x609
 800f708:	4936      	ldr	r1, [pc, #216]	; (800f7e4 <tcp_process_refused_data+0xf0>)
 800f70a:	4837      	ldr	r0, [pc, #220]	; (800f7e8 <tcp_process_refused_data+0xf4>)
 800f70c:	f008 fc12 	bl	8017f34 <iprintf>
 800f710:	f06f 030f 	mvn.w	r3, #15
 800f714:	e060      	b.n	800f7d8 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f71a:	7b5b      	ldrb	r3, [r3, #13]
 800f71c:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f722:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	2200      	movs	r2, #0
 800f728:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f730:	2b00      	cmp	r3, #0
 800f732:	d00b      	beq.n	800f74c <tcp_process_refused_data+0x58>
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	6918      	ldr	r0, [r3, #16]
 800f73e:	2300      	movs	r3, #0
 800f740:	68ba      	ldr	r2, [r7, #8]
 800f742:	6879      	ldr	r1, [r7, #4]
 800f744:	47a0      	blx	r4
 800f746:	4603      	mov	r3, r0
 800f748:	73fb      	strb	r3, [r7, #15]
 800f74a:	e007      	b.n	800f75c <tcp_process_refused_data+0x68>
 800f74c:	2300      	movs	r3, #0
 800f74e:	68ba      	ldr	r2, [r7, #8]
 800f750:	6879      	ldr	r1, [r7, #4]
 800f752:	2000      	movs	r0, #0
 800f754:	f000 f8a4 	bl	800f8a0 <tcp_recv_null>
 800f758:	4603      	mov	r3, r0
 800f75a:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800f75c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f760:	2b00      	cmp	r3, #0
 800f762:	d12a      	bne.n	800f7ba <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800f764:	7bbb      	ldrb	r3, [r7, #14]
 800f766:	f003 0320 	and.w	r3, r3, #32
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	d033      	beq.n	800f7d6 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f772:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800f776:	d005      	beq.n	800f784 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f77c:	3301      	adds	r3, #1
 800f77e:	b29a      	uxth	r2, r3
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d00b      	beq.n	800f7a6 <tcp_process_refused_data+0xb2>
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	6918      	ldr	r0, [r3, #16]
 800f798:	2300      	movs	r3, #0
 800f79a:	2200      	movs	r2, #0
 800f79c:	6879      	ldr	r1, [r7, #4]
 800f79e:	47a0      	blx	r4
 800f7a0:	4603      	mov	r3, r0
 800f7a2:	73fb      	strb	r3, [r7, #15]
 800f7a4:	e001      	b.n	800f7aa <tcp_process_refused_data+0xb6>
 800f7a6:	2300      	movs	r3, #0
 800f7a8:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800f7aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f7ae:	f113 0f0d 	cmn.w	r3, #13
 800f7b2:	d110      	bne.n	800f7d6 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800f7b4:	f06f 030c 	mvn.w	r3, #12
 800f7b8:	e00e      	b.n	800f7d8 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800f7ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f7be:	f113 0f0d 	cmn.w	r3, #13
 800f7c2:	d102      	bne.n	800f7ca <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800f7c4:	f06f 030c 	mvn.w	r3, #12
 800f7c8:	e006      	b.n	800f7d8 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	68ba      	ldr	r2, [r7, #8]
 800f7ce:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 800f7d0:	f06f 0304 	mvn.w	r3, #4
 800f7d4:	e000      	b.n	800f7d8 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800f7d6:	2300      	movs	r3, #0
}
 800f7d8:	4618      	mov	r0, r3
 800f7da:	3714      	adds	r7, #20
 800f7dc:	46bd      	mov	sp, r7
 800f7de:	bd90      	pop	{r4, r7, pc}
 800f7e0:	0801a3bc 	.word	0x0801a3bc
 800f7e4:	0801a8cc 	.word	0x0801a8cc
 800f7e8:	0801a400 	.word	0x0801a400

0800f7ec <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800f7ec:	b580      	push	{r7, lr}
 800f7ee:	b084      	sub	sp, #16
 800f7f0:	af00      	add	r7, sp, #0
 800f7f2:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800f7f4:	e007      	b.n	800f806 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	681b      	ldr	r3, [r3, #0]
 800f7fa:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800f7fc:	6878      	ldr	r0, [r7, #4]
 800f7fe:	f000 f80a 	bl	800f816 <tcp_seg_free>
    seg = next;
 800f802:	68fb      	ldr	r3, [r7, #12]
 800f804:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d1f4      	bne.n	800f7f6 <tcp_segs_free+0xa>
  }
}
 800f80c:	bf00      	nop
 800f80e:	bf00      	nop
 800f810:	3710      	adds	r7, #16
 800f812:	46bd      	mov	sp, r7
 800f814:	bd80      	pop	{r7, pc}

0800f816 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800f816:	b580      	push	{r7, lr}
 800f818:	b082      	sub	sp, #8
 800f81a:	af00      	add	r7, sp, #0
 800f81c:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	2b00      	cmp	r3, #0
 800f822:	d00c      	beq.n	800f83e <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	685b      	ldr	r3, [r3, #4]
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d004      	beq.n	800f836 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	685b      	ldr	r3, [r3, #4]
 800f830:	4618      	mov	r0, r3
 800f832:	f7fe fc27 	bl	800e084 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800f836:	6879      	ldr	r1, [r7, #4]
 800f838:	2003      	movs	r0, #3
 800f83a:	f7fd fde3 	bl	800d404 <memp_free>
  }
}
 800f83e:	bf00      	nop
 800f840:	3708      	adds	r7, #8
 800f842:	46bd      	mov	sp, r7
 800f844:	bd80      	pop	{r7, pc}
	...

0800f848 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800f848:	b580      	push	{r7, lr}
 800f84a:	b084      	sub	sp, #16
 800f84c:	af00      	add	r7, sp, #0
 800f84e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	2b00      	cmp	r3, #0
 800f854:	d106      	bne.n	800f864 <tcp_seg_copy+0x1c>
 800f856:	4b0f      	ldr	r3, [pc, #60]	; (800f894 <tcp_seg_copy+0x4c>)
 800f858:	f240 6282 	movw	r2, #1666	; 0x682
 800f85c:	490e      	ldr	r1, [pc, #56]	; (800f898 <tcp_seg_copy+0x50>)
 800f85e:	480f      	ldr	r0, [pc, #60]	; (800f89c <tcp_seg_copy+0x54>)
 800f860:	f008 fb68 	bl	8017f34 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800f864:	2003      	movs	r0, #3
 800f866:	f7fd fd7b 	bl	800d360 <memp_malloc>
 800f86a:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d101      	bne.n	800f876 <tcp_seg_copy+0x2e>
    return NULL;
 800f872:	2300      	movs	r3, #0
 800f874:	e00a      	b.n	800f88c <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800f876:	2210      	movs	r2, #16
 800f878:	6879      	ldr	r1, [r7, #4]
 800f87a:	68f8      	ldr	r0, [r7, #12]
 800f87c:	f008 fa9a 	bl	8017db4 <memcpy>
  pbuf_ref(cseg->p);
 800f880:	68fb      	ldr	r3, [r7, #12]
 800f882:	685b      	ldr	r3, [r3, #4]
 800f884:	4618      	mov	r0, r3
 800f886:	f7fe fca3 	bl	800e1d0 <pbuf_ref>
  return cseg;
 800f88a:	68fb      	ldr	r3, [r7, #12]
}
 800f88c:	4618      	mov	r0, r3
 800f88e:	3710      	adds	r7, #16
 800f890:	46bd      	mov	sp, r7
 800f892:	bd80      	pop	{r7, pc}
 800f894:	0801a3bc 	.word	0x0801a3bc
 800f898:	0801a910 	.word	0x0801a910
 800f89c:	0801a400 	.word	0x0801a400

0800f8a0 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800f8a0:	b580      	push	{r7, lr}
 800f8a2:	b084      	sub	sp, #16
 800f8a4:	af00      	add	r7, sp, #0
 800f8a6:	60f8      	str	r0, [r7, #12]
 800f8a8:	60b9      	str	r1, [r7, #8]
 800f8aa:	607a      	str	r2, [r7, #4]
 800f8ac:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800f8ae:	68bb      	ldr	r3, [r7, #8]
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	d109      	bne.n	800f8c8 <tcp_recv_null+0x28>
 800f8b4:	4b12      	ldr	r3, [pc, #72]	; (800f900 <tcp_recv_null+0x60>)
 800f8b6:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 800f8ba:	4912      	ldr	r1, [pc, #72]	; (800f904 <tcp_recv_null+0x64>)
 800f8bc:	4812      	ldr	r0, [pc, #72]	; (800f908 <tcp_recv_null+0x68>)
 800f8be:	f008 fb39 	bl	8017f34 <iprintf>
 800f8c2:	f06f 030f 	mvn.w	r3, #15
 800f8c6:	e016      	b.n	800f8f6 <tcp_recv_null+0x56>

  if (p != NULL) {
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	d009      	beq.n	800f8e2 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	891b      	ldrh	r3, [r3, #8]
 800f8d2:	4619      	mov	r1, r3
 800f8d4:	68b8      	ldr	r0, [r7, #8]
 800f8d6:	f7ff fad3 	bl	800ee80 <tcp_recved>
    pbuf_free(p);
 800f8da:	6878      	ldr	r0, [r7, #4]
 800f8dc:	f7fe fbd2 	bl	800e084 <pbuf_free>
 800f8e0:	e008      	b.n	800f8f4 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800f8e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d104      	bne.n	800f8f4 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800f8ea:	68b8      	ldr	r0, [r7, #8]
 800f8ec:	f7ff f884 	bl	800e9f8 <tcp_close>
 800f8f0:	4603      	mov	r3, r0
 800f8f2:	e000      	b.n	800f8f6 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800f8f4:	2300      	movs	r3, #0
}
 800f8f6:	4618      	mov	r0, r3
 800f8f8:	3710      	adds	r7, #16
 800f8fa:	46bd      	mov	sp, r7
 800f8fc:	bd80      	pop	{r7, pc}
 800f8fe:	bf00      	nop
 800f900:	0801a3bc 	.word	0x0801a3bc
 800f904:	0801a92c 	.word	0x0801a92c
 800f908:	0801a400 	.word	0x0801a400

0800f90c <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800f90c:	b580      	push	{r7, lr}
 800f90e:	b086      	sub	sp, #24
 800f910:	af00      	add	r7, sp, #0
 800f912:	4603      	mov	r3, r0
 800f914:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800f916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	db01      	blt.n	800f922 <tcp_kill_prio+0x16>
 800f91e:	79fb      	ldrb	r3, [r7, #7]
 800f920:	e000      	b.n	800f924 <tcp_kill_prio+0x18>
 800f922:	237f      	movs	r3, #127	; 0x7f
 800f924:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800f926:	7afb      	ldrb	r3, [r7, #11]
 800f928:	2b00      	cmp	r3, #0
 800f92a:	d034      	beq.n	800f996 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800f92c:	7afb      	ldrb	r3, [r7, #11]
 800f92e:	3b01      	subs	r3, #1
 800f930:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800f932:	2300      	movs	r3, #0
 800f934:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800f936:	2300      	movs	r3, #0
 800f938:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f93a:	4b19      	ldr	r3, [pc, #100]	; (800f9a0 <tcp_kill_prio+0x94>)
 800f93c:	681b      	ldr	r3, [r3, #0]
 800f93e:	617b      	str	r3, [r7, #20]
 800f940:	e01f      	b.n	800f982 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800f942:	697b      	ldr	r3, [r7, #20]
 800f944:	7d5b      	ldrb	r3, [r3, #21]
 800f946:	7afa      	ldrb	r2, [r7, #11]
 800f948:	429a      	cmp	r2, r3
 800f94a:	d80c      	bhi.n	800f966 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800f94c:	697b      	ldr	r3, [r7, #20]
 800f94e:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800f950:	7afa      	ldrb	r2, [r7, #11]
 800f952:	429a      	cmp	r2, r3
 800f954:	d112      	bne.n	800f97c <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800f956:	4b13      	ldr	r3, [pc, #76]	; (800f9a4 <tcp_kill_prio+0x98>)
 800f958:	681a      	ldr	r2, [r3, #0]
 800f95a:	697b      	ldr	r3, [r7, #20]
 800f95c:	6a1b      	ldr	r3, [r3, #32]
 800f95e:	1ad3      	subs	r3, r2, r3
 800f960:	68fa      	ldr	r2, [r7, #12]
 800f962:	429a      	cmp	r2, r3
 800f964:	d80a      	bhi.n	800f97c <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800f966:	4b0f      	ldr	r3, [pc, #60]	; (800f9a4 <tcp_kill_prio+0x98>)
 800f968:	681a      	ldr	r2, [r3, #0]
 800f96a:	697b      	ldr	r3, [r7, #20]
 800f96c:	6a1b      	ldr	r3, [r3, #32]
 800f96e:	1ad3      	subs	r3, r2, r3
 800f970:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800f972:	697b      	ldr	r3, [r7, #20]
 800f974:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800f976:	697b      	ldr	r3, [r7, #20]
 800f978:	7d5b      	ldrb	r3, [r3, #21]
 800f97a:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f97c:	697b      	ldr	r3, [r7, #20]
 800f97e:	68db      	ldr	r3, [r3, #12]
 800f980:	617b      	str	r3, [r7, #20]
 800f982:	697b      	ldr	r3, [r7, #20]
 800f984:	2b00      	cmp	r3, #0
 800f986:	d1dc      	bne.n	800f942 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800f988:	693b      	ldr	r3, [r7, #16]
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	d004      	beq.n	800f998 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800f98e:	6938      	ldr	r0, [r7, #16]
 800f990:	f7ff f978 	bl	800ec84 <tcp_abort>
 800f994:	e000      	b.n	800f998 <tcp_kill_prio+0x8c>
    return;
 800f996:	bf00      	nop
  }
}
 800f998:	3718      	adds	r7, #24
 800f99a:	46bd      	mov	sp, r7
 800f99c:	bd80      	pop	{r7, pc}
 800f99e:	bf00      	nop
 800f9a0:	2000d784 	.word	0x2000d784
 800f9a4:	2000d788 	.word	0x2000d788

0800f9a8 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800f9a8:	b580      	push	{r7, lr}
 800f9aa:	b086      	sub	sp, #24
 800f9ac:	af00      	add	r7, sp, #0
 800f9ae:	4603      	mov	r3, r0
 800f9b0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800f9b2:	79fb      	ldrb	r3, [r7, #7]
 800f9b4:	2b08      	cmp	r3, #8
 800f9b6:	d009      	beq.n	800f9cc <tcp_kill_state+0x24>
 800f9b8:	79fb      	ldrb	r3, [r7, #7]
 800f9ba:	2b09      	cmp	r3, #9
 800f9bc:	d006      	beq.n	800f9cc <tcp_kill_state+0x24>
 800f9be:	4b1a      	ldr	r3, [pc, #104]	; (800fa28 <tcp_kill_state+0x80>)
 800f9c0:	f240 62dd 	movw	r2, #1757	; 0x6dd
 800f9c4:	4919      	ldr	r1, [pc, #100]	; (800fa2c <tcp_kill_state+0x84>)
 800f9c6:	481a      	ldr	r0, [pc, #104]	; (800fa30 <tcp_kill_state+0x88>)
 800f9c8:	f008 fab4 	bl	8017f34 <iprintf>

  inactivity = 0;
 800f9cc:	2300      	movs	r3, #0
 800f9ce:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800f9d0:	2300      	movs	r3, #0
 800f9d2:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f9d4:	4b17      	ldr	r3, [pc, #92]	; (800fa34 <tcp_kill_state+0x8c>)
 800f9d6:	681b      	ldr	r3, [r3, #0]
 800f9d8:	617b      	str	r3, [r7, #20]
 800f9da:	e017      	b.n	800fa0c <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800f9dc:	697b      	ldr	r3, [r7, #20]
 800f9de:	7d1b      	ldrb	r3, [r3, #20]
 800f9e0:	79fa      	ldrb	r2, [r7, #7]
 800f9e2:	429a      	cmp	r2, r3
 800f9e4:	d10f      	bne.n	800fa06 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800f9e6:	4b14      	ldr	r3, [pc, #80]	; (800fa38 <tcp_kill_state+0x90>)
 800f9e8:	681a      	ldr	r2, [r3, #0]
 800f9ea:	697b      	ldr	r3, [r7, #20]
 800f9ec:	6a1b      	ldr	r3, [r3, #32]
 800f9ee:	1ad3      	subs	r3, r2, r3
 800f9f0:	68fa      	ldr	r2, [r7, #12]
 800f9f2:	429a      	cmp	r2, r3
 800f9f4:	d807      	bhi.n	800fa06 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800f9f6:	4b10      	ldr	r3, [pc, #64]	; (800fa38 <tcp_kill_state+0x90>)
 800f9f8:	681a      	ldr	r2, [r3, #0]
 800f9fa:	697b      	ldr	r3, [r7, #20]
 800f9fc:	6a1b      	ldr	r3, [r3, #32]
 800f9fe:	1ad3      	subs	r3, r2, r3
 800fa00:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800fa02:	697b      	ldr	r3, [r7, #20]
 800fa04:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800fa06:	697b      	ldr	r3, [r7, #20]
 800fa08:	68db      	ldr	r3, [r3, #12]
 800fa0a:	617b      	str	r3, [r7, #20]
 800fa0c:	697b      	ldr	r3, [r7, #20]
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d1e4      	bne.n	800f9dc <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800fa12:	693b      	ldr	r3, [r7, #16]
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d003      	beq.n	800fa20 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800fa18:	2100      	movs	r1, #0
 800fa1a:	6938      	ldr	r0, [r7, #16]
 800fa1c:	f7ff f874 	bl	800eb08 <tcp_abandon>
  }
}
 800fa20:	bf00      	nop
 800fa22:	3718      	adds	r7, #24
 800fa24:	46bd      	mov	sp, r7
 800fa26:	bd80      	pop	{r7, pc}
 800fa28:	0801a3bc 	.word	0x0801a3bc
 800fa2c:	0801a948 	.word	0x0801a948
 800fa30:	0801a400 	.word	0x0801a400
 800fa34:	2000d784 	.word	0x2000d784
 800fa38:	2000d788 	.word	0x2000d788

0800fa3c <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800fa3c:	b580      	push	{r7, lr}
 800fa3e:	b084      	sub	sp, #16
 800fa40:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800fa42:	2300      	movs	r3, #0
 800fa44:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800fa46:	2300      	movs	r3, #0
 800fa48:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800fa4a:	4b12      	ldr	r3, [pc, #72]	; (800fa94 <tcp_kill_timewait+0x58>)
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	60fb      	str	r3, [r7, #12]
 800fa50:	e012      	b.n	800fa78 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800fa52:	4b11      	ldr	r3, [pc, #68]	; (800fa98 <tcp_kill_timewait+0x5c>)
 800fa54:	681a      	ldr	r2, [r3, #0]
 800fa56:	68fb      	ldr	r3, [r7, #12]
 800fa58:	6a1b      	ldr	r3, [r3, #32]
 800fa5a:	1ad3      	subs	r3, r2, r3
 800fa5c:	687a      	ldr	r2, [r7, #4]
 800fa5e:	429a      	cmp	r2, r3
 800fa60:	d807      	bhi.n	800fa72 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800fa62:	4b0d      	ldr	r3, [pc, #52]	; (800fa98 <tcp_kill_timewait+0x5c>)
 800fa64:	681a      	ldr	r2, [r3, #0]
 800fa66:	68fb      	ldr	r3, [r7, #12]
 800fa68:	6a1b      	ldr	r3, [r3, #32]
 800fa6a:	1ad3      	subs	r3, r2, r3
 800fa6c:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800fa72:	68fb      	ldr	r3, [r7, #12]
 800fa74:	68db      	ldr	r3, [r3, #12]
 800fa76:	60fb      	str	r3, [r7, #12]
 800fa78:	68fb      	ldr	r3, [r7, #12]
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d1e9      	bne.n	800fa52 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800fa7e:	68bb      	ldr	r3, [r7, #8]
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	d002      	beq.n	800fa8a <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800fa84:	68b8      	ldr	r0, [r7, #8]
 800fa86:	f7ff f8fd 	bl	800ec84 <tcp_abort>
  }
}
 800fa8a:	bf00      	nop
 800fa8c:	3710      	adds	r7, #16
 800fa8e:	46bd      	mov	sp, r7
 800fa90:	bd80      	pop	{r7, pc}
 800fa92:	bf00      	nop
 800fa94:	2000d794 	.word	0x2000d794
 800fa98:	2000d788 	.word	0x2000d788

0800fa9c <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800fa9c:	b580      	push	{r7, lr}
 800fa9e:	b082      	sub	sp, #8
 800faa0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800faa2:	4b10      	ldr	r3, [pc, #64]	; (800fae4 <tcp_handle_closepend+0x48>)
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800faa8:	e014      	b.n	800fad4 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	68db      	ldr	r3, [r3, #12]
 800faae:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	8b5b      	ldrh	r3, [r3, #26]
 800fab4:	f003 0308 	and.w	r3, r3, #8
 800fab8:	2b00      	cmp	r3, #0
 800faba:	d009      	beq.n	800fad0 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	8b5b      	ldrh	r3, [r3, #26]
 800fac0:	f023 0308 	bic.w	r3, r3, #8
 800fac4:	b29a      	uxth	r2, r3
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800faca:	6878      	ldr	r0, [r7, #4]
 800facc:	f7fe ff2a 	bl	800e924 <tcp_close_shutdown_fin>
    }
    pcb = next;
 800fad0:	683b      	ldr	r3, [r7, #0]
 800fad2:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	d1e7      	bne.n	800faaa <tcp_handle_closepend+0xe>
  }
}
 800fada:	bf00      	nop
 800fadc:	bf00      	nop
 800fade:	3708      	adds	r7, #8
 800fae0:	46bd      	mov	sp, r7
 800fae2:	bd80      	pop	{r7, pc}
 800fae4:	2000d784 	.word	0x2000d784

0800fae8 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800fae8:	b580      	push	{r7, lr}
 800faea:	b084      	sub	sp, #16
 800faec:	af00      	add	r7, sp, #0
 800faee:	4603      	mov	r3, r0
 800faf0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800faf2:	2001      	movs	r0, #1
 800faf4:	f7fd fc34 	bl	800d360 <memp_malloc>
 800faf8:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	d126      	bne.n	800fb4e <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800fb00:	f7ff ffcc 	bl	800fa9c <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800fb04:	f7ff ff9a 	bl	800fa3c <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800fb08:	2001      	movs	r0, #1
 800fb0a:	f7fd fc29 	bl	800d360 <memp_malloc>
 800fb0e:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	d11b      	bne.n	800fb4e <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800fb16:	2009      	movs	r0, #9
 800fb18:	f7ff ff46 	bl	800f9a8 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800fb1c:	2001      	movs	r0, #1
 800fb1e:	f7fd fc1f 	bl	800d360 <memp_malloc>
 800fb22:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	2b00      	cmp	r3, #0
 800fb28:	d111      	bne.n	800fb4e <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800fb2a:	2008      	movs	r0, #8
 800fb2c:	f7ff ff3c 	bl	800f9a8 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800fb30:	2001      	movs	r0, #1
 800fb32:	f7fd fc15 	bl	800d360 <memp_malloc>
 800fb36:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800fb38:	68fb      	ldr	r3, [r7, #12]
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d107      	bne.n	800fb4e <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800fb3e:	79fb      	ldrb	r3, [r7, #7]
 800fb40:	4618      	mov	r0, r3
 800fb42:	f7ff fee3 	bl	800f90c <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800fb46:	2001      	movs	r0, #1
 800fb48:	f7fd fc0a 	bl	800d360 <memp_malloc>
 800fb4c:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800fb4e:	68fb      	ldr	r3, [r7, #12]
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d03f      	beq.n	800fbd4 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800fb54:	229c      	movs	r2, #156	; 0x9c
 800fb56:	2100      	movs	r1, #0
 800fb58:	68f8      	ldr	r0, [r7, #12]
 800fb5a:	f008 f939 	bl	8017dd0 <memset>
    pcb->prio = prio;
 800fb5e:	68fb      	ldr	r3, [r7, #12]
 800fb60:	79fa      	ldrb	r2, [r7, #7]
 800fb62:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800fb64:	68fb      	ldr	r3, [r7, #12]
 800fb66:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800fb6a:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800fb6e:	68fb      	ldr	r3, [r7, #12]
 800fb70:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800fb74:	855a      	strh	r2, [r3, #42]	; 0x2a
 800fb76:	68fb      	ldr	r3, [r7, #12]
 800fb78:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800fb7a:	68fb      	ldr	r3, [r7, #12]
 800fb7c:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	22ff      	movs	r2, #255	; 0xff
 800fb82:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800fb84:	68fb      	ldr	r3, [r7, #12]
 800fb86:	f44f 7206 	mov.w	r2, #536	; 0x218
 800fb8a:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800fb8c:	68fb      	ldr	r3, [r7, #12]
 800fb8e:	2206      	movs	r2, #6
 800fb90:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800fb94:	68fb      	ldr	r3, [r7, #12]
 800fb96:	2206      	movs	r2, #6
 800fb98:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800fba0:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	2201      	movs	r2, #1
 800fba6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 800fbaa:	4b0d      	ldr	r3, [pc, #52]	; (800fbe0 <tcp_alloc+0xf8>)
 800fbac:	681a      	ldr	r2, [r3, #0]
 800fbae:	68fb      	ldr	r3, [r7, #12]
 800fbb0:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800fbb2:	4b0c      	ldr	r3, [pc, #48]	; (800fbe4 <tcp_alloc+0xfc>)
 800fbb4:	781a      	ldrb	r2, [r3, #0]
 800fbb6:	68fb      	ldr	r3, [r7, #12]
 800fbb8:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800fbc0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800fbc4:	68fb      	ldr	r3, [r7, #12]
 800fbc6:	4a08      	ldr	r2, [pc, #32]	; (800fbe8 <tcp_alloc+0x100>)
 800fbc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800fbcc:	68fb      	ldr	r3, [r7, #12]
 800fbce:	4a07      	ldr	r2, [pc, #28]	; (800fbec <tcp_alloc+0x104>)
 800fbd0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800fbd4:	68fb      	ldr	r3, [r7, #12]
}
 800fbd6:	4618      	mov	r0, r3
 800fbd8:	3710      	adds	r7, #16
 800fbda:	46bd      	mov	sp, r7
 800fbdc:	bd80      	pop	{r7, pc}
 800fbde:	bf00      	nop
 800fbe0:	2000d788 	.word	0x2000d788
 800fbe4:	20006846 	.word	0x20006846
 800fbe8:	0800f8a1 	.word	0x0800f8a1
 800fbec:	006ddd00 	.word	0x006ddd00

0800fbf0 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 800fbf0:	b580      	push	{r7, lr}
 800fbf2:	b084      	sub	sp, #16
 800fbf4:	af00      	add	r7, sp, #0
 800fbf6:	4603      	mov	r3, r0
 800fbf8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 800fbfa:	2040      	movs	r0, #64	; 0x40
 800fbfc:	f7ff ff74 	bl	800fae8 <tcp_alloc>
 800fc00:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 800fc02:	68fb      	ldr	r3, [r7, #12]
}
 800fc04:	4618      	mov	r0, r3
 800fc06:	3710      	adds	r7, #16
 800fc08:	46bd      	mov	sp, r7
 800fc0a:	bd80      	pop	{r7, pc}

0800fc0c <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 800fc0c:	b480      	push	{r7}
 800fc0e:	b083      	sub	sp, #12
 800fc10:	af00      	add	r7, sp, #0
 800fc12:	6078      	str	r0, [r7, #4]
 800fc14:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d002      	beq.n	800fc22 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	683a      	ldr	r2, [r7, #0]
 800fc20:	611a      	str	r2, [r3, #16]
  }
}
 800fc22:	bf00      	nop
 800fc24:	370c      	adds	r7, #12
 800fc26:	46bd      	mov	sp, r7
 800fc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc2c:	4770      	bx	lr
	...

0800fc30 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 800fc30:	b580      	push	{r7, lr}
 800fc32:	b082      	sub	sp, #8
 800fc34:	af00      	add	r7, sp, #0
 800fc36:	6078      	str	r0, [r7, #4]
 800fc38:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	2b00      	cmp	r3, #0
 800fc3e:	d00e      	beq.n	800fc5e <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	7d1b      	ldrb	r3, [r3, #20]
 800fc44:	2b01      	cmp	r3, #1
 800fc46:	d106      	bne.n	800fc56 <tcp_recv+0x26>
 800fc48:	4b07      	ldr	r3, [pc, #28]	; (800fc68 <tcp_recv+0x38>)
 800fc4a:	f240 72df 	movw	r2, #2015	; 0x7df
 800fc4e:	4907      	ldr	r1, [pc, #28]	; (800fc6c <tcp_recv+0x3c>)
 800fc50:	4807      	ldr	r0, [pc, #28]	; (800fc70 <tcp_recv+0x40>)
 800fc52:	f008 f96f 	bl	8017f34 <iprintf>
    pcb->recv = recv;
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	683a      	ldr	r2, [r7, #0]
 800fc5a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 800fc5e:	bf00      	nop
 800fc60:	3708      	adds	r7, #8
 800fc62:	46bd      	mov	sp, r7
 800fc64:	bd80      	pop	{r7, pc}
 800fc66:	bf00      	nop
 800fc68:	0801a3bc 	.word	0x0801a3bc
 800fc6c:	0801a958 	.word	0x0801a958
 800fc70:	0801a400 	.word	0x0801a400

0800fc74 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 800fc74:	b580      	push	{r7, lr}
 800fc76:	b082      	sub	sp, #8
 800fc78:	af00      	add	r7, sp, #0
 800fc7a:	6078      	str	r0, [r7, #4]
 800fc7c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	2b00      	cmp	r3, #0
 800fc82:	d00e      	beq.n	800fca2 <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	7d1b      	ldrb	r3, [r3, #20]
 800fc88:	2b01      	cmp	r3, #1
 800fc8a:	d106      	bne.n	800fc9a <tcp_sent+0x26>
 800fc8c:	4b07      	ldr	r3, [pc, #28]	; (800fcac <tcp_sent+0x38>)
 800fc8e:	f240 72f3 	movw	r2, #2035	; 0x7f3
 800fc92:	4907      	ldr	r1, [pc, #28]	; (800fcb0 <tcp_sent+0x3c>)
 800fc94:	4807      	ldr	r0, [pc, #28]	; (800fcb4 <tcp_sent+0x40>)
 800fc96:	f008 f94d 	bl	8017f34 <iprintf>
    pcb->sent = sent;
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	683a      	ldr	r2, [r7, #0]
 800fc9e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 800fca2:	bf00      	nop
 800fca4:	3708      	adds	r7, #8
 800fca6:	46bd      	mov	sp, r7
 800fca8:	bd80      	pop	{r7, pc}
 800fcaa:	bf00      	nop
 800fcac:	0801a3bc 	.word	0x0801a3bc
 800fcb0:	0801a980 	.word	0x0801a980
 800fcb4:	0801a400 	.word	0x0801a400

0800fcb8 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 800fcb8:	b580      	push	{r7, lr}
 800fcba:	b082      	sub	sp, #8
 800fcbc:	af00      	add	r7, sp, #0
 800fcbe:	6078      	str	r0, [r7, #4]
 800fcc0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d00e      	beq.n	800fce6 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	7d1b      	ldrb	r3, [r3, #20]
 800fccc:	2b01      	cmp	r3, #1
 800fcce:	d106      	bne.n	800fcde <tcp_err+0x26>
 800fcd0:	4b07      	ldr	r3, [pc, #28]	; (800fcf0 <tcp_err+0x38>)
 800fcd2:	f640 020d 	movw	r2, #2061	; 0x80d
 800fcd6:	4907      	ldr	r1, [pc, #28]	; (800fcf4 <tcp_err+0x3c>)
 800fcd8:	4807      	ldr	r0, [pc, #28]	; (800fcf8 <tcp_err+0x40>)
 800fcda:	f008 f92b 	bl	8017f34 <iprintf>
    pcb->errf = err;
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	683a      	ldr	r2, [r7, #0]
 800fce2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 800fce6:	bf00      	nop
 800fce8:	3708      	adds	r7, #8
 800fcea:	46bd      	mov	sp, r7
 800fcec:	bd80      	pop	{r7, pc}
 800fcee:	bf00      	nop
 800fcf0:	0801a3bc 	.word	0x0801a3bc
 800fcf4:	0801a9a8 	.word	0x0801a9a8
 800fcf8:	0801a400 	.word	0x0801a400

0800fcfc <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 800fcfc:	b480      	push	{r7}
 800fcfe:	b085      	sub	sp, #20
 800fd00:	af00      	add	r7, sp, #0
 800fd02:	6078      	str	r0, [r7, #4]
 800fd04:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d008      	beq.n	800fd1e <tcp_accept+0x22>
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	7d1b      	ldrb	r3, [r3, #20]
 800fd10:	2b01      	cmp	r3, #1
 800fd12:	d104      	bne.n	800fd1e <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 800fd18:	68fb      	ldr	r3, [r7, #12]
 800fd1a:	683a      	ldr	r2, [r7, #0]
 800fd1c:	619a      	str	r2, [r3, #24]
  }
}
 800fd1e:	bf00      	nop
 800fd20:	3714      	adds	r7, #20
 800fd22:	46bd      	mov	sp, r7
 800fd24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd28:	4770      	bx	lr
	...

0800fd2c <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 800fd2c:	b580      	push	{r7, lr}
 800fd2e:	b084      	sub	sp, #16
 800fd30:	af00      	add	r7, sp, #0
 800fd32:	60f8      	str	r0, [r7, #12]
 800fd34:	60b9      	str	r1, [r7, #8]
 800fd36:	4613      	mov	r3, r2
 800fd38:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	2b00      	cmp	r3, #0
 800fd3e:	d107      	bne.n	800fd50 <tcp_poll+0x24>
 800fd40:	4b0e      	ldr	r3, [pc, #56]	; (800fd7c <tcp_poll+0x50>)
 800fd42:	f640 023d 	movw	r2, #2109	; 0x83d
 800fd46:	490e      	ldr	r1, [pc, #56]	; (800fd80 <tcp_poll+0x54>)
 800fd48:	480e      	ldr	r0, [pc, #56]	; (800fd84 <tcp_poll+0x58>)
 800fd4a:	f008 f8f3 	bl	8017f34 <iprintf>
 800fd4e:	e011      	b.n	800fd74 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 800fd50:	68fb      	ldr	r3, [r7, #12]
 800fd52:	7d1b      	ldrb	r3, [r3, #20]
 800fd54:	2b01      	cmp	r3, #1
 800fd56:	d106      	bne.n	800fd66 <tcp_poll+0x3a>
 800fd58:	4b08      	ldr	r3, [pc, #32]	; (800fd7c <tcp_poll+0x50>)
 800fd5a:	f640 023e 	movw	r2, #2110	; 0x83e
 800fd5e:	490a      	ldr	r1, [pc, #40]	; (800fd88 <tcp_poll+0x5c>)
 800fd60:	4808      	ldr	r0, [pc, #32]	; (800fd84 <tcp_poll+0x58>)
 800fd62:	f008 f8e7 	bl	8017f34 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 800fd66:	68fb      	ldr	r3, [r7, #12]
 800fd68:	68ba      	ldr	r2, [r7, #8]
 800fd6a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 800fd6e:	68fb      	ldr	r3, [r7, #12]
 800fd70:	79fa      	ldrb	r2, [r7, #7]
 800fd72:	775a      	strb	r2, [r3, #29]
}
 800fd74:	3710      	adds	r7, #16
 800fd76:	46bd      	mov	sp, r7
 800fd78:	bd80      	pop	{r7, pc}
 800fd7a:	bf00      	nop
 800fd7c:	0801a3bc 	.word	0x0801a3bc
 800fd80:	0801a9d0 	.word	0x0801a9d0
 800fd84:	0801a400 	.word	0x0801a400
 800fd88:	0801a9e8 	.word	0x0801a9e8

0800fd8c <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800fd8c:	b580      	push	{r7, lr}
 800fd8e:	b082      	sub	sp, #8
 800fd90:	af00      	add	r7, sp, #0
 800fd92:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d107      	bne.n	800fdaa <tcp_pcb_purge+0x1e>
 800fd9a:	4b21      	ldr	r3, [pc, #132]	; (800fe20 <tcp_pcb_purge+0x94>)
 800fd9c:	f640 0251 	movw	r2, #2129	; 0x851
 800fda0:	4920      	ldr	r1, [pc, #128]	; (800fe24 <tcp_pcb_purge+0x98>)
 800fda2:	4821      	ldr	r0, [pc, #132]	; (800fe28 <tcp_pcb_purge+0x9c>)
 800fda4:	f008 f8c6 	bl	8017f34 <iprintf>
 800fda8:	e037      	b.n	800fe1a <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	7d1b      	ldrb	r3, [r3, #20]
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	d033      	beq.n	800fe1a <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800fdb6:	2b0a      	cmp	r3, #10
 800fdb8:	d02f      	beq.n	800fe1a <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800fdbe:	2b01      	cmp	r3, #1
 800fdc0:	d02b      	beq.n	800fe1a <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	d007      	beq.n	800fdda <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800fdce:	4618      	mov	r0, r3
 800fdd0:	f7fe f958 	bl	800e084 <pbuf_free>
      pcb->refused_data = NULL;
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	2200      	movs	r2, #0
 800fdd8:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d002      	beq.n	800fde8 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800fde2:	6878      	ldr	r0, [r7, #4]
 800fde4:	f000 f986 	bl	80100f4 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800fdee:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fdf4:	4618      	mov	r0, r3
 800fdf6:	f7ff fcf9 	bl	800f7ec <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800fdfe:	4618      	mov	r0, r3
 800fe00:	f7ff fcf4 	bl	800f7ec <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	2200      	movs	r2, #0
 800fe08:	66da      	str	r2, [r3, #108]	; 0x6c
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	2200      	movs	r2, #0
 800fe16:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800fe1a:	3708      	adds	r7, #8
 800fe1c:	46bd      	mov	sp, r7
 800fe1e:	bd80      	pop	{r7, pc}
 800fe20:	0801a3bc 	.word	0x0801a3bc
 800fe24:	0801aa08 	.word	0x0801aa08
 800fe28:	0801a400 	.word	0x0801a400

0800fe2c <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800fe2c:	b580      	push	{r7, lr}
 800fe2e:	b084      	sub	sp, #16
 800fe30:	af00      	add	r7, sp, #0
 800fe32:	6078      	str	r0, [r7, #4]
 800fe34:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800fe36:	683b      	ldr	r3, [r7, #0]
 800fe38:	2b00      	cmp	r3, #0
 800fe3a:	d106      	bne.n	800fe4a <tcp_pcb_remove+0x1e>
 800fe3c:	4b3e      	ldr	r3, [pc, #248]	; (800ff38 <tcp_pcb_remove+0x10c>)
 800fe3e:	f640 0283 	movw	r2, #2179	; 0x883
 800fe42:	493e      	ldr	r1, [pc, #248]	; (800ff3c <tcp_pcb_remove+0x110>)
 800fe44:	483e      	ldr	r0, [pc, #248]	; (800ff40 <tcp_pcb_remove+0x114>)
 800fe46:	f008 f875 	bl	8017f34 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d106      	bne.n	800fe5e <tcp_pcb_remove+0x32>
 800fe50:	4b39      	ldr	r3, [pc, #228]	; (800ff38 <tcp_pcb_remove+0x10c>)
 800fe52:	f640 0284 	movw	r2, #2180	; 0x884
 800fe56:	493b      	ldr	r1, [pc, #236]	; (800ff44 <tcp_pcb_remove+0x118>)
 800fe58:	4839      	ldr	r0, [pc, #228]	; (800ff40 <tcp_pcb_remove+0x114>)
 800fe5a:	f008 f86b 	bl	8017f34 <iprintf>

  TCP_RMV(pcblist, pcb);
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	681b      	ldr	r3, [r3, #0]
 800fe62:	683a      	ldr	r2, [r7, #0]
 800fe64:	429a      	cmp	r2, r3
 800fe66:	d105      	bne.n	800fe74 <tcp_pcb_remove+0x48>
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	68da      	ldr	r2, [r3, #12]
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	601a      	str	r2, [r3, #0]
 800fe72:	e013      	b.n	800fe9c <tcp_pcb_remove+0x70>
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	681b      	ldr	r3, [r3, #0]
 800fe78:	60fb      	str	r3, [r7, #12]
 800fe7a:	e00c      	b.n	800fe96 <tcp_pcb_remove+0x6a>
 800fe7c:	68fb      	ldr	r3, [r7, #12]
 800fe7e:	68db      	ldr	r3, [r3, #12]
 800fe80:	683a      	ldr	r2, [r7, #0]
 800fe82:	429a      	cmp	r2, r3
 800fe84:	d104      	bne.n	800fe90 <tcp_pcb_remove+0x64>
 800fe86:	683b      	ldr	r3, [r7, #0]
 800fe88:	68da      	ldr	r2, [r3, #12]
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	60da      	str	r2, [r3, #12]
 800fe8e:	e005      	b.n	800fe9c <tcp_pcb_remove+0x70>
 800fe90:	68fb      	ldr	r3, [r7, #12]
 800fe92:	68db      	ldr	r3, [r3, #12]
 800fe94:	60fb      	str	r3, [r7, #12]
 800fe96:	68fb      	ldr	r3, [r7, #12]
 800fe98:	2b00      	cmp	r3, #0
 800fe9a:	d1ef      	bne.n	800fe7c <tcp_pcb_remove+0x50>
 800fe9c:	683b      	ldr	r3, [r7, #0]
 800fe9e:	2200      	movs	r2, #0
 800fea0:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800fea2:	6838      	ldr	r0, [r7, #0]
 800fea4:	f7ff ff72 	bl	800fd8c <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800fea8:	683b      	ldr	r3, [r7, #0]
 800feaa:	7d1b      	ldrb	r3, [r3, #20]
 800feac:	2b0a      	cmp	r3, #10
 800feae:	d013      	beq.n	800fed8 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800feb0:	683b      	ldr	r3, [r7, #0]
 800feb2:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800feb4:	2b01      	cmp	r3, #1
 800feb6:	d00f      	beq.n	800fed8 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800feb8:	683b      	ldr	r3, [r7, #0]
 800feba:	8b5b      	ldrh	r3, [r3, #26]
 800febc:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	d009      	beq.n	800fed8 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800fec4:	683b      	ldr	r3, [r7, #0]
 800fec6:	8b5b      	ldrh	r3, [r3, #26]
 800fec8:	f043 0302 	orr.w	r3, r3, #2
 800fecc:	b29a      	uxth	r2, r3
 800fece:	683b      	ldr	r3, [r7, #0]
 800fed0:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800fed2:	6838      	ldr	r0, [r7, #0]
 800fed4:	f003 fbc2 	bl	801365c <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800fed8:	683b      	ldr	r3, [r7, #0]
 800feda:	7d1b      	ldrb	r3, [r3, #20]
 800fedc:	2b01      	cmp	r3, #1
 800fede:	d020      	beq.n	800ff22 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800fee0:	683b      	ldr	r3, [r7, #0]
 800fee2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	d006      	beq.n	800fef6 <tcp_pcb_remove+0xca>
 800fee8:	4b13      	ldr	r3, [pc, #76]	; (800ff38 <tcp_pcb_remove+0x10c>)
 800feea:	f640 0293 	movw	r2, #2195	; 0x893
 800feee:	4916      	ldr	r1, [pc, #88]	; (800ff48 <tcp_pcb_remove+0x11c>)
 800fef0:	4813      	ldr	r0, [pc, #76]	; (800ff40 <tcp_pcb_remove+0x114>)
 800fef2:	f008 f81f 	bl	8017f34 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800fef6:	683b      	ldr	r3, [r7, #0]
 800fef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	d006      	beq.n	800ff0c <tcp_pcb_remove+0xe0>
 800fefe:	4b0e      	ldr	r3, [pc, #56]	; (800ff38 <tcp_pcb_remove+0x10c>)
 800ff00:	f640 0294 	movw	r2, #2196	; 0x894
 800ff04:	4911      	ldr	r1, [pc, #68]	; (800ff4c <tcp_pcb_remove+0x120>)
 800ff06:	480e      	ldr	r0, [pc, #56]	; (800ff40 <tcp_pcb_remove+0x114>)
 800ff08:	f008 f814 	bl	8017f34 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800ff0c:	683b      	ldr	r3, [r7, #0]
 800ff0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ff10:	2b00      	cmp	r3, #0
 800ff12:	d006      	beq.n	800ff22 <tcp_pcb_remove+0xf6>
 800ff14:	4b08      	ldr	r3, [pc, #32]	; (800ff38 <tcp_pcb_remove+0x10c>)
 800ff16:	f640 0296 	movw	r2, #2198	; 0x896
 800ff1a:	490d      	ldr	r1, [pc, #52]	; (800ff50 <tcp_pcb_remove+0x124>)
 800ff1c:	4808      	ldr	r0, [pc, #32]	; (800ff40 <tcp_pcb_remove+0x114>)
 800ff1e:	f008 f809 	bl	8017f34 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800ff22:	683b      	ldr	r3, [r7, #0]
 800ff24:	2200      	movs	r2, #0
 800ff26:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800ff28:	683b      	ldr	r3, [r7, #0]
 800ff2a:	2200      	movs	r2, #0
 800ff2c:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800ff2e:	bf00      	nop
 800ff30:	3710      	adds	r7, #16
 800ff32:	46bd      	mov	sp, r7
 800ff34:	bd80      	pop	{r7, pc}
 800ff36:	bf00      	nop
 800ff38:	0801a3bc 	.word	0x0801a3bc
 800ff3c:	0801aa24 	.word	0x0801aa24
 800ff40:	0801a400 	.word	0x0801a400
 800ff44:	0801aa40 	.word	0x0801aa40
 800ff48:	0801aa60 	.word	0x0801aa60
 800ff4c:	0801aa78 	.word	0x0801aa78
 800ff50:	0801aa94 	.word	0x0801aa94

0800ff54 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800ff54:	b580      	push	{r7, lr}
 800ff56:	b082      	sub	sp, #8
 800ff58:	af00      	add	r7, sp, #0
 800ff5a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d106      	bne.n	800ff70 <tcp_next_iss+0x1c>
 800ff62:	4b0a      	ldr	r3, [pc, #40]	; (800ff8c <tcp_next_iss+0x38>)
 800ff64:	f640 02af 	movw	r2, #2223	; 0x8af
 800ff68:	4909      	ldr	r1, [pc, #36]	; (800ff90 <tcp_next_iss+0x3c>)
 800ff6a:	480a      	ldr	r0, [pc, #40]	; (800ff94 <tcp_next_iss+0x40>)
 800ff6c:	f007 ffe2 	bl	8017f34 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800ff70:	4b09      	ldr	r3, [pc, #36]	; (800ff98 <tcp_next_iss+0x44>)
 800ff72:	681a      	ldr	r2, [r3, #0]
 800ff74:	4b09      	ldr	r3, [pc, #36]	; (800ff9c <tcp_next_iss+0x48>)
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	4413      	add	r3, r2
 800ff7a:	4a07      	ldr	r2, [pc, #28]	; (800ff98 <tcp_next_iss+0x44>)
 800ff7c:	6013      	str	r3, [r2, #0]
  return iss;
 800ff7e:	4b06      	ldr	r3, [pc, #24]	; (800ff98 <tcp_next_iss+0x44>)
 800ff80:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800ff82:	4618      	mov	r0, r3
 800ff84:	3708      	adds	r7, #8
 800ff86:	46bd      	mov	sp, r7
 800ff88:	bd80      	pop	{r7, pc}
 800ff8a:	bf00      	nop
 800ff8c:	0801a3bc 	.word	0x0801a3bc
 800ff90:	0801aaac 	.word	0x0801aaac
 800ff94:	0801a400 	.word	0x0801a400
 800ff98:	20000018 	.word	0x20000018
 800ff9c:	2000d788 	.word	0x2000d788

0800ffa0 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800ffa0:	b580      	push	{r7, lr}
 800ffa2:	b086      	sub	sp, #24
 800ffa4:	af00      	add	r7, sp, #0
 800ffa6:	4603      	mov	r3, r0
 800ffa8:	60b9      	str	r1, [r7, #8]
 800ffaa:	607a      	str	r2, [r7, #4]
 800ffac:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d106      	bne.n	800ffc2 <tcp_eff_send_mss_netif+0x22>
 800ffb4:	4b14      	ldr	r3, [pc, #80]	; (8010008 <tcp_eff_send_mss_netif+0x68>)
 800ffb6:	f640 02c5 	movw	r2, #2245	; 0x8c5
 800ffba:	4914      	ldr	r1, [pc, #80]	; (801000c <tcp_eff_send_mss_netif+0x6c>)
 800ffbc:	4814      	ldr	r0, [pc, #80]	; (8010010 <tcp_eff_send_mss_netif+0x70>)
 800ffbe:	f007 ffb9 	bl	8017f34 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800ffc2:	68bb      	ldr	r3, [r7, #8]
 800ffc4:	2b00      	cmp	r3, #0
 800ffc6:	d101      	bne.n	800ffcc <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800ffc8:	89fb      	ldrh	r3, [r7, #14]
 800ffca:	e019      	b.n	8010000 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800ffcc:	68bb      	ldr	r3, [r7, #8]
 800ffce:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800ffd0:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800ffd2:	8afb      	ldrh	r3, [r7, #22]
 800ffd4:	2b00      	cmp	r3, #0
 800ffd6:	d012      	beq.n	800fffe <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800ffd8:	2328      	movs	r3, #40	; 0x28
 800ffda:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800ffdc:	8afa      	ldrh	r2, [r7, #22]
 800ffde:	8abb      	ldrh	r3, [r7, #20]
 800ffe0:	429a      	cmp	r2, r3
 800ffe2:	d904      	bls.n	800ffee <tcp_eff_send_mss_netif+0x4e>
 800ffe4:	8afa      	ldrh	r2, [r7, #22]
 800ffe6:	8abb      	ldrh	r3, [r7, #20]
 800ffe8:	1ad3      	subs	r3, r2, r3
 800ffea:	b29b      	uxth	r3, r3
 800ffec:	e000      	b.n	800fff0 <tcp_eff_send_mss_netif+0x50>
 800ffee:	2300      	movs	r3, #0
 800fff0:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800fff2:	8a7a      	ldrh	r2, [r7, #18]
 800fff4:	89fb      	ldrh	r3, [r7, #14]
 800fff6:	4293      	cmp	r3, r2
 800fff8:	bf28      	it	cs
 800fffa:	4613      	movcs	r3, r2
 800fffc:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800fffe:	89fb      	ldrh	r3, [r7, #14]
}
 8010000:	4618      	mov	r0, r3
 8010002:	3718      	adds	r7, #24
 8010004:	46bd      	mov	sp, r7
 8010006:	bd80      	pop	{r7, pc}
 8010008:	0801a3bc 	.word	0x0801a3bc
 801000c:	0801aac8 	.word	0x0801aac8
 8010010:	0801a400 	.word	0x0801a400

08010014 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8010014:	b580      	push	{r7, lr}
 8010016:	b084      	sub	sp, #16
 8010018:	af00      	add	r7, sp, #0
 801001a:	6078      	str	r0, [r7, #4]
 801001c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 801001e:	683b      	ldr	r3, [r7, #0]
 8010020:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	2b00      	cmp	r3, #0
 8010026:	d119      	bne.n	801005c <tcp_netif_ip_addr_changed_pcblist+0x48>
 8010028:	4b10      	ldr	r3, [pc, #64]	; (801006c <tcp_netif_ip_addr_changed_pcblist+0x58>)
 801002a:	f44f 6210 	mov.w	r2, #2304	; 0x900
 801002e:	4910      	ldr	r1, [pc, #64]	; (8010070 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8010030:	4810      	ldr	r0, [pc, #64]	; (8010074 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8010032:	f007 ff7f 	bl	8017f34 <iprintf>

  while (pcb != NULL) {
 8010036:	e011      	b.n	801005c <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8010038:	68fb      	ldr	r3, [r7, #12]
 801003a:	681a      	ldr	r2, [r3, #0]
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	681b      	ldr	r3, [r3, #0]
 8010040:	429a      	cmp	r2, r3
 8010042:	d108      	bne.n	8010056 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8010044:	68fb      	ldr	r3, [r7, #12]
 8010046:	68db      	ldr	r3, [r3, #12]
 8010048:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 801004a:	68f8      	ldr	r0, [r7, #12]
 801004c:	f7fe fe1a 	bl	800ec84 <tcp_abort>
      pcb = next;
 8010050:	68bb      	ldr	r3, [r7, #8]
 8010052:	60fb      	str	r3, [r7, #12]
 8010054:	e002      	b.n	801005c <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	68db      	ldr	r3, [r3, #12]
 801005a:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	2b00      	cmp	r3, #0
 8010060:	d1ea      	bne.n	8010038 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8010062:	bf00      	nop
 8010064:	bf00      	nop
 8010066:	3710      	adds	r7, #16
 8010068:	46bd      	mov	sp, r7
 801006a:	bd80      	pop	{r7, pc}
 801006c:	0801a3bc 	.word	0x0801a3bc
 8010070:	0801aaf0 	.word	0x0801aaf0
 8010074:	0801a400 	.word	0x0801a400

08010078 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8010078:	b580      	push	{r7, lr}
 801007a:	b084      	sub	sp, #16
 801007c:	af00      	add	r7, sp, #0
 801007e:	6078      	str	r0, [r7, #4]
 8010080:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	2b00      	cmp	r3, #0
 8010086:	d02a      	beq.n	80100de <tcp_netif_ip_addr_changed+0x66>
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	681b      	ldr	r3, [r3, #0]
 801008c:	2b00      	cmp	r3, #0
 801008e:	d026      	beq.n	80100de <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8010090:	4b15      	ldr	r3, [pc, #84]	; (80100e8 <tcp_netif_ip_addr_changed+0x70>)
 8010092:	681b      	ldr	r3, [r3, #0]
 8010094:	4619      	mov	r1, r3
 8010096:	6878      	ldr	r0, [r7, #4]
 8010098:	f7ff ffbc 	bl	8010014 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 801009c:	4b13      	ldr	r3, [pc, #76]	; (80100ec <tcp_netif_ip_addr_changed+0x74>)
 801009e:	681b      	ldr	r3, [r3, #0]
 80100a0:	4619      	mov	r1, r3
 80100a2:	6878      	ldr	r0, [r7, #4]
 80100a4:	f7ff ffb6 	bl	8010014 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 80100a8:	683b      	ldr	r3, [r7, #0]
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	d017      	beq.n	80100de <tcp_netif_ip_addr_changed+0x66>
 80100ae:	683b      	ldr	r3, [r7, #0]
 80100b0:	681b      	ldr	r3, [r3, #0]
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	d013      	beq.n	80100de <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80100b6:	4b0e      	ldr	r3, [pc, #56]	; (80100f0 <tcp_netif_ip_addr_changed+0x78>)
 80100b8:	681b      	ldr	r3, [r3, #0]
 80100ba:	60fb      	str	r3, [r7, #12]
 80100bc:	e00c      	b.n	80100d8 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 80100be:	68fb      	ldr	r3, [r7, #12]
 80100c0:	681a      	ldr	r2, [r3, #0]
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	681b      	ldr	r3, [r3, #0]
 80100c6:	429a      	cmp	r2, r3
 80100c8:	d103      	bne.n	80100d2 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 80100ca:	683b      	ldr	r3, [r7, #0]
 80100cc:	681a      	ldr	r2, [r3, #0]
 80100ce:	68fb      	ldr	r3, [r7, #12]
 80100d0:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	68db      	ldr	r3, [r3, #12]
 80100d6:	60fb      	str	r3, [r7, #12]
 80100d8:	68fb      	ldr	r3, [r7, #12]
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d1ef      	bne.n	80100be <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 80100de:	bf00      	nop
 80100e0:	3710      	adds	r7, #16
 80100e2:	46bd      	mov	sp, r7
 80100e4:	bd80      	pop	{r7, pc}
 80100e6:	bf00      	nop
 80100e8:	2000d784 	.word	0x2000d784
 80100ec:	2000d790 	.word	0x2000d790
 80100f0:	2000d78c 	.word	0x2000d78c

080100f4 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 80100f4:	b580      	push	{r7, lr}
 80100f6:	b082      	sub	sp, #8
 80100f8:	af00      	add	r7, sp, #0
 80100fa:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010100:	2b00      	cmp	r3, #0
 8010102:	d007      	beq.n	8010114 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010108:	4618      	mov	r0, r3
 801010a:	f7ff fb6f 	bl	800f7ec <tcp_segs_free>
    pcb->ooseq = NULL;
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	2200      	movs	r2, #0
 8010112:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8010114:	bf00      	nop
 8010116:	3708      	adds	r7, #8
 8010118:	46bd      	mov	sp, r7
 801011a:	bd80      	pop	{r7, pc}

0801011c <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 801011c:	b590      	push	{r4, r7, lr}
 801011e:	b08d      	sub	sp, #52	; 0x34
 8010120:	af04      	add	r7, sp, #16
 8010122:	6078      	str	r0, [r7, #4]
 8010124:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	2b00      	cmp	r3, #0
 801012a:	d105      	bne.n	8010138 <tcp_input+0x1c>
 801012c:	4b9b      	ldr	r3, [pc, #620]	; (801039c <tcp_input+0x280>)
 801012e:	2283      	movs	r2, #131	; 0x83
 8010130:	499b      	ldr	r1, [pc, #620]	; (80103a0 <tcp_input+0x284>)
 8010132:	489c      	ldr	r0, [pc, #624]	; (80103a4 <tcp_input+0x288>)
 8010134:	f007 fefe 	bl	8017f34 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	685b      	ldr	r3, [r3, #4]
 801013c:	4a9a      	ldr	r2, [pc, #616]	; (80103a8 <tcp_input+0x28c>)
 801013e:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	895b      	ldrh	r3, [r3, #10]
 8010144:	2b13      	cmp	r3, #19
 8010146:	f240 83c4 	bls.w	80108d2 <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801014a:	4b98      	ldr	r3, [pc, #608]	; (80103ac <tcp_input+0x290>)
 801014c:	695b      	ldr	r3, [r3, #20]
 801014e:	4a97      	ldr	r2, [pc, #604]	; (80103ac <tcp_input+0x290>)
 8010150:	6812      	ldr	r2, [r2, #0]
 8010152:	4611      	mov	r1, r2
 8010154:	4618      	mov	r0, r3
 8010156:	f006 fbcb 	bl	80168f0 <ip4_addr_isbroadcast_u32>
 801015a:	4603      	mov	r3, r0
 801015c:	2b00      	cmp	r3, #0
 801015e:	f040 83ba 	bne.w	80108d6 <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8010162:	4b92      	ldr	r3, [pc, #584]	; (80103ac <tcp_input+0x290>)
 8010164:	695b      	ldr	r3, [r3, #20]
 8010166:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801016a:	2be0      	cmp	r3, #224	; 0xe0
 801016c:	f000 83b3 	beq.w	80108d6 <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8010170:	4b8d      	ldr	r3, [pc, #564]	; (80103a8 <tcp_input+0x28c>)
 8010172:	681b      	ldr	r3, [r3, #0]
 8010174:	899b      	ldrh	r3, [r3, #12]
 8010176:	b29b      	uxth	r3, r3
 8010178:	4618      	mov	r0, r3
 801017a:	f7fc fc3b 	bl	800c9f4 <lwip_htons>
 801017e:	4603      	mov	r3, r0
 8010180:	0b1b      	lsrs	r3, r3, #12
 8010182:	b29b      	uxth	r3, r3
 8010184:	b2db      	uxtb	r3, r3
 8010186:	009b      	lsls	r3, r3, #2
 8010188:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 801018a:	7cbb      	ldrb	r3, [r7, #18]
 801018c:	2b13      	cmp	r3, #19
 801018e:	f240 83a4 	bls.w	80108da <tcp_input+0x7be>
 8010192:	7cbb      	ldrb	r3, [r7, #18]
 8010194:	b29a      	uxth	r2, r3
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	891b      	ldrh	r3, [r3, #8]
 801019a:	429a      	cmp	r2, r3
 801019c:	f200 839d 	bhi.w	80108da <tcp_input+0x7be>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 80101a0:	7cbb      	ldrb	r3, [r7, #18]
 80101a2:	b29b      	uxth	r3, r3
 80101a4:	3b14      	subs	r3, #20
 80101a6:	b29a      	uxth	r2, r3
 80101a8:	4b81      	ldr	r3, [pc, #516]	; (80103b0 <tcp_input+0x294>)
 80101aa:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 80101ac:	4b81      	ldr	r3, [pc, #516]	; (80103b4 <tcp_input+0x298>)
 80101ae:	2200      	movs	r2, #0
 80101b0:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	895a      	ldrh	r2, [r3, #10]
 80101b6:	7cbb      	ldrb	r3, [r7, #18]
 80101b8:	b29b      	uxth	r3, r3
 80101ba:	429a      	cmp	r2, r3
 80101bc:	d309      	bcc.n	80101d2 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 80101be:	4b7c      	ldr	r3, [pc, #496]	; (80103b0 <tcp_input+0x294>)
 80101c0:	881a      	ldrh	r2, [r3, #0]
 80101c2:	4b7d      	ldr	r3, [pc, #500]	; (80103b8 <tcp_input+0x29c>)
 80101c4:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 80101c6:	7cbb      	ldrb	r3, [r7, #18]
 80101c8:	4619      	mov	r1, r3
 80101ca:	6878      	ldr	r0, [r7, #4]
 80101cc:	f7fd fed4 	bl	800df78 <pbuf_remove_header>
 80101d0:	e04e      	b.n	8010270 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	681b      	ldr	r3, [r3, #0]
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d105      	bne.n	80101e6 <tcp_input+0xca>
 80101da:	4b70      	ldr	r3, [pc, #448]	; (801039c <tcp_input+0x280>)
 80101dc:	22c2      	movs	r2, #194	; 0xc2
 80101de:	4977      	ldr	r1, [pc, #476]	; (80103bc <tcp_input+0x2a0>)
 80101e0:	4870      	ldr	r0, [pc, #448]	; (80103a4 <tcp_input+0x288>)
 80101e2:	f007 fea7 	bl	8017f34 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 80101e6:	2114      	movs	r1, #20
 80101e8:	6878      	ldr	r0, [r7, #4]
 80101ea:	f7fd fec5 	bl	800df78 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	895a      	ldrh	r2, [r3, #10]
 80101f2:	4b71      	ldr	r3, [pc, #452]	; (80103b8 <tcp_input+0x29c>)
 80101f4:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 80101f6:	4b6e      	ldr	r3, [pc, #440]	; (80103b0 <tcp_input+0x294>)
 80101f8:	881a      	ldrh	r2, [r3, #0]
 80101fa:	4b6f      	ldr	r3, [pc, #444]	; (80103b8 <tcp_input+0x29c>)
 80101fc:	881b      	ldrh	r3, [r3, #0]
 80101fe:	1ad3      	subs	r3, r2, r3
 8010200:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8010202:	4b6d      	ldr	r3, [pc, #436]	; (80103b8 <tcp_input+0x29c>)
 8010204:	881b      	ldrh	r3, [r3, #0]
 8010206:	4619      	mov	r1, r3
 8010208:	6878      	ldr	r0, [r7, #4]
 801020a:	f7fd feb5 	bl	800df78 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	681b      	ldr	r3, [r3, #0]
 8010212:	895b      	ldrh	r3, [r3, #10]
 8010214:	8a3a      	ldrh	r2, [r7, #16]
 8010216:	429a      	cmp	r2, r3
 8010218:	f200 8361 	bhi.w	80108de <tcp_input+0x7c2>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	685b      	ldr	r3, [r3, #4]
 8010222:	4a64      	ldr	r2, [pc, #400]	; (80103b4 <tcp_input+0x298>)
 8010224:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	681b      	ldr	r3, [r3, #0]
 801022a:	8a3a      	ldrh	r2, [r7, #16]
 801022c:	4611      	mov	r1, r2
 801022e:	4618      	mov	r0, r3
 8010230:	f7fd fea2 	bl	800df78 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	891a      	ldrh	r2, [r3, #8]
 8010238:	8a3b      	ldrh	r3, [r7, #16]
 801023a:	1ad3      	subs	r3, r2, r3
 801023c:	b29a      	uxth	r2, r3
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	895b      	ldrh	r3, [r3, #10]
 8010246:	2b00      	cmp	r3, #0
 8010248:	d005      	beq.n	8010256 <tcp_input+0x13a>
 801024a:	4b54      	ldr	r3, [pc, #336]	; (801039c <tcp_input+0x280>)
 801024c:	22df      	movs	r2, #223	; 0xdf
 801024e:	495c      	ldr	r1, [pc, #368]	; (80103c0 <tcp_input+0x2a4>)
 8010250:	4854      	ldr	r0, [pc, #336]	; (80103a4 <tcp_input+0x288>)
 8010252:	f007 fe6f 	bl	8017f34 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	891a      	ldrh	r2, [r3, #8]
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	681b      	ldr	r3, [r3, #0]
 801025e:	891b      	ldrh	r3, [r3, #8]
 8010260:	429a      	cmp	r2, r3
 8010262:	d005      	beq.n	8010270 <tcp_input+0x154>
 8010264:	4b4d      	ldr	r3, [pc, #308]	; (801039c <tcp_input+0x280>)
 8010266:	22e0      	movs	r2, #224	; 0xe0
 8010268:	4956      	ldr	r1, [pc, #344]	; (80103c4 <tcp_input+0x2a8>)
 801026a:	484e      	ldr	r0, [pc, #312]	; (80103a4 <tcp_input+0x288>)
 801026c:	f007 fe62 	bl	8017f34 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8010270:	4b4d      	ldr	r3, [pc, #308]	; (80103a8 <tcp_input+0x28c>)
 8010272:	681b      	ldr	r3, [r3, #0]
 8010274:	881b      	ldrh	r3, [r3, #0]
 8010276:	b29b      	uxth	r3, r3
 8010278:	4a4b      	ldr	r2, [pc, #300]	; (80103a8 <tcp_input+0x28c>)
 801027a:	6814      	ldr	r4, [r2, #0]
 801027c:	4618      	mov	r0, r3
 801027e:	f7fc fbb9 	bl	800c9f4 <lwip_htons>
 8010282:	4603      	mov	r3, r0
 8010284:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8010286:	4b48      	ldr	r3, [pc, #288]	; (80103a8 <tcp_input+0x28c>)
 8010288:	681b      	ldr	r3, [r3, #0]
 801028a:	885b      	ldrh	r3, [r3, #2]
 801028c:	b29b      	uxth	r3, r3
 801028e:	4a46      	ldr	r2, [pc, #280]	; (80103a8 <tcp_input+0x28c>)
 8010290:	6814      	ldr	r4, [r2, #0]
 8010292:	4618      	mov	r0, r3
 8010294:	f7fc fbae 	bl	800c9f4 <lwip_htons>
 8010298:	4603      	mov	r3, r0
 801029a:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 801029c:	4b42      	ldr	r3, [pc, #264]	; (80103a8 <tcp_input+0x28c>)
 801029e:	681b      	ldr	r3, [r3, #0]
 80102a0:	685b      	ldr	r3, [r3, #4]
 80102a2:	4a41      	ldr	r2, [pc, #260]	; (80103a8 <tcp_input+0x28c>)
 80102a4:	6814      	ldr	r4, [r2, #0]
 80102a6:	4618      	mov	r0, r3
 80102a8:	f7fc fbb9 	bl	800ca1e <lwip_htonl>
 80102ac:	4603      	mov	r3, r0
 80102ae:	6063      	str	r3, [r4, #4]
 80102b0:	6863      	ldr	r3, [r4, #4]
 80102b2:	4a45      	ldr	r2, [pc, #276]	; (80103c8 <tcp_input+0x2ac>)
 80102b4:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 80102b6:	4b3c      	ldr	r3, [pc, #240]	; (80103a8 <tcp_input+0x28c>)
 80102b8:	681b      	ldr	r3, [r3, #0]
 80102ba:	689b      	ldr	r3, [r3, #8]
 80102bc:	4a3a      	ldr	r2, [pc, #232]	; (80103a8 <tcp_input+0x28c>)
 80102be:	6814      	ldr	r4, [r2, #0]
 80102c0:	4618      	mov	r0, r3
 80102c2:	f7fc fbac 	bl	800ca1e <lwip_htonl>
 80102c6:	4603      	mov	r3, r0
 80102c8:	60a3      	str	r3, [r4, #8]
 80102ca:	68a3      	ldr	r3, [r4, #8]
 80102cc:	4a3f      	ldr	r2, [pc, #252]	; (80103cc <tcp_input+0x2b0>)
 80102ce:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 80102d0:	4b35      	ldr	r3, [pc, #212]	; (80103a8 <tcp_input+0x28c>)
 80102d2:	681b      	ldr	r3, [r3, #0]
 80102d4:	89db      	ldrh	r3, [r3, #14]
 80102d6:	b29b      	uxth	r3, r3
 80102d8:	4a33      	ldr	r2, [pc, #204]	; (80103a8 <tcp_input+0x28c>)
 80102da:	6814      	ldr	r4, [r2, #0]
 80102dc:	4618      	mov	r0, r3
 80102de:	f7fc fb89 	bl	800c9f4 <lwip_htons>
 80102e2:	4603      	mov	r3, r0
 80102e4:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 80102e6:	4b30      	ldr	r3, [pc, #192]	; (80103a8 <tcp_input+0x28c>)
 80102e8:	681b      	ldr	r3, [r3, #0]
 80102ea:	899b      	ldrh	r3, [r3, #12]
 80102ec:	b29b      	uxth	r3, r3
 80102ee:	4618      	mov	r0, r3
 80102f0:	f7fc fb80 	bl	800c9f4 <lwip_htons>
 80102f4:	4603      	mov	r3, r0
 80102f6:	b2db      	uxtb	r3, r3
 80102f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80102fc:	b2da      	uxtb	r2, r3
 80102fe:	4b34      	ldr	r3, [pc, #208]	; (80103d0 <tcp_input+0x2b4>)
 8010300:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	891a      	ldrh	r2, [r3, #8]
 8010306:	4b33      	ldr	r3, [pc, #204]	; (80103d4 <tcp_input+0x2b8>)
 8010308:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 801030a:	4b31      	ldr	r3, [pc, #196]	; (80103d0 <tcp_input+0x2b4>)
 801030c:	781b      	ldrb	r3, [r3, #0]
 801030e:	f003 0303 	and.w	r3, r3, #3
 8010312:	2b00      	cmp	r3, #0
 8010314:	d00c      	beq.n	8010330 <tcp_input+0x214>
    tcplen++;
 8010316:	4b2f      	ldr	r3, [pc, #188]	; (80103d4 <tcp_input+0x2b8>)
 8010318:	881b      	ldrh	r3, [r3, #0]
 801031a:	3301      	adds	r3, #1
 801031c:	b29a      	uxth	r2, r3
 801031e:	4b2d      	ldr	r3, [pc, #180]	; (80103d4 <tcp_input+0x2b8>)
 8010320:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	891a      	ldrh	r2, [r3, #8]
 8010326:	4b2b      	ldr	r3, [pc, #172]	; (80103d4 <tcp_input+0x2b8>)
 8010328:	881b      	ldrh	r3, [r3, #0]
 801032a:	429a      	cmp	r2, r3
 801032c:	f200 82d9 	bhi.w	80108e2 <tcp_input+0x7c6>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8010330:	2300      	movs	r3, #0
 8010332:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8010334:	4b28      	ldr	r3, [pc, #160]	; (80103d8 <tcp_input+0x2bc>)
 8010336:	681b      	ldr	r3, [r3, #0]
 8010338:	61fb      	str	r3, [r7, #28]
 801033a:	e09d      	b.n	8010478 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 801033c:	69fb      	ldr	r3, [r7, #28]
 801033e:	7d1b      	ldrb	r3, [r3, #20]
 8010340:	2b00      	cmp	r3, #0
 8010342:	d105      	bne.n	8010350 <tcp_input+0x234>
 8010344:	4b15      	ldr	r3, [pc, #84]	; (801039c <tcp_input+0x280>)
 8010346:	22fb      	movs	r2, #251	; 0xfb
 8010348:	4924      	ldr	r1, [pc, #144]	; (80103dc <tcp_input+0x2c0>)
 801034a:	4816      	ldr	r0, [pc, #88]	; (80103a4 <tcp_input+0x288>)
 801034c:	f007 fdf2 	bl	8017f34 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8010350:	69fb      	ldr	r3, [r7, #28]
 8010352:	7d1b      	ldrb	r3, [r3, #20]
 8010354:	2b0a      	cmp	r3, #10
 8010356:	d105      	bne.n	8010364 <tcp_input+0x248>
 8010358:	4b10      	ldr	r3, [pc, #64]	; (801039c <tcp_input+0x280>)
 801035a:	22fc      	movs	r2, #252	; 0xfc
 801035c:	4920      	ldr	r1, [pc, #128]	; (80103e0 <tcp_input+0x2c4>)
 801035e:	4811      	ldr	r0, [pc, #68]	; (80103a4 <tcp_input+0x288>)
 8010360:	f007 fde8 	bl	8017f34 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8010364:	69fb      	ldr	r3, [r7, #28]
 8010366:	7d1b      	ldrb	r3, [r3, #20]
 8010368:	2b01      	cmp	r3, #1
 801036a:	d105      	bne.n	8010378 <tcp_input+0x25c>
 801036c:	4b0b      	ldr	r3, [pc, #44]	; (801039c <tcp_input+0x280>)
 801036e:	22fd      	movs	r2, #253	; 0xfd
 8010370:	491c      	ldr	r1, [pc, #112]	; (80103e4 <tcp_input+0x2c8>)
 8010372:	480c      	ldr	r0, [pc, #48]	; (80103a4 <tcp_input+0x288>)
 8010374:	f007 fdde 	bl	8017f34 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8010378:	69fb      	ldr	r3, [r7, #28]
 801037a:	7a1b      	ldrb	r3, [r3, #8]
 801037c:	2b00      	cmp	r3, #0
 801037e:	d033      	beq.n	80103e8 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8010380:	69fb      	ldr	r3, [r7, #28]
 8010382:	7a1a      	ldrb	r2, [r3, #8]
 8010384:	4b09      	ldr	r3, [pc, #36]	; (80103ac <tcp_input+0x290>)
 8010386:	685b      	ldr	r3, [r3, #4]
 8010388:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801038c:	3301      	adds	r3, #1
 801038e:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8010390:	429a      	cmp	r2, r3
 8010392:	d029      	beq.n	80103e8 <tcp_input+0x2cc>
      prev = pcb;
 8010394:	69fb      	ldr	r3, [r7, #28]
 8010396:	61bb      	str	r3, [r7, #24]
      continue;
 8010398:	e06b      	b.n	8010472 <tcp_input+0x356>
 801039a:	bf00      	nop
 801039c:	0801ab24 	.word	0x0801ab24
 80103a0:	0801ab58 	.word	0x0801ab58
 80103a4:	0801ab70 	.word	0x0801ab70
 80103a8:	20006858 	.word	0x20006858
 80103ac:	2000a070 	.word	0x2000a070
 80103b0:	2000685c 	.word	0x2000685c
 80103b4:	20006860 	.word	0x20006860
 80103b8:	2000685e 	.word	0x2000685e
 80103bc:	0801ab98 	.word	0x0801ab98
 80103c0:	0801aba8 	.word	0x0801aba8
 80103c4:	0801abb4 	.word	0x0801abb4
 80103c8:	20006868 	.word	0x20006868
 80103cc:	2000686c 	.word	0x2000686c
 80103d0:	20006874 	.word	0x20006874
 80103d4:	20006872 	.word	0x20006872
 80103d8:	2000d784 	.word	0x2000d784
 80103dc:	0801abd4 	.word	0x0801abd4
 80103e0:	0801abfc 	.word	0x0801abfc
 80103e4:	0801ac28 	.word	0x0801ac28
    }

    if (pcb->remote_port == tcphdr->src &&
 80103e8:	69fb      	ldr	r3, [r7, #28]
 80103ea:	8b1a      	ldrh	r2, [r3, #24]
 80103ec:	4b94      	ldr	r3, [pc, #592]	; (8010640 <tcp_input+0x524>)
 80103ee:	681b      	ldr	r3, [r3, #0]
 80103f0:	881b      	ldrh	r3, [r3, #0]
 80103f2:	b29b      	uxth	r3, r3
 80103f4:	429a      	cmp	r2, r3
 80103f6:	d13a      	bne.n	801046e <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 80103f8:	69fb      	ldr	r3, [r7, #28]
 80103fa:	8ada      	ldrh	r2, [r3, #22]
 80103fc:	4b90      	ldr	r3, [pc, #576]	; (8010640 <tcp_input+0x524>)
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	885b      	ldrh	r3, [r3, #2]
 8010402:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8010404:	429a      	cmp	r2, r3
 8010406:	d132      	bne.n	801046e <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8010408:	69fb      	ldr	r3, [r7, #28]
 801040a:	685a      	ldr	r2, [r3, #4]
 801040c:	4b8d      	ldr	r3, [pc, #564]	; (8010644 <tcp_input+0x528>)
 801040e:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8010410:	429a      	cmp	r2, r3
 8010412:	d12c      	bne.n	801046e <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8010414:	69fb      	ldr	r3, [r7, #28]
 8010416:	681a      	ldr	r2, [r3, #0]
 8010418:	4b8a      	ldr	r3, [pc, #552]	; (8010644 <tcp_input+0x528>)
 801041a:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801041c:	429a      	cmp	r2, r3
 801041e:	d126      	bne.n	801046e <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8010420:	69fb      	ldr	r3, [r7, #28]
 8010422:	68db      	ldr	r3, [r3, #12]
 8010424:	69fa      	ldr	r2, [r7, #28]
 8010426:	429a      	cmp	r2, r3
 8010428:	d106      	bne.n	8010438 <tcp_input+0x31c>
 801042a:	4b87      	ldr	r3, [pc, #540]	; (8010648 <tcp_input+0x52c>)
 801042c:	f240 120d 	movw	r2, #269	; 0x10d
 8010430:	4986      	ldr	r1, [pc, #536]	; (801064c <tcp_input+0x530>)
 8010432:	4887      	ldr	r0, [pc, #540]	; (8010650 <tcp_input+0x534>)
 8010434:	f007 fd7e 	bl	8017f34 <iprintf>
      if (prev != NULL) {
 8010438:	69bb      	ldr	r3, [r7, #24]
 801043a:	2b00      	cmp	r3, #0
 801043c:	d00a      	beq.n	8010454 <tcp_input+0x338>
        prev->next = pcb->next;
 801043e:	69fb      	ldr	r3, [r7, #28]
 8010440:	68da      	ldr	r2, [r3, #12]
 8010442:	69bb      	ldr	r3, [r7, #24]
 8010444:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8010446:	4b83      	ldr	r3, [pc, #524]	; (8010654 <tcp_input+0x538>)
 8010448:	681a      	ldr	r2, [r3, #0]
 801044a:	69fb      	ldr	r3, [r7, #28]
 801044c:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 801044e:	4a81      	ldr	r2, [pc, #516]	; (8010654 <tcp_input+0x538>)
 8010450:	69fb      	ldr	r3, [r7, #28]
 8010452:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8010454:	69fb      	ldr	r3, [r7, #28]
 8010456:	68db      	ldr	r3, [r3, #12]
 8010458:	69fa      	ldr	r2, [r7, #28]
 801045a:	429a      	cmp	r2, r3
 801045c:	d111      	bne.n	8010482 <tcp_input+0x366>
 801045e:	4b7a      	ldr	r3, [pc, #488]	; (8010648 <tcp_input+0x52c>)
 8010460:	f240 1215 	movw	r2, #277	; 0x115
 8010464:	497c      	ldr	r1, [pc, #496]	; (8010658 <tcp_input+0x53c>)
 8010466:	487a      	ldr	r0, [pc, #488]	; (8010650 <tcp_input+0x534>)
 8010468:	f007 fd64 	bl	8017f34 <iprintf>
      break;
 801046c:	e009      	b.n	8010482 <tcp_input+0x366>
    }
    prev = pcb;
 801046e:	69fb      	ldr	r3, [r7, #28]
 8010470:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8010472:	69fb      	ldr	r3, [r7, #28]
 8010474:	68db      	ldr	r3, [r3, #12]
 8010476:	61fb      	str	r3, [r7, #28]
 8010478:	69fb      	ldr	r3, [r7, #28]
 801047a:	2b00      	cmp	r3, #0
 801047c:	f47f af5e 	bne.w	801033c <tcp_input+0x220>
 8010480:	e000      	b.n	8010484 <tcp_input+0x368>
      break;
 8010482:	bf00      	nop
  }

  if (pcb == NULL) {
 8010484:	69fb      	ldr	r3, [r7, #28]
 8010486:	2b00      	cmp	r3, #0
 8010488:	f040 8095 	bne.w	80105b6 <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801048c:	4b73      	ldr	r3, [pc, #460]	; (801065c <tcp_input+0x540>)
 801048e:	681b      	ldr	r3, [r3, #0]
 8010490:	61fb      	str	r3, [r7, #28]
 8010492:	e03f      	b.n	8010514 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8010494:	69fb      	ldr	r3, [r7, #28]
 8010496:	7d1b      	ldrb	r3, [r3, #20]
 8010498:	2b0a      	cmp	r3, #10
 801049a:	d006      	beq.n	80104aa <tcp_input+0x38e>
 801049c:	4b6a      	ldr	r3, [pc, #424]	; (8010648 <tcp_input+0x52c>)
 801049e:	f240 121f 	movw	r2, #287	; 0x11f
 80104a2:	496f      	ldr	r1, [pc, #444]	; (8010660 <tcp_input+0x544>)
 80104a4:	486a      	ldr	r0, [pc, #424]	; (8010650 <tcp_input+0x534>)
 80104a6:	f007 fd45 	bl	8017f34 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80104aa:	69fb      	ldr	r3, [r7, #28]
 80104ac:	7a1b      	ldrb	r3, [r3, #8]
 80104ae:	2b00      	cmp	r3, #0
 80104b0:	d009      	beq.n	80104c6 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80104b2:	69fb      	ldr	r3, [r7, #28]
 80104b4:	7a1a      	ldrb	r2, [r3, #8]
 80104b6:	4b63      	ldr	r3, [pc, #396]	; (8010644 <tcp_input+0x528>)
 80104b8:	685b      	ldr	r3, [r3, #4]
 80104ba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80104be:	3301      	adds	r3, #1
 80104c0:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80104c2:	429a      	cmp	r2, r3
 80104c4:	d122      	bne.n	801050c <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 80104c6:	69fb      	ldr	r3, [r7, #28]
 80104c8:	8b1a      	ldrh	r2, [r3, #24]
 80104ca:	4b5d      	ldr	r3, [pc, #372]	; (8010640 <tcp_input+0x524>)
 80104cc:	681b      	ldr	r3, [r3, #0]
 80104ce:	881b      	ldrh	r3, [r3, #0]
 80104d0:	b29b      	uxth	r3, r3
 80104d2:	429a      	cmp	r2, r3
 80104d4:	d11b      	bne.n	801050e <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 80104d6:	69fb      	ldr	r3, [r7, #28]
 80104d8:	8ada      	ldrh	r2, [r3, #22]
 80104da:	4b59      	ldr	r3, [pc, #356]	; (8010640 <tcp_input+0x524>)
 80104dc:	681b      	ldr	r3, [r3, #0]
 80104de:	885b      	ldrh	r3, [r3, #2]
 80104e0:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 80104e2:	429a      	cmp	r2, r3
 80104e4:	d113      	bne.n	801050e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80104e6:	69fb      	ldr	r3, [r7, #28]
 80104e8:	685a      	ldr	r2, [r3, #4]
 80104ea:	4b56      	ldr	r3, [pc, #344]	; (8010644 <tcp_input+0x528>)
 80104ec:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 80104ee:	429a      	cmp	r2, r3
 80104f0:	d10d      	bne.n	801050e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80104f2:	69fb      	ldr	r3, [r7, #28]
 80104f4:	681a      	ldr	r2, [r3, #0]
 80104f6:	4b53      	ldr	r3, [pc, #332]	; (8010644 <tcp_input+0x528>)
 80104f8:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80104fa:	429a      	cmp	r2, r3
 80104fc:	d107      	bne.n	801050e <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 80104fe:	69f8      	ldr	r0, [r7, #28]
 8010500:	f000 fb54 	bl	8010bac <tcp_timewait_input>
        }
        pbuf_free(p);
 8010504:	6878      	ldr	r0, [r7, #4]
 8010506:	f7fd fdbd 	bl	800e084 <pbuf_free>
        return;
 801050a:	e1f0      	b.n	80108ee <tcp_input+0x7d2>
        continue;
 801050c:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801050e:	69fb      	ldr	r3, [r7, #28]
 8010510:	68db      	ldr	r3, [r3, #12]
 8010512:	61fb      	str	r3, [r7, #28]
 8010514:	69fb      	ldr	r3, [r7, #28]
 8010516:	2b00      	cmp	r3, #0
 8010518:	d1bc      	bne.n	8010494 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 801051a:	2300      	movs	r3, #0
 801051c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801051e:	4b51      	ldr	r3, [pc, #324]	; (8010664 <tcp_input+0x548>)
 8010520:	681b      	ldr	r3, [r3, #0]
 8010522:	617b      	str	r3, [r7, #20]
 8010524:	e02a      	b.n	801057c <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8010526:	697b      	ldr	r3, [r7, #20]
 8010528:	7a1b      	ldrb	r3, [r3, #8]
 801052a:	2b00      	cmp	r3, #0
 801052c:	d00c      	beq.n	8010548 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801052e:	697b      	ldr	r3, [r7, #20]
 8010530:	7a1a      	ldrb	r2, [r3, #8]
 8010532:	4b44      	ldr	r3, [pc, #272]	; (8010644 <tcp_input+0x528>)
 8010534:	685b      	ldr	r3, [r3, #4]
 8010536:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801053a:	3301      	adds	r3, #1
 801053c:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801053e:	429a      	cmp	r2, r3
 8010540:	d002      	beq.n	8010548 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8010542:	697b      	ldr	r3, [r7, #20]
 8010544:	61bb      	str	r3, [r7, #24]
        continue;
 8010546:	e016      	b.n	8010576 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8010548:	697b      	ldr	r3, [r7, #20]
 801054a:	8ada      	ldrh	r2, [r3, #22]
 801054c:	4b3c      	ldr	r3, [pc, #240]	; (8010640 <tcp_input+0x524>)
 801054e:	681b      	ldr	r3, [r3, #0]
 8010550:	885b      	ldrh	r3, [r3, #2]
 8010552:	b29b      	uxth	r3, r3
 8010554:	429a      	cmp	r2, r3
 8010556:	d10c      	bne.n	8010572 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8010558:	697b      	ldr	r3, [r7, #20]
 801055a:	681a      	ldr	r2, [r3, #0]
 801055c:	4b39      	ldr	r3, [pc, #228]	; (8010644 <tcp_input+0x528>)
 801055e:	695b      	ldr	r3, [r3, #20]
 8010560:	429a      	cmp	r2, r3
 8010562:	d00f      	beq.n	8010584 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8010564:	697b      	ldr	r3, [r7, #20]
 8010566:	2b00      	cmp	r3, #0
 8010568:	d00d      	beq.n	8010586 <tcp_input+0x46a>
 801056a:	697b      	ldr	r3, [r7, #20]
 801056c:	681b      	ldr	r3, [r3, #0]
 801056e:	2b00      	cmp	r3, #0
 8010570:	d009      	beq.n	8010586 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8010572:	697b      	ldr	r3, [r7, #20]
 8010574:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8010576:	697b      	ldr	r3, [r7, #20]
 8010578:	68db      	ldr	r3, [r3, #12]
 801057a:	617b      	str	r3, [r7, #20]
 801057c:	697b      	ldr	r3, [r7, #20]
 801057e:	2b00      	cmp	r3, #0
 8010580:	d1d1      	bne.n	8010526 <tcp_input+0x40a>
 8010582:	e000      	b.n	8010586 <tcp_input+0x46a>
            break;
 8010584:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8010586:	697b      	ldr	r3, [r7, #20]
 8010588:	2b00      	cmp	r3, #0
 801058a:	d014      	beq.n	80105b6 <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 801058c:	69bb      	ldr	r3, [r7, #24]
 801058e:	2b00      	cmp	r3, #0
 8010590:	d00a      	beq.n	80105a8 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8010592:	697b      	ldr	r3, [r7, #20]
 8010594:	68da      	ldr	r2, [r3, #12]
 8010596:	69bb      	ldr	r3, [r7, #24]
 8010598:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 801059a:	4b32      	ldr	r3, [pc, #200]	; (8010664 <tcp_input+0x548>)
 801059c:	681a      	ldr	r2, [r3, #0]
 801059e:	697b      	ldr	r3, [r7, #20]
 80105a0:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 80105a2:	4a30      	ldr	r2, [pc, #192]	; (8010664 <tcp_input+0x548>)
 80105a4:	697b      	ldr	r3, [r7, #20]
 80105a6:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 80105a8:	6978      	ldr	r0, [r7, #20]
 80105aa:	f000 fa01 	bl	80109b0 <tcp_listen_input>
      }
      pbuf_free(p);
 80105ae:	6878      	ldr	r0, [r7, #4]
 80105b0:	f7fd fd68 	bl	800e084 <pbuf_free>
      return;
 80105b4:	e19b      	b.n	80108ee <tcp_input+0x7d2>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 80105b6:	69fb      	ldr	r3, [r7, #28]
 80105b8:	2b00      	cmp	r3, #0
 80105ba:	f000 8160 	beq.w	801087e <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 80105be:	4b2a      	ldr	r3, [pc, #168]	; (8010668 <tcp_input+0x54c>)
 80105c0:	2200      	movs	r2, #0
 80105c2:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	891a      	ldrh	r2, [r3, #8]
 80105c8:	4b27      	ldr	r3, [pc, #156]	; (8010668 <tcp_input+0x54c>)
 80105ca:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 80105cc:	4a26      	ldr	r2, [pc, #152]	; (8010668 <tcp_input+0x54c>)
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 80105d2:	4b1b      	ldr	r3, [pc, #108]	; (8010640 <tcp_input+0x524>)
 80105d4:	681b      	ldr	r3, [r3, #0]
 80105d6:	4a24      	ldr	r2, [pc, #144]	; (8010668 <tcp_input+0x54c>)
 80105d8:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 80105da:	4b24      	ldr	r3, [pc, #144]	; (801066c <tcp_input+0x550>)
 80105dc:	2200      	movs	r2, #0
 80105de:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 80105e0:	4b23      	ldr	r3, [pc, #140]	; (8010670 <tcp_input+0x554>)
 80105e2:	2200      	movs	r2, #0
 80105e4:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 80105e6:	4b23      	ldr	r3, [pc, #140]	; (8010674 <tcp_input+0x558>)
 80105e8:	2200      	movs	r2, #0
 80105ea:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 80105ec:	4b22      	ldr	r3, [pc, #136]	; (8010678 <tcp_input+0x55c>)
 80105ee:	781b      	ldrb	r3, [r3, #0]
 80105f0:	f003 0308 	and.w	r3, r3, #8
 80105f4:	2b00      	cmp	r3, #0
 80105f6:	d006      	beq.n	8010606 <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	7b5b      	ldrb	r3, [r3, #13]
 80105fc:	f043 0301 	orr.w	r3, r3, #1
 8010600:	b2da      	uxtb	r2, r3
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8010606:	69fb      	ldr	r3, [r7, #28]
 8010608:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801060a:	2b00      	cmp	r3, #0
 801060c:	d038      	beq.n	8010680 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801060e:	69f8      	ldr	r0, [r7, #28]
 8010610:	f7ff f870 	bl	800f6f4 <tcp_process_refused_data>
 8010614:	4603      	mov	r3, r0
 8010616:	f113 0f0d 	cmn.w	r3, #13
 801061a:	d007      	beq.n	801062c <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801061c:	69fb      	ldr	r3, [r7, #28]
 801061e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8010620:	2b00      	cmp	r3, #0
 8010622:	d02d      	beq.n	8010680 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8010624:	4b15      	ldr	r3, [pc, #84]	; (801067c <tcp_input+0x560>)
 8010626:	881b      	ldrh	r3, [r3, #0]
 8010628:	2b00      	cmp	r3, #0
 801062a:	d029      	beq.n	8010680 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 801062c:	69fb      	ldr	r3, [r7, #28]
 801062e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8010630:	2b00      	cmp	r3, #0
 8010632:	f040 8104 	bne.w	801083e <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8010636:	69f8      	ldr	r0, [r7, #28]
 8010638:	f003 fe16 	bl	8014268 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 801063c:	e0ff      	b.n	801083e <tcp_input+0x722>
 801063e:	bf00      	nop
 8010640:	20006858 	.word	0x20006858
 8010644:	2000a070 	.word	0x2000a070
 8010648:	0801ab24 	.word	0x0801ab24
 801064c:	0801ac50 	.word	0x0801ac50
 8010650:	0801ab70 	.word	0x0801ab70
 8010654:	2000d784 	.word	0x2000d784
 8010658:	0801ac7c 	.word	0x0801ac7c
 801065c:	2000d794 	.word	0x2000d794
 8010660:	0801aca8 	.word	0x0801aca8
 8010664:	2000d78c 	.word	0x2000d78c
 8010668:	20006848 	.word	0x20006848
 801066c:	20006878 	.word	0x20006878
 8010670:	20006875 	.word	0x20006875
 8010674:	20006870 	.word	0x20006870
 8010678:	20006874 	.word	0x20006874
 801067c:	20006872 	.word	0x20006872
      }
    }
    tcp_input_pcb = pcb;
 8010680:	4a9c      	ldr	r2, [pc, #624]	; (80108f4 <tcp_input+0x7d8>)
 8010682:	69fb      	ldr	r3, [r7, #28]
 8010684:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8010686:	69f8      	ldr	r0, [r7, #28]
 8010688:	f000 fb0a 	bl	8010ca0 <tcp_process>
 801068c:	4603      	mov	r3, r0
 801068e:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8010690:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010694:	f113 0f0d 	cmn.w	r3, #13
 8010698:	f000 80d3 	beq.w	8010842 <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 801069c:	4b96      	ldr	r3, [pc, #600]	; (80108f8 <tcp_input+0x7dc>)
 801069e:	781b      	ldrb	r3, [r3, #0]
 80106a0:	f003 0308 	and.w	r3, r3, #8
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	d015      	beq.n	80106d4 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 80106a8:	69fb      	ldr	r3, [r7, #28]
 80106aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d008      	beq.n	80106c4 <tcp_input+0x5a8>
 80106b2:	69fb      	ldr	r3, [r7, #28]
 80106b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80106b8:	69fa      	ldr	r2, [r7, #28]
 80106ba:	6912      	ldr	r2, [r2, #16]
 80106bc:	f06f 010d 	mvn.w	r1, #13
 80106c0:	4610      	mov	r0, r2
 80106c2:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80106c4:	69f9      	ldr	r1, [r7, #28]
 80106c6:	488d      	ldr	r0, [pc, #564]	; (80108fc <tcp_input+0x7e0>)
 80106c8:	f7ff fbb0 	bl	800fe2c <tcp_pcb_remove>
        tcp_free(pcb);
 80106cc:	69f8      	ldr	r0, [r7, #28]
 80106ce:	f7fd ff95 	bl	800e5fc <tcp_free>
 80106d2:	e0c1      	b.n	8010858 <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 80106d4:	2300      	movs	r3, #0
 80106d6:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 80106d8:	4b89      	ldr	r3, [pc, #548]	; (8010900 <tcp_input+0x7e4>)
 80106da:	881b      	ldrh	r3, [r3, #0]
 80106dc:	2b00      	cmp	r3, #0
 80106de:	d01d      	beq.n	801071c <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 80106e0:	4b87      	ldr	r3, [pc, #540]	; (8010900 <tcp_input+0x7e4>)
 80106e2:	881b      	ldrh	r3, [r3, #0]
 80106e4:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 80106e6:	69fb      	ldr	r3, [r7, #28]
 80106e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d00a      	beq.n	8010706 <tcp_input+0x5ea>
 80106f0:	69fb      	ldr	r3, [r7, #28]
 80106f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80106f6:	69fa      	ldr	r2, [r7, #28]
 80106f8:	6910      	ldr	r0, [r2, #16]
 80106fa:	89fa      	ldrh	r2, [r7, #14]
 80106fc:	69f9      	ldr	r1, [r7, #28]
 80106fe:	4798      	blx	r3
 8010700:	4603      	mov	r3, r0
 8010702:	74fb      	strb	r3, [r7, #19]
 8010704:	e001      	b.n	801070a <tcp_input+0x5ee>
 8010706:	2300      	movs	r3, #0
 8010708:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 801070a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801070e:	f113 0f0d 	cmn.w	r3, #13
 8010712:	f000 8098 	beq.w	8010846 <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 8010716:	4b7a      	ldr	r3, [pc, #488]	; (8010900 <tcp_input+0x7e4>)
 8010718:	2200      	movs	r2, #0
 801071a:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 801071c:	69f8      	ldr	r0, [r7, #28]
 801071e:	f000 f907 	bl	8010930 <tcp_input_delayed_close>
 8010722:	4603      	mov	r3, r0
 8010724:	2b00      	cmp	r3, #0
 8010726:	f040 8090 	bne.w	801084a <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 801072a:	4b76      	ldr	r3, [pc, #472]	; (8010904 <tcp_input+0x7e8>)
 801072c:	681b      	ldr	r3, [r3, #0]
 801072e:	2b00      	cmp	r3, #0
 8010730:	d041      	beq.n	80107b6 <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8010732:	69fb      	ldr	r3, [r7, #28]
 8010734:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010736:	2b00      	cmp	r3, #0
 8010738:	d006      	beq.n	8010748 <tcp_input+0x62c>
 801073a:	4b73      	ldr	r3, [pc, #460]	; (8010908 <tcp_input+0x7ec>)
 801073c:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8010740:	4972      	ldr	r1, [pc, #456]	; (801090c <tcp_input+0x7f0>)
 8010742:	4873      	ldr	r0, [pc, #460]	; (8010910 <tcp_input+0x7f4>)
 8010744:	f007 fbf6 	bl	8017f34 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8010748:	69fb      	ldr	r3, [r7, #28]
 801074a:	8b5b      	ldrh	r3, [r3, #26]
 801074c:	f003 0310 	and.w	r3, r3, #16
 8010750:	2b00      	cmp	r3, #0
 8010752:	d008      	beq.n	8010766 <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8010754:	4b6b      	ldr	r3, [pc, #428]	; (8010904 <tcp_input+0x7e8>)
 8010756:	681b      	ldr	r3, [r3, #0]
 8010758:	4618      	mov	r0, r3
 801075a:	f7fd fc93 	bl	800e084 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 801075e:	69f8      	ldr	r0, [r7, #28]
 8010760:	f7fe fa90 	bl	800ec84 <tcp_abort>
            goto aborted;
 8010764:	e078      	b.n	8010858 <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8010766:	69fb      	ldr	r3, [r7, #28]
 8010768:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801076c:	2b00      	cmp	r3, #0
 801076e:	d00c      	beq.n	801078a <tcp_input+0x66e>
 8010770:	69fb      	ldr	r3, [r7, #28]
 8010772:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8010776:	69fb      	ldr	r3, [r7, #28]
 8010778:	6918      	ldr	r0, [r3, #16]
 801077a:	4b62      	ldr	r3, [pc, #392]	; (8010904 <tcp_input+0x7e8>)
 801077c:	681a      	ldr	r2, [r3, #0]
 801077e:	2300      	movs	r3, #0
 8010780:	69f9      	ldr	r1, [r7, #28]
 8010782:	47a0      	blx	r4
 8010784:	4603      	mov	r3, r0
 8010786:	74fb      	strb	r3, [r7, #19]
 8010788:	e008      	b.n	801079c <tcp_input+0x680>
 801078a:	4b5e      	ldr	r3, [pc, #376]	; (8010904 <tcp_input+0x7e8>)
 801078c:	681a      	ldr	r2, [r3, #0]
 801078e:	2300      	movs	r3, #0
 8010790:	69f9      	ldr	r1, [r7, #28]
 8010792:	2000      	movs	r0, #0
 8010794:	f7ff f884 	bl	800f8a0 <tcp_recv_null>
 8010798:	4603      	mov	r3, r0
 801079a:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 801079c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80107a0:	f113 0f0d 	cmn.w	r3, #13
 80107a4:	d053      	beq.n	801084e <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 80107a6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80107aa:	2b00      	cmp	r3, #0
 80107ac:	d003      	beq.n	80107b6 <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 80107ae:	4b55      	ldr	r3, [pc, #340]	; (8010904 <tcp_input+0x7e8>)
 80107b0:	681a      	ldr	r2, [r3, #0]
 80107b2:	69fb      	ldr	r3, [r7, #28]
 80107b4:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 80107b6:	4b50      	ldr	r3, [pc, #320]	; (80108f8 <tcp_input+0x7dc>)
 80107b8:	781b      	ldrb	r3, [r3, #0]
 80107ba:	f003 0320 	and.w	r3, r3, #32
 80107be:	2b00      	cmp	r3, #0
 80107c0:	d030      	beq.n	8010824 <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 80107c2:	69fb      	ldr	r3, [r7, #28]
 80107c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d009      	beq.n	80107de <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 80107ca:	69fb      	ldr	r3, [r7, #28]
 80107cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80107ce:	7b5a      	ldrb	r2, [r3, #13]
 80107d0:	69fb      	ldr	r3, [r7, #28]
 80107d2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80107d4:	f042 0220 	orr.w	r2, r2, #32
 80107d8:	b2d2      	uxtb	r2, r2
 80107da:	735a      	strb	r2, [r3, #13]
 80107dc:	e022      	b.n	8010824 <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80107de:	69fb      	ldr	r3, [r7, #28]
 80107e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80107e2:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80107e6:	d005      	beq.n	80107f4 <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 80107e8:	69fb      	ldr	r3, [r7, #28]
 80107ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80107ec:	3301      	adds	r3, #1
 80107ee:	b29a      	uxth	r2, r3
 80107f0:	69fb      	ldr	r3, [r7, #28]
 80107f2:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 80107f4:	69fb      	ldr	r3, [r7, #28]
 80107f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80107fa:	2b00      	cmp	r3, #0
 80107fc:	d00b      	beq.n	8010816 <tcp_input+0x6fa>
 80107fe:	69fb      	ldr	r3, [r7, #28]
 8010800:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8010804:	69fb      	ldr	r3, [r7, #28]
 8010806:	6918      	ldr	r0, [r3, #16]
 8010808:	2300      	movs	r3, #0
 801080a:	2200      	movs	r2, #0
 801080c:	69f9      	ldr	r1, [r7, #28]
 801080e:	47a0      	blx	r4
 8010810:	4603      	mov	r3, r0
 8010812:	74fb      	strb	r3, [r7, #19]
 8010814:	e001      	b.n	801081a <tcp_input+0x6fe>
 8010816:	2300      	movs	r3, #0
 8010818:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 801081a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801081e:	f113 0f0d 	cmn.w	r3, #13
 8010822:	d016      	beq.n	8010852 <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8010824:	4b33      	ldr	r3, [pc, #204]	; (80108f4 <tcp_input+0x7d8>)
 8010826:	2200      	movs	r2, #0
 8010828:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 801082a:	69f8      	ldr	r0, [r7, #28]
 801082c:	f000 f880 	bl	8010930 <tcp_input_delayed_close>
 8010830:	4603      	mov	r3, r0
 8010832:	2b00      	cmp	r3, #0
 8010834:	d10f      	bne.n	8010856 <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8010836:	69f8      	ldr	r0, [r7, #28]
 8010838:	f002 ff10 	bl	801365c <tcp_output>
 801083c:	e00c      	b.n	8010858 <tcp_input+0x73c>
        goto aborted;
 801083e:	bf00      	nop
 8010840:	e00a      	b.n	8010858 <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8010842:	bf00      	nop
 8010844:	e008      	b.n	8010858 <tcp_input+0x73c>
              goto aborted;
 8010846:	bf00      	nop
 8010848:	e006      	b.n	8010858 <tcp_input+0x73c>
          goto aborted;
 801084a:	bf00      	nop
 801084c:	e004      	b.n	8010858 <tcp_input+0x73c>
            goto aborted;
 801084e:	bf00      	nop
 8010850:	e002      	b.n	8010858 <tcp_input+0x73c>
              goto aborted;
 8010852:	bf00      	nop
 8010854:	e000      	b.n	8010858 <tcp_input+0x73c>
          goto aborted;
 8010856:	bf00      	nop
    tcp_input_pcb = NULL;
 8010858:	4b26      	ldr	r3, [pc, #152]	; (80108f4 <tcp_input+0x7d8>)
 801085a:	2200      	movs	r2, #0
 801085c:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 801085e:	4b29      	ldr	r3, [pc, #164]	; (8010904 <tcp_input+0x7e8>)
 8010860:	2200      	movs	r2, #0
 8010862:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8010864:	4b2b      	ldr	r3, [pc, #172]	; (8010914 <tcp_input+0x7f8>)
 8010866:	685b      	ldr	r3, [r3, #4]
 8010868:	2b00      	cmp	r3, #0
 801086a:	d03f      	beq.n	80108ec <tcp_input+0x7d0>
      pbuf_free(inseg.p);
 801086c:	4b29      	ldr	r3, [pc, #164]	; (8010914 <tcp_input+0x7f8>)
 801086e:	685b      	ldr	r3, [r3, #4]
 8010870:	4618      	mov	r0, r3
 8010872:	f7fd fc07 	bl	800e084 <pbuf_free>
      inseg.p = NULL;
 8010876:	4b27      	ldr	r3, [pc, #156]	; (8010914 <tcp_input+0x7f8>)
 8010878:	2200      	movs	r2, #0
 801087a:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 801087c:	e036      	b.n	80108ec <tcp_input+0x7d0>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 801087e:	4b26      	ldr	r3, [pc, #152]	; (8010918 <tcp_input+0x7fc>)
 8010880:	681b      	ldr	r3, [r3, #0]
 8010882:	899b      	ldrh	r3, [r3, #12]
 8010884:	b29b      	uxth	r3, r3
 8010886:	4618      	mov	r0, r3
 8010888:	f7fc f8b4 	bl	800c9f4 <lwip_htons>
 801088c:	4603      	mov	r3, r0
 801088e:	b2db      	uxtb	r3, r3
 8010890:	f003 0304 	and.w	r3, r3, #4
 8010894:	2b00      	cmp	r3, #0
 8010896:	d118      	bne.n	80108ca <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010898:	4b20      	ldr	r3, [pc, #128]	; (801091c <tcp_input+0x800>)
 801089a:	6819      	ldr	r1, [r3, #0]
 801089c:	4b20      	ldr	r3, [pc, #128]	; (8010920 <tcp_input+0x804>)
 801089e:	881b      	ldrh	r3, [r3, #0]
 80108a0:	461a      	mov	r2, r3
 80108a2:	4b20      	ldr	r3, [pc, #128]	; (8010924 <tcp_input+0x808>)
 80108a4:	681b      	ldr	r3, [r3, #0]
 80108a6:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80108a8:	4b1b      	ldr	r3, [pc, #108]	; (8010918 <tcp_input+0x7fc>)
 80108aa:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80108ac:	885b      	ldrh	r3, [r3, #2]
 80108ae:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80108b0:	4a19      	ldr	r2, [pc, #100]	; (8010918 <tcp_input+0x7fc>)
 80108b2:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80108b4:	8812      	ldrh	r2, [r2, #0]
 80108b6:	b292      	uxth	r2, r2
 80108b8:	9202      	str	r2, [sp, #8]
 80108ba:	9301      	str	r3, [sp, #4]
 80108bc:	4b1a      	ldr	r3, [pc, #104]	; (8010928 <tcp_input+0x80c>)
 80108be:	9300      	str	r3, [sp, #0]
 80108c0:	4b1a      	ldr	r3, [pc, #104]	; (801092c <tcp_input+0x810>)
 80108c2:	4602      	mov	r2, r0
 80108c4:	2000      	movs	r0, #0
 80108c6:	f003 fc7d 	bl	80141c4 <tcp_rst>
    pbuf_free(p);
 80108ca:	6878      	ldr	r0, [r7, #4]
 80108cc:	f7fd fbda 	bl	800e084 <pbuf_free>
  return;
 80108d0:	e00c      	b.n	80108ec <tcp_input+0x7d0>
    goto dropped;
 80108d2:	bf00      	nop
 80108d4:	e006      	b.n	80108e4 <tcp_input+0x7c8>
    goto dropped;
 80108d6:	bf00      	nop
 80108d8:	e004      	b.n	80108e4 <tcp_input+0x7c8>
    goto dropped;
 80108da:	bf00      	nop
 80108dc:	e002      	b.n	80108e4 <tcp_input+0x7c8>
      goto dropped;
 80108de:	bf00      	nop
 80108e0:	e000      	b.n	80108e4 <tcp_input+0x7c8>
      goto dropped;
 80108e2:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 80108e4:	6878      	ldr	r0, [r7, #4]
 80108e6:	f7fd fbcd 	bl	800e084 <pbuf_free>
 80108ea:	e000      	b.n	80108ee <tcp_input+0x7d2>
  return;
 80108ec:	bf00      	nop
}
 80108ee:	3724      	adds	r7, #36	; 0x24
 80108f0:	46bd      	mov	sp, r7
 80108f2:	bd90      	pop	{r4, r7, pc}
 80108f4:	2000d798 	.word	0x2000d798
 80108f8:	20006875 	.word	0x20006875
 80108fc:	2000d784 	.word	0x2000d784
 8010900:	20006870 	.word	0x20006870
 8010904:	20006878 	.word	0x20006878
 8010908:	0801ab24 	.word	0x0801ab24
 801090c:	0801acd8 	.word	0x0801acd8
 8010910:	0801ab70 	.word	0x0801ab70
 8010914:	20006848 	.word	0x20006848
 8010918:	20006858 	.word	0x20006858
 801091c:	2000686c 	.word	0x2000686c
 8010920:	20006872 	.word	0x20006872
 8010924:	20006868 	.word	0x20006868
 8010928:	2000a080 	.word	0x2000a080
 801092c:	2000a084 	.word	0x2000a084

08010930 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8010930:	b580      	push	{r7, lr}
 8010932:	b082      	sub	sp, #8
 8010934:	af00      	add	r7, sp, #0
 8010936:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	2b00      	cmp	r3, #0
 801093c:	d106      	bne.n	801094c <tcp_input_delayed_close+0x1c>
 801093e:	4b17      	ldr	r3, [pc, #92]	; (801099c <tcp_input_delayed_close+0x6c>)
 8010940:	f240 225a 	movw	r2, #602	; 0x25a
 8010944:	4916      	ldr	r1, [pc, #88]	; (80109a0 <tcp_input_delayed_close+0x70>)
 8010946:	4817      	ldr	r0, [pc, #92]	; (80109a4 <tcp_input_delayed_close+0x74>)
 8010948:	f007 faf4 	bl	8017f34 <iprintf>

  if (recv_flags & TF_CLOSED) {
 801094c:	4b16      	ldr	r3, [pc, #88]	; (80109a8 <tcp_input_delayed_close+0x78>)
 801094e:	781b      	ldrb	r3, [r3, #0]
 8010950:	f003 0310 	and.w	r3, r3, #16
 8010954:	2b00      	cmp	r3, #0
 8010956:	d01c      	beq.n	8010992 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	8b5b      	ldrh	r3, [r3, #26]
 801095c:	f003 0310 	and.w	r3, r3, #16
 8010960:	2b00      	cmp	r3, #0
 8010962:	d10d      	bne.n	8010980 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801096a:	2b00      	cmp	r3, #0
 801096c:	d008      	beq.n	8010980 <tcp_input_delayed_close+0x50>
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010974:	687a      	ldr	r2, [r7, #4]
 8010976:	6912      	ldr	r2, [r2, #16]
 8010978:	f06f 010e 	mvn.w	r1, #14
 801097c:	4610      	mov	r0, r2
 801097e:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8010980:	6879      	ldr	r1, [r7, #4]
 8010982:	480a      	ldr	r0, [pc, #40]	; (80109ac <tcp_input_delayed_close+0x7c>)
 8010984:	f7ff fa52 	bl	800fe2c <tcp_pcb_remove>
    tcp_free(pcb);
 8010988:	6878      	ldr	r0, [r7, #4]
 801098a:	f7fd fe37 	bl	800e5fc <tcp_free>
    return 1;
 801098e:	2301      	movs	r3, #1
 8010990:	e000      	b.n	8010994 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8010992:	2300      	movs	r3, #0
}
 8010994:	4618      	mov	r0, r3
 8010996:	3708      	adds	r7, #8
 8010998:	46bd      	mov	sp, r7
 801099a:	bd80      	pop	{r7, pc}
 801099c:	0801ab24 	.word	0x0801ab24
 80109a0:	0801acf4 	.word	0x0801acf4
 80109a4:	0801ab70 	.word	0x0801ab70
 80109a8:	20006875 	.word	0x20006875
 80109ac:	2000d784 	.word	0x2000d784

080109b0 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 80109b0:	b590      	push	{r4, r7, lr}
 80109b2:	b08b      	sub	sp, #44	; 0x2c
 80109b4:	af04      	add	r7, sp, #16
 80109b6:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 80109b8:	4b6f      	ldr	r3, [pc, #444]	; (8010b78 <tcp_listen_input+0x1c8>)
 80109ba:	781b      	ldrb	r3, [r3, #0]
 80109bc:	f003 0304 	and.w	r3, r3, #4
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	f040 80d2 	bne.w	8010b6a <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	2b00      	cmp	r3, #0
 80109ca:	d106      	bne.n	80109da <tcp_listen_input+0x2a>
 80109cc:	4b6b      	ldr	r3, [pc, #428]	; (8010b7c <tcp_listen_input+0x1cc>)
 80109ce:	f240 2281 	movw	r2, #641	; 0x281
 80109d2:	496b      	ldr	r1, [pc, #428]	; (8010b80 <tcp_listen_input+0x1d0>)
 80109d4:	486b      	ldr	r0, [pc, #428]	; (8010b84 <tcp_listen_input+0x1d4>)
 80109d6:	f007 faad 	bl	8017f34 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 80109da:	4b67      	ldr	r3, [pc, #412]	; (8010b78 <tcp_listen_input+0x1c8>)
 80109dc:	781b      	ldrb	r3, [r3, #0]
 80109de:	f003 0310 	and.w	r3, r3, #16
 80109e2:	2b00      	cmp	r3, #0
 80109e4:	d019      	beq.n	8010a1a <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80109e6:	4b68      	ldr	r3, [pc, #416]	; (8010b88 <tcp_listen_input+0x1d8>)
 80109e8:	6819      	ldr	r1, [r3, #0]
 80109ea:	4b68      	ldr	r3, [pc, #416]	; (8010b8c <tcp_listen_input+0x1dc>)
 80109ec:	881b      	ldrh	r3, [r3, #0]
 80109ee:	461a      	mov	r2, r3
 80109f0:	4b67      	ldr	r3, [pc, #412]	; (8010b90 <tcp_listen_input+0x1e0>)
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80109f6:	4b67      	ldr	r3, [pc, #412]	; (8010b94 <tcp_listen_input+0x1e4>)
 80109f8:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80109fa:	885b      	ldrh	r3, [r3, #2]
 80109fc:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80109fe:	4a65      	ldr	r2, [pc, #404]	; (8010b94 <tcp_listen_input+0x1e4>)
 8010a00:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010a02:	8812      	ldrh	r2, [r2, #0]
 8010a04:	b292      	uxth	r2, r2
 8010a06:	9202      	str	r2, [sp, #8]
 8010a08:	9301      	str	r3, [sp, #4]
 8010a0a:	4b63      	ldr	r3, [pc, #396]	; (8010b98 <tcp_listen_input+0x1e8>)
 8010a0c:	9300      	str	r3, [sp, #0]
 8010a0e:	4b63      	ldr	r3, [pc, #396]	; (8010b9c <tcp_listen_input+0x1ec>)
 8010a10:	4602      	mov	r2, r0
 8010a12:	6878      	ldr	r0, [r7, #4]
 8010a14:	f003 fbd6 	bl	80141c4 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8010a18:	e0a9      	b.n	8010b6e <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8010a1a:	4b57      	ldr	r3, [pc, #348]	; (8010b78 <tcp_listen_input+0x1c8>)
 8010a1c:	781b      	ldrb	r3, [r3, #0]
 8010a1e:	f003 0302 	and.w	r3, r3, #2
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	f000 80a3 	beq.w	8010b6e <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	7d5b      	ldrb	r3, [r3, #21]
 8010a2c:	4618      	mov	r0, r3
 8010a2e:	f7ff f85b 	bl	800fae8 <tcp_alloc>
 8010a32:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8010a34:	697b      	ldr	r3, [r7, #20]
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	d111      	bne.n	8010a5e <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8010a3a:	687b      	ldr	r3, [r7, #4]
 8010a3c:	699b      	ldr	r3, [r3, #24]
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	d00a      	beq.n	8010a58 <tcp_listen_input+0xa8>
 8010a42:	687b      	ldr	r3, [r7, #4]
 8010a44:	699b      	ldr	r3, [r3, #24]
 8010a46:	687a      	ldr	r2, [r7, #4]
 8010a48:	6910      	ldr	r0, [r2, #16]
 8010a4a:	f04f 32ff 	mov.w	r2, #4294967295
 8010a4e:	2100      	movs	r1, #0
 8010a50:	4798      	blx	r3
 8010a52:	4603      	mov	r3, r0
 8010a54:	73bb      	strb	r3, [r7, #14]
      return;
 8010a56:	e08b      	b.n	8010b70 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8010a58:	23f0      	movs	r3, #240	; 0xf0
 8010a5a:	73bb      	strb	r3, [r7, #14]
      return;
 8010a5c:	e088      	b.n	8010b70 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8010a5e:	4b50      	ldr	r3, [pc, #320]	; (8010ba0 <tcp_listen_input+0x1f0>)
 8010a60:	695a      	ldr	r2, [r3, #20]
 8010a62:	697b      	ldr	r3, [r7, #20]
 8010a64:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8010a66:	4b4e      	ldr	r3, [pc, #312]	; (8010ba0 <tcp_listen_input+0x1f0>)
 8010a68:	691a      	ldr	r2, [r3, #16]
 8010a6a:	697b      	ldr	r3, [r7, #20]
 8010a6c:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8010a6e:	687b      	ldr	r3, [r7, #4]
 8010a70:	8ada      	ldrh	r2, [r3, #22]
 8010a72:	697b      	ldr	r3, [r7, #20]
 8010a74:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8010a76:	4b47      	ldr	r3, [pc, #284]	; (8010b94 <tcp_listen_input+0x1e4>)
 8010a78:	681b      	ldr	r3, [r3, #0]
 8010a7a:	881b      	ldrh	r3, [r3, #0]
 8010a7c:	b29a      	uxth	r2, r3
 8010a7e:	697b      	ldr	r3, [r7, #20]
 8010a80:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8010a82:	697b      	ldr	r3, [r7, #20]
 8010a84:	2203      	movs	r2, #3
 8010a86:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8010a88:	4b41      	ldr	r3, [pc, #260]	; (8010b90 <tcp_listen_input+0x1e0>)
 8010a8a:	681b      	ldr	r3, [r3, #0]
 8010a8c:	1c5a      	adds	r2, r3, #1
 8010a8e:	697b      	ldr	r3, [r7, #20]
 8010a90:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8010a92:	697b      	ldr	r3, [r7, #20]
 8010a94:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010a96:	697b      	ldr	r3, [r7, #20]
 8010a98:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8010a9a:	6978      	ldr	r0, [r7, #20]
 8010a9c:	f7ff fa5a 	bl	800ff54 <tcp_next_iss>
 8010aa0:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8010aa2:	697b      	ldr	r3, [r7, #20]
 8010aa4:	693a      	ldr	r2, [r7, #16]
 8010aa6:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8010aa8:	697b      	ldr	r3, [r7, #20]
 8010aaa:	693a      	ldr	r2, [r7, #16]
 8010aac:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8010aae:	697b      	ldr	r3, [r7, #20]
 8010ab0:	693a      	ldr	r2, [r7, #16]
 8010ab2:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8010ab4:	697b      	ldr	r3, [r7, #20]
 8010ab6:	693a      	ldr	r2, [r7, #16]
 8010ab8:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8010aba:	4b35      	ldr	r3, [pc, #212]	; (8010b90 <tcp_listen_input+0x1e0>)
 8010abc:	681b      	ldr	r3, [r3, #0]
 8010abe:	1e5a      	subs	r2, r3, #1
 8010ac0:	697b      	ldr	r3, [r7, #20]
 8010ac2:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	691a      	ldr	r2, [r3, #16]
 8010ac8:	697b      	ldr	r3, [r7, #20]
 8010aca:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8010acc:	697b      	ldr	r3, [r7, #20]
 8010ace:	687a      	ldr	r2, [r7, #4]
 8010ad0:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8010ad2:	687b      	ldr	r3, [r7, #4]
 8010ad4:	7a5b      	ldrb	r3, [r3, #9]
 8010ad6:	f003 030c 	and.w	r3, r3, #12
 8010ada:	b2da      	uxtb	r2, r3
 8010adc:	697b      	ldr	r3, [r7, #20]
 8010ade:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	7a1a      	ldrb	r2, [r3, #8]
 8010ae4:	697b      	ldr	r3, [r7, #20]
 8010ae6:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8010ae8:	4b2e      	ldr	r3, [pc, #184]	; (8010ba4 <tcp_listen_input+0x1f4>)
 8010aea:	681a      	ldr	r2, [r3, #0]
 8010aec:	697b      	ldr	r3, [r7, #20]
 8010aee:	60da      	str	r2, [r3, #12]
 8010af0:	4a2c      	ldr	r2, [pc, #176]	; (8010ba4 <tcp_listen_input+0x1f4>)
 8010af2:	697b      	ldr	r3, [r7, #20]
 8010af4:	6013      	str	r3, [r2, #0]
 8010af6:	f003 fd27 	bl	8014548 <tcp_timer_needed>
 8010afa:	4b2b      	ldr	r3, [pc, #172]	; (8010ba8 <tcp_listen_input+0x1f8>)
 8010afc:	2201      	movs	r2, #1
 8010afe:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8010b00:	6978      	ldr	r0, [r7, #20]
 8010b02:	f001 fd8d 	bl	8012620 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8010b06:	4b23      	ldr	r3, [pc, #140]	; (8010b94 <tcp_listen_input+0x1e4>)
 8010b08:	681b      	ldr	r3, [r3, #0]
 8010b0a:	89db      	ldrh	r3, [r3, #14]
 8010b0c:	b29a      	uxth	r2, r3
 8010b0e:	697b      	ldr	r3, [r7, #20]
 8010b10:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8010b14:	697b      	ldr	r3, [r7, #20]
 8010b16:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8010b1a:	697b      	ldr	r3, [r7, #20]
 8010b1c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8010b20:	697b      	ldr	r3, [r7, #20]
 8010b22:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8010b24:	697b      	ldr	r3, [r7, #20]
 8010b26:	3304      	adds	r3, #4
 8010b28:	4618      	mov	r0, r3
 8010b2a:	f005 fc4b 	bl	80163c4 <ip4_route>
 8010b2e:	4601      	mov	r1, r0
 8010b30:	697b      	ldr	r3, [r7, #20]
 8010b32:	3304      	adds	r3, #4
 8010b34:	461a      	mov	r2, r3
 8010b36:	4620      	mov	r0, r4
 8010b38:	f7ff fa32 	bl	800ffa0 <tcp_eff_send_mss_netif>
 8010b3c:	4603      	mov	r3, r0
 8010b3e:	461a      	mov	r2, r3
 8010b40:	697b      	ldr	r3, [r7, #20]
 8010b42:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8010b44:	2112      	movs	r1, #18
 8010b46:	6978      	ldr	r0, [r7, #20]
 8010b48:	f002 fc9a 	bl	8013480 <tcp_enqueue_flags>
 8010b4c:	4603      	mov	r3, r0
 8010b4e:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8010b50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d004      	beq.n	8010b62 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8010b58:	2100      	movs	r1, #0
 8010b5a:	6978      	ldr	r0, [r7, #20]
 8010b5c:	f7fd ffd4 	bl	800eb08 <tcp_abandon>
      return;
 8010b60:	e006      	b.n	8010b70 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8010b62:	6978      	ldr	r0, [r7, #20]
 8010b64:	f002 fd7a 	bl	801365c <tcp_output>
  return;
 8010b68:	e001      	b.n	8010b6e <tcp_listen_input+0x1be>
    return;
 8010b6a:	bf00      	nop
 8010b6c:	e000      	b.n	8010b70 <tcp_listen_input+0x1c0>
  return;
 8010b6e:	bf00      	nop
}
 8010b70:	371c      	adds	r7, #28
 8010b72:	46bd      	mov	sp, r7
 8010b74:	bd90      	pop	{r4, r7, pc}
 8010b76:	bf00      	nop
 8010b78:	20006874 	.word	0x20006874
 8010b7c:	0801ab24 	.word	0x0801ab24
 8010b80:	0801ad1c 	.word	0x0801ad1c
 8010b84:	0801ab70 	.word	0x0801ab70
 8010b88:	2000686c 	.word	0x2000686c
 8010b8c:	20006872 	.word	0x20006872
 8010b90:	20006868 	.word	0x20006868
 8010b94:	20006858 	.word	0x20006858
 8010b98:	2000a080 	.word	0x2000a080
 8010b9c:	2000a084 	.word	0x2000a084
 8010ba0:	2000a070 	.word	0x2000a070
 8010ba4:	2000d784 	.word	0x2000d784
 8010ba8:	2000d780 	.word	0x2000d780

08010bac <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8010bac:	b580      	push	{r7, lr}
 8010bae:	b086      	sub	sp, #24
 8010bb0:	af04      	add	r7, sp, #16
 8010bb2:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8010bb4:	4b2f      	ldr	r3, [pc, #188]	; (8010c74 <tcp_timewait_input+0xc8>)
 8010bb6:	781b      	ldrb	r3, [r3, #0]
 8010bb8:	f003 0304 	and.w	r3, r3, #4
 8010bbc:	2b00      	cmp	r3, #0
 8010bbe:	d153      	bne.n	8010c68 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d106      	bne.n	8010bd4 <tcp_timewait_input+0x28>
 8010bc6:	4b2c      	ldr	r3, [pc, #176]	; (8010c78 <tcp_timewait_input+0xcc>)
 8010bc8:	f240 22ee 	movw	r2, #750	; 0x2ee
 8010bcc:	492b      	ldr	r1, [pc, #172]	; (8010c7c <tcp_timewait_input+0xd0>)
 8010bce:	482c      	ldr	r0, [pc, #176]	; (8010c80 <tcp_timewait_input+0xd4>)
 8010bd0:	f007 f9b0 	bl	8017f34 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8010bd4:	4b27      	ldr	r3, [pc, #156]	; (8010c74 <tcp_timewait_input+0xc8>)
 8010bd6:	781b      	ldrb	r3, [r3, #0]
 8010bd8:	f003 0302 	and.w	r3, r3, #2
 8010bdc:	2b00      	cmp	r3, #0
 8010bde:	d02a      	beq.n	8010c36 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8010be0:	4b28      	ldr	r3, [pc, #160]	; (8010c84 <tcp_timewait_input+0xd8>)
 8010be2:	681a      	ldr	r2, [r3, #0]
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010be8:	1ad3      	subs	r3, r2, r3
 8010bea:	2b00      	cmp	r3, #0
 8010bec:	db2d      	blt.n	8010c4a <tcp_timewait_input+0x9e>
 8010bee:	4b25      	ldr	r3, [pc, #148]	; (8010c84 <tcp_timewait_input+0xd8>)
 8010bf0:	681a      	ldr	r2, [r3, #0]
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010bf6:	6879      	ldr	r1, [r7, #4]
 8010bf8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8010bfa:	440b      	add	r3, r1
 8010bfc:	1ad3      	subs	r3, r2, r3
 8010bfe:	2b00      	cmp	r3, #0
 8010c00:	dc23      	bgt.n	8010c4a <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010c02:	4b21      	ldr	r3, [pc, #132]	; (8010c88 <tcp_timewait_input+0xdc>)
 8010c04:	6819      	ldr	r1, [r3, #0]
 8010c06:	4b21      	ldr	r3, [pc, #132]	; (8010c8c <tcp_timewait_input+0xe0>)
 8010c08:	881b      	ldrh	r3, [r3, #0]
 8010c0a:	461a      	mov	r2, r3
 8010c0c:	4b1d      	ldr	r3, [pc, #116]	; (8010c84 <tcp_timewait_input+0xd8>)
 8010c0e:	681b      	ldr	r3, [r3, #0]
 8010c10:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010c12:	4b1f      	ldr	r3, [pc, #124]	; (8010c90 <tcp_timewait_input+0xe4>)
 8010c14:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010c16:	885b      	ldrh	r3, [r3, #2]
 8010c18:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010c1a:	4a1d      	ldr	r2, [pc, #116]	; (8010c90 <tcp_timewait_input+0xe4>)
 8010c1c:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010c1e:	8812      	ldrh	r2, [r2, #0]
 8010c20:	b292      	uxth	r2, r2
 8010c22:	9202      	str	r2, [sp, #8]
 8010c24:	9301      	str	r3, [sp, #4]
 8010c26:	4b1b      	ldr	r3, [pc, #108]	; (8010c94 <tcp_timewait_input+0xe8>)
 8010c28:	9300      	str	r3, [sp, #0]
 8010c2a:	4b1b      	ldr	r3, [pc, #108]	; (8010c98 <tcp_timewait_input+0xec>)
 8010c2c:	4602      	mov	r2, r0
 8010c2e:	6878      	ldr	r0, [r7, #4]
 8010c30:	f003 fac8 	bl	80141c4 <tcp_rst>
      return;
 8010c34:	e01b      	b.n	8010c6e <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8010c36:	4b0f      	ldr	r3, [pc, #60]	; (8010c74 <tcp_timewait_input+0xc8>)
 8010c38:	781b      	ldrb	r3, [r3, #0]
 8010c3a:	f003 0301 	and.w	r3, r3, #1
 8010c3e:	2b00      	cmp	r3, #0
 8010c40:	d003      	beq.n	8010c4a <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8010c42:	4b16      	ldr	r3, [pc, #88]	; (8010c9c <tcp_timewait_input+0xf0>)
 8010c44:	681a      	ldr	r2, [r3, #0]
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8010c4a:	4b10      	ldr	r3, [pc, #64]	; (8010c8c <tcp_timewait_input+0xe0>)
 8010c4c:	881b      	ldrh	r3, [r3, #0]
 8010c4e:	2b00      	cmp	r3, #0
 8010c50:	d00c      	beq.n	8010c6c <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	8b5b      	ldrh	r3, [r3, #26]
 8010c56:	f043 0302 	orr.w	r3, r3, #2
 8010c5a:	b29a      	uxth	r2, r3
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8010c60:	6878      	ldr	r0, [r7, #4]
 8010c62:	f002 fcfb 	bl	801365c <tcp_output>
  }
  return;
 8010c66:	e001      	b.n	8010c6c <tcp_timewait_input+0xc0>
    return;
 8010c68:	bf00      	nop
 8010c6a:	e000      	b.n	8010c6e <tcp_timewait_input+0xc2>
  return;
 8010c6c:	bf00      	nop
}
 8010c6e:	3708      	adds	r7, #8
 8010c70:	46bd      	mov	sp, r7
 8010c72:	bd80      	pop	{r7, pc}
 8010c74:	20006874 	.word	0x20006874
 8010c78:	0801ab24 	.word	0x0801ab24
 8010c7c:	0801ad3c 	.word	0x0801ad3c
 8010c80:	0801ab70 	.word	0x0801ab70
 8010c84:	20006868 	.word	0x20006868
 8010c88:	2000686c 	.word	0x2000686c
 8010c8c:	20006872 	.word	0x20006872
 8010c90:	20006858 	.word	0x20006858
 8010c94:	2000a080 	.word	0x2000a080
 8010c98:	2000a084 	.word	0x2000a084
 8010c9c:	2000d788 	.word	0x2000d788

08010ca0 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8010ca0:	b590      	push	{r4, r7, lr}
 8010ca2:	b08d      	sub	sp, #52	; 0x34
 8010ca4:	af04      	add	r7, sp, #16
 8010ca6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8010ca8:	2300      	movs	r3, #0
 8010caa:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8010cac:	2300      	movs	r3, #0
 8010cae:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	d106      	bne.n	8010cc4 <tcp_process+0x24>
 8010cb6:	4ba5      	ldr	r3, [pc, #660]	; (8010f4c <tcp_process+0x2ac>)
 8010cb8:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8010cbc:	49a4      	ldr	r1, [pc, #656]	; (8010f50 <tcp_process+0x2b0>)
 8010cbe:	48a5      	ldr	r0, [pc, #660]	; (8010f54 <tcp_process+0x2b4>)
 8010cc0:	f007 f938 	bl	8017f34 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8010cc4:	4ba4      	ldr	r3, [pc, #656]	; (8010f58 <tcp_process+0x2b8>)
 8010cc6:	781b      	ldrb	r3, [r3, #0]
 8010cc8:	f003 0304 	and.w	r3, r3, #4
 8010ccc:	2b00      	cmp	r3, #0
 8010cce:	d04e      	beq.n	8010d6e <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	7d1b      	ldrb	r3, [r3, #20]
 8010cd4:	2b02      	cmp	r3, #2
 8010cd6:	d108      	bne.n	8010cea <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8010cdc:	4b9f      	ldr	r3, [pc, #636]	; (8010f5c <tcp_process+0x2bc>)
 8010cde:	681b      	ldr	r3, [r3, #0]
 8010ce0:	429a      	cmp	r2, r3
 8010ce2:	d123      	bne.n	8010d2c <tcp_process+0x8c>
        acceptable = 1;
 8010ce4:	2301      	movs	r3, #1
 8010ce6:	76fb      	strb	r3, [r7, #27]
 8010ce8:	e020      	b.n	8010d2c <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010cee:	4b9c      	ldr	r3, [pc, #624]	; (8010f60 <tcp_process+0x2c0>)
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	429a      	cmp	r2, r3
 8010cf4:	d102      	bne.n	8010cfc <tcp_process+0x5c>
        acceptable = 1;
 8010cf6:	2301      	movs	r3, #1
 8010cf8:	76fb      	strb	r3, [r7, #27]
 8010cfa:	e017      	b.n	8010d2c <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8010cfc:	4b98      	ldr	r3, [pc, #608]	; (8010f60 <tcp_process+0x2c0>)
 8010cfe:	681a      	ldr	r2, [r3, #0]
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d04:	1ad3      	subs	r3, r2, r3
 8010d06:	2b00      	cmp	r3, #0
 8010d08:	db10      	blt.n	8010d2c <tcp_process+0x8c>
 8010d0a:	4b95      	ldr	r3, [pc, #596]	; (8010f60 <tcp_process+0x2c0>)
 8010d0c:	681a      	ldr	r2, [r3, #0]
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d12:	6879      	ldr	r1, [r7, #4]
 8010d14:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8010d16:	440b      	add	r3, r1
 8010d18:	1ad3      	subs	r3, r2, r3
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	dc06      	bgt.n	8010d2c <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	8b5b      	ldrh	r3, [r3, #26]
 8010d22:	f043 0302 	orr.w	r3, r3, #2
 8010d26:	b29a      	uxth	r2, r3
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8010d2c:	7efb      	ldrb	r3, [r7, #27]
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	d01b      	beq.n	8010d6a <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8010d32:	687b      	ldr	r3, [r7, #4]
 8010d34:	7d1b      	ldrb	r3, [r3, #20]
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d106      	bne.n	8010d48 <tcp_process+0xa8>
 8010d3a:	4b84      	ldr	r3, [pc, #528]	; (8010f4c <tcp_process+0x2ac>)
 8010d3c:	f44f 724e 	mov.w	r2, #824	; 0x338
 8010d40:	4988      	ldr	r1, [pc, #544]	; (8010f64 <tcp_process+0x2c4>)
 8010d42:	4884      	ldr	r0, [pc, #528]	; (8010f54 <tcp_process+0x2b4>)
 8010d44:	f007 f8f6 	bl	8017f34 <iprintf>
      recv_flags |= TF_RESET;
 8010d48:	4b87      	ldr	r3, [pc, #540]	; (8010f68 <tcp_process+0x2c8>)
 8010d4a:	781b      	ldrb	r3, [r3, #0]
 8010d4c:	f043 0308 	orr.w	r3, r3, #8
 8010d50:	b2da      	uxtb	r2, r3
 8010d52:	4b85      	ldr	r3, [pc, #532]	; (8010f68 <tcp_process+0x2c8>)
 8010d54:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	8b5b      	ldrh	r3, [r3, #26]
 8010d5a:	f023 0301 	bic.w	r3, r3, #1
 8010d5e:	b29a      	uxth	r2, r3
 8010d60:	687b      	ldr	r3, [r7, #4]
 8010d62:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8010d64:	f06f 030d 	mvn.w	r3, #13
 8010d68:	e37a      	b.n	8011460 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8010d6a:	2300      	movs	r3, #0
 8010d6c:	e378      	b.n	8011460 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8010d6e:	4b7a      	ldr	r3, [pc, #488]	; (8010f58 <tcp_process+0x2b8>)
 8010d70:	781b      	ldrb	r3, [r3, #0]
 8010d72:	f003 0302 	and.w	r3, r3, #2
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	d010      	beq.n	8010d9c <tcp_process+0xfc>
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	7d1b      	ldrb	r3, [r3, #20]
 8010d7e:	2b02      	cmp	r3, #2
 8010d80:	d00c      	beq.n	8010d9c <tcp_process+0xfc>
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	7d1b      	ldrb	r3, [r3, #20]
 8010d86:	2b03      	cmp	r3, #3
 8010d88:	d008      	beq.n	8010d9c <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	8b5b      	ldrh	r3, [r3, #26]
 8010d8e:	f043 0302 	orr.w	r3, r3, #2
 8010d92:	b29a      	uxth	r2, r3
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8010d98:	2300      	movs	r3, #0
 8010d9a:	e361      	b.n	8011460 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	8b5b      	ldrh	r3, [r3, #26]
 8010da0:	f003 0310 	and.w	r3, r3, #16
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d103      	bne.n	8010db0 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8010da8:	4b70      	ldr	r3, [pc, #448]	; (8010f6c <tcp_process+0x2cc>)
 8010daa:	681a      	ldr	r2, [r3, #0]
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	2200      	movs	r2, #0
 8010db4:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	2200      	movs	r2, #0
 8010dbc:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8010dc0:	6878      	ldr	r0, [r7, #4]
 8010dc2:	f001 fc2d 	bl	8012620 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	7d1b      	ldrb	r3, [r3, #20]
 8010dca:	3b02      	subs	r3, #2
 8010dcc:	2b07      	cmp	r3, #7
 8010dce:	f200 8337 	bhi.w	8011440 <tcp_process+0x7a0>
 8010dd2:	a201      	add	r2, pc, #4	; (adr r2, 8010dd8 <tcp_process+0x138>)
 8010dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010dd8:	08010df9 	.word	0x08010df9
 8010ddc:	08011029 	.word	0x08011029
 8010de0:	080111a1 	.word	0x080111a1
 8010de4:	080111cb 	.word	0x080111cb
 8010de8:	080112ef 	.word	0x080112ef
 8010dec:	080111a1 	.word	0x080111a1
 8010df0:	0801137b 	.word	0x0801137b
 8010df4:	0801140b 	.word	0x0801140b
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8010df8:	4b57      	ldr	r3, [pc, #348]	; (8010f58 <tcp_process+0x2b8>)
 8010dfa:	781b      	ldrb	r3, [r3, #0]
 8010dfc:	f003 0310 	and.w	r3, r3, #16
 8010e00:	2b00      	cmp	r3, #0
 8010e02:	f000 80e4 	beq.w	8010fce <tcp_process+0x32e>
 8010e06:	4b54      	ldr	r3, [pc, #336]	; (8010f58 <tcp_process+0x2b8>)
 8010e08:	781b      	ldrb	r3, [r3, #0]
 8010e0a:	f003 0302 	and.w	r3, r3, #2
 8010e0e:	2b00      	cmp	r3, #0
 8010e10:	f000 80dd 	beq.w	8010fce <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8010e14:	687b      	ldr	r3, [r7, #4]
 8010e16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010e18:	1c5a      	adds	r2, r3, #1
 8010e1a:	4b50      	ldr	r3, [pc, #320]	; (8010f5c <tcp_process+0x2bc>)
 8010e1c:	681b      	ldr	r3, [r3, #0]
 8010e1e:	429a      	cmp	r2, r3
 8010e20:	f040 80d5 	bne.w	8010fce <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8010e24:	4b4e      	ldr	r3, [pc, #312]	; (8010f60 <tcp_process+0x2c0>)
 8010e26:	681b      	ldr	r3, [r3, #0]
 8010e28:	1c5a      	adds	r2, r3, #1
 8010e2a:	687b      	ldr	r3, [r7, #4]
 8010e2c:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8010e2e:	687b      	ldr	r3, [r7, #4]
 8010e30:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010e32:	687b      	ldr	r3, [r7, #4]
 8010e34:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8010e36:	4b49      	ldr	r3, [pc, #292]	; (8010f5c <tcp_process+0x2bc>)
 8010e38:	681a      	ldr	r2, [r3, #0]
 8010e3a:	687b      	ldr	r3, [r7, #4]
 8010e3c:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8010e3e:	4b4c      	ldr	r3, [pc, #304]	; (8010f70 <tcp_process+0x2d0>)
 8010e40:	681b      	ldr	r3, [r3, #0]
 8010e42:	89db      	ldrh	r3, [r3, #14]
 8010e44:	b29a      	uxth	r2, r3
 8010e46:	687b      	ldr	r3, [r7, #4]
 8010e48:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8010e58:	4b41      	ldr	r3, [pc, #260]	; (8010f60 <tcp_process+0x2c0>)
 8010e5a:	681b      	ldr	r3, [r3, #0]
 8010e5c:	1e5a      	subs	r2, r3, #1
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	2204      	movs	r2, #4
 8010e66:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	3304      	adds	r3, #4
 8010e70:	4618      	mov	r0, r3
 8010e72:	f005 faa7 	bl	80163c4 <ip4_route>
 8010e76:	4601      	mov	r1, r0
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	3304      	adds	r3, #4
 8010e7c:	461a      	mov	r2, r3
 8010e7e:	4620      	mov	r0, r4
 8010e80:	f7ff f88e 	bl	800ffa0 <tcp_eff_send_mss_netif>
 8010e84:	4603      	mov	r3, r0
 8010e86:	461a      	mov	r2, r3
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010e90:	009a      	lsls	r2, r3, #2
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010e96:	005b      	lsls	r3, r3, #1
 8010e98:	f241 111c 	movw	r1, #4380	; 0x111c
 8010e9c:	428b      	cmp	r3, r1
 8010e9e:	bf38      	it	cc
 8010ea0:	460b      	movcc	r3, r1
 8010ea2:	429a      	cmp	r2, r3
 8010ea4:	d204      	bcs.n	8010eb0 <tcp_process+0x210>
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010eaa:	009b      	lsls	r3, r3, #2
 8010eac:	b29b      	uxth	r3, r3
 8010eae:	e00d      	b.n	8010ecc <tcp_process+0x22c>
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010eb4:	005b      	lsls	r3, r3, #1
 8010eb6:	f241 121c 	movw	r2, #4380	; 0x111c
 8010eba:	4293      	cmp	r3, r2
 8010ebc:	d904      	bls.n	8010ec8 <tcp_process+0x228>
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010ec2:	005b      	lsls	r3, r3, #1
 8010ec4:	b29b      	uxth	r3, r3
 8010ec6:	e001      	b.n	8010ecc <tcp_process+0x22c>
 8010ec8:	f241 131c 	movw	r3, #4380	; 0x111c
 8010ecc:	687a      	ldr	r2, [r7, #4]
 8010ece:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010ed8:	2b00      	cmp	r3, #0
 8010eda:	d106      	bne.n	8010eea <tcp_process+0x24a>
 8010edc:	4b1b      	ldr	r3, [pc, #108]	; (8010f4c <tcp_process+0x2ac>)
 8010ede:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8010ee2:	4924      	ldr	r1, [pc, #144]	; (8010f74 <tcp_process+0x2d4>)
 8010ee4:	481b      	ldr	r0, [pc, #108]	; (8010f54 <tcp_process+0x2b4>)
 8010ee6:	f007 f825 	bl	8017f34 <iprintf>
        --pcb->snd_queuelen;
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010ef0:	3b01      	subs	r3, #1
 8010ef2:	b29a      	uxth	r2, r3
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010efe:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8010f00:	69fb      	ldr	r3, [r7, #28]
 8010f02:	2b00      	cmp	r3, #0
 8010f04:	d111      	bne.n	8010f2a <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010f0a:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8010f0c:	69fb      	ldr	r3, [r7, #28]
 8010f0e:	2b00      	cmp	r3, #0
 8010f10:	d106      	bne.n	8010f20 <tcp_process+0x280>
 8010f12:	4b0e      	ldr	r3, [pc, #56]	; (8010f4c <tcp_process+0x2ac>)
 8010f14:	f44f 725d 	mov.w	r2, #884	; 0x374
 8010f18:	4917      	ldr	r1, [pc, #92]	; (8010f78 <tcp_process+0x2d8>)
 8010f1a:	480e      	ldr	r0, [pc, #56]	; (8010f54 <tcp_process+0x2b4>)
 8010f1c:	f007 f80a 	bl	8017f34 <iprintf>
          pcb->unsent = rseg->next;
 8010f20:	69fb      	ldr	r3, [r7, #28]
 8010f22:	681a      	ldr	r2, [r3, #0]
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	66da      	str	r2, [r3, #108]	; 0x6c
 8010f28:	e003      	b.n	8010f32 <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 8010f2a:	69fb      	ldr	r3, [r7, #28]
 8010f2c:	681a      	ldr	r2, [r3, #0]
 8010f2e:	687b      	ldr	r3, [r7, #4]
 8010f30:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 8010f32:	69f8      	ldr	r0, [r7, #28]
 8010f34:	f7fe fc6f 	bl	800f816 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d11d      	bne.n	8010f7c <tcp_process+0x2dc>
          pcb->rtime = -1;
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010f46:	861a      	strh	r2, [r3, #48]	; 0x30
 8010f48:	e01f      	b.n	8010f8a <tcp_process+0x2ea>
 8010f4a:	bf00      	nop
 8010f4c:	0801ab24 	.word	0x0801ab24
 8010f50:	0801ad5c 	.word	0x0801ad5c
 8010f54:	0801ab70 	.word	0x0801ab70
 8010f58:	20006874 	.word	0x20006874
 8010f5c:	2000686c 	.word	0x2000686c
 8010f60:	20006868 	.word	0x20006868
 8010f64:	0801ad78 	.word	0x0801ad78
 8010f68:	20006875 	.word	0x20006875
 8010f6c:	2000d788 	.word	0x2000d788
 8010f70:	20006858 	.word	0x20006858
 8010f74:	0801ad98 	.word	0x0801ad98
 8010f78:	0801adb0 	.word	0x0801adb0
        } else {
          pcb->rtime = 0;
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	2200      	movs	r2, #0
 8010f80:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 8010f82:	687b      	ldr	r3, [r7, #4]
 8010f84:	2200      	movs	r2, #0
 8010f86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8010f8a:	687b      	ldr	r3, [r7, #4]
 8010f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d00a      	beq.n	8010faa <tcp_process+0x30a>
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010f9a:	687a      	ldr	r2, [r7, #4]
 8010f9c:	6910      	ldr	r0, [r2, #16]
 8010f9e:	2200      	movs	r2, #0
 8010fa0:	6879      	ldr	r1, [r7, #4]
 8010fa2:	4798      	blx	r3
 8010fa4:	4603      	mov	r3, r0
 8010fa6:	76bb      	strb	r3, [r7, #26]
 8010fa8:	e001      	b.n	8010fae <tcp_process+0x30e>
 8010faa:	2300      	movs	r3, #0
 8010fac:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8010fae:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8010fb2:	f113 0f0d 	cmn.w	r3, #13
 8010fb6:	d102      	bne.n	8010fbe <tcp_process+0x31e>
          return ERR_ABRT;
 8010fb8:	f06f 030c 	mvn.w	r3, #12
 8010fbc:	e250      	b.n	8011460 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8010fbe:	687b      	ldr	r3, [r7, #4]
 8010fc0:	8b5b      	ldrh	r3, [r3, #26]
 8010fc2:	f043 0302 	orr.w	r3, r3, #2
 8010fc6:	b29a      	uxth	r2, r3
 8010fc8:	687b      	ldr	r3, [r7, #4]
 8010fca:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8010fcc:	e23a      	b.n	8011444 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8010fce:	4b9d      	ldr	r3, [pc, #628]	; (8011244 <tcp_process+0x5a4>)
 8010fd0:	781b      	ldrb	r3, [r3, #0]
 8010fd2:	f003 0310 	and.w	r3, r3, #16
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	f000 8234 	beq.w	8011444 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010fdc:	4b9a      	ldr	r3, [pc, #616]	; (8011248 <tcp_process+0x5a8>)
 8010fde:	6819      	ldr	r1, [r3, #0]
 8010fe0:	4b9a      	ldr	r3, [pc, #616]	; (801124c <tcp_process+0x5ac>)
 8010fe2:	881b      	ldrh	r3, [r3, #0]
 8010fe4:	461a      	mov	r2, r3
 8010fe6:	4b9a      	ldr	r3, [pc, #616]	; (8011250 <tcp_process+0x5b0>)
 8010fe8:	681b      	ldr	r3, [r3, #0]
 8010fea:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010fec:	4b99      	ldr	r3, [pc, #612]	; (8011254 <tcp_process+0x5b4>)
 8010fee:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010ff0:	885b      	ldrh	r3, [r3, #2]
 8010ff2:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010ff4:	4a97      	ldr	r2, [pc, #604]	; (8011254 <tcp_process+0x5b4>)
 8010ff6:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010ff8:	8812      	ldrh	r2, [r2, #0]
 8010ffa:	b292      	uxth	r2, r2
 8010ffc:	9202      	str	r2, [sp, #8]
 8010ffe:	9301      	str	r3, [sp, #4]
 8011000:	4b95      	ldr	r3, [pc, #596]	; (8011258 <tcp_process+0x5b8>)
 8011002:	9300      	str	r3, [sp, #0]
 8011004:	4b95      	ldr	r3, [pc, #596]	; (801125c <tcp_process+0x5bc>)
 8011006:	4602      	mov	r2, r0
 8011008:	6878      	ldr	r0, [r7, #4]
 801100a:	f003 f8db 	bl	80141c4 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011014:	2b05      	cmp	r3, #5
 8011016:	f200 8215 	bhi.w	8011444 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	2200      	movs	r2, #0
 801101e:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8011020:	6878      	ldr	r0, [r7, #4]
 8011022:	f002 fea5 	bl	8013d70 <tcp_rexmit_rto>
      break;
 8011026:	e20d      	b.n	8011444 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8011028:	4b86      	ldr	r3, [pc, #536]	; (8011244 <tcp_process+0x5a4>)
 801102a:	781b      	ldrb	r3, [r3, #0]
 801102c:	f003 0310 	and.w	r3, r3, #16
 8011030:	2b00      	cmp	r3, #0
 8011032:	f000 80a1 	beq.w	8011178 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8011036:	4b84      	ldr	r3, [pc, #528]	; (8011248 <tcp_process+0x5a8>)
 8011038:	681a      	ldr	r2, [r3, #0]
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801103e:	1ad3      	subs	r3, r2, r3
 8011040:	3b01      	subs	r3, #1
 8011042:	2b00      	cmp	r3, #0
 8011044:	db7e      	blt.n	8011144 <tcp_process+0x4a4>
 8011046:	4b80      	ldr	r3, [pc, #512]	; (8011248 <tcp_process+0x5a8>)
 8011048:	681a      	ldr	r2, [r3, #0]
 801104a:	687b      	ldr	r3, [r7, #4]
 801104c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801104e:	1ad3      	subs	r3, r2, r3
 8011050:	2b00      	cmp	r3, #0
 8011052:	dc77      	bgt.n	8011144 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	2204      	movs	r2, #4
 8011058:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 801105a:	687b      	ldr	r3, [r7, #4]
 801105c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801105e:	2b00      	cmp	r3, #0
 8011060:	d102      	bne.n	8011068 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8011062:	23fa      	movs	r3, #250	; 0xfa
 8011064:	76bb      	strb	r3, [r7, #26]
 8011066:	e01d      	b.n	80110a4 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801106c:	699b      	ldr	r3, [r3, #24]
 801106e:	2b00      	cmp	r3, #0
 8011070:	d106      	bne.n	8011080 <tcp_process+0x3e0>
 8011072:	4b7b      	ldr	r3, [pc, #492]	; (8011260 <tcp_process+0x5c0>)
 8011074:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8011078:	497a      	ldr	r1, [pc, #488]	; (8011264 <tcp_process+0x5c4>)
 801107a:	487b      	ldr	r0, [pc, #492]	; (8011268 <tcp_process+0x5c8>)
 801107c:	f006 ff5a 	bl	8017f34 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8011084:	699b      	ldr	r3, [r3, #24]
 8011086:	2b00      	cmp	r3, #0
 8011088:	d00a      	beq.n	80110a0 <tcp_process+0x400>
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801108e:	699b      	ldr	r3, [r3, #24]
 8011090:	687a      	ldr	r2, [r7, #4]
 8011092:	6910      	ldr	r0, [r2, #16]
 8011094:	2200      	movs	r2, #0
 8011096:	6879      	ldr	r1, [r7, #4]
 8011098:	4798      	blx	r3
 801109a:	4603      	mov	r3, r0
 801109c:	76bb      	strb	r3, [r7, #26]
 801109e:	e001      	b.n	80110a4 <tcp_process+0x404>
 80110a0:	23f0      	movs	r3, #240	; 0xf0
 80110a2:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 80110a4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	d00a      	beq.n	80110c2 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 80110ac:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80110b0:	f113 0f0d 	cmn.w	r3, #13
 80110b4:	d002      	beq.n	80110bc <tcp_process+0x41c>
              tcp_abort(pcb);
 80110b6:	6878      	ldr	r0, [r7, #4]
 80110b8:	f7fd fde4 	bl	800ec84 <tcp_abort>
            }
            return ERR_ABRT;
 80110bc:	f06f 030c 	mvn.w	r3, #12
 80110c0:	e1ce      	b.n	8011460 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 80110c2:	6878      	ldr	r0, [r7, #4]
 80110c4:	f000 fae0 	bl	8011688 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 80110c8:	4b68      	ldr	r3, [pc, #416]	; (801126c <tcp_process+0x5cc>)
 80110ca:	881b      	ldrh	r3, [r3, #0]
 80110cc:	2b00      	cmp	r3, #0
 80110ce:	d005      	beq.n	80110dc <tcp_process+0x43c>
            recv_acked--;
 80110d0:	4b66      	ldr	r3, [pc, #408]	; (801126c <tcp_process+0x5cc>)
 80110d2:	881b      	ldrh	r3, [r3, #0]
 80110d4:	3b01      	subs	r3, #1
 80110d6:	b29a      	uxth	r2, r3
 80110d8:	4b64      	ldr	r3, [pc, #400]	; (801126c <tcp_process+0x5cc>)
 80110da:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80110e0:	009a      	lsls	r2, r3, #2
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80110e6:	005b      	lsls	r3, r3, #1
 80110e8:	f241 111c 	movw	r1, #4380	; 0x111c
 80110ec:	428b      	cmp	r3, r1
 80110ee:	bf38      	it	cc
 80110f0:	460b      	movcc	r3, r1
 80110f2:	429a      	cmp	r2, r3
 80110f4:	d204      	bcs.n	8011100 <tcp_process+0x460>
 80110f6:	687b      	ldr	r3, [r7, #4]
 80110f8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80110fa:	009b      	lsls	r3, r3, #2
 80110fc:	b29b      	uxth	r3, r3
 80110fe:	e00d      	b.n	801111c <tcp_process+0x47c>
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011104:	005b      	lsls	r3, r3, #1
 8011106:	f241 121c 	movw	r2, #4380	; 0x111c
 801110a:	4293      	cmp	r3, r2
 801110c:	d904      	bls.n	8011118 <tcp_process+0x478>
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011112:	005b      	lsls	r3, r3, #1
 8011114:	b29b      	uxth	r3, r3
 8011116:	e001      	b.n	801111c <tcp_process+0x47c>
 8011118:	f241 131c 	movw	r3, #4380	; 0x111c
 801111c:	687a      	ldr	r2, [r7, #4]
 801111e:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8011122:	4b53      	ldr	r3, [pc, #332]	; (8011270 <tcp_process+0x5d0>)
 8011124:	781b      	ldrb	r3, [r3, #0]
 8011126:	f003 0320 	and.w	r3, r3, #32
 801112a:	2b00      	cmp	r3, #0
 801112c:	d037      	beq.n	801119e <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 801112e:	687b      	ldr	r3, [r7, #4]
 8011130:	8b5b      	ldrh	r3, [r3, #26]
 8011132:	f043 0302 	orr.w	r3, r3, #2
 8011136:	b29a      	uxth	r2, r3
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 801113c:	687b      	ldr	r3, [r7, #4]
 801113e:	2207      	movs	r2, #7
 8011140:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8011142:	e02c      	b.n	801119e <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8011144:	4b40      	ldr	r3, [pc, #256]	; (8011248 <tcp_process+0x5a8>)
 8011146:	6819      	ldr	r1, [r3, #0]
 8011148:	4b40      	ldr	r3, [pc, #256]	; (801124c <tcp_process+0x5ac>)
 801114a:	881b      	ldrh	r3, [r3, #0]
 801114c:	461a      	mov	r2, r3
 801114e:	4b40      	ldr	r3, [pc, #256]	; (8011250 <tcp_process+0x5b0>)
 8011150:	681b      	ldr	r3, [r3, #0]
 8011152:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8011154:	4b3f      	ldr	r3, [pc, #252]	; (8011254 <tcp_process+0x5b4>)
 8011156:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8011158:	885b      	ldrh	r3, [r3, #2]
 801115a:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801115c:	4a3d      	ldr	r2, [pc, #244]	; (8011254 <tcp_process+0x5b4>)
 801115e:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8011160:	8812      	ldrh	r2, [r2, #0]
 8011162:	b292      	uxth	r2, r2
 8011164:	9202      	str	r2, [sp, #8]
 8011166:	9301      	str	r3, [sp, #4]
 8011168:	4b3b      	ldr	r3, [pc, #236]	; (8011258 <tcp_process+0x5b8>)
 801116a:	9300      	str	r3, [sp, #0]
 801116c:	4b3b      	ldr	r3, [pc, #236]	; (801125c <tcp_process+0x5bc>)
 801116e:	4602      	mov	r2, r0
 8011170:	6878      	ldr	r0, [r7, #4]
 8011172:	f003 f827 	bl	80141c4 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8011176:	e167      	b.n	8011448 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8011178:	4b32      	ldr	r3, [pc, #200]	; (8011244 <tcp_process+0x5a4>)
 801117a:	781b      	ldrb	r3, [r3, #0]
 801117c:	f003 0302 	and.w	r3, r3, #2
 8011180:	2b00      	cmp	r3, #0
 8011182:	f000 8161 	beq.w	8011448 <tcp_process+0x7a8>
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801118a:	1e5a      	subs	r2, r3, #1
 801118c:	4b30      	ldr	r3, [pc, #192]	; (8011250 <tcp_process+0x5b0>)
 801118e:	681b      	ldr	r3, [r3, #0]
 8011190:	429a      	cmp	r2, r3
 8011192:	f040 8159 	bne.w	8011448 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8011196:	6878      	ldr	r0, [r7, #4]
 8011198:	f002 fe0c 	bl	8013db4 <tcp_rexmit>
      break;
 801119c:	e154      	b.n	8011448 <tcp_process+0x7a8>
 801119e:	e153      	b.n	8011448 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 80111a0:	6878      	ldr	r0, [r7, #4]
 80111a2:	f000 fa71 	bl	8011688 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 80111a6:	4b32      	ldr	r3, [pc, #200]	; (8011270 <tcp_process+0x5d0>)
 80111a8:	781b      	ldrb	r3, [r3, #0]
 80111aa:	f003 0320 	and.w	r3, r3, #32
 80111ae:	2b00      	cmp	r3, #0
 80111b0:	f000 814c 	beq.w	801144c <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	8b5b      	ldrh	r3, [r3, #26]
 80111b8:	f043 0302 	orr.w	r3, r3, #2
 80111bc:	b29a      	uxth	r2, r3
 80111be:	687b      	ldr	r3, [r7, #4]
 80111c0:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	2207      	movs	r2, #7
 80111c6:	751a      	strb	r2, [r3, #20]
      }
      break;
 80111c8:	e140      	b.n	801144c <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 80111ca:	6878      	ldr	r0, [r7, #4]
 80111cc:	f000 fa5c 	bl	8011688 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80111d0:	4b27      	ldr	r3, [pc, #156]	; (8011270 <tcp_process+0x5d0>)
 80111d2:	781b      	ldrb	r3, [r3, #0]
 80111d4:	f003 0320 	and.w	r3, r3, #32
 80111d8:	2b00      	cmp	r3, #0
 80111da:	d071      	beq.n	80112c0 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80111dc:	4b19      	ldr	r3, [pc, #100]	; (8011244 <tcp_process+0x5a4>)
 80111de:	781b      	ldrb	r3, [r3, #0]
 80111e0:	f003 0310 	and.w	r3, r3, #16
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	d060      	beq.n	80112aa <tcp_process+0x60a>
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80111ec:	4b16      	ldr	r3, [pc, #88]	; (8011248 <tcp_process+0x5a8>)
 80111ee:	681b      	ldr	r3, [r3, #0]
 80111f0:	429a      	cmp	r2, r3
 80111f2:	d15a      	bne.n	80112aa <tcp_process+0x60a>
            pcb->unsent == NULL) {
 80111f4:	687b      	ldr	r3, [r7, #4]
 80111f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80111f8:	2b00      	cmp	r3, #0
 80111fa:	d156      	bne.n	80112aa <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	8b5b      	ldrh	r3, [r3, #26]
 8011200:	f043 0302 	orr.w	r3, r3, #2
 8011204:	b29a      	uxth	r2, r3
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 801120a:	6878      	ldr	r0, [r7, #4]
 801120c:	f7fe fdbe 	bl	800fd8c <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8011210:	4b18      	ldr	r3, [pc, #96]	; (8011274 <tcp_process+0x5d4>)
 8011212:	681b      	ldr	r3, [r3, #0]
 8011214:	687a      	ldr	r2, [r7, #4]
 8011216:	429a      	cmp	r2, r3
 8011218:	d105      	bne.n	8011226 <tcp_process+0x586>
 801121a:	4b16      	ldr	r3, [pc, #88]	; (8011274 <tcp_process+0x5d4>)
 801121c:	681b      	ldr	r3, [r3, #0]
 801121e:	68db      	ldr	r3, [r3, #12]
 8011220:	4a14      	ldr	r2, [pc, #80]	; (8011274 <tcp_process+0x5d4>)
 8011222:	6013      	str	r3, [r2, #0]
 8011224:	e02e      	b.n	8011284 <tcp_process+0x5e4>
 8011226:	4b13      	ldr	r3, [pc, #76]	; (8011274 <tcp_process+0x5d4>)
 8011228:	681b      	ldr	r3, [r3, #0]
 801122a:	617b      	str	r3, [r7, #20]
 801122c:	e027      	b.n	801127e <tcp_process+0x5de>
 801122e:	697b      	ldr	r3, [r7, #20]
 8011230:	68db      	ldr	r3, [r3, #12]
 8011232:	687a      	ldr	r2, [r7, #4]
 8011234:	429a      	cmp	r2, r3
 8011236:	d11f      	bne.n	8011278 <tcp_process+0x5d8>
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	68da      	ldr	r2, [r3, #12]
 801123c:	697b      	ldr	r3, [r7, #20]
 801123e:	60da      	str	r2, [r3, #12]
 8011240:	e020      	b.n	8011284 <tcp_process+0x5e4>
 8011242:	bf00      	nop
 8011244:	20006874 	.word	0x20006874
 8011248:	2000686c 	.word	0x2000686c
 801124c:	20006872 	.word	0x20006872
 8011250:	20006868 	.word	0x20006868
 8011254:	20006858 	.word	0x20006858
 8011258:	2000a080 	.word	0x2000a080
 801125c:	2000a084 	.word	0x2000a084
 8011260:	0801ab24 	.word	0x0801ab24
 8011264:	0801adc4 	.word	0x0801adc4
 8011268:	0801ab70 	.word	0x0801ab70
 801126c:	20006870 	.word	0x20006870
 8011270:	20006875 	.word	0x20006875
 8011274:	2000d784 	.word	0x2000d784
 8011278:	697b      	ldr	r3, [r7, #20]
 801127a:	68db      	ldr	r3, [r3, #12]
 801127c:	617b      	str	r3, [r7, #20]
 801127e:	697b      	ldr	r3, [r7, #20]
 8011280:	2b00      	cmp	r3, #0
 8011282:	d1d4      	bne.n	801122e <tcp_process+0x58e>
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	2200      	movs	r2, #0
 8011288:	60da      	str	r2, [r3, #12]
 801128a:	4b77      	ldr	r3, [pc, #476]	; (8011468 <tcp_process+0x7c8>)
 801128c:	2201      	movs	r2, #1
 801128e:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	220a      	movs	r2, #10
 8011294:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8011296:	4b75      	ldr	r3, [pc, #468]	; (801146c <tcp_process+0x7cc>)
 8011298:	681a      	ldr	r2, [r3, #0]
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	60da      	str	r2, [r3, #12]
 801129e:	4a73      	ldr	r2, [pc, #460]	; (801146c <tcp_process+0x7cc>)
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	6013      	str	r3, [r2, #0]
 80112a4:	f003 f950 	bl	8014548 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 80112a8:	e0d2      	b.n	8011450 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 80112aa:	687b      	ldr	r3, [r7, #4]
 80112ac:	8b5b      	ldrh	r3, [r3, #26]
 80112ae:	f043 0302 	orr.w	r3, r3, #2
 80112b2:	b29a      	uxth	r2, r3
 80112b4:	687b      	ldr	r3, [r7, #4]
 80112b6:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	2208      	movs	r2, #8
 80112bc:	751a      	strb	r2, [r3, #20]
      break;
 80112be:	e0c7      	b.n	8011450 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80112c0:	4b6b      	ldr	r3, [pc, #428]	; (8011470 <tcp_process+0x7d0>)
 80112c2:	781b      	ldrb	r3, [r3, #0]
 80112c4:	f003 0310 	and.w	r3, r3, #16
 80112c8:	2b00      	cmp	r3, #0
 80112ca:	f000 80c1 	beq.w	8011450 <tcp_process+0x7b0>
 80112ce:	687b      	ldr	r3, [r7, #4]
 80112d0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80112d2:	4b68      	ldr	r3, [pc, #416]	; (8011474 <tcp_process+0x7d4>)
 80112d4:	681b      	ldr	r3, [r3, #0]
 80112d6:	429a      	cmp	r2, r3
 80112d8:	f040 80ba 	bne.w	8011450 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 80112dc:	687b      	ldr	r3, [r7, #4]
 80112de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	f040 80b5 	bne.w	8011450 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	2206      	movs	r2, #6
 80112ea:	751a      	strb	r2, [r3, #20]
      break;
 80112ec:	e0b0      	b.n	8011450 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 80112ee:	6878      	ldr	r0, [r7, #4]
 80112f0:	f000 f9ca 	bl	8011688 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80112f4:	4b60      	ldr	r3, [pc, #384]	; (8011478 <tcp_process+0x7d8>)
 80112f6:	781b      	ldrb	r3, [r3, #0]
 80112f8:	f003 0320 	and.w	r3, r3, #32
 80112fc:	2b00      	cmp	r3, #0
 80112fe:	f000 80a9 	beq.w	8011454 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	8b5b      	ldrh	r3, [r3, #26]
 8011306:	f043 0302 	orr.w	r3, r3, #2
 801130a:	b29a      	uxth	r2, r3
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8011310:	6878      	ldr	r0, [r7, #4]
 8011312:	f7fe fd3b 	bl	800fd8c <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8011316:	4b59      	ldr	r3, [pc, #356]	; (801147c <tcp_process+0x7dc>)
 8011318:	681b      	ldr	r3, [r3, #0]
 801131a:	687a      	ldr	r2, [r7, #4]
 801131c:	429a      	cmp	r2, r3
 801131e:	d105      	bne.n	801132c <tcp_process+0x68c>
 8011320:	4b56      	ldr	r3, [pc, #344]	; (801147c <tcp_process+0x7dc>)
 8011322:	681b      	ldr	r3, [r3, #0]
 8011324:	68db      	ldr	r3, [r3, #12]
 8011326:	4a55      	ldr	r2, [pc, #340]	; (801147c <tcp_process+0x7dc>)
 8011328:	6013      	str	r3, [r2, #0]
 801132a:	e013      	b.n	8011354 <tcp_process+0x6b4>
 801132c:	4b53      	ldr	r3, [pc, #332]	; (801147c <tcp_process+0x7dc>)
 801132e:	681b      	ldr	r3, [r3, #0]
 8011330:	613b      	str	r3, [r7, #16]
 8011332:	e00c      	b.n	801134e <tcp_process+0x6ae>
 8011334:	693b      	ldr	r3, [r7, #16]
 8011336:	68db      	ldr	r3, [r3, #12]
 8011338:	687a      	ldr	r2, [r7, #4]
 801133a:	429a      	cmp	r2, r3
 801133c:	d104      	bne.n	8011348 <tcp_process+0x6a8>
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	68da      	ldr	r2, [r3, #12]
 8011342:	693b      	ldr	r3, [r7, #16]
 8011344:	60da      	str	r2, [r3, #12]
 8011346:	e005      	b.n	8011354 <tcp_process+0x6b4>
 8011348:	693b      	ldr	r3, [r7, #16]
 801134a:	68db      	ldr	r3, [r3, #12]
 801134c:	613b      	str	r3, [r7, #16]
 801134e:	693b      	ldr	r3, [r7, #16]
 8011350:	2b00      	cmp	r3, #0
 8011352:	d1ef      	bne.n	8011334 <tcp_process+0x694>
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	2200      	movs	r2, #0
 8011358:	60da      	str	r2, [r3, #12]
 801135a:	4b43      	ldr	r3, [pc, #268]	; (8011468 <tcp_process+0x7c8>)
 801135c:	2201      	movs	r2, #1
 801135e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8011360:	687b      	ldr	r3, [r7, #4]
 8011362:	220a      	movs	r2, #10
 8011364:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8011366:	4b41      	ldr	r3, [pc, #260]	; (801146c <tcp_process+0x7cc>)
 8011368:	681a      	ldr	r2, [r3, #0]
 801136a:	687b      	ldr	r3, [r7, #4]
 801136c:	60da      	str	r2, [r3, #12]
 801136e:	4a3f      	ldr	r2, [pc, #252]	; (801146c <tcp_process+0x7cc>)
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	6013      	str	r3, [r2, #0]
 8011374:	f003 f8e8 	bl	8014548 <tcp_timer_needed>
      }
      break;
 8011378:	e06c      	b.n	8011454 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 801137a:	6878      	ldr	r0, [r7, #4]
 801137c:	f000 f984 	bl	8011688 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8011380:	4b3b      	ldr	r3, [pc, #236]	; (8011470 <tcp_process+0x7d0>)
 8011382:	781b      	ldrb	r3, [r3, #0]
 8011384:	f003 0310 	and.w	r3, r3, #16
 8011388:	2b00      	cmp	r3, #0
 801138a:	d065      	beq.n	8011458 <tcp_process+0x7b8>
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8011390:	4b38      	ldr	r3, [pc, #224]	; (8011474 <tcp_process+0x7d4>)
 8011392:	681b      	ldr	r3, [r3, #0]
 8011394:	429a      	cmp	r2, r3
 8011396:	d15f      	bne.n	8011458 <tcp_process+0x7b8>
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801139c:	2b00      	cmp	r3, #0
 801139e:	d15b      	bne.n	8011458 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 80113a0:	6878      	ldr	r0, [r7, #4]
 80113a2:	f7fe fcf3 	bl	800fd8c <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80113a6:	4b35      	ldr	r3, [pc, #212]	; (801147c <tcp_process+0x7dc>)
 80113a8:	681b      	ldr	r3, [r3, #0]
 80113aa:	687a      	ldr	r2, [r7, #4]
 80113ac:	429a      	cmp	r2, r3
 80113ae:	d105      	bne.n	80113bc <tcp_process+0x71c>
 80113b0:	4b32      	ldr	r3, [pc, #200]	; (801147c <tcp_process+0x7dc>)
 80113b2:	681b      	ldr	r3, [r3, #0]
 80113b4:	68db      	ldr	r3, [r3, #12]
 80113b6:	4a31      	ldr	r2, [pc, #196]	; (801147c <tcp_process+0x7dc>)
 80113b8:	6013      	str	r3, [r2, #0]
 80113ba:	e013      	b.n	80113e4 <tcp_process+0x744>
 80113bc:	4b2f      	ldr	r3, [pc, #188]	; (801147c <tcp_process+0x7dc>)
 80113be:	681b      	ldr	r3, [r3, #0]
 80113c0:	60fb      	str	r3, [r7, #12]
 80113c2:	e00c      	b.n	80113de <tcp_process+0x73e>
 80113c4:	68fb      	ldr	r3, [r7, #12]
 80113c6:	68db      	ldr	r3, [r3, #12]
 80113c8:	687a      	ldr	r2, [r7, #4]
 80113ca:	429a      	cmp	r2, r3
 80113cc:	d104      	bne.n	80113d8 <tcp_process+0x738>
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	68da      	ldr	r2, [r3, #12]
 80113d2:	68fb      	ldr	r3, [r7, #12]
 80113d4:	60da      	str	r2, [r3, #12]
 80113d6:	e005      	b.n	80113e4 <tcp_process+0x744>
 80113d8:	68fb      	ldr	r3, [r7, #12]
 80113da:	68db      	ldr	r3, [r3, #12]
 80113dc:	60fb      	str	r3, [r7, #12]
 80113de:	68fb      	ldr	r3, [r7, #12]
 80113e0:	2b00      	cmp	r3, #0
 80113e2:	d1ef      	bne.n	80113c4 <tcp_process+0x724>
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	2200      	movs	r2, #0
 80113e8:	60da      	str	r2, [r3, #12]
 80113ea:	4b1f      	ldr	r3, [pc, #124]	; (8011468 <tcp_process+0x7c8>)
 80113ec:	2201      	movs	r2, #1
 80113ee:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	220a      	movs	r2, #10
 80113f4:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80113f6:	4b1d      	ldr	r3, [pc, #116]	; (801146c <tcp_process+0x7cc>)
 80113f8:	681a      	ldr	r2, [r3, #0]
 80113fa:	687b      	ldr	r3, [r7, #4]
 80113fc:	60da      	str	r2, [r3, #12]
 80113fe:	4a1b      	ldr	r2, [pc, #108]	; (801146c <tcp_process+0x7cc>)
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	6013      	str	r3, [r2, #0]
 8011404:	f003 f8a0 	bl	8014548 <tcp_timer_needed>
      }
      break;
 8011408:	e026      	b.n	8011458 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 801140a:	6878      	ldr	r0, [r7, #4]
 801140c:	f000 f93c 	bl	8011688 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8011410:	4b17      	ldr	r3, [pc, #92]	; (8011470 <tcp_process+0x7d0>)
 8011412:	781b      	ldrb	r3, [r3, #0]
 8011414:	f003 0310 	and.w	r3, r3, #16
 8011418:	2b00      	cmp	r3, #0
 801141a:	d01f      	beq.n	801145c <tcp_process+0x7bc>
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8011420:	4b14      	ldr	r3, [pc, #80]	; (8011474 <tcp_process+0x7d4>)
 8011422:	681b      	ldr	r3, [r3, #0]
 8011424:	429a      	cmp	r2, r3
 8011426:	d119      	bne.n	801145c <tcp_process+0x7bc>
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801142c:	2b00      	cmp	r3, #0
 801142e:	d115      	bne.n	801145c <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8011430:	4b11      	ldr	r3, [pc, #68]	; (8011478 <tcp_process+0x7d8>)
 8011432:	781b      	ldrb	r3, [r3, #0]
 8011434:	f043 0310 	orr.w	r3, r3, #16
 8011438:	b2da      	uxtb	r2, r3
 801143a:	4b0f      	ldr	r3, [pc, #60]	; (8011478 <tcp_process+0x7d8>)
 801143c:	701a      	strb	r2, [r3, #0]
      }
      break;
 801143e:	e00d      	b.n	801145c <tcp_process+0x7bc>
    default:
      break;
 8011440:	bf00      	nop
 8011442:	e00c      	b.n	801145e <tcp_process+0x7be>
      break;
 8011444:	bf00      	nop
 8011446:	e00a      	b.n	801145e <tcp_process+0x7be>
      break;
 8011448:	bf00      	nop
 801144a:	e008      	b.n	801145e <tcp_process+0x7be>
      break;
 801144c:	bf00      	nop
 801144e:	e006      	b.n	801145e <tcp_process+0x7be>
      break;
 8011450:	bf00      	nop
 8011452:	e004      	b.n	801145e <tcp_process+0x7be>
      break;
 8011454:	bf00      	nop
 8011456:	e002      	b.n	801145e <tcp_process+0x7be>
      break;
 8011458:	bf00      	nop
 801145a:	e000      	b.n	801145e <tcp_process+0x7be>
      break;
 801145c:	bf00      	nop
  }
  return ERR_OK;
 801145e:	2300      	movs	r3, #0
}
 8011460:	4618      	mov	r0, r3
 8011462:	3724      	adds	r7, #36	; 0x24
 8011464:	46bd      	mov	sp, r7
 8011466:	bd90      	pop	{r4, r7, pc}
 8011468:	2000d780 	.word	0x2000d780
 801146c:	2000d794 	.word	0x2000d794
 8011470:	20006874 	.word	0x20006874
 8011474:	2000686c 	.word	0x2000686c
 8011478:	20006875 	.word	0x20006875
 801147c:	2000d784 	.word	0x2000d784

08011480 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8011480:	b590      	push	{r4, r7, lr}
 8011482:	b085      	sub	sp, #20
 8011484:	af00      	add	r7, sp, #0
 8011486:	6078      	str	r0, [r7, #4]
 8011488:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	2b00      	cmp	r3, #0
 801148e:	d106      	bne.n	801149e <tcp_oos_insert_segment+0x1e>
 8011490:	4b3b      	ldr	r3, [pc, #236]	; (8011580 <tcp_oos_insert_segment+0x100>)
 8011492:	f240 421f 	movw	r2, #1055	; 0x41f
 8011496:	493b      	ldr	r1, [pc, #236]	; (8011584 <tcp_oos_insert_segment+0x104>)
 8011498:	483b      	ldr	r0, [pc, #236]	; (8011588 <tcp_oos_insert_segment+0x108>)
 801149a:	f006 fd4b 	bl	8017f34 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	68db      	ldr	r3, [r3, #12]
 80114a2:	899b      	ldrh	r3, [r3, #12]
 80114a4:	b29b      	uxth	r3, r3
 80114a6:	4618      	mov	r0, r3
 80114a8:	f7fb faa4 	bl	800c9f4 <lwip_htons>
 80114ac:	4603      	mov	r3, r0
 80114ae:	b2db      	uxtb	r3, r3
 80114b0:	f003 0301 	and.w	r3, r3, #1
 80114b4:	2b00      	cmp	r3, #0
 80114b6:	d028      	beq.n	801150a <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 80114b8:	6838      	ldr	r0, [r7, #0]
 80114ba:	f7fe f997 	bl	800f7ec <tcp_segs_free>
    next = NULL;
 80114be:	2300      	movs	r3, #0
 80114c0:	603b      	str	r3, [r7, #0]
 80114c2:	e056      	b.n	8011572 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80114c4:	683b      	ldr	r3, [r7, #0]
 80114c6:	68db      	ldr	r3, [r3, #12]
 80114c8:	899b      	ldrh	r3, [r3, #12]
 80114ca:	b29b      	uxth	r3, r3
 80114cc:	4618      	mov	r0, r3
 80114ce:	f7fb fa91 	bl	800c9f4 <lwip_htons>
 80114d2:	4603      	mov	r3, r0
 80114d4:	b2db      	uxtb	r3, r3
 80114d6:	f003 0301 	and.w	r3, r3, #1
 80114da:	2b00      	cmp	r3, #0
 80114dc:	d00d      	beq.n	80114fa <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80114de:	687b      	ldr	r3, [r7, #4]
 80114e0:	68db      	ldr	r3, [r3, #12]
 80114e2:	899b      	ldrh	r3, [r3, #12]
 80114e4:	b29c      	uxth	r4, r3
 80114e6:	2001      	movs	r0, #1
 80114e8:	f7fb fa84 	bl	800c9f4 <lwip_htons>
 80114ec:	4603      	mov	r3, r0
 80114ee:	461a      	mov	r2, r3
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	68db      	ldr	r3, [r3, #12]
 80114f4:	4322      	orrs	r2, r4
 80114f6:	b292      	uxth	r2, r2
 80114f8:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 80114fa:	683b      	ldr	r3, [r7, #0]
 80114fc:	60fb      	str	r3, [r7, #12]
      next = next->next;
 80114fe:	683b      	ldr	r3, [r7, #0]
 8011500:	681b      	ldr	r3, [r3, #0]
 8011502:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8011504:	68f8      	ldr	r0, [r7, #12]
 8011506:	f7fe f986 	bl	800f816 <tcp_seg_free>
    while (next &&
 801150a:	683b      	ldr	r3, [r7, #0]
 801150c:	2b00      	cmp	r3, #0
 801150e:	d00e      	beq.n	801152e <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8011510:	687b      	ldr	r3, [r7, #4]
 8011512:	891b      	ldrh	r3, [r3, #8]
 8011514:	461a      	mov	r2, r3
 8011516:	4b1d      	ldr	r3, [pc, #116]	; (801158c <tcp_oos_insert_segment+0x10c>)
 8011518:	681b      	ldr	r3, [r3, #0]
 801151a:	441a      	add	r2, r3
 801151c:	683b      	ldr	r3, [r7, #0]
 801151e:	68db      	ldr	r3, [r3, #12]
 8011520:	685b      	ldr	r3, [r3, #4]
 8011522:	6839      	ldr	r1, [r7, #0]
 8011524:	8909      	ldrh	r1, [r1, #8]
 8011526:	440b      	add	r3, r1
 8011528:	1ad3      	subs	r3, r2, r3
    while (next &&
 801152a:	2b00      	cmp	r3, #0
 801152c:	daca      	bge.n	80114c4 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 801152e:	683b      	ldr	r3, [r7, #0]
 8011530:	2b00      	cmp	r3, #0
 8011532:	d01e      	beq.n	8011572 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	891b      	ldrh	r3, [r3, #8]
 8011538:	461a      	mov	r2, r3
 801153a:	4b14      	ldr	r3, [pc, #80]	; (801158c <tcp_oos_insert_segment+0x10c>)
 801153c:	681b      	ldr	r3, [r3, #0]
 801153e:	441a      	add	r2, r3
 8011540:	683b      	ldr	r3, [r7, #0]
 8011542:	68db      	ldr	r3, [r3, #12]
 8011544:	685b      	ldr	r3, [r3, #4]
 8011546:	1ad3      	subs	r3, r2, r3
    if (next &&
 8011548:	2b00      	cmp	r3, #0
 801154a:	dd12      	ble.n	8011572 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 801154c:	683b      	ldr	r3, [r7, #0]
 801154e:	68db      	ldr	r3, [r3, #12]
 8011550:	685b      	ldr	r3, [r3, #4]
 8011552:	b29a      	uxth	r2, r3
 8011554:	4b0d      	ldr	r3, [pc, #52]	; (801158c <tcp_oos_insert_segment+0x10c>)
 8011556:	681b      	ldr	r3, [r3, #0]
 8011558:	b29b      	uxth	r3, r3
 801155a:	1ad3      	subs	r3, r2, r3
 801155c:	b29a      	uxth	r2, r3
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8011562:	687b      	ldr	r3, [r7, #4]
 8011564:	685a      	ldr	r2, [r3, #4]
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	891b      	ldrh	r3, [r3, #8]
 801156a:	4619      	mov	r1, r3
 801156c:	4610      	mov	r0, r2
 801156e:	f7fc fc03 	bl	800dd78 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	683a      	ldr	r2, [r7, #0]
 8011576:	601a      	str	r2, [r3, #0]
}
 8011578:	bf00      	nop
 801157a:	3714      	adds	r7, #20
 801157c:	46bd      	mov	sp, r7
 801157e:	bd90      	pop	{r4, r7, pc}
 8011580:	0801ab24 	.word	0x0801ab24
 8011584:	0801ade4 	.word	0x0801ade4
 8011588:	0801ab70 	.word	0x0801ab70
 801158c:	20006868 	.word	0x20006868

08011590 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8011590:	b5b0      	push	{r4, r5, r7, lr}
 8011592:	b086      	sub	sp, #24
 8011594:	af00      	add	r7, sp, #0
 8011596:	60f8      	str	r0, [r7, #12]
 8011598:	60b9      	str	r1, [r7, #8]
 801159a:	607a      	str	r2, [r7, #4]
 801159c:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801159e:	e03e      	b.n	801161e <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 80115a0:	68bb      	ldr	r3, [r7, #8]
 80115a2:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 80115a4:	68bb      	ldr	r3, [r7, #8]
 80115a6:	681b      	ldr	r3, [r3, #0]
 80115a8:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 80115aa:	697b      	ldr	r3, [r7, #20]
 80115ac:	685b      	ldr	r3, [r3, #4]
 80115ae:	4618      	mov	r0, r3
 80115b0:	f7fc fdf6 	bl	800e1a0 <pbuf_clen>
 80115b4:	4603      	mov	r3, r0
 80115b6:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80115b8:	68fb      	ldr	r3, [r7, #12]
 80115ba:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80115be:	8a7a      	ldrh	r2, [r7, #18]
 80115c0:	429a      	cmp	r2, r3
 80115c2:	d906      	bls.n	80115d2 <tcp_free_acked_segments+0x42>
 80115c4:	4b2a      	ldr	r3, [pc, #168]	; (8011670 <tcp_free_acked_segments+0xe0>)
 80115c6:	f240 4257 	movw	r2, #1111	; 0x457
 80115ca:	492a      	ldr	r1, [pc, #168]	; (8011674 <tcp_free_acked_segments+0xe4>)
 80115cc:	482a      	ldr	r0, [pc, #168]	; (8011678 <tcp_free_acked_segments+0xe8>)
 80115ce:	f006 fcb1 	bl	8017f34 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 80115d2:	68fb      	ldr	r3, [r7, #12]
 80115d4:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 80115d8:	8a7b      	ldrh	r3, [r7, #18]
 80115da:	1ad3      	subs	r3, r2, r3
 80115dc:	b29a      	uxth	r2, r3
 80115de:	68fb      	ldr	r3, [r7, #12]
 80115e0:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80115e4:	697b      	ldr	r3, [r7, #20]
 80115e6:	891a      	ldrh	r2, [r3, #8]
 80115e8:	4b24      	ldr	r3, [pc, #144]	; (801167c <tcp_free_acked_segments+0xec>)
 80115ea:	881b      	ldrh	r3, [r3, #0]
 80115ec:	4413      	add	r3, r2
 80115ee:	b29a      	uxth	r2, r3
 80115f0:	4b22      	ldr	r3, [pc, #136]	; (801167c <tcp_free_acked_segments+0xec>)
 80115f2:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 80115f4:	6978      	ldr	r0, [r7, #20]
 80115f6:	f7fe f90e 	bl	800f816 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 80115fa:	68fb      	ldr	r3, [r7, #12]
 80115fc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8011600:	2b00      	cmp	r3, #0
 8011602:	d00c      	beq.n	801161e <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8011604:	68bb      	ldr	r3, [r7, #8]
 8011606:	2b00      	cmp	r3, #0
 8011608:	d109      	bne.n	801161e <tcp_free_acked_segments+0x8e>
 801160a:	683b      	ldr	r3, [r7, #0]
 801160c:	2b00      	cmp	r3, #0
 801160e:	d106      	bne.n	801161e <tcp_free_acked_segments+0x8e>
 8011610:	4b17      	ldr	r3, [pc, #92]	; (8011670 <tcp_free_acked_segments+0xe0>)
 8011612:	f240 4261 	movw	r2, #1121	; 0x461
 8011616:	491a      	ldr	r1, [pc, #104]	; (8011680 <tcp_free_acked_segments+0xf0>)
 8011618:	4817      	ldr	r0, [pc, #92]	; (8011678 <tcp_free_acked_segments+0xe8>)
 801161a:	f006 fc8b 	bl	8017f34 <iprintf>
  while (seg_list != NULL &&
 801161e:	68bb      	ldr	r3, [r7, #8]
 8011620:	2b00      	cmp	r3, #0
 8011622:	d020      	beq.n	8011666 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8011624:	68bb      	ldr	r3, [r7, #8]
 8011626:	68db      	ldr	r3, [r3, #12]
 8011628:	685b      	ldr	r3, [r3, #4]
 801162a:	4618      	mov	r0, r3
 801162c:	f7fb f9f7 	bl	800ca1e <lwip_htonl>
 8011630:	4604      	mov	r4, r0
 8011632:	68bb      	ldr	r3, [r7, #8]
 8011634:	891b      	ldrh	r3, [r3, #8]
 8011636:	461d      	mov	r5, r3
 8011638:	68bb      	ldr	r3, [r7, #8]
 801163a:	68db      	ldr	r3, [r3, #12]
 801163c:	899b      	ldrh	r3, [r3, #12]
 801163e:	b29b      	uxth	r3, r3
 8011640:	4618      	mov	r0, r3
 8011642:	f7fb f9d7 	bl	800c9f4 <lwip_htons>
 8011646:	4603      	mov	r3, r0
 8011648:	b2db      	uxtb	r3, r3
 801164a:	f003 0303 	and.w	r3, r3, #3
 801164e:	2b00      	cmp	r3, #0
 8011650:	d001      	beq.n	8011656 <tcp_free_acked_segments+0xc6>
 8011652:	2301      	movs	r3, #1
 8011654:	e000      	b.n	8011658 <tcp_free_acked_segments+0xc8>
 8011656:	2300      	movs	r3, #0
 8011658:	442b      	add	r3, r5
 801165a:	18e2      	adds	r2, r4, r3
 801165c:	4b09      	ldr	r3, [pc, #36]	; (8011684 <tcp_free_acked_segments+0xf4>)
 801165e:	681b      	ldr	r3, [r3, #0]
 8011660:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8011662:	2b00      	cmp	r3, #0
 8011664:	dd9c      	ble.n	80115a0 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8011666:	68bb      	ldr	r3, [r7, #8]
}
 8011668:	4618      	mov	r0, r3
 801166a:	3718      	adds	r7, #24
 801166c:	46bd      	mov	sp, r7
 801166e:	bdb0      	pop	{r4, r5, r7, pc}
 8011670:	0801ab24 	.word	0x0801ab24
 8011674:	0801ae0c 	.word	0x0801ae0c
 8011678:	0801ab70 	.word	0x0801ab70
 801167c:	20006870 	.word	0x20006870
 8011680:	0801ae34 	.word	0x0801ae34
 8011684:	2000686c 	.word	0x2000686c

08011688 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8011688:	b5b0      	push	{r4, r5, r7, lr}
 801168a:	b094      	sub	sp, #80	; 0x50
 801168c:	af00      	add	r7, sp, #0
 801168e:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8011690:	2300      	movs	r3, #0
 8011692:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	2b00      	cmp	r3, #0
 8011698:	d106      	bne.n	80116a8 <tcp_receive+0x20>
 801169a:	4ba6      	ldr	r3, [pc, #664]	; (8011934 <tcp_receive+0x2ac>)
 801169c:	f240 427b 	movw	r2, #1147	; 0x47b
 80116a0:	49a5      	ldr	r1, [pc, #660]	; (8011938 <tcp_receive+0x2b0>)
 80116a2:	48a6      	ldr	r0, [pc, #664]	; (801193c <tcp_receive+0x2b4>)
 80116a4:	f006 fc46 	bl	8017f34 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	7d1b      	ldrb	r3, [r3, #20]
 80116ac:	2b03      	cmp	r3, #3
 80116ae:	d806      	bhi.n	80116be <tcp_receive+0x36>
 80116b0:	4ba0      	ldr	r3, [pc, #640]	; (8011934 <tcp_receive+0x2ac>)
 80116b2:	f240 427c 	movw	r2, #1148	; 0x47c
 80116b6:	49a2      	ldr	r1, [pc, #648]	; (8011940 <tcp_receive+0x2b8>)
 80116b8:	48a0      	ldr	r0, [pc, #640]	; (801193c <tcp_receive+0x2b4>)
 80116ba:	f006 fc3b 	bl	8017f34 <iprintf>

  if (flags & TCP_ACK) {
 80116be:	4ba1      	ldr	r3, [pc, #644]	; (8011944 <tcp_receive+0x2bc>)
 80116c0:	781b      	ldrb	r3, [r3, #0]
 80116c2:	f003 0310 	and.w	r3, r3, #16
 80116c6:	2b00      	cmp	r3, #0
 80116c8:	f000 8263 	beq.w	8011b92 <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 80116cc:	687b      	ldr	r3, [r7, #4]
 80116ce:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80116d2:	461a      	mov	r2, r3
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80116d8:	4413      	add	r3, r2
 80116da:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80116dc:	687b      	ldr	r3, [r7, #4]
 80116de:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80116e0:	4b99      	ldr	r3, [pc, #612]	; (8011948 <tcp_receive+0x2c0>)
 80116e2:	681b      	ldr	r3, [r3, #0]
 80116e4:	1ad3      	subs	r3, r2, r3
 80116e6:	2b00      	cmp	r3, #0
 80116e8:	db1b      	blt.n	8011722 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80116ee:	4b96      	ldr	r3, [pc, #600]	; (8011948 <tcp_receive+0x2c0>)
 80116f0:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80116f2:	429a      	cmp	r2, r3
 80116f4:	d106      	bne.n	8011704 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80116fa:	4b94      	ldr	r3, [pc, #592]	; (801194c <tcp_receive+0x2c4>)
 80116fc:	681b      	ldr	r3, [r3, #0]
 80116fe:	1ad3      	subs	r3, r2, r3
 8011700:	2b00      	cmp	r3, #0
 8011702:	db0e      	blt.n	8011722 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8011704:	687b      	ldr	r3, [r7, #4]
 8011706:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8011708:	4b90      	ldr	r3, [pc, #576]	; (801194c <tcp_receive+0x2c4>)
 801170a:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801170c:	429a      	cmp	r2, r3
 801170e:	d125      	bne.n	801175c <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8011710:	4b8f      	ldr	r3, [pc, #572]	; (8011950 <tcp_receive+0x2c8>)
 8011712:	681b      	ldr	r3, [r3, #0]
 8011714:	89db      	ldrh	r3, [r3, #14]
 8011716:	b29a      	uxth	r2, r3
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801171e:	429a      	cmp	r2, r3
 8011720:	d91c      	bls.n	801175c <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8011722:	4b8b      	ldr	r3, [pc, #556]	; (8011950 <tcp_receive+0x2c8>)
 8011724:	681b      	ldr	r3, [r3, #0]
 8011726:	89db      	ldrh	r3, [r3, #14]
 8011728:	b29a      	uxth	r2, r3
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801173c:	429a      	cmp	r2, r3
 801173e:	d205      	bcs.n	801174c <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8011740:	687b      	ldr	r3, [r7, #4]
 8011742:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8011746:	687b      	ldr	r3, [r7, #4]
 8011748:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 801174c:	4b7e      	ldr	r3, [pc, #504]	; (8011948 <tcp_receive+0x2c0>)
 801174e:	681a      	ldr	r2, [r3, #0]
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8011754:	4b7d      	ldr	r3, [pc, #500]	; (801194c <tcp_receive+0x2c4>)
 8011756:	681a      	ldr	r2, [r3, #0]
 8011758:	687b      	ldr	r3, [r7, #4]
 801175a:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 801175c:	4b7b      	ldr	r3, [pc, #492]	; (801194c <tcp_receive+0x2c4>)
 801175e:	681a      	ldr	r2, [r3, #0]
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011764:	1ad3      	subs	r3, r2, r3
 8011766:	2b00      	cmp	r3, #0
 8011768:	dc58      	bgt.n	801181c <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 801176a:	4b7a      	ldr	r3, [pc, #488]	; (8011954 <tcp_receive+0x2cc>)
 801176c:	881b      	ldrh	r3, [r3, #0]
 801176e:	2b00      	cmp	r3, #0
 8011770:	d14b      	bne.n	801180a <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011776:	687a      	ldr	r2, [r7, #4]
 8011778:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 801177c:	4413      	add	r3, r2
 801177e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011780:	429a      	cmp	r2, r3
 8011782:	d142      	bne.n	801180a <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801178a:	2b00      	cmp	r3, #0
 801178c:	db3d      	blt.n	801180a <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011792:	4b6e      	ldr	r3, [pc, #440]	; (801194c <tcp_receive+0x2c4>)
 8011794:	681b      	ldr	r3, [r3, #0]
 8011796:	429a      	cmp	r2, r3
 8011798:	d137      	bne.n	801180a <tcp_receive+0x182>
              found_dupack = 1;
 801179a:	2301      	movs	r3, #1
 801179c:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80117a4:	2bff      	cmp	r3, #255	; 0xff
 80117a6:	d007      	beq.n	80117b8 <tcp_receive+0x130>
                ++pcb->dupacks;
 80117a8:	687b      	ldr	r3, [r7, #4]
 80117aa:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80117ae:	3301      	adds	r3, #1
 80117b0:	b2da      	uxtb	r2, r3
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80117be:	2b03      	cmp	r3, #3
 80117c0:	d91b      	bls.n	80117fa <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 80117c2:	687b      	ldr	r3, [r7, #4]
 80117c4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80117cc:	4413      	add	r3, r2
 80117ce:	b29a      	uxth	r2, r3
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80117d6:	429a      	cmp	r2, r3
 80117d8:	d30a      	bcc.n	80117f0 <tcp_receive+0x168>
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80117e4:	4413      	add	r3, r2
 80117e6:	b29a      	uxth	r2, r3
 80117e8:	687b      	ldr	r3, [r7, #4]
 80117ea:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80117ee:	e004      	b.n	80117fa <tcp_receive+0x172>
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80117f6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8011800:	2b02      	cmp	r3, #2
 8011802:	d902      	bls.n	801180a <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8011804:	6878      	ldr	r0, [r7, #4]
 8011806:	f002 fb41 	bl	8013e8c <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 801180a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801180c:	2b00      	cmp	r3, #0
 801180e:	f040 8160 	bne.w	8011ad2 <tcp_receive+0x44a>
        pcb->dupacks = 0;
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	2200      	movs	r2, #0
 8011816:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 801181a:	e15a      	b.n	8011ad2 <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801181c:	4b4b      	ldr	r3, [pc, #300]	; (801194c <tcp_receive+0x2c4>)
 801181e:	681a      	ldr	r2, [r3, #0]
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011824:	1ad3      	subs	r3, r2, r3
 8011826:	3b01      	subs	r3, #1
 8011828:	2b00      	cmp	r3, #0
 801182a:	f2c0 814d 	blt.w	8011ac8 <tcp_receive+0x440>
 801182e:	4b47      	ldr	r3, [pc, #284]	; (801194c <tcp_receive+0x2c4>)
 8011830:	681a      	ldr	r2, [r3, #0]
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011836:	1ad3      	subs	r3, r2, r3
 8011838:	2b00      	cmp	r3, #0
 801183a:	f300 8145 	bgt.w	8011ac8 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	8b5b      	ldrh	r3, [r3, #26]
 8011842:	f003 0304 	and.w	r3, r3, #4
 8011846:	2b00      	cmp	r3, #0
 8011848:	d010      	beq.n	801186c <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 801184a:	687b      	ldr	r3, [r7, #4]
 801184c:	8b5b      	ldrh	r3, [r3, #26]
 801184e:	f023 0304 	bic.w	r3, r3, #4
 8011852:	b29a      	uxth	r2, r3
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801185e:	687b      	ldr	r3, [r7, #4]
 8011860:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8011864:	687b      	ldr	r3, [r7, #4]
 8011866:	2200      	movs	r2, #0
 8011868:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	2200      	movs	r2, #0
 8011870:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801187a:	10db      	asrs	r3, r3, #3
 801187c:	b21b      	sxth	r3, r3
 801187e:	b29a      	uxth	r2, r3
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8011886:	b29b      	uxth	r3, r3
 8011888:	4413      	add	r3, r2
 801188a:	b29b      	uxth	r3, r3
 801188c:	b21a      	sxth	r2, r3
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8011894:	4b2d      	ldr	r3, [pc, #180]	; (801194c <tcp_receive+0x2c4>)
 8011896:	681b      	ldr	r3, [r3, #0]
 8011898:	b29a      	uxth	r2, r3
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801189e:	b29b      	uxth	r3, r3
 80118a0:	1ad3      	subs	r3, r2, r3
 80118a2:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 80118a4:	687b      	ldr	r3, [r7, #4]
 80118a6:	2200      	movs	r2, #0
 80118a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 80118ac:	4b27      	ldr	r3, [pc, #156]	; (801194c <tcp_receive+0x2c4>)
 80118ae:	681a      	ldr	r2, [r3, #0]
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	7d1b      	ldrb	r3, [r3, #20]
 80118b8:	2b03      	cmp	r3, #3
 80118ba:	f240 8096 	bls.w	80119ea <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80118ca:	429a      	cmp	r2, r3
 80118cc:	d244      	bcs.n	8011958 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 80118ce:	687b      	ldr	r3, [r7, #4]
 80118d0:	8b5b      	ldrh	r3, [r3, #26]
 80118d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80118d6:	2b00      	cmp	r3, #0
 80118d8:	d001      	beq.n	80118de <tcp_receive+0x256>
 80118da:	2301      	movs	r3, #1
 80118dc:	e000      	b.n	80118e0 <tcp_receive+0x258>
 80118de:	2302      	movs	r3, #2
 80118e0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 80118e4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80118e8:	b29a      	uxth	r2, r3
 80118ea:	687b      	ldr	r3, [r7, #4]
 80118ec:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80118ee:	fb12 f303 	smulbb	r3, r2, r3
 80118f2:	b29b      	uxth	r3, r3
 80118f4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80118f6:	4293      	cmp	r3, r2
 80118f8:	bf28      	it	cs
 80118fa:	4613      	movcs	r3, r2
 80118fc:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 80118fe:	687b      	ldr	r3, [r7, #4]
 8011900:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8011904:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8011906:	4413      	add	r3, r2
 8011908:	b29a      	uxth	r2, r3
 801190a:	687b      	ldr	r3, [r7, #4]
 801190c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8011910:	429a      	cmp	r2, r3
 8011912:	d309      	bcc.n	8011928 <tcp_receive+0x2a0>
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801191a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801191c:	4413      	add	r3, r2
 801191e:	b29a      	uxth	r2, r3
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8011926:	e060      	b.n	80119ea <tcp_receive+0x362>
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801192e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8011932:	e05a      	b.n	80119ea <tcp_receive+0x362>
 8011934:	0801ab24 	.word	0x0801ab24
 8011938:	0801ae54 	.word	0x0801ae54
 801193c:	0801ab70 	.word	0x0801ab70
 8011940:	0801ae70 	.word	0x0801ae70
 8011944:	20006874 	.word	0x20006874
 8011948:	20006868 	.word	0x20006868
 801194c:	2000686c 	.word	0x2000686c
 8011950:	20006858 	.word	0x20006858
 8011954:	20006872 	.word	0x20006872
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801195e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8011960:	4413      	add	r3, r2
 8011962:	b29a      	uxth	r2, r3
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 801196a:	429a      	cmp	r2, r3
 801196c:	d309      	bcc.n	8011982 <tcp_receive+0x2fa>
 801196e:	687b      	ldr	r3, [r7, #4]
 8011970:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8011974:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8011976:	4413      	add	r3, r2
 8011978:	b29a      	uxth	r2, r3
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8011980:	e004      	b.n	801198c <tcp_receive+0x304>
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011988:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8011998:	429a      	cmp	r2, r3
 801199a:	d326      	bcc.n	80119ea <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80119a2:	687b      	ldr	r3, [r7, #4]
 80119a4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80119a8:	1ad3      	subs	r3, r2, r3
 80119aa:	b29a      	uxth	r2, r3
 80119ac:	687b      	ldr	r3, [r7, #4]
 80119ae:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80119bc:	4413      	add	r3, r2
 80119be:	b29a      	uxth	r2, r3
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80119c6:	429a      	cmp	r2, r3
 80119c8:	d30a      	bcc.n	80119e0 <tcp_receive+0x358>
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80119d4:	4413      	add	r3, r2
 80119d6:	b29a      	uxth	r2, r3
 80119d8:	687b      	ldr	r3, [r7, #4]
 80119da:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80119de:	e004      	b.n	80119ea <tcp_receive+0x362>
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80119e6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80119f2:	4a98      	ldr	r2, [pc, #608]	; (8011c54 <tcp_receive+0x5cc>)
 80119f4:	6878      	ldr	r0, [r7, #4]
 80119f6:	f7ff fdcb 	bl	8011590 <tcp_free_acked_segments>
 80119fa:	4602      	mov	r2, r0
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011a08:	4a93      	ldr	r2, [pc, #588]	; (8011c58 <tcp_receive+0x5d0>)
 8011a0a:	6878      	ldr	r0, [r7, #4]
 8011a0c:	f7ff fdc0 	bl	8011590 <tcp_free_acked_segments>
 8011a10:	4602      	mov	r2, r0
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8011a16:	687b      	ldr	r3, [r7, #4]
 8011a18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d104      	bne.n	8011a28 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 8011a1e:	687b      	ldr	r3, [r7, #4]
 8011a20:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011a24:	861a      	strh	r2, [r3, #48]	; 0x30
 8011a26:	e002      	b.n	8011a2e <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 8011a28:	687b      	ldr	r3, [r7, #4]
 8011a2a:	2200      	movs	r2, #0
 8011a2c:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	2200      	movs	r2, #0
 8011a32:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011a38:	2b00      	cmp	r3, #0
 8011a3a:	d103      	bne.n	8011a44 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	2200      	movs	r2, #0
 8011a40:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8011a44:	687b      	ldr	r3, [r7, #4]
 8011a46:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8011a4a:	4b84      	ldr	r3, [pc, #528]	; (8011c5c <tcp_receive+0x5d4>)
 8011a4c:	881b      	ldrh	r3, [r3, #0]
 8011a4e:	4413      	add	r3, r2
 8011a50:	b29a      	uxth	r2, r3
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8011a58:	687b      	ldr	r3, [r7, #4]
 8011a5a:	8b5b      	ldrh	r3, [r3, #26]
 8011a5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8011a60:	2b00      	cmp	r3, #0
 8011a62:	d035      	beq.n	8011ad0 <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8011a64:	687b      	ldr	r3, [r7, #4]
 8011a66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011a68:	2b00      	cmp	r3, #0
 8011a6a:	d118      	bne.n	8011a9e <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 8011a6c:	687b      	ldr	r3, [r7, #4]
 8011a6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011a70:	2b00      	cmp	r3, #0
 8011a72:	d00c      	beq.n	8011a8e <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011a7c:	68db      	ldr	r3, [r3, #12]
 8011a7e:	685b      	ldr	r3, [r3, #4]
 8011a80:	4618      	mov	r0, r3
 8011a82:	f7fa ffcc 	bl	800ca1e <lwip_htonl>
 8011a86:	4603      	mov	r3, r0
 8011a88:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	dc20      	bgt.n	8011ad0 <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	8b5b      	ldrh	r3, [r3, #26]
 8011a92:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8011a96:	b29a      	uxth	r2, r3
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8011a9c:	e018      	b.n	8011ad0 <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8011aa2:	687b      	ldr	r3, [r7, #4]
 8011aa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011aa6:	68db      	ldr	r3, [r3, #12]
 8011aa8:	685b      	ldr	r3, [r3, #4]
 8011aaa:	4618      	mov	r0, r3
 8011aac:	f7fa ffb7 	bl	800ca1e <lwip_htonl>
 8011ab0:	4603      	mov	r3, r0
 8011ab2:	1ae3      	subs	r3, r4, r3
 8011ab4:	2b00      	cmp	r3, #0
 8011ab6:	dc0b      	bgt.n	8011ad0 <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	8b5b      	ldrh	r3, [r3, #26]
 8011abc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8011ac0:	b29a      	uxth	r2, r3
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8011ac6:	e003      	b.n	8011ad0 <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8011ac8:	6878      	ldr	r0, [r7, #4]
 8011aca:	f002 fbcd 	bl	8014268 <tcp_send_empty_ack>
 8011ace:	e000      	b.n	8011ad2 <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8011ad0:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	d05b      	beq.n	8011b92 <tcp_receive+0x50a>
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011ade:	4b60      	ldr	r3, [pc, #384]	; (8011c60 <tcp_receive+0x5d8>)
 8011ae0:	681b      	ldr	r3, [r3, #0]
 8011ae2:	1ad3      	subs	r3, r2, r3
 8011ae4:	2b00      	cmp	r3, #0
 8011ae6:	da54      	bge.n	8011b92 <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8011ae8:	4b5e      	ldr	r3, [pc, #376]	; (8011c64 <tcp_receive+0x5dc>)
 8011aea:	681b      	ldr	r3, [r3, #0]
 8011aec:	b29a      	uxth	r2, r3
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011af2:	b29b      	uxth	r3, r3
 8011af4:	1ad3      	subs	r3, r2, r3
 8011af6:	b29b      	uxth	r3, r3
 8011af8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8011afc:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8011b06:	10db      	asrs	r3, r3, #3
 8011b08:	b21b      	sxth	r3, r3
 8011b0a:	b29b      	uxth	r3, r3
 8011b0c:	1ad3      	subs	r3, r2, r3
 8011b0e:	b29b      	uxth	r3, r3
 8011b10:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8011b14:	687b      	ldr	r3, [r7, #4]
 8011b16:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8011b1a:	b29a      	uxth	r2, r3
 8011b1c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8011b20:	4413      	add	r3, r2
 8011b22:	b29b      	uxth	r3, r3
 8011b24:	b21a      	sxth	r2, r3
 8011b26:	687b      	ldr	r3, [r7, #4]
 8011b28:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8011b2a:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8011b2e:	2b00      	cmp	r3, #0
 8011b30:	da05      	bge.n	8011b3e <tcp_receive+0x4b6>
        m = (s16_t) - m;
 8011b32:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8011b36:	425b      	negs	r3, r3
 8011b38:	b29b      	uxth	r3, r3
 8011b3a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8011b3e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8011b42:	687b      	ldr	r3, [r7, #4]
 8011b44:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8011b48:	109b      	asrs	r3, r3, #2
 8011b4a:	b21b      	sxth	r3, r3
 8011b4c:	b29b      	uxth	r3, r3
 8011b4e:	1ad3      	subs	r3, r2, r3
 8011b50:	b29b      	uxth	r3, r3
 8011b52:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8011b5c:	b29a      	uxth	r2, r3
 8011b5e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8011b62:	4413      	add	r3, r2
 8011b64:	b29b      	uxth	r3, r3
 8011b66:	b21a      	sxth	r2, r3
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8011b72:	10db      	asrs	r3, r3, #3
 8011b74:	b21b      	sxth	r3, r3
 8011b76:	b29a      	uxth	r2, r3
 8011b78:	687b      	ldr	r3, [r7, #4]
 8011b7a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8011b7e:	b29b      	uxth	r3, r3
 8011b80:	4413      	add	r3, r2
 8011b82:	b29b      	uxth	r3, r3
 8011b84:	b21a      	sxth	r2, r3
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	2200      	movs	r2, #0
 8011b90:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8011b92:	4b35      	ldr	r3, [pc, #212]	; (8011c68 <tcp_receive+0x5e0>)
 8011b94:	881b      	ldrh	r3, [r3, #0]
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	f000 84e1 	beq.w	801255e <tcp_receive+0xed6>
 8011b9c:	687b      	ldr	r3, [r7, #4]
 8011b9e:	7d1b      	ldrb	r3, [r3, #20]
 8011ba0:	2b06      	cmp	r3, #6
 8011ba2:	f200 84dc 	bhi.w	801255e <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8011ba6:	687b      	ldr	r3, [r7, #4]
 8011ba8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011baa:	4b30      	ldr	r3, [pc, #192]	; (8011c6c <tcp_receive+0x5e4>)
 8011bac:	681b      	ldr	r3, [r3, #0]
 8011bae:	1ad3      	subs	r3, r2, r3
 8011bb0:	3b01      	subs	r3, #1
 8011bb2:	2b00      	cmp	r3, #0
 8011bb4:	f2c0 808e 	blt.w	8011cd4 <tcp_receive+0x64c>
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011bbc:	4b2a      	ldr	r3, [pc, #168]	; (8011c68 <tcp_receive+0x5e0>)
 8011bbe:	881b      	ldrh	r3, [r3, #0]
 8011bc0:	4619      	mov	r1, r3
 8011bc2:	4b2a      	ldr	r3, [pc, #168]	; (8011c6c <tcp_receive+0x5e4>)
 8011bc4:	681b      	ldr	r3, [r3, #0]
 8011bc6:	440b      	add	r3, r1
 8011bc8:	1ad3      	subs	r3, r2, r3
 8011bca:	3301      	adds	r3, #1
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	f300 8081 	bgt.w	8011cd4 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8011bd2:	4b27      	ldr	r3, [pc, #156]	; (8011c70 <tcp_receive+0x5e8>)
 8011bd4:	685b      	ldr	r3, [r3, #4]
 8011bd6:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011bdc:	4b23      	ldr	r3, [pc, #140]	; (8011c6c <tcp_receive+0x5e4>)
 8011bde:	681b      	ldr	r3, [r3, #0]
 8011be0:	1ad3      	subs	r3, r2, r3
 8011be2:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8011be4:	4b22      	ldr	r3, [pc, #136]	; (8011c70 <tcp_receive+0x5e8>)
 8011be6:	685b      	ldr	r3, [r3, #4]
 8011be8:	2b00      	cmp	r3, #0
 8011bea:	d106      	bne.n	8011bfa <tcp_receive+0x572>
 8011bec:	4b21      	ldr	r3, [pc, #132]	; (8011c74 <tcp_receive+0x5ec>)
 8011bee:	f240 5294 	movw	r2, #1428	; 0x594
 8011bf2:	4921      	ldr	r1, [pc, #132]	; (8011c78 <tcp_receive+0x5f0>)
 8011bf4:	4821      	ldr	r0, [pc, #132]	; (8011c7c <tcp_receive+0x5f4>)
 8011bf6:	f006 f99d 	bl	8017f34 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8011bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011bfc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8011c00:	4293      	cmp	r3, r2
 8011c02:	d906      	bls.n	8011c12 <tcp_receive+0x58a>
 8011c04:	4b1b      	ldr	r3, [pc, #108]	; (8011c74 <tcp_receive+0x5ec>)
 8011c06:	f240 5295 	movw	r2, #1429	; 0x595
 8011c0a:	491d      	ldr	r1, [pc, #116]	; (8011c80 <tcp_receive+0x5f8>)
 8011c0c:	481b      	ldr	r0, [pc, #108]	; (8011c7c <tcp_receive+0x5f4>)
 8011c0e:	f006 f991 	bl	8017f34 <iprintf>
      off = (u16_t)off32;
 8011c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c14:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8011c18:	4b15      	ldr	r3, [pc, #84]	; (8011c70 <tcp_receive+0x5e8>)
 8011c1a:	685b      	ldr	r3, [r3, #4]
 8011c1c:	891b      	ldrh	r3, [r3, #8]
 8011c1e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8011c22:	429a      	cmp	r2, r3
 8011c24:	d906      	bls.n	8011c34 <tcp_receive+0x5ac>
 8011c26:	4b13      	ldr	r3, [pc, #76]	; (8011c74 <tcp_receive+0x5ec>)
 8011c28:	f240 5297 	movw	r2, #1431	; 0x597
 8011c2c:	4915      	ldr	r1, [pc, #84]	; (8011c84 <tcp_receive+0x5fc>)
 8011c2e:	4813      	ldr	r0, [pc, #76]	; (8011c7c <tcp_receive+0x5f4>)
 8011c30:	f006 f980 	bl	8017f34 <iprintf>
      inseg.len -= off;
 8011c34:	4b0e      	ldr	r3, [pc, #56]	; (8011c70 <tcp_receive+0x5e8>)
 8011c36:	891a      	ldrh	r2, [r3, #8]
 8011c38:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8011c3c:	1ad3      	subs	r3, r2, r3
 8011c3e:	b29a      	uxth	r2, r3
 8011c40:	4b0b      	ldr	r3, [pc, #44]	; (8011c70 <tcp_receive+0x5e8>)
 8011c42:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8011c44:	4b0a      	ldr	r3, [pc, #40]	; (8011c70 <tcp_receive+0x5e8>)
 8011c46:	685b      	ldr	r3, [r3, #4]
 8011c48:	891a      	ldrh	r2, [r3, #8]
 8011c4a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8011c4e:	1ad3      	subs	r3, r2, r3
 8011c50:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8011c52:	e029      	b.n	8011ca8 <tcp_receive+0x620>
 8011c54:	0801ae8c 	.word	0x0801ae8c
 8011c58:	0801ae94 	.word	0x0801ae94
 8011c5c:	20006870 	.word	0x20006870
 8011c60:	2000686c 	.word	0x2000686c
 8011c64:	2000d788 	.word	0x2000d788
 8011c68:	20006872 	.word	0x20006872
 8011c6c:	20006868 	.word	0x20006868
 8011c70:	20006848 	.word	0x20006848
 8011c74:	0801ab24 	.word	0x0801ab24
 8011c78:	0801ae9c 	.word	0x0801ae9c
 8011c7c:	0801ab70 	.word	0x0801ab70
 8011c80:	0801aeac 	.word	0x0801aeac
 8011c84:	0801aebc 	.word	0x0801aebc
        off -= p->len;
 8011c88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011c8a:	895b      	ldrh	r3, [r3, #10]
 8011c8c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8011c90:	1ad3      	subs	r3, r2, r3
 8011c92:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8011c96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011c98:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8011c9a:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8011c9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011c9e:	2200      	movs	r2, #0
 8011ca0:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8011ca2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011ca4:	681b      	ldr	r3, [r3, #0]
 8011ca6:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8011ca8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011caa:	895b      	ldrh	r3, [r3, #10]
 8011cac:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8011cb0:	429a      	cmp	r2, r3
 8011cb2:	d8e9      	bhi.n	8011c88 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8011cb4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8011cb8:	4619      	mov	r1, r3
 8011cba:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8011cbc:	f7fc f95c 	bl	800df78 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011cc4:	4a91      	ldr	r2, [pc, #580]	; (8011f0c <tcp_receive+0x884>)
 8011cc6:	6013      	str	r3, [r2, #0]
 8011cc8:	4b91      	ldr	r3, [pc, #580]	; (8011f10 <tcp_receive+0x888>)
 8011cca:	68db      	ldr	r3, [r3, #12]
 8011ccc:	4a8f      	ldr	r2, [pc, #572]	; (8011f0c <tcp_receive+0x884>)
 8011cce:	6812      	ldr	r2, [r2, #0]
 8011cd0:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8011cd2:	e00d      	b.n	8011cf0 <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8011cd4:	4b8d      	ldr	r3, [pc, #564]	; (8011f0c <tcp_receive+0x884>)
 8011cd6:	681a      	ldr	r2, [r3, #0]
 8011cd8:	687b      	ldr	r3, [r7, #4]
 8011cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011cdc:	1ad3      	subs	r3, r2, r3
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	da06      	bge.n	8011cf0 <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	8b5b      	ldrh	r3, [r3, #26]
 8011ce6:	f043 0302 	orr.w	r3, r3, #2
 8011cea:	b29a      	uxth	r2, r3
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8011cf0:	4b86      	ldr	r3, [pc, #536]	; (8011f0c <tcp_receive+0x884>)
 8011cf2:	681a      	ldr	r2, [r3, #0]
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011cf8:	1ad3      	subs	r3, r2, r3
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	f2c0 842a 	blt.w	8012554 <tcp_receive+0xecc>
 8011d00:	4b82      	ldr	r3, [pc, #520]	; (8011f0c <tcp_receive+0x884>)
 8011d02:	681a      	ldr	r2, [r3, #0]
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011d08:	6879      	ldr	r1, [r7, #4]
 8011d0a:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8011d0c:	440b      	add	r3, r1
 8011d0e:	1ad3      	subs	r3, r2, r3
 8011d10:	3301      	adds	r3, #1
 8011d12:	2b00      	cmp	r3, #0
 8011d14:	f300 841e 	bgt.w	8012554 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011d1c:	4b7b      	ldr	r3, [pc, #492]	; (8011f0c <tcp_receive+0x884>)
 8011d1e:	681b      	ldr	r3, [r3, #0]
 8011d20:	429a      	cmp	r2, r3
 8011d22:	f040 829a 	bne.w	801225a <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8011d26:	4b7a      	ldr	r3, [pc, #488]	; (8011f10 <tcp_receive+0x888>)
 8011d28:	891c      	ldrh	r4, [r3, #8]
 8011d2a:	4b79      	ldr	r3, [pc, #484]	; (8011f10 <tcp_receive+0x888>)
 8011d2c:	68db      	ldr	r3, [r3, #12]
 8011d2e:	899b      	ldrh	r3, [r3, #12]
 8011d30:	b29b      	uxth	r3, r3
 8011d32:	4618      	mov	r0, r3
 8011d34:	f7fa fe5e 	bl	800c9f4 <lwip_htons>
 8011d38:	4603      	mov	r3, r0
 8011d3a:	b2db      	uxtb	r3, r3
 8011d3c:	f003 0303 	and.w	r3, r3, #3
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	d001      	beq.n	8011d48 <tcp_receive+0x6c0>
 8011d44:	2301      	movs	r3, #1
 8011d46:	e000      	b.n	8011d4a <tcp_receive+0x6c2>
 8011d48:	2300      	movs	r3, #0
 8011d4a:	4423      	add	r3, r4
 8011d4c:	b29a      	uxth	r2, r3
 8011d4e:	4b71      	ldr	r3, [pc, #452]	; (8011f14 <tcp_receive+0x88c>)
 8011d50:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011d56:	4b6f      	ldr	r3, [pc, #444]	; (8011f14 <tcp_receive+0x88c>)
 8011d58:	881b      	ldrh	r3, [r3, #0]
 8011d5a:	429a      	cmp	r2, r3
 8011d5c:	d275      	bcs.n	8011e4a <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8011d5e:	4b6c      	ldr	r3, [pc, #432]	; (8011f10 <tcp_receive+0x888>)
 8011d60:	68db      	ldr	r3, [r3, #12]
 8011d62:	899b      	ldrh	r3, [r3, #12]
 8011d64:	b29b      	uxth	r3, r3
 8011d66:	4618      	mov	r0, r3
 8011d68:	f7fa fe44 	bl	800c9f4 <lwip_htons>
 8011d6c:	4603      	mov	r3, r0
 8011d6e:	b2db      	uxtb	r3, r3
 8011d70:	f003 0301 	and.w	r3, r3, #1
 8011d74:	2b00      	cmp	r3, #0
 8011d76:	d01f      	beq.n	8011db8 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8011d78:	4b65      	ldr	r3, [pc, #404]	; (8011f10 <tcp_receive+0x888>)
 8011d7a:	68db      	ldr	r3, [r3, #12]
 8011d7c:	899b      	ldrh	r3, [r3, #12]
 8011d7e:	b29b      	uxth	r3, r3
 8011d80:	b21b      	sxth	r3, r3
 8011d82:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8011d86:	b21c      	sxth	r4, r3
 8011d88:	4b61      	ldr	r3, [pc, #388]	; (8011f10 <tcp_receive+0x888>)
 8011d8a:	68db      	ldr	r3, [r3, #12]
 8011d8c:	899b      	ldrh	r3, [r3, #12]
 8011d8e:	b29b      	uxth	r3, r3
 8011d90:	4618      	mov	r0, r3
 8011d92:	f7fa fe2f 	bl	800c9f4 <lwip_htons>
 8011d96:	4603      	mov	r3, r0
 8011d98:	b2db      	uxtb	r3, r3
 8011d9a:	b29b      	uxth	r3, r3
 8011d9c:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8011da0:	b29b      	uxth	r3, r3
 8011da2:	4618      	mov	r0, r3
 8011da4:	f7fa fe26 	bl	800c9f4 <lwip_htons>
 8011da8:	4603      	mov	r3, r0
 8011daa:	b21b      	sxth	r3, r3
 8011dac:	4323      	orrs	r3, r4
 8011dae:	b21a      	sxth	r2, r3
 8011db0:	4b57      	ldr	r3, [pc, #348]	; (8011f10 <tcp_receive+0x888>)
 8011db2:	68db      	ldr	r3, [r3, #12]
 8011db4:	b292      	uxth	r2, r2
 8011db6:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8011db8:	687b      	ldr	r3, [r7, #4]
 8011dba:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011dbc:	4b54      	ldr	r3, [pc, #336]	; (8011f10 <tcp_receive+0x888>)
 8011dbe:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8011dc0:	4b53      	ldr	r3, [pc, #332]	; (8011f10 <tcp_receive+0x888>)
 8011dc2:	68db      	ldr	r3, [r3, #12]
 8011dc4:	899b      	ldrh	r3, [r3, #12]
 8011dc6:	b29b      	uxth	r3, r3
 8011dc8:	4618      	mov	r0, r3
 8011dca:	f7fa fe13 	bl	800c9f4 <lwip_htons>
 8011dce:	4603      	mov	r3, r0
 8011dd0:	b2db      	uxtb	r3, r3
 8011dd2:	f003 0302 	and.w	r3, r3, #2
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	d005      	beq.n	8011de6 <tcp_receive+0x75e>
            inseg.len -= 1;
 8011dda:	4b4d      	ldr	r3, [pc, #308]	; (8011f10 <tcp_receive+0x888>)
 8011ddc:	891b      	ldrh	r3, [r3, #8]
 8011dde:	3b01      	subs	r3, #1
 8011de0:	b29a      	uxth	r2, r3
 8011de2:	4b4b      	ldr	r3, [pc, #300]	; (8011f10 <tcp_receive+0x888>)
 8011de4:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8011de6:	4b4a      	ldr	r3, [pc, #296]	; (8011f10 <tcp_receive+0x888>)
 8011de8:	685b      	ldr	r3, [r3, #4]
 8011dea:	4a49      	ldr	r2, [pc, #292]	; (8011f10 <tcp_receive+0x888>)
 8011dec:	8912      	ldrh	r2, [r2, #8]
 8011dee:	4611      	mov	r1, r2
 8011df0:	4618      	mov	r0, r3
 8011df2:	f7fb ffc1 	bl	800dd78 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8011df6:	4b46      	ldr	r3, [pc, #280]	; (8011f10 <tcp_receive+0x888>)
 8011df8:	891c      	ldrh	r4, [r3, #8]
 8011dfa:	4b45      	ldr	r3, [pc, #276]	; (8011f10 <tcp_receive+0x888>)
 8011dfc:	68db      	ldr	r3, [r3, #12]
 8011dfe:	899b      	ldrh	r3, [r3, #12]
 8011e00:	b29b      	uxth	r3, r3
 8011e02:	4618      	mov	r0, r3
 8011e04:	f7fa fdf6 	bl	800c9f4 <lwip_htons>
 8011e08:	4603      	mov	r3, r0
 8011e0a:	b2db      	uxtb	r3, r3
 8011e0c:	f003 0303 	and.w	r3, r3, #3
 8011e10:	2b00      	cmp	r3, #0
 8011e12:	d001      	beq.n	8011e18 <tcp_receive+0x790>
 8011e14:	2301      	movs	r3, #1
 8011e16:	e000      	b.n	8011e1a <tcp_receive+0x792>
 8011e18:	2300      	movs	r3, #0
 8011e1a:	4423      	add	r3, r4
 8011e1c:	b29a      	uxth	r2, r3
 8011e1e:	4b3d      	ldr	r3, [pc, #244]	; (8011f14 <tcp_receive+0x88c>)
 8011e20:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8011e22:	4b3c      	ldr	r3, [pc, #240]	; (8011f14 <tcp_receive+0x88c>)
 8011e24:	881b      	ldrh	r3, [r3, #0]
 8011e26:	461a      	mov	r2, r3
 8011e28:	4b38      	ldr	r3, [pc, #224]	; (8011f0c <tcp_receive+0x884>)
 8011e2a:	681b      	ldr	r3, [r3, #0]
 8011e2c:	441a      	add	r2, r3
 8011e2e:	687b      	ldr	r3, [r7, #4]
 8011e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011e32:	6879      	ldr	r1, [r7, #4]
 8011e34:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8011e36:	440b      	add	r3, r1
 8011e38:	429a      	cmp	r2, r3
 8011e3a:	d006      	beq.n	8011e4a <tcp_receive+0x7c2>
 8011e3c:	4b36      	ldr	r3, [pc, #216]	; (8011f18 <tcp_receive+0x890>)
 8011e3e:	f240 52cb 	movw	r2, #1483	; 0x5cb
 8011e42:	4936      	ldr	r1, [pc, #216]	; (8011f1c <tcp_receive+0x894>)
 8011e44:	4836      	ldr	r0, [pc, #216]	; (8011f20 <tcp_receive+0x898>)
 8011e46:	f006 f875 	bl	8017f34 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8011e4a:	687b      	ldr	r3, [r7, #4]
 8011e4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011e4e:	2b00      	cmp	r3, #0
 8011e50:	f000 80e7 	beq.w	8012022 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8011e54:	4b2e      	ldr	r3, [pc, #184]	; (8011f10 <tcp_receive+0x888>)
 8011e56:	68db      	ldr	r3, [r3, #12]
 8011e58:	899b      	ldrh	r3, [r3, #12]
 8011e5a:	b29b      	uxth	r3, r3
 8011e5c:	4618      	mov	r0, r3
 8011e5e:	f7fa fdc9 	bl	800c9f4 <lwip_htons>
 8011e62:	4603      	mov	r3, r0
 8011e64:	b2db      	uxtb	r3, r3
 8011e66:	f003 0301 	and.w	r3, r3, #1
 8011e6a:	2b00      	cmp	r3, #0
 8011e6c:	d010      	beq.n	8011e90 <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8011e6e:	e00a      	b.n	8011e86 <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8011e70:	687b      	ldr	r3, [r7, #4]
 8011e72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011e74:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011e7a:	681a      	ldr	r2, [r3, #0]
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8011e80:	68f8      	ldr	r0, [r7, #12]
 8011e82:	f7fd fcc8 	bl	800f816 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d1f0      	bne.n	8011e70 <tcp_receive+0x7e8>
 8011e8e:	e0c8      	b.n	8012022 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011e94:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8011e96:	e052      	b.n	8011f3e <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8011e98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011e9a:	68db      	ldr	r3, [r3, #12]
 8011e9c:	899b      	ldrh	r3, [r3, #12]
 8011e9e:	b29b      	uxth	r3, r3
 8011ea0:	4618      	mov	r0, r3
 8011ea2:	f7fa fda7 	bl	800c9f4 <lwip_htons>
 8011ea6:	4603      	mov	r3, r0
 8011ea8:	b2db      	uxtb	r3, r3
 8011eaa:	f003 0301 	and.w	r3, r3, #1
 8011eae:	2b00      	cmp	r3, #0
 8011eb0:	d03d      	beq.n	8011f2e <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8011eb2:	4b17      	ldr	r3, [pc, #92]	; (8011f10 <tcp_receive+0x888>)
 8011eb4:	68db      	ldr	r3, [r3, #12]
 8011eb6:	899b      	ldrh	r3, [r3, #12]
 8011eb8:	b29b      	uxth	r3, r3
 8011eba:	4618      	mov	r0, r3
 8011ebc:	f7fa fd9a 	bl	800c9f4 <lwip_htons>
 8011ec0:	4603      	mov	r3, r0
 8011ec2:	b2db      	uxtb	r3, r3
 8011ec4:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8011ec8:	2b00      	cmp	r3, #0
 8011eca:	d130      	bne.n	8011f2e <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8011ecc:	4b10      	ldr	r3, [pc, #64]	; (8011f10 <tcp_receive+0x888>)
 8011ece:	68db      	ldr	r3, [r3, #12]
 8011ed0:	899b      	ldrh	r3, [r3, #12]
 8011ed2:	b29c      	uxth	r4, r3
 8011ed4:	2001      	movs	r0, #1
 8011ed6:	f7fa fd8d 	bl	800c9f4 <lwip_htons>
 8011eda:	4603      	mov	r3, r0
 8011edc:	461a      	mov	r2, r3
 8011ede:	4b0c      	ldr	r3, [pc, #48]	; (8011f10 <tcp_receive+0x888>)
 8011ee0:	68db      	ldr	r3, [r3, #12]
 8011ee2:	4322      	orrs	r2, r4
 8011ee4:	b292      	uxth	r2, r2
 8011ee6:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8011ee8:	4b09      	ldr	r3, [pc, #36]	; (8011f10 <tcp_receive+0x888>)
 8011eea:	891c      	ldrh	r4, [r3, #8]
 8011eec:	4b08      	ldr	r3, [pc, #32]	; (8011f10 <tcp_receive+0x888>)
 8011eee:	68db      	ldr	r3, [r3, #12]
 8011ef0:	899b      	ldrh	r3, [r3, #12]
 8011ef2:	b29b      	uxth	r3, r3
 8011ef4:	4618      	mov	r0, r3
 8011ef6:	f7fa fd7d 	bl	800c9f4 <lwip_htons>
 8011efa:	4603      	mov	r3, r0
 8011efc:	b2db      	uxtb	r3, r3
 8011efe:	f003 0303 	and.w	r3, r3, #3
 8011f02:	2b00      	cmp	r3, #0
 8011f04:	d00e      	beq.n	8011f24 <tcp_receive+0x89c>
 8011f06:	2301      	movs	r3, #1
 8011f08:	e00d      	b.n	8011f26 <tcp_receive+0x89e>
 8011f0a:	bf00      	nop
 8011f0c:	20006868 	.word	0x20006868
 8011f10:	20006848 	.word	0x20006848
 8011f14:	20006872 	.word	0x20006872
 8011f18:	0801ab24 	.word	0x0801ab24
 8011f1c:	0801aecc 	.word	0x0801aecc
 8011f20:	0801ab70 	.word	0x0801ab70
 8011f24:	2300      	movs	r3, #0
 8011f26:	4423      	add	r3, r4
 8011f28:	b29a      	uxth	r2, r3
 8011f2a:	4b98      	ldr	r3, [pc, #608]	; (801218c <tcp_receive+0xb04>)
 8011f2c:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8011f2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011f30:	613b      	str	r3, [r7, #16]
              next = next->next;
 8011f32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011f34:	681b      	ldr	r3, [r3, #0]
 8011f36:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8011f38:	6938      	ldr	r0, [r7, #16]
 8011f3a:	f7fd fc6c 	bl	800f816 <tcp_seg_free>
            while (next &&
 8011f3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011f40:	2b00      	cmp	r3, #0
 8011f42:	d00e      	beq.n	8011f62 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8011f44:	4b91      	ldr	r3, [pc, #580]	; (801218c <tcp_receive+0xb04>)
 8011f46:	881b      	ldrh	r3, [r3, #0]
 8011f48:	461a      	mov	r2, r3
 8011f4a:	4b91      	ldr	r3, [pc, #580]	; (8012190 <tcp_receive+0xb08>)
 8011f4c:	681b      	ldr	r3, [r3, #0]
 8011f4e:	441a      	add	r2, r3
 8011f50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011f52:	68db      	ldr	r3, [r3, #12]
 8011f54:	685b      	ldr	r3, [r3, #4]
 8011f56:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011f58:	8909      	ldrh	r1, [r1, #8]
 8011f5a:	440b      	add	r3, r1
 8011f5c:	1ad3      	subs	r3, r2, r3
            while (next &&
 8011f5e:	2b00      	cmp	r3, #0
 8011f60:	da9a      	bge.n	8011e98 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8011f62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011f64:	2b00      	cmp	r3, #0
 8011f66:	d059      	beq.n	801201c <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8011f68:	4b88      	ldr	r3, [pc, #544]	; (801218c <tcp_receive+0xb04>)
 8011f6a:	881b      	ldrh	r3, [r3, #0]
 8011f6c:	461a      	mov	r2, r3
 8011f6e:	4b88      	ldr	r3, [pc, #544]	; (8012190 <tcp_receive+0xb08>)
 8011f70:	681b      	ldr	r3, [r3, #0]
 8011f72:	441a      	add	r2, r3
 8011f74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011f76:	68db      	ldr	r3, [r3, #12]
 8011f78:	685b      	ldr	r3, [r3, #4]
 8011f7a:	1ad3      	subs	r3, r2, r3
            if (next &&
 8011f7c:	2b00      	cmp	r3, #0
 8011f7e:	dd4d      	ble.n	801201c <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8011f80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011f82:	68db      	ldr	r3, [r3, #12]
 8011f84:	685b      	ldr	r3, [r3, #4]
 8011f86:	b29a      	uxth	r2, r3
 8011f88:	4b81      	ldr	r3, [pc, #516]	; (8012190 <tcp_receive+0xb08>)
 8011f8a:	681b      	ldr	r3, [r3, #0]
 8011f8c:	b29b      	uxth	r3, r3
 8011f8e:	1ad3      	subs	r3, r2, r3
 8011f90:	b29a      	uxth	r2, r3
 8011f92:	4b80      	ldr	r3, [pc, #512]	; (8012194 <tcp_receive+0xb0c>)
 8011f94:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8011f96:	4b7f      	ldr	r3, [pc, #508]	; (8012194 <tcp_receive+0xb0c>)
 8011f98:	68db      	ldr	r3, [r3, #12]
 8011f9a:	899b      	ldrh	r3, [r3, #12]
 8011f9c:	b29b      	uxth	r3, r3
 8011f9e:	4618      	mov	r0, r3
 8011fa0:	f7fa fd28 	bl	800c9f4 <lwip_htons>
 8011fa4:	4603      	mov	r3, r0
 8011fa6:	b2db      	uxtb	r3, r3
 8011fa8:	f003 0302 	and.w	r3, r3, #2
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	d005      	beq.n	8011fbc <tcp_receive+0x934>
                inseg.len -= 1;
 8011fb0:	4b78      	ldr	r3, [pc, #480]	; (8012194 <tcp_receive+0xb0c>)
 8011fb2:	891b      	ldrh	r3, [r3, #8]
 8011fb4:	3b01      	subs	r3, #1
 8011fb6:	b29a      	uxth	r2, r3
 8011fb8:	4b76      	ldr	r3, [pc, #472]	; (8012194 <tcp_receive+0xb0c>)
 8011fba:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8011fbc:	4b75      	ldr	r3, [pc, #468]	; (8012194 <tcp_receive+0xb0c>)
 8011fbe:	685b      	ldr	r3, [r3, #4]
 8011fc0:	4a74      	ldr	r2, [pc, #464]	; (8012194 <tcp_receive+0xb0c>)
 8011fc2:	8912      	ldrh	r2, [r2, #8]
 8011fc4:	4611      	mov	r1, r2
 8011fc6:	4618      	mov	r0, r3
 8011fc8:	f7fb fed6 	bl	800dd78 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8011fcc:	4b71      	ldr	r3, [pc, #452]	; (8012194 <tcp_receive+0xb0c>)
 8011fce:	891c      	ldrh	r4, [r3, #8]
 8011fd0:	4b70      	ldr	r3, [pc, #448]	; (8012194 <tcp_receive+0xb0c>)
 8011fd2:	68db      	ldr	r3, [r3, #12]
 8011fd4:	899b      	ldrh	r3, [r3, #12]
 8011fd6:	b29b      	uxth	r3, r3
 8011fd8:	4618      	mov	r0, r3
 8011fda:	f7fa fd0b 	bl	800c9f4 <lwip_htons>
 8011fde:	4603      	mov	r3, r0
 8011fe0:	b2db      	uxtb	r3, r3
 8011fe2:	f003 0303 	and.w	r3, r3, #3
 8011fe6:	2b00      	cmp	r3, #0
 8011fe8:	d001      	beq.n	8011fee <tcp_receive+0x966>
 8011fea:	2301      	movs	r3, #1
 8011fec:	e000      	b.n	8011ff0 <tcp_receive+0x968>
 8011fee:	2300      	movs	r3, #0
 8011ff0:	4423      	add	r3, r4
 8011ff2:	b29a      	uxth	r2, r3
 8011ff4:	4b65      	ldr	r3, [pc, #404]	; (801218c <tcp_receive+0xb04>)
 8011ff6:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8011ff8:	4b64      	ldr	r3, [pc, #400]	; (801218c <tcp_receive+0xb04>)
 8011ffa:	881b      	ldrh	r3, [r3, #0]
 8011ffc:	461a      	mov	r2, r3
 8011ffe:	4b64      	ldr	r3, [pc, #400]	; (8012190 <tcp_receive+0xb08>)
 8012000:	681b      	ldr	r3, [r3, #0]
 8012002:	441a      	add	r2, r3
 8012004:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012006:	68db      	ldr	r3, [r3, #12]
 8012008:	685b      	ldr	r3, [r3, #4]
 801200a:	429a      	cmp	r2, r3
 801200c:	d006      	beq.n	801201c <tcp_receive+0x994>
 801200e:	4b62      	ldr	r3, [pc, #392]	; (8012198 <tcp_receive+0xb10>)
 8012010:	f240 52fc 	movw	r2, #1532	; 0x5fc
 8012014:	4961      	ldr	r1, [pc, #388]	; (801219c <tcp_receive+0xb14>)
 8012016:	4862      	ldr	r0, [pc, #392]	; (80121a0 <tcp_receive+0xb18>)
 8012018:	f005 ff8c 	bl	8017f34 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012020:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8012022:	4b5a      	ldr	r3, [pc, #360]	; (801218c <tcp_receive+0xb04>)
 8012024:	881b      	ldrh	r3, [r3, #0]
 8012026:	461a      	mov	r2, r3
 8012028:	4b59      	ldr	r3, [pc, #356]	; (8012190 <tcp_receive+0xb08>)
 801202a:	681b      	ldr	r3, [r3, #0]
 801202c:	441a      	add	r2, r3
 801202e:	687b      	ldr	r3, [r7, #4]
 8012030:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8012036:	4b55      	ldr	r3, [pc, #340]	; (801218c <tcp_receive+0xb04>)
 8012038:	881b      	ldrh	r3, [r3, #0]
 801203a:	429a      	cmp	r2, r3
 801203c:	d206      	bcs.n	801204c <tcp_receive+0x9c4>
 801203e:	4b56      	ldr	r3, [pc, #344]	; (8012198 <tcp_receive+0xb10>)
 8012040:	f240 6207 	movw	r2, #1543	; 0x607
 8012044:	4957      	ldr	r1, [pc, #348]	; (80121a4 <tcp_receive+0xb1c>)
 8012046:	4856      	ldr	r0, [pc, #344]	; (80121a0 <tcp_receive+0xb18>)
 8012048:	f005 ff74 	bl	8017f34 <iprintf>
        pcb->rcv_wnd -= tcplen;
 801204c:	687b      	ldr	r3, [r7, #4]
 801204e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8012050:	4b4e      	ldr	r3, [pc, #312]	; (801218c <tcp_receive+0xb04>)
 8012052:	881b      	ldrh	r3, [r3, #0]
 8012054:	1ad3      	subs	r3, r2, r3
 8012056:	b29a      	uxth	r2, r3
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 801205c:	6878      	ldr	r0, [r7, #4]
 801205e:	f7fc feb5 	bl	800edcc <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8012062:	4b4c      	ldr	r3, [pc, #304]	; (8012194 <tcp_receive+0xb0c>)
 8012064:	685b      	ldr	r3, [r3, #4]
 8012066:	891b      	ldrh	r3, [r3, #8]
 8012068:	2b00      	cmp	r3, #0
 801206a:	d006      	beq.n	801207a <tcp_receive+0x9f2>
          recv_data = inseg.p;
 801206c:	4b49      	ldr	r3, [pc, #292]	; (8012194 <tcp_receive+0xb0c>)
 801206e:	685b      	ldr	r3, [r3, #4]
 8012070:	4a4d      	ldr	r2, [pc, #308]	; (80121a8 <tcp_receive+0xb20>)
 8012072:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8012074:	4b47      	ldr	r3, [pc, #284]	; (8012194 <tcp_receive+0xb0c>)
 8012076:	2200      	movs	r2, #0
 8012078:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801207a:	4b46      	ldr	r3, [pc, #280]	; (8012194 <tcp_receive+0xb0c>)
 801207c:	68db      	ldr	r3, [r3, #12]
 801207e:	899b      	ldrh	r3, [r3, #12]
 8012080:	b29b      	uxth	r3, r3
 8012082:	4618      	mov	r0, r3
 8012084:	f7fa fcb6 	bl	800c9f4 <lwip_htons>
 8012088:	4603      	mov	r3, r0
 801208a:	b2db      	uxtb	r3, r3
 801208c:	f003 0301 	and.w	r3, r3, #1
 8012090:	2b00      	cmp	r3, #0
 8012092:	f000 80b8 	beq.w	8012206 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8012096:	4b45      	ldr	r3, [pc, #276]	; (80121ac <tcp_receive+0xb24>)
 8012098:	781b      	ldrb	r3, [r3, #0]
 801209a:	f043 0320 	orr.w	r3, r3, #32
 801209e:	b2da      	uxtb	r2, r3
 80120a0:	4b42      	ldr	r3, [pc, #264]	; (80121ac <tcp_receive+0xb24>)
 80120a2:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 80120a4:	e0af      	b.n	8012206 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 80120a6:	687b      	ldr	r3, [r7, #4]
 80120a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80120aa:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 80120ac:	687b      	ldr	r3, [r7, #4]
 80120ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80120b0:	68db      	ldr	r3, [r3, #12]
 80120b2:	685b      	ldr	r3, [r3, #4]
 80120b4:	4a36      	ldr	r2, [pc, #216]	; (8012190 <tcp_receive+0xb08>)
 80120b6:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 80120b8:	68bb      	ldr	r3, [r7, #8]
 80120ba:	891b      	ldrh	r3, [r3, #8]
 80120bc:	461c      	mov	r4, r3
 80120be:	68bb      	ldr	r3, [r7, #8]
 80120c0:	68db      	ldr	r3, [r3, #12]
 80120c2:	899b      	ldrh	r3, [r3, #12]
 80120c4:	b29b      	uxth	r3, r3
 80120c6:	4618      	mov	r0, r3
 80120c8:	f7fa fc94 	bl	800c9f4 <lwip_htons>
 80120cc:	4603      	mov	r3, r0
 80120ce:	b2db      	uxtb	r3, r3
 80120d0:	f003 0303 	and.w	r3, r3, #3
 80120d4:	2b00      	cmp	r3, #0
 80120d6:	d001      	beq.n	80120dc <tcp_receive+0xa54>
 80120d8:	2301      	movs	r3, #1
 80120da:	e000      	b.n	80120de <tcp_receive+0xa56>
 80120dc:	2300      	movs	r3, #0
 80120de:	191a      	adds	r2, r3, r4
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80120e4:	441a      	add	r2, r3
 80120e6:	687b      	ldr	r3, [r7, #4]
 80120e8:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 80120ea:	687b      	ldr	r3, [r7, #4]
 80120ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80120ee:	461c      	mov	r4, r3
 80120f0:	68bb      	ldr	r3, [r7, #8]
 80120f2:	891b      	ldrh	r3, [r3, #8]
 80120f4:	461d      	mov	r5, r3
 80120f6:	68bb      	ldr	r3, [r7, #8]
 80120f8:	68db      	ldr	r3, [r3, #12]
 80120fa:	899b      	ldrh	r3, [r3, #12]
 80120fc:	b29b      	uxth	r3, r3
 80120fe:	4618      	mov	r0, r3
 8012100:	f7fa fc78 	bl	800c9f4 <lwip_htons>
 8012104:	4603      	mov	r3, r0
 8012106:	b2db      	uxtb	r3, r3
 8012108:	f003 0303 	and.w	r3, r3, #3
 801210c:	2b00      	cmp	r3, #0
 801210e:	d001      	beq.n	8012114 <tcp_receive+0xa8c>
 8012110:	2301      	movs	r3, #1
 8012112:	e000      	b.n	8012116 <tcp_receive+0xa8e>
 8012114:	2300      	movs	r3, #0
 8012116:	442b      	add	r3, r5
 8012118:	429c      	cmp	r4, r3
 801211a:	d206      	bcs.n	801212a <tcp_receive+0xaa2>
 801211c:	4b1e      	ldr	r3, [pc, #120]	; (8012198 <tcp_receive+0xb10>)
 801211e:	f240 622b 	movw	r2, #1579	; 0x62b
 8012122:	4923      	ldr	r1, [pc, #140]	; (80121b0 <tcp_receive+0xb28>)
 8012124:	481e      	ldr	r0, [pc, #120]	; (80121a0 <tcp_receive+0xb18>)
 8012126:	f005 ff05 	bl	8017f34 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801212a:	68bb      	ldr	r3, [r7, #8]
 801212c:	891b      	ldrh	r3, [r3, #8]
 801212e:	461c      	mov	r4, r3
 8012130:	68bb      	ldr	r3, [r7, #8]
 8012132:	68db      	ldr	r3, [r3, #12]
 8012134:	899b      	ldrh	r3, [r3, #12]
 8012136:	b29b      	uxth	r3, r3
 8012138:	4618      	mov	r0, r3
 801213a:	f7fa fc5b 	bl	800c9f4 <lwip_htons>
 801213e:	4603      	mov	r3, r0
 8012140:	b2db      	uxtb	r3, r3
 8012142:	f003 0303 	and.w	r3, r3, #3
 8012146:	2b00      	cmp	r3, #0
 8012148:	d001      	beq.n	801214e <tcp_receive+0xac6>
 801214a:	2301      	movs	r3, #1
 801214c:	e000      	b.n	8012150 <tcp_receive+0xac8>
 801214e:	2300      	movs	r3, #0
 8012150:	1919      	adds	r1, r3, r4
 8012152:	687b      	ldr	r3, [r7, #4]
 8012154:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8012156:	b28b      	uxth	r3, r1
 8012158:	1ad3      	subs	r3, r2, r3
 801215a:	b29a      	uxth	r2, r3
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8012160:	6878      	ldr	r0, [r7, #4]
 8012162:	f7fc fe33 	bl	800edcc <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8012166:	68bb      	ldr	r3, [r7, #8]
 8012168:	685b      	ldr	r3, [r3, #4]
 801216a:	891b      	ldrh	r3, [r3, #8]
 801216c:	2b00      	cmp	r3, #0
 801216e:	d028      	beq.n	80121c2 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8012170:	4b0d      	ldr	r3, [pc, #52]	; (80121a8 <tcp_receive+0xb20>)
 8012172:	681b      	ldr	r3, [r3, #0]
 8012174:	2b00      	cmp	r3, #0
 8012176:	d01d      	beq.n	80121b4 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8012178:	4b0b      	ldr	r3, [pc, #44]	; (80121a8 <tcp_receive+0xb20>)
 801217a:	681a      	ldr	r2, [r3, #0]
 801217c:	68bb      	ldr	r3, [r7, #8]
 801217e:	685b      	ldr	r3, [r3, #4]
 8012180:	4619      	mov	r1, r3
 8012182:	4610      	mov	r0, r2
 8012184:	f7fc f84c 	bl	800e220 <pbuf_cat>
 8012188:	e018      	b.n	80121bc <tcp_receive+0xb34>
 801218a:	bf00      	nop
 801218c:	20006872 	.word	0x20006872
 8012190:	20006868 	.word	0x20006868
 8012194:	20006848 	.word	0x20006848
 8012198:	0801ab24 	.word	0x0801ab24
 801219c:	0801af04 	.word	0x0801af04
 80121a0:	0801ab70 	.word	0x0801ab70
 80121a4:	0801af40 	.word	0x0801af40
 80121a8:	20006878 	.word	0x20006878
 80121ac:	20006875 	.word	0x20006875
 80121b0:	0801af60 	.word	0x0801af60
            } else {
              recv_data = cseg->p;
 80121b4:	68bb      	ldr	r3, [r7, #8]
 80121b6:	685b      	ldr	r3, [r3, #4]
 80121b8:	4a70      	ldr	r2, [pc, #448]	; (801237c <tcp_receive+0xcf4>)
 80121ba:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 80121bc:	68bb      	ldr	r3, [r7, #8]
 80121be:	2200      	movs	r2, #0
 80121c0:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80121c2:	68bb      	ldr	r3, [r7, #8]
 80121c4:	68db      	ldr	r3, [r3, #12]
 80121c6:	899b      	ldrh	r3, [r3, #12]
 80121c8:	b29b      	uxth	r3, r3
 80121ca:	4618      	mov	r0, r3
 80121cc:	f7fa fc12 	bl	800c9f4 <lwip_htons>
 80121d0:	4603      	mov	r3, r0
 80121d2:	b2db      	uxtb	r3, r3
 80121d4:	f003 0301 	and.w	r3, r3, #1
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d00d      	beq.n	80121f8 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 80121dc:	4b68      	ldr	r3, [pc, #416]	; (8012380 <tcp_receive+0xcf8>)
 80121de:	781b      	ldrb	r3, [r3, #0]
 80121e0:	f043 0320 	orr.w	r3, r3, #32
 80121e4:	b2da      	uxtb	r2, r3
 80121e6:	4b66      	ldr	r3, [pc, #408]	; (8012380 <tcp_receive+0xcf8>)
 80121e8:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80121ea:	687b      	ldr	r3, [r7, #4]
 80121ec:	7d1b      	ldrb	r3, [r3, #20]
 80121ee:	2b04      	cmp	r3, #4
 80121f0:	d102      	bne.n	80121f8 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	2207      	movs	r2, #7
 80121f6:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 80121f8:	68bb      	ldr	r3, [r7, #8]
 80121fa:	681a      	ldr	r2, [r3, #0]
 80121fc:	687b      	ldr	r3, [r7, #4]
 80121fe:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8012200:	68b8      	ldr	r0, [r7, #8]
 8012202:	f7fd fb08 	bl	800f816 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8012206:	687b      	ldr	r3, [r7, #4]
 8012208:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801220a:	2b00      	cmp	r3, #0
 801220c:	d008      	beq.n	8012220 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012212:	68db      	ldr	r3, [r3, #12]
 8012214:	685a      	ldr	r2, [r3, #4]
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 801221a:	429a      	cmp	r2, r3
 801221c:	f43f af43 	beq.w	80120a6 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8012220:	687b      	ldr	r3, [r7, #4]
 8012222:	8b5b      	ldrh	r3, [r3, #26]
 8012224:	f003 0301 	and.w	r3, r3, #1
 8012228:	2b00      	cmp	r3, #0
 801222a:	d00e      	beq.n	801224a <tcp_receive+0xbc2>
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	8b5b      	ldrh	r3, [r3, #26]
 8012230:	f023 0301 	bic.w	r3, r3, #1
 8012234:	b29a      	uxth	r2, r3
 8012236:	687b      	ldr	r3, [r7, #4]
 8012238:	835a      	strh	r2, [r3, #26]
 801223a:	687b      	ldr	r3, [r7, #4]
 801223c:	8b5b      	ldrh	r3, [r3, #26]
 801223e:	f043 0302 	orr.w	r3, r3, #2
 8012242:	b29a      	uxth	r2, r3
 8012244:	687b      	ldr	r3, [r7, #4]
 8012246:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8012248:	e188      	b.n	801255c <tcp_receive+0xed4>
        tcp_ack(pcb);
 801224a:	687b      	ldr	r3, [r7, #4]
 801224c:	8b5b      	ldrh	r3, [r3, #26]
 801224e:	f043 0301 	orr.w	r3, r3, #1
 8012252:	b29a      	uxth	r2, r3
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8012258:	e180      	b.n	801255c <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801225e:	2b00      	cmp	r3, #0
 8012260:	d106      	bne.n	8012270 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8012262:	4848      	ldr	r0, [pc, #288]	; (8012384 <tcp_receive+0xcfc>)
 8012264:	f7fd faf0 	bl	800f848 <tcp_seg_copy>
 8012268:	4602      	mov	r2, r0
 801226a:	687b      	ldr	r3, [r7, #4]
 801226c:	675a      	str	r2, [r3, #116]	; 0x74
 801226e:	e16d      	b.n	801254c <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8012270:	2300      	movs	r3, #0
 8012272:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012278:	63bb      	str	r3, [r7, #56]	; 0x38
 801227a:	e157      	b.n	801252c <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 801227c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801227e:	68db      	ldr	r3, [r3, #12]
 8012280:	685a      	ldr	r2, [r3, #4]
 8012282:	4b41      	ldr	r3, [pc, #260]	; (8012388 <tcp_receive+0xd00>)
 8012284:	681b      	ldr	r3, [r3, #0]
 8012286:	429a      	cmp	r2, r3
 8012288:	d11d      	bne.n	80122c6 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 801228a:	4b3e      	ldr	r3, [pc, #248]	; (8012384 <tcp_receive+0xcfc>)
 801228c:	891a      	ldrh	r2, [r3, #8]
 801228e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012290:	891b      	ldrh	r3, [r3, #8]
 8012292:	429a      	cmp	r2, r3
 8012294:	f240 814f 	bls.w	8012536 <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8012298:	483a      	ldr	r0, [pc, #232]	; (8012384 <tcp_receive+0xcfc>)
 801229a:	f7fd fad5 	bl	800f848 <tcp_seg_copy>
 801229e:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 80122a0:	697b      	ldr	r3, [r7, #20]
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	f000 8149 	beq.w	801253a <tcp_receive+0xeb2>
                  if (prev != NULL) {
 80122a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80122aa:	2b00      	cmp	r3, #0
 80122ac:	d003      	beq.n	80122b6 <tcp_receive+0xc2e>
                    prev->next = cseg;
 80122ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80122b0:	697a      	ldr	r2, [r7, #20]
 80122b2:	601a      	str	r2, [r3, #0]
 80122b4:	e002      	b.n	80122bc <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	697a      	ldr	r2, [r7, #20]
 80122ba:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 80122bc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80122be:	6978      	ldr	r0, [r7, #20]
 80122c0:	f7ff f8de 	bl	8011480 <tcp_oos_insert_segment>
                }
                break;
 80122c4:	e139      	b.n	801253a <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 80122c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80122c8:	2b00      	cmp	r3, #0
 80122ca:	d117      	bne.n	80122fc <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 80122cc:	4b2e      	ldr	r3, [pc, #184]	; (8012388 <tcp_receive+0xd00>)
 80122ce:	681a      	ldr	r2, [r3, #0]
 80122d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80122d2:	68db      	ldr	r3, [r3, #12]
 80122d4:	685b      	ldr	r3, [r3, #4]
 80122d6:	1ad3      	subs	r3, r2, r3
 80122d8:	2b00      	cmp	r3, #0
 80122da:	da57      	bge.n	801238c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80122dc:	4829      	ldr	r0, [pc, #164]	; (8012384 <tcp_receive+0xcfc>)
 80122de:	f7fd fab3 	bl	800f848 <tcp_seg_copy>
 80122e2:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 80122e4:	69bb      	ldr	r3, [r7, #24]
 80122e6:	2b00      	cmp	r3, #0
 80122e8:	f000 8129 	beq.w	801253e <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 80122ec:	687b      	ldr	r3, [r7, #4]
 80122ee:	69ba      	ldr	r2, [r7, #24]
 80122f0:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 80122f2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80122f4:	69b8      	ldr	r0, [r7, #24]
 80122f6:	f7ff f8c3 	bl	8011480 <tcp_oos_insert_segment>
                  }
                  break;
 80122fa:	e120      	b.n	801253e <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 80122fc:	4b22      	ldr	r3, [pc, #136]	; (8012388 <tcp_receive+0xd00>)
 80122fe:	681a      	ldr	r2, [r3, #0]
 8012300:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012302:	68db      	ldr	r3, [r3, #12]
 8012304:	685b      	ldr	r3, [r3, #4]
 8012306:	1ad3      	subs	r3, r2, r3
 8012308:	3b01      	subs	r3, #1
 801230a:	2b00      	cmp	r3, #0
 801230c:	db3e      	blt.n	801238c <tcp_receive+0xd04>
 801230e:	4b1e      	ldr	r3, [pc, #120]	; (8012388 <tcp_receive+0xd00>)
 8012310:	681a      	ldr	r2, [r3, #0]
 8012312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012314:	68db      	ldr	r3, [r3, #12]
 8012316:	685b      	ldr	r3, [r3, #4]
 8012318:	1ad3      	subs	r3, r2, r3
 801231a:	3301      	adds	r3, #1
 801231c:	2b00      	cmp	r3, #0
 801231e:	dc35      	bgt.n	801238c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8012320:	4818      	ldr	r0, [pc, #96]	; (8012384 <tcp_receive+0xcfc>)
 8012322:	f7fd fa91 	bl	800f848 <tcp_seg_copy>
 8012326:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8012328:	69fb      	ldr	r3, [r7, #28]
 801232a:	2b00      	cmp	r3, #0
 801232c:	f000 8109 	beq.w	8012542 <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8012330:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012332:	68db      	ldr	r3, [r3, #12]
 8012334:	685b      	ldr	r3, [r3, #4]
 8012336:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012338:	8912      	ldrh	r2, [r2, #8]
 801233a:	441a      	add	r2, r3
 801233c:	4b12      	ldr	r3, [pc, #72]	; (8012388 <tcp_receive+0xd00>)
 801233e:	681b      	ldr	r3, [r3, #0]
 8012340:	1ad3      	subs	r3, r2, r3
 8012342:	2b00      	cmp	r3, #0
 8012344:	dd12      	ble.n	801236c <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8012346:	4b10      	ldr	r3, [pc, #64]	; (8012388 <tcp_receive+0xd00>)
 8012348:	681b      	ldr	r3, [r3, #0]
 801234a:	b29a      	uxth	r2, r3
 801234c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801234e:	68db      	ldr	r3, [r3, #12]
 8012350:	685b      	ldr	r3, [r3, #4]
 8012352:	b29b      	uxth	r3, r3
 8012354:	1ad3      	subs	r3, r2, r3
 8012356:	b29a      	uxth	r2, r3
 8012358:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801235a:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 801235c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801235e:	685a      	ldr	r2, [r3, #4]
 8012360:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012362:	891b      	ldrh	r3, [r3, #8]
 8012364:	4619      	mov	r1, r3
 8012366:	4610      	mov	r0, r2
 8012368:	f7fb fd06 	bl	800dd78 <pbuf_realloc>
                    }
                    prev->next = cseg;
 801236c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801236e:	69fa      	ldr	r2, [r7, #28]
 8012370:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8012372:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8012374:	69f8      	ldr	r0, [r7, #28]
 8012376:	f7ff f883 	bl	8011480 <tcp_oos_insert_segment>
                  }
                  break;
 801237a:	e0e2      	b.n	8012542 <tcp_receive+0xeba>
 801237c:	20006878 	.word	0x20006878
 8012380:	20006875 	.word	0x20006875
 8012384:	20006848 	.word	0x20006848
 8012388:	20006868 	.word	0x20006868
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 801238c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801238e:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8012390:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012392:	681b      	ldr	r3, [r3, #0]
 8012394:	2b00      	cmp	r3, #0
 8012396:	f040 80c6 	bne.w	8012526 <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801239a:	4b80      	ldr	r3, [pc, #512]	; (801259c <tcp_receive+0xf14>)
 801239c:	681a      	ldr	r2, [r3, #0]
 801239e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80123a0:	68db      	ldr	r3, [r3, #12]
 80123a2:	685b      	ldr	r3, [r3, #4]
 80123a4:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 80123a6:	2b00      	cmp	r3, #0
 80123a8:	f340 80bd 	ble.w	8012526 <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80123ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80123ae:	68db      	ldr	r3, [r3, #12]
 80123b0:	899b      	ldrh	r3, [r3, #12]
 80123b2:	b29b      	uxth	r3, r3
 80123b4:	4618      	mov	r0, r3
 80123b6:	f7fa fb1d 	bl	800c9f4 <lwip_htons>
 80123ba:	4603      	mov	r3, r0
 80123bc:	b2db      	uxtb	r3, r3
 80123be:	f003 0301 	and.w	r3, r3, #1
 80123c2:	2b00      	cmp	r3, #0
 80123c4:	f040 80bf 	bne.w	8012546 <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 80123c8:	4875      	ldr	r0, [pc, #468]	; (80125a0 <tcp_receive+0xf18>)
 80123ca:	f7fd fa3d 	bl	800f848 <tcp_seg_copy>
 80123ce:	4602      	mov	r2, r0
 80123d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80123d2:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 80123d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80123d6:	681b      	ldr	r3, [r3, #0]
 80123d8:	2b00      	cmp	r3, #0
 80123da:	f000 80b6 	beq.w	801254a <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 80123de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80123e0:	68db      	ldr	r3, [r3, #12]
 80123e2:	685b      	ldr	r3, [r3, #4]
 80123e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80123e6:	8912      	ldrh	r2, [r2, #8]
 80123e8:	441a      	add	r2, r3
 80123ea:	4b6c      	ldr	r3, [pc, #432]	; (801259c <tcp_receive+0xf14>)
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	1ad3      	subs	r3, r2, r3
 80123f0:	2b00      	cmp	r3, #0
 80123f2:	dd12      	ble.n	801241a <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 80123f4:	4b69      	ldr	r3, [pc, #420]	; (801259c <tcp_receive+0xf14>)
 80123f6:	681b      	ldr	r3, [r3, #0]
 80123f8:	b29a      	uxth	r2, r3
 80123fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80123fc:	68db      	ldr	r3, [r3, #12]
 80123fe:	685b      	ldr	r3, [r3, #4]
 8012400:	b29b      	uxth	r3, r3
 8012402:	1ad3      	subs	r3, r2, r3
 8012404:	b29a      	uxth	r2, r3
 8012406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012408:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801240a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801240c:	685a      	ldr	r2, [r3, #4]
 801240e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012410:	891b      	ldrh	r3, [r3, #8]
 8012412:	4619      	mov	r1, r3
 8012414:	4610      	mov	r0, r2
 8012416:	f7fb fcaf 	bl	800dd78 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801241a:	4b62      	ldr	r3, [pc, #392]	; (80125a4 <tcp_receive+0xf1c>)
 801241c:	881b      	ldrh	r3, [r3, #0]
 801241e:	461a      	mov	r2, r3
 8012420:	4b5e      	ldr	r3, [pc, #376]	; (801259c <tcp_receive+0xf14>)
 8012422:	681b      	ldr	r3, [r3, #0]
 8012424:	441a      	add	r2, r3
 8012426:	687b      	ldr	r3, [r7, #4]
 8012428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801242a:	6879      	ldr	r1, [r7, #4]
 801242c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801242e:	440b      	add	r3, r1
 8012430:	1ad3      	subs	r3, r2, r3
 8012432:	2b00      	cmp	r3, #0
 8012434:	f340 8089 	ble.w	801254a <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8012438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801243a:	681b      	ldr	r3, [r3, #0]
 801243c:	68db      	ldr	r3, [r3, #12]
 801243e:	899b      	ldrh	r3, [r3, #12]
 8012440:	b29b      	uxth	r3, r3
 8012442:	4618      	mov	r0, r3
 8012444:	f7fa fad6 	bl	800c9f4 <lwip_htons>
 8012448:	4603      	mov	r3, r0
 801244a:	b2db      	uxtb	r3, r3
 801244c:	f003 0301 	and.w	r3, r3, #1
 8012450:	2b00      	cmp	r3, #0
 8012452:	d022      	beq.n	801249a <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8012454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012456:	681b      	ldr	r3, [r3, #0]
 8012458:	68db      	ldr	r3, [r3, #12]
 801245a:	899b      	ldrh	r3, [r3, #12]
 801245c:	b29b      	uxth	r3, r3
 801245e:	b21b      	sxth	r3, r3
 8012460:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8012464:	b21c      	sxth	r4, r3
 8012466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012468:	681b      	ldr	r3, [r3, #0]
 801246a:	68db      	ldr	r3, [r3, #12]
 801246c:	899b      	ldrh	r3, [r3, #12]
 801246e:	b29b      	uxth	r3, r3
 8012470:	4618      	mov	r0, r3
 8012472:	f7fa fabf 	bl	800c9f4 <lwip_htons>
 8012476:	4603      	mov	r3, r0
 8012478:	b2db      	uxtb	r3, r3
 801247a:	b29b      	uxth	r3, r3
 801247c:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8012480:	b29b      	uxth	r3, r3
 8012482:	4618      	mov	r0, r3
 8012484:	f7fa fab6 	bl	800c9f4 <lwip_htons>
 8012488:	4603      	mov	r3, r0
 801248a:	b21b      	sxth	r3, r3
 801248c:	4323      	orrs	r3, r4
 801248e:	b21a      	sxth	r2, r3
 8012490:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012492:	681b      	ldr	r3, [r3, #0]
 8012494:	68db      	ldr	r3, [r3, #12]
 8012496:	b292      	uxth	r2, r2
 8012498:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801249e:	b29a      	uxth	r2, r3
 80124a0:	687b      	ldr	r3, [r7, #4]
 80124a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80124a4:	4413      	add	r3, r2
 80124a6:	b299      	uxth	r1, r3
 80124a8:	4b3c      	ldr	r3, [pc, #240]	; (801259c <tcp_receive+0xf14>)
 80124aa:	681b      	ldr	r3, [r3, #0]
 80124ac:	b29a      	uxth	r2, r3
 80124ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80124b0:	681b      	ldr	r3, [r3, #0]
 80124b2:	1a8a      	subs	r2, r1, r2
 80124b4:	b292      	uxth	r2, r2
 80124b6:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 80124b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80124ba:	681b      	ldr	r3, [r3, #0]
 80124bc:	685a      	ldr	r2, [r3, #4]
 80124be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80124c0:	681b      	ldr	r3, [r3, #0]
 80124c2:	891b      	ldrh	r3, [r3, #8]
 80124c4:	4619      	mov	r1, r3
 80124c6:	4610      	mov	r0, r2
 80124c8:	f7fb fc56 	bl	800dd78 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 80124cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80124ce:	681b      	ldr	r3, [r3, #0]
 80124d0:	891c      	ldrh	r4, [r3, #8]
 80124d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80124d4:	681b      	ldr	r3, [r3, #0]
 80124d6:	68db      	ldr	r3, [r3, #12]
 80124d8:	899b      	ldrh	r3, [r3, #12]
 80124da:	b29b      	uxth	r3, r3
 80124dc:	4618      	mov	r0, r3
 80124de:	f7fa fa89 	bl	800c9f4 <lwip_htons>
 80124e2:	4603      	mov	r3, r0
 80124e4:	b2db      	uxtb	r3, r3
 80124e6:	f003 0303 	and.w	r3, r3, #3
 80124ea:	2b00      	cmp	r3, #0
 80124ec:	d001      	beq.n	80124f2 <tcp_receive+0xe6a>
 80124ee:	2301      	movs	r3, #1
 80124f0:	e000      	b.n	80124f4 <tcp_receive+0xe6c>
 80124f2:	2300      	movs	r3, #0
 80124f4:	4423      	add	r3, r4
 80124f6:	b29a      	uxth	r2, r3
 80124f8:	4b2a      	ldr	r3, [pc, #168]	; (80125a4 <tcp_receive+0xf1c>)
 80124fa:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80124fc:	4b29      	ldr	r3, [pc, #164]	; (80125a4 <tcp_receive+0xf1c>)
 80124fe:	881b      	ldrh	r3, [r3, #0]
 8012500:	461a      	mov	r2, r3
 8012502:	4b26      	ldr	r3, [pc, #152]	; (801259c <tcp_receive+0xf14>)
 8012504:	681b      	ldr	r3, [r3, #0]
 8012506:	441a      	add	r2, r3
 8012508:	687b      	ldr	r3, [r7, #4]
 801250a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801250c:	6879      	ldr	r1, [r7, #4]
 801250e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8012510:	440b      	add	r3, r1
 8012512:	429a      	cmp	r2, r3
 8012514:	d019      	beq.n	801254a <tcp_receive+0xec2>
 8012516:	4b24      	ldr	r3, [pc, #144]	; (80125a8 <tcp_receive+0xf20>)
 8012518:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 801251c:	4923      	ldr	r1, [pc, #140]	; (80125ac <tcp_receive+0xf24>)
 801251e:	4824      	ldr	r0, [pc, #144]	; (80125b0 <tcp_receive+0xf28>)
 8012520:	f005 fd08 	bl	8017f34 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8012524:	e011      	b.n	801254a <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8012526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012528:	681b      	ldr	r3, [r3, #0]
 801252a:	63bb      	str	r3, [r7, #56]	; 0x38
 801252c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801252e:	2b00      	cmp	r3, #0
 8012530:	f47f aea4 	bne.w	801227c <tcp_receive+0xbf4>
 8012534:	e00a      	b.n	801254c <tcp_receive+0xec4>
                break;
 8012536:	bf00      	nop
 8012538:	e008      	b.n	801254c <tcp_receive+0xec4>
                break;
 801253a:	bf00      	nop
 801253c:	e006      	b.n	801254c <tcp_receive+0xec4>
                  break;
 801253e:	bf00      	nop
 8012540:	e004      	b.n	801254c <tcp_receive+0xec4>
                  break;
 8012542:	bf00      	nop
 8012544:	e002      	b.n	801254c <tcp_receive+0xec4>
                  break;
 8012546:	bf00      	nop
 8012548:	e000      	b.n	801254c <tcp_receive+0xec4>
                break;
 801254a:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801254c:	6878      	ldr	r0, [r7, #4]
 801254e:	f001 fe8b 	bl	8014268 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8012552:	e003      	b.n	801255c <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8012554:	6878      	ldr	r0, [r7, #4]
 8012556:	f001 fe87 	bl	8014268 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801255a:	e01a      	b.n	8012592 <tcp_receive+0xf0a>
 801255c:	e019      	b.n	8012592 <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801255e:	4b0f      	ldr	r3, [pc, #60]	; (801259c <tcp_receive+0xf14>)
 8012560:	681a      	ldr	r2, [r3, #0]
 8012562:	687b      	ldr	r3, [r7, #4]
 8012564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012566:	1ad3      	subs	r3, r2, r3
 8012568:	2b00      	cmp	r3, #0
 801256a:	db0a      	blt.n	8012582 <tcp_receive+0xefa>
 801256c:	4b0b      	ldr	r3, [pc, #44]	; (801259c <tcp_receive+0xf14>)
 801256e:	681a      	ldr	r2, [r3, #0]
 8012570:	687b      	ldr	r3, [r7, #4]
 8012572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012574:	6879      	ldr	r1, [r7, #4]
 8012576:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8012578:	440b      	add	r3, r1
 801257a:	1ad3      	subs	r3, r2, r3
 801257c:	3301      	adds	r3, #1
 801257e:	2b00      	cmp	r3, #0
 8012580:	dd07      	ble.n	8012592 <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 8012582:	687b      	ldr	r3, [r7, #4]
 8012584:	8b5b      	ldrh	r3, [r3, #26]
 8012586:	f043 0302 	orr.w	r3, r3, #2
 801258a:	b29a      	uxth	r2, r3
 801258c:	687b      	ldr	r3, [r7, #4]
 801258e:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8012590:	e7ff      	b.n	8012592 <tcp_receive+0xf0a>
 8012592:	bf00      	nop
 8012594:	3750      	adds	r7, #80	; 0x50
 8012596:	46bd      	mov	sp, r7
 8012598:	bdb0      	pop	{r4, r5, r7, pc}
 801259a:	bf00      	nop
 801259c:	20006868 	.word	0x20006868
 80125a0:	20006848 	.word	0x20006848
 80125a4:	20006872 	.word	0x20006872
 80125a8:	0801ab24 	.word	0x0801ab24
 80125ac:	0801aecc 	.word	0x0801aecc
 80125b0:	0801ab70 	.word	0x0801ab70

080125b4 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 80125b4:	b480      	push	{r7}
 80125b6:	b083      	sub	sp, #12
 80125b8:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 80125ba:	4b15      	ldr	r3, [pc, #84]	; (8012610 <tcp_get_next_optbyte+0x5c>)
 80125bc:	881b      	ldrh	r3, [r3, #0]
 80125be:	1c5a      	adds	r2, r3, #1
 80125c0:	b291      	uxth	r1, r2
 80125c2:	4a13      	ldr	r2, [pc, #76]	; (8012610 <tcp_get_next_optbyte+0x5c>)
 80125c4:	8011      	strh	r1, [r2, #0]
 80125c6:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80125c8:	4b12      	ldr	r3, [pc, #72]	; (8012614 <tcp_get_next_optbyte+0x60>)
 80125ca:	681b      	ldr	r3, [r3, #0]
 80125cc:	2b00      	cmp	r3, #0
 80125ce:	d004      	beq.n	80125da <tcp_get_next_optbyte+0x26>
 80125d0:	4b11      	ldr	r3, [pc, #68]	; (8012618 <tcp_get_next_optbyte+0x64>)
 80125d2:	881b      	ldrh	r3, [r3, #0]
 80125d4:	88fa      	ldrh	r2, [r7, #6]
 80125d6:	429a      	cmp	r2, r3
 80125d8:	d208      	bcs.n	80125ec <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80125da:	4b10      	ldr	r3, [pc, #64]	; (801261c <tcp_get_next_optbyte+0x68>)
 80125dc:	681b      	ldr	r3, [r3, #0]
 80125de:	3314      	adds	r3, #20
 80125e0:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 80125e2:	88fb      	ldrh	r3, [r7, #6]
 80125e4:	683a      	ldr	r2, [r7, #0]
 80125e6:	4413      	add	r3, r2
 80125e8:	781b      	ldrb	r3, [r3, #0]
 80125ea:	e00b      	b.n	8012604 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80125ec:	88fb      	ldrh	r3, [r7, #6]
 80125ee:	b2da      	uxtb	r2, r3
 80125f0:	4b09      	ldr	r3, [pc, #36]	; (8012618 <tcp_get_next_optbyte+0x64>)
 80125f2:	881b      	ldrh	r3, [r3, #0]
 80125f4:	b2db      	uxtb	r3, r3
 80125f6:	1ad3      	subs	r3, r2, r3
 80125f8:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 80125fa:	4b06      	ldr	r3, [pc, #24]	; (8012614 <tcp_get_next_optbyte+0x60>)
 80125fc:	681a      	ldr	r2, [r3, #0]
 80125fe:	797b      	ldrb	r3, [r7, #5]
 8012600:	4413      	add	r3, r2
 8012602:	781b      	ldrb	r3, [r3, #0]
  }
}
 8012604:	4618      	mov	r0, r3
 8012606:	370c      	adds	r7, #12
 8012608:	46bd      	mov	sp, r7
 801260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801260e:	4770      	bx	lr
 8012610:	20006864 	.word	0x20006864
 8012614:	20006860 	.word	0x20006860
 8012618:	2000685e 	.word	0x2000685e
 801261c:	20006858 	.word	0x20006858

08012620 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8012620:	b580      	push	{r7, lr}
 8012622:	b084      	sub	sp, #16
 8012624:	af00      	add	r7, sp, #0
 8012626:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8012628:	687b      	ldr	r3, [r7, #4]
 801262a:	2b00      	cmp	r3, #0
 801262c:	d106      	bne.n	801263c <tcp_parseopt+0x1c>
 801262e:	4b32      	ldr	r3, [pc, #200]	; (80126f8 <tcp_parseopt+0xd8>)
 8012630:	f240 727d 	movw	r2, #1917	; 0x77d
 8012634:	4931      	ldr	r1, [pc, #196]	; (80126fc <tcp_parseopt+0xdc>)
 8012636:	4832      	ldr	r0, [pc, #200]	; (8012700 <tcp_parseopt+0xe0>)
 8012638:	f005 fc7c 	bl	8017f34 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 801263c:	4b31      	ldr	r3, [pc, #196]	; (8012704 <tcp_parseopt+0xe4>)
 801263e:	881b      	ldrh	r3, [r3, #0]
 8012640:	2b00      	cmp	r3, #0
 8012642:	d055      	beq.n	80126f0 <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8012644:	4b30      	ldr	r3, [pc, #192]	; (8012708 <tcp_parseopt+0xe8>)
 8012646:	2200      	movs	r2, #0
 8012648:	801a      	strh	r2, [r3, #0]
 801264a:	e045      	b.n	80126d8 <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 801264c:	f7ff ffb2 	bl	80125b4 <tcp_get_next_optbyte>
 8012650:	4603      	mov	r3, r0
 8012652:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8012654:	7bfb      	ldrb	r3, [r7, #15]
 8012656:	2b02      	cmp	r3, #2
 8012658:	d006      	beq.n	8012668 <tcp_parseopt+0x48>
 801265a:	2b02      	cmp	r3, #2
 801265c:	dc2b      	bgt.n	80126b6 <tcp_parseopt+0x96>
 801265e:	2b00      	cmp	r3, #0
 8012660:	d041      	beq.n	80126e6 <tcp_parseopt+0xc6>
 8012662:	2b01      	cmp	r3, #1
 8012664:	d127      	bne.n	80126b6 <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 8012666:	e037      	b.n	80126d8 <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8012668:	f7ff ffa4 	bl	80125b4 <tcp_get_next_optbyte>
 801266c:	4603      	mov	r3, r0
 801266e:	2b04      	cmp	r3, #4
 8012670:	d13b      	bne.n	80126ea <tcp_parseopt+0xca>
 8012672:	4b25      	ldr	r3, [pc, #148]	; (8012708 <tcp_parseopt+0xe8>)
 8012674:	881b      	ldrh	r3, [r3, #0]
 8012676:	3301      	adds	r3, #1
 8012678:	4a22      	ldr	r2, [pc, #136]	; (8012704 <tcp_parseopt+0xe4>)
 801267a:	8812      	ldrh	r2, [r2, #0]
 801267c:	4293      	cmp	r3, r2
 801267e:	da34      	bge.n	80126ea <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8012680:	f7ff ff98 	bl	80125b4 <tcp_get_next_optbyte>
 8012684:	4603      	mov	r3, r0
 8012686:	b29b      	uxth	r3, r3
 8012688:	021b      	lsls	r3, r3, #8
 801268a:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 801268c:	f7ff ff92 	bl	80125b4 <tcp_get_next_optbyte>
 8012690:	4603      	mov	r3, r0
 8012692:	b29a      	uxth	r2, r3
 8012694:	89bb      	ldrh	r3, [r7, #12]
 8012696:	4313      	orrs	r3, r2
 8012698:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801269a:	89bb      	ldrh	r3, [r7, #12]
 801269c:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 80126a0:	d804      	bhi.n	80126ac <tcp_parseopt+0x8c>
 80126a2:	89bb      	ldrh	r3, [r7, #12]
 80126a4:	2b00      	cmp	r3, #0
 80126a6:	d001      	beq.n	80126ac <tcp_parseopt+0x8c>
 80126a8:	89ba      	ldrh	r2, [r7, #12]
 80126aa:	e001      	b.n	80126b0 <tcp_parseopt+0x90>
 80126ac:	f44f 7206 	mov.w	r2, #536	; 0x218
 80126b0:	687b      	ldr	r3, [r7, #4]
 80126b2:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 80126b4:	e010      	b.n	80126d8 <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 80126b6:	f7ff ff7d 	bl	80125b4 <tcp_get_next_optbyte>
 80126ba:	4603      	mov	r3, r0
 80126bc:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 80126be:	7afb      	ldrb	r3, [r7, #11]
 80126c0:	2b01      	cmp	r3, #1
 80126c2:	d914      	bls.n	80126ee <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 80126c4:	7afb      	ldrb	r3, [r7, #11]
 80126c6:	b29a      	uxth	r2, r3
 80126c8:	4b0f      	ldr	r3, [pc, #60]	; (8012708 <tcp_parseopt+0xe8>)
 80126ca:	881b      	ldrh	r3, [r3, #0]
 80126cc:	4413      	add	r3, r2
 80126ce:	b29b      	uxth	r3, r3
 80126d0:	3b02      	subs	r3, #2
 80126d2:	b29a      	uxth	r2, r3
 80126d4:	4b0c      	ldr	r3, [pc, #48]	; (8012708 <tcp_parseopt+0xe8>)
 80126d6:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80126d8:	4b0b      	ldr	r3, [pc, #44]	; (8012708 <tcp_parseopt+0xe8>)
 80126da:	881a      	ldrh	r2, [r3, #0]
 80126dc:	4b09      	ldr	r3, [pc, #36]	; (8012704 <tcp_parseopt+0xe4>)
 80126de:	881b      	ldrh	r3, [r3, #0]
 80126e0:	429a      	cmp	r2, r3
 80126e2:	d3b3      	bcc.n	801264c <tcp_parseopt+0x2c>
 80126e4:	e004      	b.n	80126f0 <tcp_parseopt+0xd0>
          return;
 80126e6:	bf00      	nop
 80126e8:	e002      	b.n	80126f0 <tcp_parseopt+0xd0>
            return;
 80126ea:	bf00      	nop
 80126ec:	e000      	b.n	80126f0 <tcp_parseopt+0xd0>
            return;
 80126ee:	bf00      	nop
      }
    }
  }
}
 80126f0:	3710      	adds	r7, #16
 80126f2:	46bd      	mov	sp, r7
 80126f4:	bd80      	pop	{r7, pc}
 80126f6:	bf00      	nop
 80126f8:	0801ab24 	.word	0x0801ab24
 80126fc:	0801af88 	.word	0x0801af88
 8012700:	0801ab70 	.word	0x0801ab70
 8012704:	2000685c 	.word	0x2000685c
 8012708:	20006864 	.word	0x20006864

0801270c <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 801270c:	b480      	push	{r7}
 801270e:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8012710:	4b05      	ldr	r3, [pc, #20]	; (8012728 <tcp_trigger_input_pcb_close+0x1c>)
 8012712:	781b      	ldrb	r3, [r3, #0]
 8012714:	f043 0310 	orr.w	r3, r3, #16
 8012718:	b2da      	uxtb	r2, r3
 801271a:	4b03      	ldr	r3, [pc, #12]	; (8012728 <tcp_trigger_input_pcb_close+0x1c>)
 801271c:	701a      	strb	r2, [r3, #0]
}
 801271e:	bf00      	nop
 8012720:	46bd      	mov	sp, r7
 8012722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012726:	4770      	bx	lr
 8012728:	20006875 	.word	0x20006875

0801272c <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 801272c:	b580      	push	{r7, lr}
 801272e:	b084      	sub	sp, #16
 8012730:	af00      	add	r7, sp, #0
 8012732:	60f8      	str	r0, [r7, #12]
 8012734:	60b9      	str	r1, [r7, #8]
 8012736:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8012738:	68fb      	ldr	r3, [r7, #12]
 801273a:	2b00      	cmp	r3, #0
 801273c:	d00a      	beq.n	8012754 <tcp_route+0x28>
 801273e:	68fb      	ldr	r3, [r7, #12]
 8012740:	7a1b      	ldrb	r3, [r3, #8]
 8012742:	2b00      	cmp	r3, #0
 8012744:	d006      	beq.n	8012754 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8012746:	68fb      	ldr	r3, [r7, #12]
 8012748:	7a1b      	ldrb	r3, [r3, #8]
 801274a:	4618      	mov	r0, r3
 801274c:	f7fb f90c 	bl	800d968 <netif_get_by_index>
 8012750:	4603      	mov	r3, r0
 8012752:	e003      	b.n	801275c <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8012754:	6878      	ldr	r0, [r7, #4]
 8012756:	f003 fe35 	bl	80163c4 <ip4_route>
 801275a:	4603      	mov	r3, r0
  }
}
 801275c:	4618      	mov	r0, r3
 801275e:	3710      	adds	r7, #16
 8012760:	46bd      	mov	sp, r7
 8012762:	bd80      	pop	{r7, pc}

08012764 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8012764:	b590      	push	{r4, r7, lr}
 8012766:	b087      	sub	sp, #28
 8012768:	af00      	add	r7, sp, #0
 801276a:	60f8      	str	r0, [r7, #12]
 801276c:	60b9      	str	r1, [r7, #8]
 801276e:	603b      	str	r3, [r7, #0]
 8012770:	4613      	mov	r3, r2
 8012772:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8012774:	68fb      	ldr	r3, [r7, #12]
 8012776:	2b00      	cmp	r3, #0
 8012778:	d105      	bne.n	8012786 <tcp_create_segment+0x22>
 801277a:	4b44      	ldr	r3, [pc, #272]	; (801288c <tcp_create_segment+0x128>)
 801277c:	22a3      	movs	r2, #163	; 0xa3
 801277e:	4944      	ldr	r1, [pc, #272]	; (8012890 <tcp_create_segment+0x12c>)
 8012780:	4844      	ldr	r0, [pc, #272]	; (8012894 <tcp_create_segment+0x130>)
 8012782:	f005 fbd7 	bl	8017f34 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8012786:	68bb      	ldr	r3, [r7, #8]
 8012788:	2b00      	cmp	r3, #0
 801278a:	d105      	bne.n	8012798 <tcp_create_segment+0x34>
 801278c:	4b3f      	ldr	r3, [pc, #252]	; (801288c <tcp_create_segment+0x128>)
 801278e:	22a4      	movs	r2, #164	; 0xa4
 8012790:	4941      	ldr	r1, [pc, #260]	; (8012898 <tcp_create_segment+0x134>)
 8012792:	4840      	ldr	r0, [pc, #256]	; (8012894 <tcp_create_segment+0x130>)
 8012794:	f005 fbce 	bl	8017f34 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8012798:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801279c:	009b      	lsls	r3, r3, #2
 801279e:	b2db      	uxtb	r3, r3
 80127a0:	f003 0304 	and.w	r3, r3, #4
 80127a4:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 80127a6:	2003      	movs	r0, #3
 80127a8:	f7fa fdda 	bl	800d360 <memp_malloc>
 80127ac:	6138      	str	r0, [r7, #16]
 80127ae:	693b      	ldr	r3, [r7, #16]
 80127b0:	2b00      	cmp	r3, #0
 80127b2:	d104      	bne.n	80127be <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 80127b4:	68b8      	ldr	r0, [r7, #8]
 80127b6:	f7fb fc65 	bl	800e084 <pbuf_free>
    return NULL;
 80127ba:	2300      	movs	r3, #0
 80127bc:	e061      	b.n	8012882 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 80127be:	693b      	ldr	r3, [r7, #16]
 80127c0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80127c4:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 80127c6:	693b      	ldr	r3, [r7, #16]
 80127c8:	2200      	movs	r2, #0
 80127ca:	601a      	str	r2, [r3, #0]
  seg->p = p;
 80127cc:	693b      	ldr	r3, [r7, #16]
 80127ce:	68ba      	ldr	r2, [r7, #8]
 80127d0:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 80127d2:	68bb      	ldr	r3, [r7, #8]
 80127d4:	891a      	ldrh	r2, [r3, #8]
 80127d6:	7dfb      	ldrb	r3, [r7, #23]
 80127d8:	b29b      	uxth	r3, r3
 80127da:	429a      	cmp	r2, r3
 80127dc:	d205      	bcs.n	80127ea <tcp_create_segment+0x86>
 80127de:	4b2b      	ldr	r3, [pc, #172]	; (801288c <tcp_create_segment+0x128>)
 80127e0:	22b0      	movs	r2, #176	; 0xb0
 80127e2:	492e      	ldr	r1, [pc, #184]	; (801289c <tcp_create_segment+0x138>)
 80127e4:	482b      	ldr	r0, [pc, #172]	; (8012894 <tcp_create_segment+0x130>)
 80127e6:	f005 fba5 	bl	8017f34 <iprintf>
  seg->len = p->tot_len - optlen;
 80127ea:	68bb      	ldr	r3, [r7, #8]
 80127ec:	891a      	ldrh	r2, [r3, #8]
 80127ee:	7dfb      	ldrb	r3, [r7, #23]
 80127f0:	b29b      	uxth	r3, r3
 80127f2:	1ad3      	subs	r3, r2, r3
 80127f4:	b29a      	uxth	r2, r3
 80127f6:	693b      	ldr	r3, [r7, #16]
 80127f8:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 80127fa:	2114      	movs	r1, #20
 80127fc:	68b8      	ldr	r0, [r7, #8]
 80127fe:	f7fb fbab 	bl	800df58 <pbuf_add_header>
 8012802:	4603      	mov	r3, r0
 8012804:	2b00      	cmp	r3, #0
 8012806:	d004      	beq.n	8012812 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8012808:	6938      	ldr	r0, [r7, #16]
 801280a:	f7fd f804 	bl	800f816 <tcp_seg_free>
    return NULL;
 801280e:	2300      	movs	r3, #0
 8012810:	e037      	b.n	8012882 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8012812:	693b      	ldr	r3, [r7, #16]
 8012814:	685b      	ldr	r3, [r3, #4]
 8012816:	685a      	ldr	r2, [r3, #4]
 8012818:	693b      	ldr	r3, [r7, #16]
 801281a:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801281c:	68fb      	ldr	r3, [r7, #12]
 801281e:	8ada      	ldrh	r2, [r3, #22]
 8012820:	693b      	ldr	r3, [r7, #16]
 8012822:	68dc      	ldr	r4, [r3, #12]
 8012824:	4610      	mov	r0, r2
 8012826:	f7fa f8e5 	bl	800c9f4 <lwip_htons>
 801282a:	4603      	mov	r3, r0
 801282c:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801282e:	68fb      	ldr	r3, [r7, #12]
 8012830:	8b1a      	ldrh	r2, [r3, #24]
 8012832:	693b      	ldr	r3, [r7, #16]
 8012834:	68dc      	ldr	r4, [r3, #12]
 8012836:	4610      	mov	r0, r2
 8012838:	f7fa f8dc 	bl	800c9f4 <lwip_htons>
 801283c:	4603      	mov	r3, r0
 801283e:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8012840:	693b      	ldr	r3, [r7, #16]
 8012842:	68dc      	ldr	r4, [r3, #12]
 8012844:	6838      	ldr	r0, [r7, #0]
 8012846:	f7fa f8ea 	bl	800ca1e <lwip_htonl>
 801284a:	4603      	mov	r3, r0
 801284c:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801284e:	7dfb      	ldrb	r3, [r7, #23]
 8012850:	089b      	lsrs	r3, r3, #2
 8012852:	b2db      	uxtb	r3, r3
 8012854:	b29b      	uxth	r3, r3
 8012856:	3305      	adds	r3, #5
 8012858:	b29b      	uxth	r3, r3
 801285a:	031b      	lsls	r3, r3, #12
 801285c:	b29a      	uxth	r2, r3
 801285e:	79fb      	ldrb	r3, [r7, #7]
 8012860:	b29b      	uxth	r3, r3
 8012862:	4313      	orrs	r3, r2
 8012864:	b29a      	uxth	r2, r3
 8012866:	693b      	ldr	r3, [r7, #16]
 8012868:	68dc      	ldr	r4, [r3, #12]
 801286a:	4610      	mov	r0, r2
 801286c:	f7fa f8c2 	bl	800c9f4 <lwip_htons>
 8012870:	4603      	mov	r3, r0
 8012872:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8012874:	693b      	ldr	r3, [r7, #16]
 8012876:	68db      	ldr	r3, [r3, #12]
 8012878:	2200      	movs	r2, #0
 801287a:	749a      	strb	r2, [r3, #18]
 801287c:	2200      	movs	r2, #0
 801287e:	74da      	strb	r2, [r3, #19]
  return seg;
 8012880:	693b      	ldr	r3, [r7, #16]
}
 8012882:	4618      	mov	r0, r3
 8012884:	371c      	adds	r7, #28
 8012886:	46bd      	mov	sp, r7
 8012888:	bd90      	pop	{r4, r7, pc}
 801288a:	bf00      	nop
 801288c:	0801afa4 	.word	0x0801afa4
 8012890:	0801afd8 	.word	0x0801afd8
 8012894:	0801aff8 	.word	0x0801aff8
 8012898:	0801b020 	.word	0x0801b020
 801289c:	0801b044 	.word	0x0801b044

080128a0 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 80128a0:	b580      	push	{r7, lr}
 80128a2:	b086      	sub	sp, #24
 80128a4:	af00      	add	r7, sp, #0
 80128a6:	607b      	str	r3, [r7, #4]
 80128a8:	4603      	mov	r3, r0
 80128aa:	73fb      	strb	r3, [r7, #15]
 80128ac:	460b      	mov	r3, r1
 80128ae:	81bb      	strh	r3, [r7, #12]
 80128b0:	4613      	mov	r3, r2
 80128b2:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 80128b4:	89bb      	ldrh	r3, [r7, #12]
 80128b6:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	d105      	bne.n	80128ca <tcp_pbuf_prealloc+0x2a>
 80128be:	4b30      	ldr	r3, [pc, #192]	; (8012980 <tcp_pbuf_prealloc+0xe0>)
 80128c0:	22e8      	movs	r2, #232	; 0xe8
 80128c2:	4930      	ldr	r1, [pc, #192]	; (8012984 <tcp_pbuf_prealloc+0xe4>)
 80128c4:	4830      	ldr	r0, [pc, #192]	; (8012988 <tcp_pbuf_prealloc+0xe8>)
 80128c6:	f005 fb35 	bl	8017f34 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 80128ca:	6a3b      	ldr	r3, [r7, #32]
 80128cc:	2b00      	cmp	r3, #0
 80128ce:	d105      	bne.n	80128dc <tcp_pbuf_prealloc+0x3c>
 80128d0:	4b2b      	ldr	r3, [pc, #172]	; (8012980 <tcp_pbuf_prealloc+0xe0>)
 80128d2:	22e9      	movs	r2, #233	; 0xe9
 80128d4:	492d      	ldr	r1, [pc, #180]	; (801298c <tcp_pbuf_prealloc+0xec>)
 80128d6:	482c      	ldr	r0, [pc, #176]	; (8012988 <tcp_pbuf_prealloc+0xe8>)
 80128d8:	f005 fb2c 	bl	8017f34 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 80128dc:	89ba      	ldrh	r2, [r7, #12]
 80128de:	897b      	ldrh	r3, [r7, #10]
 80128e0:	429a      	cmp	r2, r3
 80128e2:	d221      	bcs.n	8012928 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80128e4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80128e8:	f003 0302 	and.w	r3, r3, #2
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	d111      	bne.n	8012914 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 80128f0:	6a3b      	ldr	r3, [r7, #32]
 80128f2:	8b5b      	ldrh	r3, [r3, #26]
 80128f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80128f8:	2b00      	cmp	r3, #0
 80128fa:	d115      	bne.n	8012928 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 80128fc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8012900:	2b00      	cmp	r3, #0
 8012902:	d007      	beq.n	8012914 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 8012904:	6a3b      	ldr	r3, [r7, #32]
 8012906:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 8012908:	2b00      	cmp	r3, #0
 801290a:	d103      	bne.n	8012914 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 801290c:	6a3b      	ldr	r3, [r7, #32]
 801290e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 8012910:	2b00      	cmp	r3, #0
 8012912:	d009      	beq.n	8012928 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8012914:	89bb      	ldrh	r3, [r7, #12]
 8012916:	f203 231b 	addw	r3, r3, #539	; 0x21b
 801291a:	f023 0203 	bic.w	r2, r3, #3
 801291e:	897b      	ldrh	r3, [r7, #10]
 8012920:	4293      	cmp	r3, r2
 8012922:	bf28      	it	cs
 8012924:	4613      	movcs	r3, r2
 8012926:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8012928:	8af9      	ldrh	r1, [r7, #22]
 801292a:	7bfb      	ldrb	r3, [r7, #15]
 801292c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8012930:	4618      	mov	r0, r3
 8012932:	f7fb f8c3 	bl	800dabc <pbuf_alloc>
 8012936:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8012938:	693b      	ldr	r3, [r7, #16]
 801293a:	2b00      	cmp	r3, #0
 801293c:	d101      	bne.n	8012942 <tcp_pbuf_prealloc+0xa2>
    return NULL;
 801293e:	2300      	movs	r3, #0
 8012940:	e019      	b.n	8012976 <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8012942:	693b      	ldr	r3, [r7, #16]
 8012944:	681b      	ldr	r3, [r3, #0]
 8012946:	2b00      	cmp	r3, #0
 8012948:	d006      	beq.n	8012958 <tcp_pbuf_prealloc+0xb8>
 801294a:	4b0d      	ldr	r3, [pc, #52]	; (8012980 <tcp_pbuf_prealloc+0xe0>)
 801294c:	f240 120b 	movw	r2, #267	; 0x10b
 8012950:	490f      	ldr	r1, [pc, #60]	; (8012990 <tcp_pbuf_prealloc+0xf0>)
 8012952:	480d      	ldr	r0, [pc, #52]	; (8012988 <tcp_pbuf_prealloc+0xe8>)
 8012954:	f005 faee 	bl	8017f34 <iprintf>
  *oversize = p->len - length;
 8012958:	693b      	ldr	r3, [r7, #16]
 801295a:	895a      	ldrh	r2, [r3, #10]
 801295c:	89bb      	ldrh	r3, [r7, #12]
 801295e:	1ad3      	subs	r3, r2, r3
 8012960:	b29a      	uxth	r2, r3
 8012962:	687b      	ldr	r3, [r7, #4]
 8012964:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8012966:	693b      	ldr	r3, [r7, #16]
 8012968:	89ba      	ldrh	r2, [r7, #12]
 801296a:	811a      	strh	r2, [r3, #8]
 801296c:	693b      	ldr	r3, [r7, #16]
 801296e:	891a      	ldrh	r2, [r3, #8]
 8012970:	693b      	ldr	r3, [r7, #16]
 8012972:	815a      	strh	r2, [r3, #10]
  return p;
 8012974:	693b      	ldr	r3, [r7, #16]
}
 8012976:	4618      	mov	r0, r3
 8012978:	3718      	adds	r7, #24
 801297a:	46bd      	mov	sp, r7
 801297c:	bd80      	pop	{r7, pc}
 801297e:	bf00      	nop
 8012980:	0801afa4 	.word	0x0801afa4
 8012984:	0801b05c 	.word	0x0801b05c
 8012988:	0801aff8 	.word	0x0801aff8
 801298c:	0801b080 	.word	0x0801b080
 8012990:	0801b0a0 	.word	0x0801b0a0

08012994 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8012994:	b580      	push	{r7, lr}
 8012996:	b082      	sub	sp, #8
 8012998:	af00      	add	r7, sp, #0
 801299a:	6078      	str	r0, [r7, #4]
 801299c:	460b      	mov	r3, r1
 801299e:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 80129a0:	687b      	ldr	r3, [r7, #4]
 80129a2:	2b00      	cmp	r3, #0
 80129a4:	d106      	bne.n	80129b4 <tcp_write_checks+0x20>
 80129a6:	4b33      	ldr	r3, [pc, #204]	; (8012a74 <tcp_write_checks+0xe0>)
 80129a8:	f240 1233 	movw	r2, #307	; 0x133
 80129ac:	4932      	ldr	r1, [pc, #200]	; (8012a78 <tcp_write_checks+0xe4>)
 80129ae:	4833      	ldr	r0, [pc, #204]	; (8012a7c <tcp_write_checks+0xe8>)
 80129b0:	f005 fac0 	bl	8017f34 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	7d1b      	ldrb	r3, [r3, #20]
 80129b8:	2b04      	cmp	r3, #4
 80129ba:	d00e      	beq.n	80129da <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 80129c0:	2b07      	cmp	r3, #7
 80129c2:	d00a      	beq.n	80129da <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 80129c8:	2b02      	cmp	r3, #2
 80129ca:	d006      	beq.n	80129da <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 80129cc:	687b      	ldr	r3, [r7, #4]
 80129ce:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 80129d0:	2b03      	cmp	r3, #3
 80129d2:	d002      	beq.n	80129da <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 80129d4:	f06f 030a 	mvn.w	r3, #10
 80129d8:	e048      	b.n	8012a6c <tcp_write_checks+0xd8>
  } else if (len == 0) {
 80129da:	887b      	ldrh	r3, [r7, #2]
 80129dc:	2b00      	cmp	r3, #0
 80129de:	d101      	bne.n	80129e4 <tcp_write_checks+0x50>
    return ERR_OK;
 80129e0:	2300      	movs	r3, #0
 80129e2:	e043      	b.n	8012a6c <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80129ea:	887a      	ldrh	r2, [r7, #2]
 80129ec:	429a      	cmp	r2, r3
 80129ee:	d909      	bls.n	8012a04 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	8b5b      	ldrh	r3, [r3, #26]
 80129f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80129f8:	b29a      	uxth	r2, r3
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 80129fe:	f04f 33ff 	mov.w	r3, #4294967295
 8012a02:	e033      	b.n	8012a6c <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8012a04:	687b      	ldr	r3, [r7, #4]
 8012a06:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8012a0a:	2b08      	cmp	r3, #8
 8012a0c:	d909      	bls.n	8012a22 <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8012a0e:	687b      	ldr	r3, [r7, #4]
 8012a10:	8b5b      	ldrh	r3, [r3, #26]
 8012a12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012a16:	b29a      	uxth	r2, r3
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8012a1c:	f04f 33ff 	mov.w	r3, #4294967295
 8012a20:	e024      	b.n	8012a6c <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 8012a22:	687b      	ldr	r3, [r7, #4]
 8012a24:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8012a28:	2b00      	cmp	r3, #0
 8012a2a:	d00f      	beq.n	8012a4c <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8012a2c:	687b      	ldr	r3, [r7, #4]
 8012a2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012a30:	2b00      	cmp	r3, #0
 8012a32:	d11a      	bne.n	8012a6a <tcp_write_checks+0xd6>
 8012a34:	687b      	ldr	r3, [r7, #4]
 8012a36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012a38:	2b00      	cmp	r3, #0
 8012a3a:	d116      	bne.n	8012a6a <tcp_write_checks+0xd6>
 8012a3c:	4b0d      	ldr	r3, [pc, #52]	; (8012a74 <tcp_write_checks+0xe0>)
 8012a3e:	f240 1255 	movw	r2, #341	; 0x155
 8012a42:	490f      	ldr	r1, [pc, #60]	; (8012a80 <tcp_write_checks+0xec>)
 8012a44:	480d      	ldr	r0, [pc, #52]	; (8012a7c <tcp_write_checks+0xe8>)
 8012a46:	f005 fa75 	bl	8017f34 <iprintf>
 8012a4a:	e00e      	b.n	8012a6a <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8012a4c:	687b      	ldr	r3, [r7, #4]
 8012a4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012a50:	2b00      	cmp	r3, #0
 8012a52:	d103      	bne.n	8012a5c <tcp_write_checks+0xc8>
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012a58:	2b00      	cmp	r3, #0
 8012a5a:	d006      	beq.n	8012a6a <tcp_write_checks+0xd6>
 8012a5c:	4b05      	ldr	r3, [pc, #20]	; (8012a74 <tcp_write_checks+0xe0>)
 8012a5e:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8012a62:	4908      	ldr	r1, [pc, #32]	; (8012a84 <tcp_write_checks+0xf0>)
 8012a64:	4805      	ldr	r0, [pc, #20]	; (8012a7c <tcp_write_checks+0xe8>)
 8012a66:	f005 fa65 	bl	8017f34 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8012a6a:	2300      	movs	r3, #0
}
 8012a6c:	4618      	mov	r0, r3
 8012a6e:	3708      	adds	r7, #8
 8012a70:	46bd      	mov	sp, r7
 8012a72:	bd80      	pop	{r7, pc}
 8012a74:	0801afa4 	.word	0x0801afa4
 8012a78:	0801b0b4 	.word	0x0801b0b4
 8012a7c:	0801aff8 	.word	0x0801aff8
 8012a80:	0801b0d4 	.word	0x0801b0d4
 8012a84:	0801b110 	.word	0x0801b110

08012a88 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8012a88:	b590      	push	{r4, r7, lr}
 8012a8a:	b09b      	sub	sp, #108	; 0x6c
 8012a8c:	af04      	add	r7, sp, #16
 8012a8e:	60f8      	str	r0, [r7, #12]
 8012a90:	60b9      	str	r1, [r7, #8]
 8012a92:	4611      	mov	r1, r2
 8012a94:	461a      	mov	r2, r3
 8012a96:	460b      	mov	r3, r1
 8012a98:	80fb      	strh	r3, [r7, #6]
 8012a9a:	4613      	mov	r3, r2
 8012a9c:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8012a9e:	2300      	movs	r3, #0
 8012aa0:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8012aa2:	2300      	movs	r3, #0
 8012aa4:	653b      	str	r3, [r7, #80]	; 0x50
 8012aa6:	2300      	movs	r3, #0
 8012aa8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8012aaa:	2300      	movs	r3, #0
 8012aac:	64bb      	str	r3, [r7, #72]	; 0x48
 8012aae:	2300      	movs	r3, #0
 8012ab0:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8012ab2:	2300      	movs	r3, #0
 8012ab4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8012ab8:	2300      	movs	r3, #0
 8012aba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8012abe:	2300      	movs	r3, #0
 8012ac0:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8012ac2:	2300      	movs	r3, #0
 8012ac4:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8012ac6:	2300      	movs	r3, #0
 8012ac8:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 8012aca:	68fb      	ldr	r3, [r7, #12]
 8012acc:	2b00      	cmp	r3, #0
 8012ace:	d109      	bne.n	8012ae4 <tcp_write+0x5c>
 8012ad0:	4ba4      	ldr	r3, [pc, #656]	; (8012d64 <tcp_write+0x2dc>)
 8012ad2:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 8012ad6:	49a4      	ldr	r1, [pc, #656]	; (8012d68 <tcp_write+0x2e0>)
 8012ad8:	48a4      	ldr	r0, [pc, #656]	; (8012d6c <tcp_write+0x2e4>)
 8012ada:	f005 fa2b 	bl	8017f34 <iprintf>
 8012ade:	f06f 030f 	mvn.w	r3, #15
 8012ae2:	e32a      	b.n	801313a <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 8012ae4:	68fb      	ldr	r3, [r7, #12]
 8012ae6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8012aea:	085b      	lsrs	r3, r3, #1
 8012aec:	b29a      	uxth	r2, r3
 8012aee:	68fb      	ldr	r3, [r7, #12]
 8012af0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012af2:	4293      	cmp	r3, r2
 8012af4:	bf28      	it	cs
 8012af6:	4613      	movcs	r3, r2
 8012af8:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8012afa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012afc:	2b00      	cmp	r3, #0
 8012afe:	d102      	bne.n	8012b06 <tcp_write+0x7e>
 8012b00:	68fb      	ldr	r3, [r7, #12]
 8012b02:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012b04:	e000      	b.n	8012b08 <tcp_write+0x80>
 8012b06:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012b08:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8012b0a:	68bb      	ldr	r3, [r7, #8]
 8012b0c:	2b00      	cmp	r3, #0
 8012b0e:	d109      	bne.n	8012b24 <tcp_write+0x9c>
 8012b10:	4b94      	ldr	r3, [pc, #592]	; (8012d64 <tcp_write+0x2dc>)
 8012b12:	f240 12ad 	movw	r2, #429	; 0x1ad
 8012b16:	4996      	ldr	r1, [pc, #600]	; (8012d70 <tcp_write+0x2e8>)
 8012b18:	4894      	ldr	r0, [pc, #592]	; (8012d6c <tcp_write+0x2e4>)
 8012b1a:	f005 fa0b 	bl	8017f34 <iprintf>
 8012b1e:	f06f 030f 	mvn.w	r3, #15
 8012b22:	e30a      	b.n	801313a <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8012b24:	88fb      	ldrh	r3, [r7, #6]
 8012b26:	4619      	mov	r1, r3
 8012b28:	68f8      	ldr	r0, [r7, #12]
 8012b2a:	f7ff ff33 	bl	8012994 <tcp_write_checks>
 8012b2e:	4603      	mov	r3, r0
 8012b30:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 8012b34:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8012b38:	2b00      	cmp	r3, #0
 8012b3a:	d002      	beq.n	8012b42 <tcp_write+0xba>
    return err;
 8012b3c:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8012b40:	e2fb      	b.n	801313a <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 8012b42:	68fb      	ldr	r3, [r7, #12]
 8012b44:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8012b48:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012b4c:	2300      	movs	r3, #0
 8012b4e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8012b52:	68fb      	ldr	r3, [r7, #12]
 8012b54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012b56:	2b00      	cmp	r3, #0
 8012b58:	f000 80f6 	beq.w	8012d48 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8012b5c:	68fb      	ldr	r3, [r7, #12]
 8012b5e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012b60:	653b      	str	r3, [r7, #80]	; 0x50
 8012b62:	e002      	b.n	8012b6a <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8012b64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012b66:	681b      	ldr	r3, [r3, #0]
 8012b68:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8012b6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012b6c:	681b      	ldr	r3, [r3, #0]
 8012b6e:	2b00      	cmp	r3, #0
 8012b70:	d1f8      	bne.n	8012b64 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8012b72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012b74:	7a9b      	ldrb	r3, [r3, #10]
 8012b76:	009b      	lsls	r3, r3, #2
 8012b78:	b29b      	uxth	r3, r3
 8012b7a:	f003 0304 	and.w	r3, r3, #4
 8012b7e:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8012b80:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8012b82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012b84:	891b      	ldrh	r3, [r3, #8]
 8012b86:	4619      	mov	r1, r3
 8012b88:	8c3b      	ldrh	r3, [r7, #32]
 8012b8a:	440b      	add	r3, r1
 8012b8c:	429a      	cmp	r2, r3
 8012b8e:	da06      	bge.n	8012b9e <tcp_write+0x116>
 8012b90:	4b74      	ldr	r3, [pc, #464]	; (8012d64 <tcp_write+0x2dc>)
 8012b92:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8012b96:	4977      	ldr	r1, [pc, #476]	; (8012d74 <tcp_write+0x2ec>)
 8012b98:	4874      	ldr	r0, [pc, #464]	; (8012d6c <tcp_write+0x2e4>)
 8012b9a:	f005 f9cb 	bl	8017f34 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8012b9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012ba0:	891a      	ldrh	r2, [r3, #8]
 8012ba2:	8c3b      	ldrh	r3, [r7, #32]
 8012ba4:	4413      	add	r3, r2
 8012ba6:	b29b      	uxth	r3, r3
 8012ba8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8012baa:	1ad3      	subs	r3, r2, r3
 8012bac:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8012bae:	68fb      	ldr	r3, [r7, #12]
 8012bb0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8012bb4:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8012bb6:	8a7b      	ldrh	r3, [r7, #18]
 8012bb8:	2b00      	cmp	r3, #0
 8012bba:	d026      	beq.n	8012c0a <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8012bbc:	8a7b      	ldrh	r3, [r7, #18]
 8012bbe:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8012bc0:	429a      	cmp	r2, r3
 8012bc2:	d206      	bcs.n	8012bd2 <tcp_write+0x14a>
 8012bc4:	4b67      	ldr	r3, [pc, #412]	; (8012d64 <tcp_write+0x2dc>)
 8012bc6:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 8012bca:	496b      	ldr	r1, [pc, #428]	; (8012d78 <tcp_write+0x2f0>)
 8012bcc:	4867      	ldr	r0, [pc, #412]	; (8012d6c <tcp_write+0x2e4>)
 8012bce:	f005 f9b1 	bl	8017f34 <iprintf>
      seg = last_unsent;
 8012bd2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012bd4:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8012bd6:	8a7b      	ldrh	r3, [r7, #18]
 8012bd8:	88fa      	ldrh	r2, [r7, #6]
 8012bda:	4293      	cmp	r3, r2
 8012bdc:	bf28      	it	cs
 8012bde:	4613      	movcs	r3, r2
 8012be0:	b29b      	uxth	r3, r3
 8012be2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8012be4:	4293      	cmp	r3, r2
 8012be6:	bf28      	it	cs
 8012be8:	4613      	movcs	r3, r2
 8012bea:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 8012bec:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8012bf0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8012bf2:	4413      	add	r3, r2
 8012bf4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 8012bf8:	8a7a      	ldrh	r2, [r7, #18]
 8012bfa:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8012bfc:	1ad3      	subs	r3, r2, r3
 8012bfe:	b29b      	uxth	r3, r3
 8012c00:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8012c02:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8012c04:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8012c06:	1ad3      	subs	r3, r2, r3
 8012c08:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8012c0a:	8a7b      	ldrh	r3, [r7, #18]
 8012c0c:	2b00      	cmp	r3, #0
 8012c0e:	d00b      	beq.n	8012c28 <tcp_write+0x1a0>
 8012c10:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8012c14:	88fb      	ldrh	r3, [r7, #6]
 8012c16:	429a      	cmp	r2, r3
 8012c18:	d006      	beq.n	8012c28 <tcp_write+0x1a0>
 8012c1a:	4b52      	ldr	r3, [pc, #328]	; (8012d64 <tcp_write+0x2dc>)
 8012c1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8012c20:	4956      	ldr	r1, [pc, #344]	; (8012d7c <tcp_write+0x2f4>)
 8012c22:	4852      	ldr	r0, [pc, #328]	; (8012d6c <tcp_write+0x2e4>)
 8012c24:	f005 f986 	bl	8017f34 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8012c28:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8012c2c:	88fb      	ldrh	r3, [r7, #6]
 8012c2e:	429a      	cmp	r2, r3
 8012c30:	f080 8167 	bcs.w	8012f02 <tcp_write+0x47a>
 8012c34:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8012c36:	2b00      	cmp	r3, #0
 8012c38:	f000 8163 	beq.w	8012f02 <tcp_write+0x47a>
 8012c3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012c3e:	891b      	ldrh	r3, [r3, #8]
 8012c40:	2b00      	cmp	r3, #0
 8012c42:	f000 815e 	beq.w	8012f02 <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8012c46:	88fa      	ldrh	r2, [r7, #6]
 8012c48:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8012c4c:	1ad2      	subs	r2, r2, r3
 8012c4e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8012c50:	4293      	cmp	r3, r2
 8012c52:	bfa8      	it	ge
 8012c54:	4613      	movge	r3, r2
 8012c56:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8012c58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012c5a:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8012c5c:	797b      	ldrb	r3, [r7, #5]
 8012c5e:	f003 0301 	and.w	r3, r3, #1
 8012c62:	2b00      	cmp	r3, #0
 8012c64:	d027      	beq.n	8012cb6 <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8012c66:	f107 0012 	add.w	r0, r7, #18
 8012c6a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8012c6c:	8bf9      	ldrh	r1, [r7, #30]
 8012c6e:	2301      	movs	r3, #1
 8012c70:	9302      	str	r3, [sp, #8]
 8012c72:	797b      	ldrb	r3, [r7, #5]
 8012c74:	9301      	str	r3, [sp, #4]
 8012c76:	68fb      	ldr	r3, [r7, #12]
 8012c78:	9300      	str	r3, [sp, #0]
 8012c7a:	4603      	mov	r3, r0
 8012c7c:	2000      	movs	r0, #0
 8012c7e:	f7ff fe0f 	bl	80128a0 <tcp_pbuf_prealloc>
 8012c82:	6578      	str	r0, [r7, #84]	; 0x54
 8012c84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012c86:	2b00      	cmp	r3, #0
 8012c88:	f000 8225 	beq.w	80130d6 <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8012c8c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012c8e:	6858      	ldr	r0, [r3, #4]
 8012c90:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8012c94:	68ba      	ldr	r2, [r7, #8]
 8012c96:	4413      	add	r3, r2
 8012c98:	8bfa      	ldrh	r2, [r7, #30]
 8012c9a:	4619      	mov	r1, r3
 8012c9c:	f005 f88a 	bl	8017db4 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8012ca0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8012ca2:	f7fb fa7d 	bl	800e1a0 <pbuf_clen>
 8012ca6:	4603      	mov	r3, r0
 8012ca8:	461a      	mov	r2, r3
 8012caa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8012cae:	4413      	add	r3, r2
 8012cb0:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8012cb4:	e041      	b.n	8012d3a <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8012cb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012cb8:	685b      	ldr	r3, [r3, #4]
 8012cba:	637b      	str	r3, [r7, #52]	; 0x34
 8012cbc:	e002      	b.n	8012cc4 <tcp_write+0x23c>
 8012cbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012cc0:	681b      	ldr	r3, [r3, #0]
 8012cc2:	637b      	str	r3, [r7, #52]	; 0x34
 8012cc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012cc6:	681b      	ldr	r3, [r3, #0]
 8012cc8:	2b00      	cmp	r3, #0
 8012cca:	d1f8      	bne.n	8012cbe <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8012ccc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012cce:	7b1b      	ldrb	r3, [r3, #12]
 8012cd0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8012cd4:	2b00      	cmp	r3, #0
 8012cd6:	d115      	bne.n	8012d04 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8012cd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012cda:	685b      	ldr	r3, [r3, #4]
 8012cdc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012cde:	8952      	ldrh	r2, [r2, #10]
 8012ce0:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8012ce2:	68ba      	ldr	r2, [r7, #8]
 8012ce4:	429a      	cmp	r2, r3
 8012ce6:	d10d      	bne.n	8012d04 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8012ce8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8012cec:	2b00      	cmp	r3, #0
 8012cee:	d006      	beq.n	8012cfe <tcp_write+0x276>
 8012cf0:	4b1c      	ldr	r3, [pc, #112]	; (8012d64 <tcp_write+0x2dc>)
 8012cf2:	f240 2231 	movw	r2, #561	; 0x231
 8012cf6:	4922      	ldr	r1, [pc, #136]	; (8012d80 <tcp_write+0x2f8>)
 8012cf8:	481c      	ldr	r0, [pc, #112]	; (8012d6c <tcp_write+0x2e4>)
 8012cfa:	f005 f91b 	bl	8017f34 <iprintf>
          extendlen = seglen;
 8012cfe:	8bfb      	ldrh	r3, [r7, #30]
 8012d00:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8012d02:	e01a      	b.n	8012d3a <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8012d04:	8bfb      	ldrh	r3, [r7, #30]
 8012d06:	2201      	movs	r2, #1
 8012d08:	4619      	mov	r1, r3
 8012d0a:	2000      	movs	r0, #0
 8012d0c:	f7fa fed6 	bl	800dabc <pbuf_alloc>
 8012d10:	6578      	str	r0, [r7, #84]	; 0x54
 8012d12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012d14:	2b00      	cmp	r3, #0
 8012d16:	f000 81e0 	beq.w	80130da <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8012d1a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8012d1e:	68ba      	ldr	r2, [r7, #8]
 8012d20:	441a      	add	r2, r3
 8012d22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012d24:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8012d26:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8012d28:	f7fb fa3a 	bl	800e1a0 <pbuf_clen>
 8012d2c:	4603      	mov	r3, r0
 8012d2e:	461a      	mov	r2, r3
 8012d30:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8012d34:	4413      	add	r3, r2
 8012d36:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8012d3a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8012d3e:	8bfb      	ldrh	r3, [r7, #30]
 8012d40:	4413      	add	r3, r2
 8012d42:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8012d46:	e0dc      	b.n	8012f02 <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8012d48:	68fb      	ldr	r3, [r7, #12]
 8012d4a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	f000 80d7 	beq.w	8012f02 <tcp_write+0x47a>
 8012d54:	4b03      	ldr	r3, [pc, #12]	; (8012d64 <tcp_write+0x2dc>)
 8012d56:	f240 224a 	movw	r2, #586	; 0x24a
 8012d5a:	490a      	ldr	r1, [pc, #40]	; (8012d84 <tcp_write+0x2fc>)
 8012d5c:	4803      	ldr	r0, [pc, #12]	; (8012d6c <tcp_write+0x2e4>)
 8012d5e:	f005 f8e9 	bl	8017f34 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8012d62:	e0ce      	b.n	8012f02 <tcp_write+0x47a>
 8012d64:	0801afa4 	.word	0x0801afa4
 8012d68:	0801b144 	.word	0x0801b144
 8012d6c:	0801aff8 	.word	0x0801aff8
 8012d70:	0801b15c 	.word	0x0801b15c
 8012d74:	0801b190 	.word	0x0801b190
 8012d78:	0801b1a8 	.word	0x0801b1a8
 8012d7c:	0801b1c8 	.word	0x0801b1c8
 8012d80:	0801b1e8 	.word	0x0801b1e8
 8012d84:	0801b214 	.word	0x0801b214
    struct pbuf *p;
    u16_t left = len - pos;
 8012d88:	88fa      	ldrh	r2, [r7, #6]
 8012d8a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8012d8e:	1ad3      	subs	r3, r2, r3
 8012d90:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8012d92:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8012d96:	b29b      	uxth	r3, r3
 8012d98:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8012d9a:	1ad3      	subs	r3, r2, r3
 8012d9c:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8012d9e:	8b7a      	ldrh	r2, [r7, #26]
 8012da0:	8bbb      	ldrh	r3, [r7, #28]
 8012da2:	4293      	cmp	r3, r2
 8012da4:	bf28      	it	cs
 8012da6:	4613      	movcs	r3, r2
 8012da8:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8012daa:	797b      	ldrb	r3, [r7, #5]
 8012dac:	f003 0301 	and.w	r3, r3, #1
 8012db0:	2b00      	cmp	r3, #0
 8012db2:	d036      	beq.n	8012e22 <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8012db4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8012db8:	b29a      	uxth	r2, r3
 8012dba:	8b3b      	ldrh	r3, [r7, #24]
 8012dbc:	4413      	add	r3, r2
 8012dbe:	b299      	uxth	r1, r3
 8012dc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012dc2:	2b00      	cmp	r3, #0
 8012dc4:	bf0c      	ite	eq
 8012dc6:	2301      	moveq	r3, #1
 8012dc8:	2300      	movne	r3, #0
 8012dca:	b2db      	uxtb	r3, r3
 8012dcc:	f107 0012 	add.w	r0, r7, #18
 8012dd0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8012dd2:	9302      	str	r3, [sp, #8]
 8012dd4:	797b      	ldrb	r3, [r7, #5]
 8012dd6:	9301      	str	r3, [sp, #4]
 8012dd8:	68fb      	ldr	r3, [r7, #12]
 8012dda:	9300      	str	r3, [sp, #0]
 8012ddc:	4603      	mov	r3, r0
 8012dde:	2036      	movs	r0, #54	; 0x36
 8012de0:	f7ff fd5e 	bl	80128a0 <tcp_pbuf_prealloc>
 8012de4:	6338      	str	r0, [r7, #48]	; 0x30
 8012de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012de8:	2b00      	cmp	r3, #0
 8012dea:	f000 8178 	beq.w	80130de <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8012dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012df0:	895b      	ldrh	r3, [r3, #10]
 8012df2:	8b3a      	ldrh	r2, [r7, #24]
 8012df4:	429a      	cmp	r2, r3
 8012df6:	d906      	bls.n	8012e06 <tcp_write+0x37e>
 8012df8:	4b8c      	ldr	r3, [pc, #560]	; (801302c <tcp_write+0x5a4>)
 8012dfa:	f240 2266 	movw	r2, #614	; 0x266
 8012dfe:	498c      	ldr	r1, [pc, #560]	; (8013030 <tcp_write+0x5a8>)
 8012e00:	488c      	ldr	r0, [pc, #560]	; (8013034 <tcp_write+0x5ac>)
 8012e02:	f005 f897 	bl	8017f34 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 8012e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012e08:	685a      	ldr	r2, [r3, #4]
 8012e0a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8012e0e:	18d0      	adds	r0, r2, r3
 8012e10:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8012e14:	68ba      	ldr	r2, [r7, #8]
 8012e16:	4413      	add	r3, r2
 8012e18:	8b3a      	ldrh	r2, [r7, #24]
 8012e1a:	4619      	mov	r1, r3
 8012e1c:	f004 ffca 	bl	8017db4 <memcpy>
 8012e20:	e02f      	b.n	8012e82 <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8012e22:	8a7b      	ldrh	r3, [r7, #18]
 8012e24:	2b00      	cmp	r3, #0
 8012e26:	d006      	beq.n	8012e36 <tcp_write+0x3ae>
 8012e28:	4b80      	ldr	r3, [pc, #512]	; (801302c <tcp_write+0x5a4>)
 8012e2a:	f240 2271 	movw	r2, #625	; 0x271
 8012e2e:	4982      	ldr	r1, [pc, #520]	; (8013038 <tcp_write+0x5b0>)
 8012e30:	4880      	ldr	r0, [pc, #512]	; (8013034 <tcp_write+0x5ac>)
 8012e32:	f005 f87f 	bl	8017f34 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8012e36:	8b3b      	ldrh	r3, [r7, #24]
 8012e38:	2201      	movs	r2, #1
 8012e3a:	4619      	mov	r1, r3
 8012e3c:	2036      	movs	r0, #54	; 0x36
 8012e3e:	f7fa fe3d 	bl	800dabc <pbuf_alloc>
 8012e42:	6178      	str	r0, [r7, #20]
 8012e44:	697b      	ldr	r3, [r7, #20]
 8012e46:	2b00      	cmp	r3, #0
 8012e48:	f000 814b 	beq.w	80130e2 <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8012e4c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8012e50:	68ba      	ldr	r2, [r7, #8]
 8012e52:	441a      	add	r2, r3
 8012e54:	697b      	ldr	r3, [r7, #20]
 8012e56:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8012e58:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8012e5c:	b29b      	uxth	r3, r3
 8012e5e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8012e62:	4619      	mov	r1, r3
 8012e64:	2036      	movs	r0, #54	; 0x36
 8012e66:	f7fa fe29 	bl	800dabc <pbuf_alloc>
 8012e6a:	6338      	str	r0, [r7, #48]	; 0x30
 8012e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012e6e:	2b00      	cmp	r3, #0
 8012e70:	d103      	bne.n	8012e7a <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8012e72:	6978      	ldr	r0, [r7, #20]
 8012e74:	f7fb f906 	bl	800e084 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8012e78:	e136      	b.n	80130e8 <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8012e7a:	6979      	ldr	r1, [r7, #20]
 8012e7c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012e7e:	f7fb f9cf 	bl	800e220 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8012e82:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012e84:	f7fb f98c 	bl	800e1a0 <pbuf_clen>
 8012e88:	4603      	mov	r3, r0
 8012e8a:	461a      	mov	r2, r3
 8012e8c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8012e90:	4413      	add	r3, r2
 8012e92:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8012e96:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8012e9a:	2b09      	cmp	r3, #9
 8012e9c:	d903      	bls.n	8012ea6 <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8012e9e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012ea0:	f7fb f8f0 	bl	800e084 <pbuf_free>
      goto memerr;
 8012ea4:	e120      	b.n	80130e8 <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8012ea6:	68fb      	ldr	r3, [r7, #12]
 8012ea8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8012eaa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8012eae:	441a      	add	r2, r3
 8012eb0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012eb4:	9300      	str	r3, [sp, #0]
 8012eb6:	4613      	mov	r3, r2
 8012eb8:	2200      	movs	r2, #0
 8012eba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8012ebc:	68f8      	ldr	r0, [r7, #12]
 8012ebe:	f7ff fc51 	bl	8012764 <tcp_create_segment>
 8012ec2:	64f8      	str	r0, [r7, #76]	; 0x4c
 8012ec4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012ec6:	2b00      	cmp	r3, #0
 8012ec8:	f000 810d 	beq.w	80130e6 <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8012ecc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012ece:	2b00      	cmp	r3, #0
 8012ed0:	d102      	bne.n	8012ed8 <tcp_write+0x450>
      queue = seg;
 8012ed2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012ed4:	647b      	str	r3, [r7, #68]	; 0x44
 8012ed6:	e00c      	b.n	8012ef2 <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8012ed8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012eda:	2b00      	cmp	r3, #0
 8012edc:	d106      	bne.n	8012eec <tcp_write+0x464>
 8012ede:	4b53      	ldr	r3, [pc, #332]	; (801302c <tcp_write+0x5a4>)
 8012ee0:	f240 22ab 	movw	r2, #683	; 0x2ab
 8012ee4:	4955      	ldr	r1, [pc, #340]	; (801303c <tcp_write+0x5b4>)
 8012ee6:	4853      	ldr	r0, [pc, #332]	; (8013034 <tcp_write+0x5ac>)
 8012ee8:	f005 f824 	bl	8017f34 <iprintf>
      prev_seg->next = seg;
 8012eec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012eee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8012ef0:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8012ef2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012ef4:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8012ef6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8012efa:	8b3b      	ldrh	r3, [r7, #24]
 8012efc:	4413      	add	r3, r2
 8012efe:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 8012f02:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8012f06:	88fb      	ldrh	r3, [r7, #6]
 8012f08:	429a      	cmp	r2, r3
 8012f0a:	f4ff af3d 	bcc.w	8012d88 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8012f0e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8012f10:	2b00      	cmp	r3, #0
 8012f12:	d02c      	beq.n	8012f6e <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8012f14:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012f16:	685b      	ldr	r3, [r3, #4]
 8012f18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012f1a:	e01e      	b.n	8012f5a <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 8012f1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f1e:	891a      	ldrh	r2, [r3, #8]
 8012f20:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8012f22:	4413      	add	r3, r2
 8012f24:	b29a      	uxth	r2, r3
 8012f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f28:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8012f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f2c:	681b      	ldr	r3, [r3, #0]
 8012f2e:	2b00      	cmp	r3, #0
 8012f30:	d110      	bne.n	8012f54 <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8012f32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f34:	685b      	ldr	r3, [r3, #4]
 8012f36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012f38:	8952      	ldrh	r2, [r2, #10]
 8012f3a:	4413      	add	r3, r2
 8012f3c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8012f3e:	68b9      	ldr	r1, [r7, #8]
 8012f40:	4618      	mov	r0, r3
 8012f42:	f004 ff37 	bl	8017db4 <memcpy>
        p->len += oversize_used;
 8012f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f48:	895a      	ldrh	r2, [r3, #10]
 8012f4a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8012f4c:	4413      	add	r3, r2
 8012f4e:	b29a      	uxth	r2, r3
 8012f50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f52:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8012f54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f56:	681b      	ldr	r3, [r3, #0]
 8012f58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f5c:	2b00      	cmp	r3, #0
 8012f5e:	d1dd      	bne.n	8012f1c <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 8012f60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012f62:	891a      	ldrh	r2, [r3, #8]
 8012f64:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8012f66:	4413      	add	r3, r2
 8012f68:	b29a      	uxth	r2, r3
 8012f6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012f6c:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8012f6e:	8a7a      	ldrh	r2, [r7, #18]
 8012f70:	68fb      	ldr	r3, [r7, #12]
 8012f72:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8012f76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012f78:	2b00      	cmp	r3, #0
 8012f7a:	d018      	beq.n	8012fae <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8012f7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012f7e:	2b00      	cmp	r3, #0
 8012f80:	d106      	bne.n	8012f90 <tcp_write+0x508>
 8012f82:	4b2a      	ldr	r3, [pc, #168]	; (801302c <tcp_write+0x5a4>)
 8012f84:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 8012f88:	492d      	ldr	r1, [pc, #180]	; (8013040 <tcp_write+0x5b8>)
 8012f8a:	482a      	ldr	r0, [pc, #168]	; (8013034 <tcp_write+0x5ac>)
 8012f8c:	f004 ffd2 	bl	8017f34 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8012f90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012f92:	685b      	ldr	r3, [r3, #4]
 8012f94:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8012f96:	4618      	mov	r0, r3
 8012f98:	f7fb f942 	bl	800e220 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8012f9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012f9e:	891a      	ldrh	r2, [r3, #8]
 8012fa0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012fa2:	891b      	ldrh	r3, [r3, #8]
 8012fa4:	4413      	add	r3, r2
 8012fa6:	b29a      	uxth	r2, r3
 8012fa8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012faa:	811a      	strh	r2, [r3, #8]
 8012fac:	e037      	b.n	801301e <tcp_write+0x596>
  } else if (extendlen > 0) {
 8012fae:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8012fb0:	2b00      	cmp	r3, #0
 8012fb2:	d034      	beq.n	801301e <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8012fb4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012fb6:	2b00      	cmp	r3, #0
 8012fb8:	d003      	beq.n	8012fc2 <tcp_write+0x53a>
 8012fba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012fbc:	685b      	ldr	r3, [r3, #4]
 8012fbe:	2b00      	cmp	r3, #0
 8012fc0:	d106      	bne.n	8012fd0 <tcp_write+0x548>
 8012fc2:	4b1a      	ldr	r3, [pc, #104]	; (801302c <tcp_write+0x5a4>)
 8012fc4:	f240 22e6 	movw	r2, #742	; 0x2e6
 8012fc8:	491e      	ldr	r1, [pc, #120]	; (8013044 <tcp_write+0x5bc>)
 8012fca:	481a      	ldr	r0, [pc, #104]	; (8013034 <tcp_write+0x5ac>)
 8012fcc:	f004 ffb2 	bl	8017f34 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8012fd0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012fd2:	685b      	ldr	r3, [r3, #4]
 8012fd4:	62bb      	str	r3, [r7, #40]	; 0x28
 8012fd6:	e009      	b.n	8012fec <tcp_write+0x564>
      p->tot_len += extendlen;
 8012fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012fda:	891a      	ldrh	r2, [r3, #8]
 8012fdc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8012fde:	4413      	add	r3, r2
 8012fe0:	b29a      	uxth	r2, r3
 8012fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012fe4:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8012fe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012fe8:	681b      	ldr	r3, [r3, #0]
 8012fea:	62bb      	str	r3, [r7, #40]	; 0x28
 8012fec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012fee:	681b      	ldr	r3, [r3, #0]
 8012ff0:	2b00      	cmp	r3, #0
 8012ff2:	d1f1      	bne.n	8012fd8 <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 8012ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ff6:	891a      	ldrh	r2, [r3, #8]
 8012ff8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8012ffa:	4413      	add	r3, r2
 8012ffc:	b29a      	uxth	r2, r3
 8012ffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013000:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8013002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013004:	895a      	ldrh	r2, [r3, #10]
 8013006:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8013008:	4413      	add	r3, r2
 801300a:	b29a      	uxth	r2, r3
 801300c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801300e:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8013010:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013012:	891a      	ldrh	r2, [r3, #8]
 8013014:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8013016:	4413      	add	r3, r2
 8013018:	b29a      	uxth	r2, r3
 801301a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801301c:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 801301e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013020:	2b00      	cmp	r3, #0
 8013022:	d111      	bne.n	8013048 <tcp_write+0x5c0>
    pcb->unsent = queue;
 8013024:	68fb      	ldr	r3, [r7, #12]
 8013026:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8013028:	66da      	str	r2, [r3, #108]	; 0x6c
 801302a:	e010      	b.n	801304e <tcp_write+0x5c6>
 801302c:	0801afa4 	.word	0x0801afa4
 8013030:	0801b244 	.word	0x0801b244
 8013034:	0801aff8 	.word	0x0801aff8
 8013038:	0801b284 	.word	0x0801b284
 801303c:	0801b294 	.word	0x0801b294
 8013040:	0801b2a8 	.word	0x0801b2a8
 8013044:	0801b2e0 	.word	0x0801b2e0
  } else {
    last_unsent->next = queue;
 8013048:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801304a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801304c:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 801304e:	68fb      	ldr	r3, [r7, #12]
 8013050:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8013052:	88fb      	ldrh	r3, [r7, #6]
 8013054:	441a      	add	r2, r3
 8013056:	68fb      	ldr	r3, [r7, #12]
 8013058:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 801305a:	68fb      	ldr	r3, [r7, #12]
 801305c:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8013060:	88fb      	ldrh	r3, [r7, #6]
 8013062:	1ad3      	subs	r3, r2, r3
 8013064:	b29a      	uxth	r2, r3
 8013066:	68fb      	ldr	r3, [r7, #12]
 8013068:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 801306c:	68fb      	ldr	r3, [r7, #12]
 801306e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8013072:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8013076:	68fb      	ldr	r3, [r7, #12]
 8013078:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801307c:	2b00      	cmp	r3, #0
 801307e:	d00e      	beq.n	801309e <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 8013080:	68fb      	ldr	r3, [r7, #12]
 8013082:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013084:	2b00      	cmp	r3, #0
 8013086:	d10a      	bne.n	801309e <tcp_write+0x616>
 8013088:	68fb      	ldr	r3, [r7, #12]
 801308a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801308c:	2b00      	cmp	r3, #0
 801308e:	d106      	bne.n	801309e <tcp_write+0x616>
 8013090:	4b2c      	ldr	r3, [pc, #176]	; (8013144 <tcp_write+0x6bc>)
 8013092:	f240 3212 	movw	r2, #786	; 0x312
 8013096:	492c      	ldr	r1, [pc, #176]	; (8013148 <tcp_write+0x6c0>)
 8013098:	482c      	ldr	r0, [pc, #176]	; (801314c <tcp_write+0x6c4>)
 801309a:	f004 ff4b 	bl	8017f34 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 801309e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80130a0:	2b00      	cmp	r3, #0
 80130a2:	d016      	beq.n	80130d2 <tcp_write+0x64a>
 80130a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80130a6:	68db      	ldr	r3, [r3, #12]
 80130a8:	2b00      	cmp	r3, #0
 80130aa:	d012      	beq.n	80130d2 <tcp_write+0x64a>
 80130ac:	797b      	ldrb	r3, [r7, #5]
 80130ae:	f003 0302 	and.w	r3, r3, #2
 80130b2:	2b00      	cmp	r3, #0
 80130b4:	d10d      	bne.n	80130d2 <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 80130b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80130b8:	68db      	ldr	r3, [r3, #12]
 80130ba:	899b      	ldrh	r3, [r3, #12]
 80130bc:	b29c      	uxth	r4, r3
 80130be:	2008      	movs	r0, #8
 80130c0:	f7f9 fc98 	bl	800c9f4 <lwip_htons>
 80130c4:	4603      	mov	r3, r0
 80130c6:	461a      	mov	r2, r3
 80130c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80130ca:	68db      	ldr	r3, [r3, #12]
 80130cc:	4322      	orrs	r2, r4
 80130ce:	b292      	uxth	r2, r2
 80130d0:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 80130d2:	2300      	movs	r3, #0
 80130d4:	e031      	b.n	801313a <tcp_write+0x6b2>
          goto memerr;
 80130d6:	bf00      	nop
 80130d8:	e006      	b.n	80130e8 <tcp_write+0x660>
            goto memerr;
 80130da:	bf00      	nop
 80130dc:	e004      	b.n	80130e8 <tcp_write+0x660>
        goto memerr;
 80130de:	bf00      	nop
 80130e0:	e002      	b.n	80130e8 <tcp_write+0x660>
        goto memerr;
 80130e2:	bf00      	nop
 80130e4:	e000      	b.n	80130e8 <tcp_write+0x660>
      goto memerr;
 80130e6:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80130e8:	68fb      	ldr	r3, [r7, #12]
 80130ea:	8b5b      	ldrh	r3, [r3, #26]
 80130ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80130f0:	b29a      	uxth	r2, r3
 80130f2:	68fb      	ldr	r3, [r7, #12]
 80130f4:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 80130f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	d002      	beq.n	8013102 <tcp_write+0x67a>
    pbuf_free(concat_p);
 80130fc:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80130fe:	f7fa ffc1 	bl	800e084 <pbuf_free>
  }
  if (queue != NULL) {
 8013102:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013104:	2b00      	cmp	r3, #0
 8013106:	d002      	beq.n	801310e <tcp_write+0x686>
    tcp_segs_free(queue);
 8013108:	6c78      	ldr	r0, [r7, #68]	; 0x44
 801310a:	f7fc fb6f 	bl	800f7ec <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 801310e:	68fb      	ldr	r3, [r7, #12]
 8013110:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013114:	2b00      	cmp	r3, #0
 8013116:	d00e      	beq.n	8013136 <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8013118:	68fb      	ldr	r3, [r7, #12]
 801311a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801311c:	2b00      	cmp	r3, #0
 801311e:	d10a      	bne.n	8013136 <tcp_write+0x6ae>
 8013120:	68fb      	ldr	r3, [r7, #12]
 8013122:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013124:	2b00      	cmp	r3, #0
 8013126:	d106      	bne.n	8013136 <tcp_write+0x6ae>
 8013128:	4b06      	ldr	r3, [pc, #24]	; (8013144 <tcp_write+0x6bc>)
 801312a:	f240 3227 	movw	r2, #807	; 0x327
 801312e:	4906      	ldr	r1, [pc, #24]	; (8013148 <tcp_write+0x6c0>)
 8013130:	4806      	ldr	r0, [pc, #24]	; (801314c <tcp_write+0x6c4>)
 8013132:	f004 feff 	bl	8017f34 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8013136:	f04f 33ff 	mov.w	r3, #4294967295
}
 801313a:	4618      	mov	r0, r3
 801313c:	375c      	adds	r7, #92	; 0x5c
 801313e:	46bd      	mov	sp, r7
 8013140:	bd90      	pop	{r4, r7, pc}
 8013142:	bf00      	nop
 8013144:	0801afa4 	.word	0x0801afa4
 8013148:	0801b318 	.word	0x0801b318
 801314c:	0801aff8 	.word	0x0801aff8

08013150 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8013150:	b590      	push	{r4, r7, lr}
 8013152:	b08b      	sub	sp, #44	; 0x2c
 8013154:	af02      	add	r7, sp, #8
 8013156:	6078      	str	r0, [r7, #4]
 8013158:	460b      	mov	r3, r1
 801315a:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 801315c:	2300      	movs	r3, #0
 801315e:	61fb      	str	r3, [r7, #28]
 8013160:	2300      	movs	r3, #0
 8013162:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8013164:	2300      	movs	r3, #0
 8013166:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8013168:	687b      	ldr	r3, [r7, #4]
 801316a:	2b00      	cmp	r3, #0
 801316c:	d106      	bne.n	801317c <tcp_split_unsent_seg+0x2c>
 801316e:	4b95      	ldr	r3, [pc, #596]	; (80133c4 <tcp_split_unsent_seg+0x274>)
 8013170:	f240 324b 	movw	r2, #843	; 0x34b
 8013174:	4994      	ldr	r1, [pc, #592]	; (80133c8 <tcp_split_unsent_seg+0x278>)
 8013176:	4895      	ldr	r0, [pc, #596]	; (80133cc <tcp_split_unsent_seg+0x27c>)
 8013178:	f004 fedc 	bl	8017f34 <iprintf>

  useg = pcb->unsent;
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013180:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8013182:	697b      	ldr	r3, [r7, #20]
 8013184:	2b00      	cmp	r3, #0
 8013186:	d102      	bne.n	801318e <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8013188:	f04f 33ff 	mov.w	r3, #4294967295
 801318c:	e116      	b.n	80133bc <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 801318e:	887b      	ldrh	r3, [r7, #2]
 8013190:	2b00      	cmp	r3, #0
 8013192:	d109      	bne.n	80131a8 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8013194:	4b8b      	ldr	r3, [pc, #556]	; (80133c4 <tcp_split_unsent_seg+0x274>)
 8013196:	f240 3253 	movw	r2, #851	; 0x353
 801319a:	498d      	ldr	r1, [pc, #564]	; (80133d0 <tcp_split_unsent_seg+0x280>)
 801319c:	488b      	ldr	r0, [pc, #556]	; (80133cc <tcp_split_unsent_seg+0x27c>)
 801319e:	f004 fec9 	bl	8017f34 <iprintf>
    return ERR_VAL;
 80131a2:	f06f 0305 	mvn.w	r3, #5
 80131a6:	e109      	b.n	80133bc <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 80131a8:	697b      	ldr	r3, [r7, #20]
 80131aa:	891b      	ldrh	r3, [r3, #8]
 80131ac:	887a      	ldrh	r2, [r7, #2]
 80131ae:	429a      	cmp	r2, r3
 80131b0:	d301      	bcc.n	80131b6 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 80131b2:	2300      	movs	r3, #0
 80131b4:	e102      	b.n	80133bc <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80131ba:	887a      	ldrh	r2, [r7, #2]
 80131bc:	429a      	cmp	r2, r3
 80131be:	d906      	bls.n	80131ce <tcp_split_unsent_seg+0x7e>
 80131c0:	4b80      	ldr	r3, [pc, #512]	; (80133c4 <tcp_split_unsent_seg+0x274>)
 80131c2:	f240 325b 	movw	r2, #859	; 0x35b
 80131c6:	4983      	ldr	r1, [pc, #524]	; (80133d4 <tcp_split_unsent_seg+0x284>)
 80131c8:	4880      	ldr	r0, [pc, #512]	; (80133cc <tcp_split_unsent_seg+0x27c>)
 80131ca:	f004 feb3 	bl	8017f34 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 80131ce:	697b      	ldr	r3, [r7, #20]
 80131d0:	891b      	ldrh	r3, [r3, #8]
 80131d2:	2b00      	cmp	r3, #0
 80131d4:	d106      	bne.n	80131e4 <tcp_split_unsent_seg+0x94>
 80131d6:	4b7b      	ldr	r3, [pc, #492]	; (80133c4 <tcp_split_unsent_seg+0x274>)
 80131d8:	f44f 7257 	mov.w	r2, #860	; 0x35c
 80131dc:	497e      	ldr	r1, [pc, #504]	; (80133d8 <tcp_split_unsent_seg+0x288>)
 80131de:	487b      	ldr	r0, [pc, #492]	; (80133cc <tcp_split_unsent_seg+0x27c>)
 80131e0:	f004 fea8 	bl	8017f34 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 80131e4:	697b      	ldr	r3, [r7, #20]
 80131e6:	7a9b      	ldrb	r3, [r3, #10]
 80131e8:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 80131ea:	7bfb      	ldrb	r3, [r7, #15]
 80131ec:	009b      	lsls	r3, r3, #2
 80131ee:	b2db      	uxtb	r3, r3
 80131f0:	f003 0304 	and.w	r3, r3, #4
 80131f4:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 80131f6:	697b      	ldr	r3, [r7, #20]
 80131f8:	891a      	ldrh	r2, [r3, #8]
 80131fa:	887b      	ldrh	r3, [r7, #2]
 80131fc:	1ad3      	subs	r3, r2, r3
 80131fe:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8013200:	7bbb      	ldrb	r3, [r7, #14]
 8013202:	b29a      	uxth	r2, r3
 8013204:	89bb      	ldrh	r3, [r7, #12]
 8013206:	4413      	add	r3, r2
 8013208:	b29b      	uxth	r3, r3
 801320a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801320e:	4619      	mov	r1, r3
 8013210:	2036      	movs	r0, #54	; 0x36
 8013212:	f7fa fc53 	bl	800dabc <pbuf_alloc>
 8013216:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8013218:	693b      	ldr	r3, [r7, #16]
 801321a:	2b00      	cmp	r3, #0
 801321c:	f000 80b7 	beq.w	801338e <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8013220:	697b      	ldr	r3, [r7, #20]
 8013222:	685b      	ldr	r3, [r3, #4]
 8013224:	891a      	ldrh	r2, [r3, #8]
 8013226:	697b      	ldr	r3, [r7, #20]
 8013228:	891b      	ldrh	r3, [r3, #8]
 801322a:	1ad3      	subs	r3, r2, r3
 801322c:	b29a      	uxth	r2, r3
 801322e:	887b      	ldrh	r3, [r7, #2]
 8013230:	4413      	add	r3, r2
 8013232:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8013234:	697b      	ldr	r3, [r7, #20]
 8013236:	6858      	ldr	r0, [r3, #4]
 8013238:	693b      	ldr	r3, [r7, #16]
 801323a:	685a      	ldr	r2, [r3, #4]
 801323c:	7bbb      	ldrb	r3, [r7, #14]
 801323e:	18d1      	adds	r1, r2, r3
 8013240:	897b      	ldrh	r3, [r7, #10]
 8013242:	89ba      	ldrh	r2, [r7, #12]
 8013244:	f7fb f924 	bl	800e490 <pbuf_copy_partial>
 8013248:	4603      	mov	r3, r0
 801324a:	461a      	mov	r2, r3
 801324c:	89bb      	ldrh	r3, [r7, #12]
 801324e:	4293      	cmp	r3, r2
 8013250:	f040 809f 	bne.w	8013392 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8013254:	697b      	ldr	r3, [r7, #20]
 8013256:	68db      	ldr	r3, [r3, #12]
 8013258:	899b      	ldrh	r3, [r3, #12]
 801325a:	b29b      	uxth	r3, r3
 801325c:	4618      	mov	r0, r3
 801325e:	f7f9 fbc9 	bl	800c9f4 <lwip_htons>
 8013262:	4603      	mov	r3, r0
 8013264:	b2db      	uxtb	r3, r3
 8013266:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801326a:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 801326c:	2300      	movs	r3, #0
 801326e:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8013270:	7efb      	ldrb	r3, [r7, #27]
 8013272:	f003 0308 	and.w	r3, r3, #8
 8013276:	2b00      	cmp	r3, #0
 8013278:	d007      	beq.n	801328a <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 801327a:	7efb      	ldrb	r3, [r7, #27]
 801327c:	f023 0308 	bic.w	r3, r3, #8
 8013280:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8013282:	7ebb      	ldrb	r3, [r7, #26]
 8013284:	f043 0308 	orr.w	r3, r3, #8
 8013288:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 801328a:	7efb      	ldrb	r3, [r7, #27]
 801328c:	f003 0301 	and.w	r3, r3, #1
 8013290:	2b00      	cmp	r3, #0
 8013292:	d007      	beq.n	80132a4 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8013294:	7efb      	ldrb	r3, [r7, #27]
 8013296:	f023 0301 	bic.w	r3, r3, #1
 801329a:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 801329c:	7ebb      	ldrb	r3, [r7, #26]
 801329e:	f043 0301 	orr.w	r3, r3, #1
 80132a2:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 80132a4:	697b      	ldr	r3, [r7, #20]
 80132a6:	68db      	ldr	r3, [r3, #12]
 80132a8:	685b      	ldr	r3, [r3, #4]
 80132aa:	4618      	mov	r0, r3
 80132ac:	f7f9 fbb7 	bl	800ca1e <lwip_htonl>
 80132b0:	4602      	mov	r2, r0
 80132b2:	887b      	ldrh	r3, [r7, #2]
 80132b4:	18d1      	adds	r1, r2, r3
 80132b6:	7eba      	ldrb	r2, [r7, #26]
 80132b8:	7bfb      	ldrb	r3, [r7, #15]
 80132ba:	9300      	str	r3, [sp, #0]
 80132bc:	460b      	mov	r3, r1
 80132be:	6939      	ldr	r1, [r7, #16]
 80132c0:	6878      	ldr	r0, [r7, #4]
 80132c2:	f7ff fa4f 	bl	8012764 <tcp_create_segment>
 80132c6:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 80132c8:	69fb      	ldr	r3, [r7, #28]
 80132ca:	2b00      	cmp	r3, #0
 80132cc:	d063      	beq.n	8013396 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 80132ce:	697b      	ldr	r3, [r7, #20]
 80132d0:	685b      	ldr	r3, [r3, #4]
 80132d2:	4618      	mov	r0, r3
 80132d4:	f7fa ff64 	bl	800e1a0 <pbuf_clen>
 80132d8:	4603      	mov	r3, r0
 80132da:	461a      	mov	r2, r3
 80132dc:	687b      	ldr	r3, [r7, #4]
 80132de:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80132e2:	1a9b      	subs	r3, r3, r2
 80132e4:	b29a      	uxth	r2, r3
 80132e6:	687b      	ldr	r3, [r7, #4]
 80132e8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 80132ec:	697b      	ldr	r3, [r7, #20]
 80132ee:	6858      	ldr	r0, [r3, #4]
 80132f0:	697b      	ldr	r3, [r7, #20]
 80132f2:	685b      	ldr	r3, [r3, #4]
 80132f4:	891a      	ldrh	r2, [r3, #8]
 80132f6:	89bb      	ldrh	r3, [r7, #12]
 80132f8:	1ad3      	subs	r3, r2, r3
 80132fa:	b29b      	uxth	r3, r3
 80132fc:	4619      	mov	r1, r3
 80132fe:	f7fa fd3b 	bl	800dd78 <pbuf_realloc>
  useg->len -= remainder;
 8013302:	697b      	ldr	r3, [r7, #20]
 8013304:	891a      	ldrh	r2, [r3, #8]
 8013306:	89bb      	ldrh	r3, [r7, #12]
 8013308:	1ad3      	subs	r3, r2, r3
 801330a:	b29a      	uxth	r2, r3
 801330c:	697b      	ldr	r3, [r7, #20]
 801330e:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8013310:	697b      	ldr	r3, [r7, #20]
 8013312:	68db      	ldr	r3, [r3, #12]
 8013314:	899b      	ldrh	r3, [r3, #12]
 8013316:	b29c      	uxth	r4, r3
 8013318:	7efb      	ldrb	r3, [r7, #27]
 801331a:	b29b      	uxth	r3, r3
 801331c:	4618      	mov	r0, r3
 801331e:	f7f9 fb69 	bl	800c9f4 <lwip_htons>
 8013322:	4603      	mov	r3, r0
 8013324:	461a      	mov	r2, r3
 8013326:	697b      	ldr	r3, [r7, #20]
 8013328:	68db      	ldr	r3, [r3, #12]
 801332a:	4322      	orrs	r2, r4
 801332c:	b292      	uxth	r2, r2
 801332e:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8013330:	697b      	ldr	r3, [r7, #20]
 8013332:	685b      	ldr	r3, [r3, #4]
 8013334:	4618      	mov	r0, r3
 8013336:	f7fa ff33 	bl	800e1a0 <pbuf_clen>
 801333a:	4603      	mov	r3, r0
 801333c:	461a      	mov	r2, r3
 801333e:	687b      	ldr	r3, [r7, #4]
 8013340:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013344:	4413      	add	r3, r2
 8013346:	b29a      	uxth	r2, r3
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801334e:	69fb      	ldr	r3, [r7, #28]
 8013350:	685b      	ldr	r3, [r3, #4]
 8013352:	4618      	mov	r0, r3
 8013354:	f7fa ff24 	bl	800e1a0 <pbuf_clen>
 8013358:	4603      	mov	r3, r0
 801335a:	461a      	mov	r2, r3
 801335c:	687b      	ldr	r3, [r7, #4]
 801335e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013362:	4413      	add	r3, r2
 8013364:	b29a      	uxth	r2, r3
 8013366:	687b      	ldr	r3, [r7, #4]
 8013368:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 801336c:	697b      	ldr	r3, [r7, #20]
 801336e:	681a      	ldr	r2, [r3, #0]
 8013370:	69fb      	ldr	r3, [r7, #28]
 8013372:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8013374:	697b      	ldr	r3, [r7, #20]
 8013376:	69fa      	ldr	r2, [r7, #28]
 8013378:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 801337a:	69fb      	ldr	r3, [r7, #28]
 801337c:	681b      	ldr	r3, [r3, #0]
 801337e:	2b00      	cmp	r3, #0
 8013380:	d103      	bne.n	801338a <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8013382:	687b      	ldr	r3, [r7, #4]
 8013384:	2200      	movs	r2, #0
 8013386:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 801338a:	2300      	movs	r3, #0
 801338c:	e016      	b.n	80133bc <tcp_split_unsent_seg+0x26c>
    goto memerr;
 801338e:	bf00      	nop
 8013390:	e002      	b.n	8013398 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8013392:	bf00      	nop
 8013394:	e000      	b.n	8013398 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8013396:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8013398:	69fb      	ldr	r3, [r7, #28]
 801339a:	2b00      	cmp	r3, #0
 801339c:	d006      	beq.n	80133ac <tcp_split_unsent_seg+0x25c>
 801339e:	4b09      	ldr	r3, [pc, #36]	; (80133c4 <tcp_split_unsent_seg+0x274>)
 80133a0:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 80133a4:	490d      	ldr	r1, [pc, #52]	; (80133dc <tcp_split_unsent_seg+0x28c>)
 80133a6:	4809      	ldr	r0, [pc, #36]	; (80133cc <tcp_split_unsent_seg+0x27c>)
 80133a8:	f004 fdc4 	bl	8017f34 <iprintf>
  if (p != NULL) {
 80133ac:	693b      	ldr	r3, [r7, #16]
 80133ae:	2b00      	cmp	r3, #0
 80133b0:	d002      	beq.n	80133b8 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 80133b2:	6938      	ldr	r0, [r7, #16]
 80133b4:	f7fa fe66 	bl	800e084 <pbuf_free>
  }

  return ERR_MEM;
 80133b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80133bc:	4618      	mov	r0, r3
 80133be:	3724      	adds	r7, #36	; 0x24
 80133c0:	46bd      	mov	sp, r7
 80133c2:	bd90      	pop	{r4, r7, pc}
 80133c4:	0801afa4 	.word	0x0801afa4
 80133c8:	0801b338 	.word	0x0801b338
 80133cc:	0801aff8 	.word	0x0801aff8
 80133d0:	0801b35c 	.word	0x0801b35c
 80133d4:	0801b380 	.word	0x0801b380
 80133d8:	0801b390 	.word	0x0801b390
 80133dc:	0801b3a0 	.word	0x0801b3a0

080133e0 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 80133e0:	b590      	push	{r4, r7, lr}
 80133e2:	b085      	sub	sp, #20
 80133e4:	af00      	add	r7, sp, #0
 80133e6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 80133e8:	687b      	ldr	r3, [r7, #4]
 80133ea:	2b00      	cmp	r3, #0
 80133ec:	d106      	bne.n	80133fc <tcp_send_fin+0x1c>
 80133ee:	4b21      	ldr	r3, [pc, #132]	; (8013474 <tcp_send_fin+0x94>)
 80133f0:	f240 32eb 	movw	r2, #1003	; 0x3eb
 80133f4:	4920      	ldr	r1, [pc, #128]	; (8013478 <tcp_send_fin+0x98>)
 80133f6:	4821      	ldr	r0, [pc, #132]	; (801347c <tcp_send_fin+0x9c>)
 80133f8:	f004 fd9c 	bl	8017f34 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 80133fc:	687b      	ldr	r3, [r7, #4]
 80133fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013400:	2b00      	cmp	r3, #0
 8013402:	d02e      	beq.n	8013462 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8013404:	687b      	ldr	r3, [r7, #4]
 8013406:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013408:	60fb      	str	r3, [r7, #12]
 801340a:	e002      	b.n	8013412 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 801340c:	68fb      	ldr	r3, [r7, #12]
 801340e:	681b      	ldr	r3, [r3, #0]
 8013410:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8013412:	68fb      	ldr	r3, [r7, #12]
 8013414:	681b      	ldr	r3, [r3, #0]
 8013416:	2b00      	cmp	r3, #0
 8013418:	d1f8      	bne.n	801340c <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801341a:	68fb      	ldr	r3, [r7, #12]
 801341c:	68db      	ldr	r3, [r3, #12]
 801341e:	899b      	ldrh	r3, [r3, #12]
 8013420:	b29b      	uxth	r3, r3
 8013422:	4618      	mov	r0, r3
 8013424:	f7f9 fae6 	bl	800c9f4 <lwip_htons>
 8013428:	4603      	mov	r3, r0
 801342a:	b2db      	uxtb	r3, r3
 801342c:	f003 0307 	and.w	r3, r3, #7
 8013430:	2b00      	cmp	r3, #0
 8013432:	d116      	bne.n	8013462 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8013434:	68fb      	ldr	r3, [r7, #12]
 8013436:	68db      	ldr	r3, [r3, #12]
 8013438:	899b      	ldrh	r3, [r3, #12]
 801343a:	b29c      	uxth	r4, r3
 801343c:	2001      	movs	r0, #1
 801343e:	f7f9 fad9 	bl	800c9f4 <lwip_htons>
 8013442:	4603      	mov	r3, r0
 8013444:	461a      	mov	r2, r3
 8013446:	68fb      	ldr	r3, [r7, #12]
 8013448:	68db      	ldr	r3, [r3, #12]
 801344a:	4322      	orrs	r2, r4
 801344c:	b292      	uxth	r2, r2
 801344e:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8013450:	687b      	ldr	r3, [r7, #4]
 8013452:	8b5b      	ldrh	r3, [r3, #26]
 8013454:	f043 0320 	orr.w	r3, r3, #32
 8013458:	b29a      	uxth	r2, r3
 801345a:	687b      	ldr	r3, [r7, #4]
 801345c:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801345e:	2300      	movs	r3, #0
 8013460:	e004      	b.n	801346c <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8013462:	2101      	movs	r1, #1
 8013464:	6878      	ldr	r0, [r7, #4]
 8013466:	f000 f80b 	bl	8013480 <tcp_enqueue_flags>
 801346a:	4603      	mov	r3, r0
}
 801346c:	4618      	mov	r0, r3
 801346e:	3714      	adds	r7, #20
 8013470:	46bd      	mov	sp, r7
 8013472:	bd90      	pop	{r4, r7, pc}
 8013474:	0801afa4 	.word	0x0801afa4
 8013478:	0801b3ac 	.word	0x0801b3ac
 801347c:	0801aff8 	.word	0x0801aff8

08013480 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8013480:	b580      	push	{r7, lr}
 8013482:	b08a      	sub	sp, #40	; 0x28
 8013484:	af02      	add	r7, sp, #8
 8013486:	6078      	str	r0, [r7, #4]
 8013488:	460b      	mov	r3, r1
 801348a:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 801348c:	2300      	movs	r3, #0
 801348e:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8013490:	2300      	movs	r3, #0
 8013492:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8013494:	78fb      	ldrb	r3, [r7, #3]
 8013496:	f003 0303 	and.w	r3, r3, #3
 801349a:	2b00      	cmp	r3, #0
 801349c:	d106      	bne.n	80134ac <tcp_enqueue_flags+0x2c>
 801349e:	4b67      	ldr	r3, [pc, #412]	; (801363c <tcp_enqueue_flags+0x1bc>)
 80134a0:	f240 4211 	movw	r2, #1041	; 0x411
 80134a4:	4966      	ldr	r1, [pc, #408]	; (8013640 <tcp_enqueue_flags+0x1c0>)
 80134a6:	4867      	ldr	r0, [pc, #412]	; (8013644 <tcp_enqueue_flags+0x1c4>)
 80134a8:	f004 fd44 	bl	8017f34 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 80134ac:	687b      	ldr	r3, [r7, #4]
 80134ae:	2b00      	cmp	r3, #0
 80134b0:	d106      	bne.n	80134c0 <tcp_enqueue_flags+0x40>
 80134b2:	4b62      	ldr	r3, [pc, #392]	; (801363c <tcp_enqueue_flags+0x1bc>)
 80134b4:	f240 4213 	movw	r2, #1043	; 0x413
 80134b8:	4963      	ldr	r1, [pc, #396]	; (8013648 <tcp_enqueue_flags+0x1c8>)
 80134ba:	4862      	ldr	r0, [pc, #392]	; (8013644 <tcp_enqueue_flags+0x1c4>)
 80134bc:	f004 fd3a 	bl	8017f34 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 80134c0:	78fb      	ldrb	r3, [r7, #3]
 80134c2:	f003 0302 	and.w	r3, r3, #2
 80134c6:	2b00      	cmp	r3, #0
 80134c8:	d001      	beq.n	80134ce <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 80134ca:	2301      	movs	r3, #1
 80134cc:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80134ce:	7ffb      	ldrb	r3, [r7, #31]
 80134d0:	009b      	lsls	r3, r3, #2
 80134d2:	b2db      	uxtb	r3, r3
 80134d4:	f003 0304 	and.w	r3, r3, #4
 80134d8:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80134da:	7dfb      	ldrb	r3, [r7, #23]
 80134dc:	b29b      	uxth	r3, r3
 80134de:	f44f 7220 	mov.w	r2, #640	; 0x280
 80134e2:	4619      	mov	r1, r3
 80134e4:	2036      	movs	r0, #54	; 0x36
 80134e6:	f7fa fae9 	bl	800dabc <pbuf_alloc>
 80134ea:	6138      	str	r0, [r7, #16]
 80134ec:	693b      	ldr	r3, [r7, #16]
 80134ee:	2b00      	cmp	r3, #0
 80134f0:	d109      	bne.n	8013506 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80134f2:	687b      	ldr	r3, [r7, #4]
 80134f4:	8b5b      	ldrh	r3, [r3, #26]
 80134f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80134fa:	b29a      	uxth	r2, r3
 80134fc:	687b      	ldr	r3, [r7, #4]
 80134fe:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8013500:	f04f 33ff 	mov.w	r3, #4294967295
 8013504:	e095      	b.n	8013632 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8013506:	693b      	ldr	r3, [r7, #16]
 8013508:	895a      	ldrh	r2, [r3, #10]
 801350a:	7dfb      	ldrb	r3, [r7, #23]
 801350c:	b29b      	uxth	r3, r3
 801350e:	429a      	cmp	r2, r3
 8013510:	d206      	bcs.n	8013520 <tcp_enqueue_flags+0xa0>
 8013512:	4b4a      	ldr	r3, [pc, #296]	; (801363c <tcp_enqueue_flags+0x1bc>)
 8013514:	f240 4239 	movw	r2, #1081	; 0x439
 8013518:	494c      	ldr	r1, [pc, #304]	; (801364c <tcp_enqueue_flags+0x1cc>)
 801351a:	484a      	ldr	r0, [pc, #296]	; (8013644 <tcp_enqueue_flags+0x1c4>)
 801351c:	f004 fd0a 	bl	8017f34 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8013520:	687b      	ldr	r3, [r7, #4]
 8013522:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8013524:	78fa      	ldrb	r2, [r7, #3]
 8013526:	7ffb      	ldrb	r3, [r7, #31]
 8013528:	9300      	str	r3, [sp, #0]
 801352a:	460b      	mov	r3, r1
 801352c:	6939      	ldr	r1, [r7, #16]
 801352e:	6878      	ldr	r0, [r7, #4]
 8013530:	f7ff f918 	bl	8012764 <tcp_create_segment>
 8013534:	60f8      	str	r0, [r7, #12]
 8013536:	68fb      	ldr	r3, [r7, #12]
 8013538:	2b00      	cmp	r3, #0
 801353a:	d109      	bne.n	8013550 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801353c:	687b      	ldr	r3, [r7, #4]
 801353e:	8b5b      	ldrh	r3, [r3, #26]
 8013540:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013544:	b29a      	uxth	r2, r3
 8013546:	687b      	ldr	r3, [r7, #4]
 8013548:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801354a:	f04f 33ff 	mov.w	r3, #4294967295
 801354e:	e070      	b.n	8013632 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8013550:	68fb      	ldr	r3, [r7, #12]
 8013552:	68db      	ldr	r3, [r3, #12]
 8013554:	f003 0303 	and.w	r3, r3, #3
 8013558:	2b00      	cmp	r3, #0
 801355a:	d006      	beq.n	801356a <tcp_enqueue_flags+0xea>
 801355c:	4b37      	ldr	r3, [pc, #220]	; (801363c <tcp_enqueue_flags+0x1bc>)
 801355e:	f240 4242 	movw	r2, #1090	; 0x442
 8013562:	493b      	ldr	r1, [pc, #236]	; (8013650 <tcp_enqueue_flags+0x1d0>)
 8013564:	4837      	ldr	r0, [pc, #220]	; (8013644 <tcp_enqueue_flags+0x1c4>)
 8013566:	f004 fce5 	bl	8017f34 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801356a:	68fb      	ldr	r3, [r7, #12]
 801356c:	891b      	ldrh	r3, [r3, #8]
 801356e:	2b00      	cmp	r3, #0
 8013570:	d006      	beq.n	8013580 <tcp_enqueue_flags+0x100>
 8013572:	4b32      	ldr	r3, [pc, #200]	; (801363c <tcp_enqueue_flags+0x1bc>)
 8013574:	f240 4243 	movw	r2, #1091	; 0x443
 8013578:	4936      	ldr	r1, [pc, #216]	; (8013654 <tcp_enqueue_flags+0x1d4>)
 801357a:	4832      	ldr	r0, [pc, #200]	; (8013644 <tcp_enqueue_flags+0x1c4>)
 801357c:	f004 fcda 	bl	8017f34 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8013580:	687b      	ldr	r3, [r7, #4]
 8013582:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013584:	2b00      	cmp	r3, #0
 8013586:	d103      	bne.n	8013590 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8013588:	687b      	ldr	r3, [r7, #4]
 801358a:	68fa      	ldr	r2, [r7, #12]
 801358c:	66da      	str	r2, [r3, #108]	; 0x6c
 801358e:	e00d      	b.n	80135ac <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013594:	61bb      	str	r3, [r7, #24]
 8013596:	e002      	b.n	801359e <tcp_enqueue_flags+0x11e>
 8013598:	69bb      	ldr	r3, [r7, #24]
 801359a:	681b      	ldr	r3, [r3, #0]
 801359c:	61bb      	str	r3, [r7, #24]
 801359e:	69bb      	ldr	r3, [r7, #24]
 80135a0:	681b      	ldr	r3, [r3, #0]
 80135a2:	2b00      	cmp	r3, #0
 80135a4:	d1f8      	bne.n	8013598 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 80135a6:	69bb      	ldr	r3, [r7, #24]
 80135a8:	68fa      	ldr	r2, [r7, #12]
 80135aa:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 80135ac:	687b      	ldr	r3, [r7, #4]
 80135ae:	2200      	movs	r2, #0
 80135b0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 80135b4:	78fb      	ldrb	r3, [r7, #3]
 80135b6:	f003 0302 	and.w	r3, r3, #2
 80135ba:	2b00      	cmp	r3, #0
 80135bc:	d104      	bne.n	80135c8 <tcp_enqueue_flags+0x148>
 80135be:	78fb      	ldrb	r3, [r7, #3]
 80135c0:	f003 0301 	and.w	r3, r3, #1
 80135c4:	2b00      	cmp	r3, #0
 80135c6:	d004      	beq.n	80135d2 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 80135c8:	687b      	ldr	r3, [r7, #4]
 80135ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80135cc:	1c5a      	adds	r2, r3, #1
 80135ce:	687b      	ldr	r3, [r7, #4]
 80135d0:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80135d2:	78fb      	ldrb	r3, [r7, #3]
 80135d4:	f003 0301 	and.w	r3, r3, #1
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d006      	beq.n	80135ea <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80135dc:	687b      	ldr	r3, [r7, #4]
 80135de:	8b5b      	ldrh	r3, [r3, #26]
 80135e0:	f043 0320 	orr.w	r3, r3, #32
 80135e4:	b29a      	uxth	r2, r3
 80135e6:	687b      	ldr	r3, [r7, #4]
 80135e8:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80135ea:	68fb      	ldr	r3, [r7, #12]
 80135ec:	685b      	ldr	r3, [r3, #4]
 80135ee:	4618      	mov	r0, r3
 80135f0:	f7fa fdd6 	bl	800e1a0 <pbuf_clen>
 80135f4:	4603      	mov	r3, r0
 80135f6:	461a      	mov	r2, r3
 80135f8:	687b      	ldr	r3, [r7, #4]
 80135fa:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80135fe:	4413      	add	r3, r2
 8013600:	b29a      	uxth	r2, r3
 8013602:	687b      	ldr	r3, [r7, #4]
 8013604:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801360e:	2b00      	cmp	r3, #0
 8013610:	d00e      	beq.n	8013630 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8013612:	687b      	ldr	r3, [r7, #4]
 8013614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013616:	2b00      	cmp	r3, #0
 8013618:	d10a      	bne.n	8013630 <tcp_enqueue_flags+0x1b0>
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801361e:	2b00      	cmp	r3, #0
 8013620:	d106      	bne.n	8013630 <tcp_enqueue_flags+0x1b0>
 8013622:	4b06      	ldr	r3, [pc, #24]	; (801363c <tcp_enqueue_flags+0x1bc>)
 8013624:	f240 4265 	movw	r2, #1125	; 0x465
 8013628:	490b      	ldr	r1, [pc, #44]	; (8013658 <tcp_enqueue_flags+0x1d8>)
 801362a:	4806      	ldr	r0, [pc, #24]	; (8013644 <tcp_enqueue_flags+0x1c4>)
 801362c:	f004 fc82 	bl	8017f34 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8013630:	2300      	movs	r3, #0
}
 8013632:	4618      	mov	r0, r3
 8013634:	3720      	adds	r7, #32
 8013636:	46bd      	mov	sp, r7
 8013638:	bd80      	pop	{r7, pc}
 801363a:	bf00      	nop
 801363c:	0801afa4 	.word	0x0801afa4
 8013640:	0801b3c8 	.word	0x0801b3c8
 8013644:	0801aff8 	.word	0x0801aff8
 8013648:	0801b420 	.word	0x0801b420
 801364c:	0801b440 	.word	0x0801b440
 8013650:	0801b47c 	.word	0x0801b47c
 8013654:	0801b494 	.word	0x0801b494
 8013658:	0801b4c0 	.word	0x0801b4c0

0801365c <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 801365c:	b5b0      	push	{r4, r5, r7, lr}
 801365e:	b08a      	sub	sp, #40	; 0x28
 8013660:	af00      	add	r7, sp, #0
 8013662:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8013664:	687b      	ldr	r3, [r7, #4]
 8013666:	2b00      	cmp	r3, #0
 8013668:	d106      	bne.n	8013678 <tcp_output+0x1c>
 801366a:	4b9e      	ldr	r3, [pc, #632]	; (80138e4 <tcp_output+0x288>)
 801366c:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8013670:	499d      	ldr	r1, [pc, #628]	; (80138e8 <tcp_output+0x28c>)
 8013672:	489e      	ldr	r0, [pc, #632]	; (80138ec <tcp_output+0x290>)
 8013674:	f004 fc5e 	bl	8017f34 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8013678:	687b      	ldr	r3, [r7, #4]
 801367a:	7d1b      	ldrb	r3, [r3, #20]
 801367c:	2b01      	cmp	r3, #1
 801367e:	d106      	bne.n	801368e <tcp_output+0x32>
 8013680:	4b98      	ldr	r3, [pc, #608]	; (80138e4 <tcp_output+0x288>)
 8013682:	f240 42e3 	movw	r2, #1251	; 0x4e3
 8013686:	499a      	ldr	r1, [pc, #616]	; (80138f0 <tcp_output+0x294>)
 8013688:	4898      	ldr	r0, [pc, #608]	; (80138ec <tcp_output+0x290>)
 801368a:	f004 fc53 	bl	8017f34 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801368e:	4b99      	ldr	r3, [pc, #612]	; (80138f4 <tcp_output+0x298>)
 8013690:	681b      	ldr	r3, [r3, #0]
 8013692:	687a      	ldr	r2, [r7, #4]
 8013694:	429a      	cmp	r2, r3
 8013696:	d101      	bne.n	801369c <tcp_output+0x40>
    return ERR_OK;
 8013698:	2300      	movs	r3, #0
 801369a:	e1ce      	b.n	8013a3a <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801369c:	687b      	ldr	r3, [r7, #4]
 801369e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80136a2:	687b      	ldr	r3, [r7, #4]
 80136a4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80136a8:	4293      	cmp	r3, r2
 80136aa:	bf28      	it	cs
 80136ac:	4613      	movcs	r3, r2
 80136ae:	b29b      	uxth	r3, r3
 80136b0:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80136b6:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 80136b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80136ba:	2b00      	cmp	r3, #0
 80136bc:	d10b      	bne.n	80136d6 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 80136be:	687b      	ldr	r3, [r7, #4]
 80136c0:	8b5b      	ldrh	r3, [r3, #26]
 80136c2:	f003 0302 	and.w	r3, r3, #2
 80136c6:	2b00      	cmp	r3, #0
 80136c8:	f000 81aa 	beq.w	8013a20 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 80136cc:	6878      	ldr	r0, [r7, #4]
 80136ce:	f000 fdcb 	bl	8014268 <tcp_send_empty_ack>
 80136d2:	4603      	mov	r3, r0
 80136d4:	e1b1      	b.n	8013a3a <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80136d6:	6879      	ldr	r1, [r7, #4]
 80136d8:	687b      	ldr	r3, [r7, #4]
 80136da:	3304      	adds	r3, #4
 80136dc:	461a      	mov	r2, r3
 80136de:	6878      	ldr	r0, [r7, #4]
 80136e0:	f7ff f824 	bl	801272c <tcp_route>
 80136e4:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80136e6:	697b      	ldr	r3, [r7, #20]
 80136e8:	2b00      	cmp	r3, #0
 80136ea:	d102      	bne.n	80136f2 <tcp_output+0x96>
    return ERR_RTE;
 80136ec:	f06f 0303 	mvn.w	r3, #3
 80136f0:	e1a3      	b.n	8013a3a <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80136f2:	687b      	ldr	r3, [r7, #4]
 80136f4:	2b00      	cmp	r3, #0
 80136f6:	d003      	beq.n	8013700 <tcp_output+0xa4>
 80136f8:	687b      	ldr	r3, [r7, #4]
 80136fa:	681b      	ldr	r3, [r3, #0]
 80136fc:	2b00      	cmp	r3, #0
 80136fe:	d111      	bne.n	8013724 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8013700:	697b      	ldr	r3, [r7, #20]
 8013702:	2b00      	cmp	r3, #0
 8013704:	d002      	beq.n	801370c <tcp_output+0xb0>
 8013706:	697b      	ldr	r3, [r7, #20]
 8013708:	3304      	adds	r3, #4
 801370a:	e000      	b.n	801370e <tcp_output+0xb2>
 801370c:	2300      	movs	r3, #0
 801370e:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8013710:	693b      	ldr	r3, [r7, #16]
 8013712:	2b00      	cmp	r3, #0
 8013714:	d102      	bne.n	801371c <tcp_output+0xc0>
      return ERR_RTE;
 8013716:	f06f 0303 	mvn.w	r3, #3
 801371a:	e18e      	b.n	8013a3a <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801371c:	693b      	ldr	r3, [r7, #16]
 801371e:	681a      	ldr	r2, [r3, #0]
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8013724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013726:	68db      	ldr	r3, [r3, #12]
 8013728:	685b      	ldr	r3, [r3, #4]
 801372a:	4618      	mov	r0, r3
 801372c:	f7f9 f977 	bl	800ca1e <lwip_htonl>
 8013730:	4602      	mov	r2, r0
 8013732:	687b      	ldr	r3, [r7, #4]
 8013734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013736:	1ad3      	subs	r3, r2, r3
 8013738:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801373a:	8912      	ldrh	r2, [r2, #8]
 801373c:	4413      	add	r3, r2
 801373e:	69ba      	ldr	r2, [r7, #24]
 8013740:	429a      	cmp	r2, r3
 8013742:	d227      	bcs.n	8013794 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8013744:	687b      	ldr	r3, [r7, #4]
 8013746:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801374a:	461a      	mov	r2, r3
 801374c:	69bb      	ldr	r3, [r7, #24]
 801374e:	4293      	cmp	r3, r2
 8013750:	d114      	bne.n	801377c <tcp_output+0x120>
 8013752:	687b      	ldr	r3, [r7, #4]
 8013754:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013756:	2b00      	cmp	r3, #0
 8013758:	d110      	bne.n	801377c <tcp_output+0x120>
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8013760:	2b00      	cmp	r3, #0
 8013762:	d10b      	bne.n	801377c <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8013764:	687b      	ldr	r3, [r7, #4]
 8013766:	2200      	movs	r2, #0
 8013768:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 801376c:	687b      	ldr	r3, [r7, #4]
 801376e:	2201      	movs	r2, #1
 8013770:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	2200      	movs	r2, #0
 8013778:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 801377c:	687b      	ldr	r3, [r7, #4]
 801377e:	8b5b      	ldrh	r3, [r3, #26]
 8013780:	f003 0302 	and.w	r3, r3, #2
 8013784:	2b00      	cmp	r3, #0
 8013786:	f000 814d 	beq.w	8013a24 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 801378a:	6878      	ldr	r0, [r7, #4]
 801378c:	f000 fd6c 	bl	8014268 <tcp_send_empty_ack>
 8013790:	4603      	mov	r3, r0
 8013792:	e152      	b.n	8013a3a <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8013794:	687b      	ldr	r3, [r7, #4]
 8013796:	2200      	movs	r2, #0
 8013798:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 801379c:	687b      	ldr	r3, [r7, #4]
 801379e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80137a0:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 80137a2:	6a3b      	ldr	r3, [r7, #32]
 80137a4:	2b00      	cmp	r3, #0
 80137a6:	f000 811c 	beq.w	80139e2 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 80137aa:	e002      	b.n	80137b2 <tcp_output+0x156>
 80137ac:	6a3b      	ldr	r3, [r7, #32]
 80137ae:	681b      	ldr	r3, [r3, #0]
 80137b0:	623b      	str	r3, [r7, #32]
 80137b2:	6a3b      	ldr	r3, [r7, #32]
 80137b4:	681b      	ldr	r3, [r3, #0]
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	d1f8      	bne.n	80137ac <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 80137ba:	e112      	b.n	80139e2 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 80137bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80137be:	68db      	ldr	r3, [r3, #12]
 80137c0:	899b      	ldrh	r3, [r3, #12]
 80137c2:	b29b      	uxth	r3, r3
 80137c4:	4618      	mov	r0, r3
 80137c6:	f7f9 f915 	bl	800c9f4 <lwip_htons>
 80137ca:	4603      	mov	r3, r0
 80137cc:	b2db      	uxtb	r3, r3
 80137ce:	f003 0304 	and.w	r3, r3, #4
 80137d2:	2b00      	cmp	r3, #0
 80137d4:	d006      	beq.n	80137e4 <tcp_output+0x188>
 80137d6:	4b43      	ldr	r3, [pc, #268]	; (80138e4 <tcp_output+0x288>)
 80137d8:	f240 5236 	movw	r2, #1334	; 0x536
 80137dc:	4946      	ldr	r1, [pc, #280]	; (80138f8 <tcp_output+0x29c>)
 80137de:	4843      	ldr	r0, [pc, #268]	; (80138ec <tcp_output+0x290>)
 80137e0:	f004 fba8 	bl	8017f34 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80137e4:	687b      	ldr	r3, [r7, #4]
 80137e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	d01f      	beq.n	801382c <tcp_output+0x1d0>
 80137ec:	687b      	ldr	r3, [r7, #4]
 80137ee:	8b5b      	ldrh	r3, [r3, #26]
 80137f0:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d119      	bne.n	801382c <tcp_output+0x1d0>
 80137f8:	687b      	ldr	r3, [r7, #4]
 80137fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80137fc:	2b00      	cmp	r3, #0
 80137fe:	d00b      	beq.n	8013818 <tcp_output+0x1bc>
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013804:	681b      	ldr	r3, [r3, #0]
 8013806:	2b00      	cmp	r3, #0
 8013808:	d110      	bne.n	801382c <tcp_output+0x1d0>
 801380a:	687b      	ldr	r3, [r7, #4]
 801380c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801380e:	891a      	ldrh	r2, [r3, #8]
 8013810:	687b      	ldr	r3, [r7, #4]
 8013812:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013814:	429a      	cmp	r2, r3
 8013816:	d209      	bcs.n	801382c <tcp_output+0x1d0>
 8013818:	687b      	ldr	r3, [r7, #4]
 801381a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 801381e:	2b00      	cmp	r3, #0
 8013820:	d004      	beq.n	801382c <tcp_output+0x1d0>
 8013822:	687b      	ldr	r3, [r7, #4]
 8013824:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013828:	2b08      	cmp	r3, #8
 801382a:	d901      	bls.n	8013830 <tcp_output+0x1d4>
 801382c:	2301      	movs	r3, #1
 801382e:	e000      	b.n	8013832 <tcp_output+0x1d6>
 8013830:	2300      	movs	r3, #0
 8013832:	2b00      	cmp	r3, #0
 8013834:	d106      	bne.n	8013844 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	8b5b      	ldrh	r3, [r3, #26]
 801383a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801383e:	2b00      	cmp	r3, #0
 8013840:	f000 80e4 	beq.w	8013a0c <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8013844:	687b      	ldr	r3, [r7, #4]
 8013846:	7d1b      	ldrb	r3, [r3, #20]
 8013848:	2b02      	cmp	r3, #2
 801384a:	d00d      	beq.n	8013868 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801384c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801384e:	68db      	ldr	r3, [r3, #12]
 8013850:	899b      	ldrh	r3, [r3, #12]
 8013852:	b29c      	uxth	r4, r3
 8013854:	2010      	movs	r0, #16
 8013856:	f7f9 f8cd 	bl	800c9f4 <lwip_htons>
 801385a:	4603      	mov	r3, r0
 801385c:	461a      	mov	r2, r3
 801385e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013860:	68db      	ldr	r3, [r3, #12]
 8013862:	4322      	orrs	r2, r4
 8013864:	b292      	uxth	r2, r2
 8013866:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8013868:	697a      	ldr	r2, [r7, #20]
 801386a:	6879      	ldr	r1, [r7, #4]
 801386c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801386e:	f000 f909 	bl	8013a84 <tcp_output_segment>
 8013872:	4603      	mov	r3, r0
 8013874:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8013876:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801387a:	2b00      	cmp	r3, #0
 801387c:	d009      	beq.n	8013892 <tcp_output+0x236>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801387e:	687b      	ldr	r3, [r7, #4]
 8013880:	8b5b      	ldrh	r3, [r3, #26]
 8013882:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013886:	b29a      	uxth	r2, r3
 8013888:	687b      	ldr	r3, [r7, #4]
 801388a:	835a      	strh	r2, [r3, #26]
      return err;
 801388c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013890:	e0d3      	b.n	8013a3a <tcp_output+0x3de>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8013892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013894:	681a      	ldr	r2, [r3, #0]
 8013896:	687b      	ldr	r3, [r7, #4]
 8013898:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801389a:	687b      	ldr	r3, [r7, #4]
 801389c:	7d1b      	ldrb	r3, [r3, #20]
 801389e:	2b02      	cmp	r3, #2
 80138a0:	d006      	beq.n	80138b0 <tcp_output+0x254>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80138a2:	687b      	ldr	r3, [r7, #4]
 80138a4:	8b5b      	ldrh	r3, [r3, #26]
 80138a6:	f023 0303 	bic.w	r3, r3, #3
 80138aa:	b29a      	uxth	r2, r3
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80138b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138b2:	68db      	ldr	r3, [r3, #12]
 80138b4:	685b      	ldr	r3, [r3, #4]
 80138b6:	4618      	mov	r0, r3
 80138b8:	f7f9 f8b1 	bl	800ca1e <lwip_htonl>
 80138bc:	4604      	mov	r4, r0
 80138be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138c0:	891b      	ldrh	r3, [r3, #8]
 80138c2:	461d      	mov	r5, r3
 80138c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138c6:	68db      	ldr	r3, [r3, #12]
 80138c8:	899b      	ldrh	r3, [r3, #12]
 80138ca:	b29b      	uxth	r3, r3
 80138cc:	4618      	mov	r0, r3
 80138ce:	f7f9 f891 	bl	800c9f4 <lwip_htons>
 80138d2:	4603      	mov	r3, r0
 80138d4:	b2db      	uxtb	r3, r3
 80138d6:	f003 0303 	and.w	r3, r3, #3
 80138da:	2b00      	cmp	r3, #0
 80138dc:	d00e      	beq.n	80138fc <tcp_output+0x2a0>
 80138de:	2301      	movs	r3, #1
 80138e0:	e00d      	b.n	80138fe <tcp_output+0x2a2>
 80138e2:	bf00      	nop
 80138e4:	0801afa4 	.word	0x0801afa4
 80138e8:	0801b4e8 	.word	0x0801b4e8
 80138ec:	0801aff8 	.word	0x0801aff8
 80138f0:	0801b500 	.word	0x0801b500
 80138f4:	2000d798 	.word	0x2000d798
 80138f8:	0801b528 	.word	0x0801b528
 80138fc:	2300      	movs	r3, #0
 80138fe:	442b      	add	r3, r5
 8013900:	4423      	add	r3, r4
 8013902:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8013904:	687b      	ldr	r3, [r7, #4]
 8013906:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013908:	68bb      	ldr	r3, [r7, #8]
 801390a:	1ad3      	subs	r3, r2, r3
 801390c:	2b00      	cmp	r3, #0
 801390e:	da02      	bge.n	8013916 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8013910:	687b      	ldr	r3, [r7, #4]
 8013912:	68ba      	ldr	r2, [r7, #8]
 8013914:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8013916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013918:	891b      	ldrh	r3, [r3, #8]
 801391a:	461c      	mov	r4, r3
 801391c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801391e:	68db      	ldr	r3, [r3, #12]
 8013920:	899b      	ldrh	r3, [r3, #12]
 8013922:	b29b      	uxth	r3, r3
 8013924:	4618      	mov	r0, r3
 8013926:	f7f9 f865 	bl	800c9f4 <lwip_htons>
 801392a:	4603      	mov	r3, r0
 801392c:	b2db      	uxtb	r3, r3
 801392e:	f003 0303 	and.w	r3, r3, #3
 8013932:	2b00      	cmp	r3, #0
 8013934:	d001      	beq.n	801393a <tcp_output+0x2de>
 8013936:	2301      	movs	r3, #1
 8013938:	e000      	b.n	801393c <tcp_output+0x2e0>
 801393a:	2300      	movs	r3, #0
 801393c:	4423      	add	r3, r4
 801393e:	2b00      	cmp	r3, #0
 8013940:	d049      	beq.n	80139d6 <tcp_output+0x37a>
      seg->next = NULL;
 8013942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013944:	2200      	movs	r2, #0
 8013946:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8013948:	687b      	ldr	r3, [r7, #4]
 801394a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801394c:	2b00      	cmp	r3, #0
 801394e:	d105      	bne.n	801395c <tcp_output+0x300>
        pcb->unacked = seg;
 8013950:	687b      	ldr	r3, [r7, #4]
 8013952:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013954:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 8013956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013958:	623b      	str	r3, [r7, #32]
 801395a:	e03f      	b.n	80139dc <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801395c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801395e:	68db      	ldr	r3, [r3, #12]
 8013960:	685b      	ldr	r3, [r3, #4]
 8013962:	4618      	mov	r0, r3
 8013964:	f7f9 f85b 	bl	800ca1e <lwip_htonl>
 8013968:	4604      	mov	r4, r0
 801396a:	6a3b      	ldr	r3, [r7, #32]
 801396c:	68db      	ldr	r3, [r3, #12]
 801396e:	685b      	ldr	r3, [r3, #4]
 8013970:	4618      	mov	r0, r3
 8013972:	f7f9 f854 	bl	800ca1e <lwip_htonl>
 8013976:	4603      	mov	r3, r0
 8013978:	1ae3      	subs	r3, r4, r3
 801397a:	2b00      	cmp	r3, #0
 801397c:	da24      	bge.n	80139c8 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801397e:	687b      	ldr	r3, [r7, #4]
 8013980:	3370      	adds	r3, #112	; 0x70
 8013982:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8013984:	e002      	b.n	801398c <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8013986:	69fb      	ldr	r3, [r7, #28]
 8013988:	681b      	ldr	r3, [r3, #0]
 801398a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801398c:	69fb      	ldr	r3, [r7, #28]
 801398e:	681b      	ldr	r3, [r3, #0]
 8013990:	2b00      	cmp	r3, #0
 8013992:	d011      	beq.n	80139b8 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8013994:	69fb      	ldr	r3, [r7, #28]
 8013996:	681b      	ldr	r3, [r3, #0]
 8013998:	68db      	ldr	r3, [r3, #12]
 801399a:	685b      	ldr	r3, [r3, #4]
 801399c:	4618      	mov	r0, r3
 801399e:	f7f9 f83e 	bl	800ca1e <lwip_htonl>
 80139a2:	4604      	mov	r4, r0
 80139a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80139a6:	68db      	ldr	r3, [r3, #12]
 80139a8:	685b      	ldr	r3, [r3, #4]
 80139aa:	4618      	mov	r0, r3
 80139ac:	f7f9 f837 	bl	800ca1e <lwip_htonl>
 80139b0:	4603      	mov	r3, r0
 80139b2:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 80139b4:	2b00      	cmp	r3, #0
 80139b6:	dbe6      	blt.n	8013986 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 80139b8:	69fb      	ldr	r3, [r7, #28]
 80139ba:	681a      	ldr	r2, [r3, #0]
 80139bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80139be:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 80139c0:	69fb      	ldr	r3, [r7, #28]
 80139c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80139c4:	601a      	str	r2, [r3, #0]
 80139c6:	e009      	b.n	80139dc <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 80139c8:	6a3b      	ldr	r3, [r7, #32]
 80139ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80139cc:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 80139ce:	6a3b      	ldr	r3, [r7, #32]
 80139d0:	681b      	ldr	r3, [r3, #0]
 80139d2:	623b      	str	r3, [r7, #32]
 80139d4:	e002      	b.n	80139dc <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80139d6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80139d8:	f7fb ff1d 	bl	800f816 <tcp_seg_free>
    }
    seg = pcb->unsent;
 80139dc:	687b      	ldr	r3, [r7, #4]
 80139de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80139e0:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 80139e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80139e4:	2b00      	cmp	r3, #0
 80139e6:	d012      	beq.n	8013a0e <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80139e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80139ea:	68db      	ldr	r3, [r3, #12]
 80139ec:	685b      	ldr	r3, [r3, #4]
 80139ee:	4618      	mov	r0, r3
 80139f0:	f7f9 f815 	bl	800ca1e <lwip_htonl>
 80139f4:	4602      	mov	r2, r0
 80139f6:	687b      	ldr	r3, [r7, #4]
 80139f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80139fa:	1ad3      	subs	r3, r2, r3
 80139fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80139fe:	8912      	ldrh	r2, [r2, #8]
 8013a00:	4413      	add	r3, r2
  while (seg != NULL &&
 8013a02:	69ba      	ldr	r2, [r7, #24]
 8013a04:	429a      	cmp	r2, r3
 8013a06:	f4bf aed9 	bcs.w	80137bc <tcp_output+0x160>
 8013a0a:	e000      	b.n	8013a0e <tcp_output+0x3b2>
      break;
 8013a0c:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8013a0e:	687b      	ldr	r3, [r7, #4]
 8013a10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013a12:	2b00      	cmp	r3, #0
 8013a14:	d108      	bne.n	8013a28 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8013a16:	687b      	ldr	r3, [r7, #4]
 8013a18:	2200      	movs	r2, #0
 8013a1a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8013a1e:	e004      	b.n	8013a2a <tcp_output+0x3ce>
    goto output_done;
 8013a20:	bf00      	nop
 8013a22:	e002      	b.n	8013a2a <tcp_output+0x3ce>
    goto output_done;
 8013a24:	bf00      	nop
 8013a26:	e000      	b.n	8013a2a <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8013a28:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8013a2a:	687b      	ldr	r3, [r7, #4]
 8013a2c:	8b5b      	ldrh	r3, [r3, #26]
 8013a2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8013a32:	b29a      	uxth	r2, r3
 8013a34:	687b      	ldr	r3, [r7, #4]
 8013a36:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8013a38:	2300      	movs	r3, #0
}
 8013a3a:	4618      	mov	r0, r3
 8013a3c:	3728      	adds	r7, #40	; 0x28
 8013a3e:	46bd      	mov	sp, r7
 8013a40:	bdb0      	pop	{r4, r5, r7, pc}
 8013a42:	bf00      	nop

08013a44 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8013a44:	b580      	push	{r7, lr}
 8013a46:	b082      	sub	sp, #8
 8013a48:	af00      	add	r7, sp, #0
 8013a4a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8013a4c:	687b      	ldr	r3, [r7, #4]
 8013a4e:	2b00      	cmp	r3, #0
 8013a50:	d106      	bne.n	8013a60 <tcp_output_segment_busy+0x1c>
 8013a52:	4b09      	ldr	r3, [pc, #36]	; (8013a78 <tcp_output_segment_busy+0x34>)
 8013a54:	f240 529a 	movw	r2, #1434	; 0x59a
 8013a58:	4908      	ldr	r1, [pc, #32]	; (8013a7c <tcp_output_segment_busy+0x38>)
 8013a5a:	4809      	ldr	r0, [pc, #36]	; (8013a80 <tcp_output_segment_busy+0x3c>)
 8013a5c:	f004 fa6a 	bl	8017f34 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8013a60:	687b      	ldr	r3, [r7, #4]
 8013a62:	685b      	ldr	r3, [r3, #4]
 8013a64:	7b9b      	ldrb	r3, [r3, #14]
 8013a66:	2b01      	cmp	r3, #1
 8013a68:	d001      	beq.n	8013a6e <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8013a6a:	2301      	movs	r3, #1
 8013a6c:	e000      	b.n	8013a70 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8013a6e:	2300      	movs	r3, #0
}
 8013a70:	4618      	mov	r0, r3
 8013a72:	3708      	adds	r7, #8
 8013a74:	46bd      	mov	sp, r7
 8013a76:	bd80      	pop	{r7, pc}
 8013a78:	0801afa4 	.word	0x0801afa4
 8013a7c:	0801b540 	.word	0x0801b540
 8013a80:	0801aff8 	.word	0x0801aff8

08013a84 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8013a84:	b5b0      	push	{r4, r5, r7, lr}
 8013a86:	b08c      	sub	sp, #48	; 0x30
 8013a88:	af04      	add	r7, sp, #16
 8013a8a:	60f8      	str	r0, [r7, #12]
 8013a8c:	60b9      	str	r1, [r7, #8]
 8013a8e:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8013a90:	68fb      	ldr	r3, [r7, #12]
 8013a92:	2b00      	cmp	r3, #0
 8013a94:	d106      	bne.n	8013aa4 <tcp_output_segment+0x20>
 8013a96:	4b63      	ldr	r3, [pc, #396]	; (8013c24 <tcp_output_segment+0x1a0>)
 8013a98:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8013a9c:	4962      	ldr	r1, [pc, #392]	; (8013c28 <tcp_output_segment+0x1a4>)
 8013a9e:	4863      	ldr	r0, [pc, #396]	; (8013c2c <tcp_output_segment+0x1a8>)
 8013aa0:	f004 fa48 	bl	8017f34 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8013aa4:	68bb      	ldr	r3, [r7, #8]
 8013aa6:	2b00      	cmp	r3, #0
 8013aa8:	d106      	bne.n	8013ab8 <tcp_output_segment+0x34>
 8013aaa:	4b5e      	ldr	r3, [pc, #376]	; (8013c24 <tcp_output_segment+0x1a0>)
 8013aac:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8013ab0:	495f      	ldr	r1, [pc, #380]	; (8013c30 <tcp_output_segment+0x1ac>)
 8013ab2:	485e      	ldr	r0, [pc, #376]	; (8013c2c <tcp_output_segment+0x1a8>)
 8013ab4:	f004 fa3e 	bl	8017f34 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8013ab8:	687b      	ldr	r3, [r7, #4]
 8013aba:	2b00      	cmp	r3, #0
 8013abc:	d106      	bne.n	8013acc <tcp_output_segment+0x48>
 8013abe:	4b59      	ldr	r3, [pc, #356]	; (8013c24 <tcp_output_segment+0x1a0>)
 8013ac0:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8013ac4:	495b      	ldr	r1, [pc, #364]	; (8013c34 <tcp_output_segment+0x1b0>)
 8013ac6:	4859      	ldr	r0, [pc, #356]	; (8013c2c <tcp_output_segment+0x1a8>)
 8013ac8:	f004 fa34 	bl	8017f34 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8013acc:	68f8      	ldr	r0, [r7, #12]
 8013ace:	f7ff ffb9 	bl	8013a44 <tcp_output_segment_busy>
 8013ad2:	4603      	mov	r3, r0
 8013ad4:	2b00      	cmp	r3, #0
 8013ad6:	d001      	beq.n	8013adc <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8013ad8:	2300      	movs	r3, #0
 8013ada:	e09f      	b.n	8013c1c <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8013adc:	68bb      	ldr	r3, [r7, #8]
 8013ade:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013ae0:	68fb      	ldr	r3, [r7, #12]
 8013ae2:	68dc      	ldr	r4, [r3, #12]
 8013ae4:	4610      	mov	r0, r2
 8013ae6:	f7f8 ff9a 	bl	800ca1e <lwip_htonl>
 8013aea:	4603      	mov	r3, r0
 8013aec:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8013aee:	68bb      	ldr	r3, [r7, #8]
 8013af0:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8013af2:	68fb      	ldr	r3, [r7, #12]
 8013af4:	68dc      	ldr	r4, [r3, #12]
 8013af6:	4610      	mov	r0, r2
 8013af8:	f7f8 ff7c 	bl	800c9f4 <lwip_htons>
 8013afc:	4603      	mov	r3, r0
 8013afe:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8013b00:	68bb      	ldr	r3, [r7, #8]
 8013b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013b04:	68ba      	ldr	r2, [r7, #8]
 8013b06:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8013b08:	441a      	add	r2, r3
 8013b0a:	68bb      	ldr	r3, [r7, #8]
 8013b0c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8013b0e:	68fb      	ldr	r3, [r7, #12]
 8013b10:	68db      	ldr	r3, [r3, #12]
 8013b12:	3314      	adds	r3, #20
 8013b14:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8013b16:	68fb      	ldr	r3, [r7, #12]
 8013b18:	7a9b      	ldrb	r3, [r3, #10]
 8013b1a:	f003 0301 	and.w	r3, r3, #1
 8013b1e:	2b00      	cmp	r3, #0
 8013b20:	d015      	beq.n	8013b4e <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8013b22:	68bb      	ldr	r3, [r7, #8]
 8013b24:	3304      	adds	r3, #4
 8013b26:	461a      	mov	r2, r3
 8013b28:	6879      	ldr	r1, [r7, #4]
 8013b2a:	f44f 7006 	mov.w	r0, #536	; 0x218
 8013b2e:	f7fc fa37 	bl	800ffa0 <tcp_eff_send_mss_netif>
 8013b32:	4603      	mov	r3, r0
 8013b34:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8013b36:	8b7b      	ldrh	r3, [r7, #26]
 8013b38:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8013b3c:	4618      	mov	r0, r3
 8013b3e:	f7f8 ff6e 	bl	800ca1e <lwip_htonl>
 8013b42:	4602      	mov	r2, r0
 8013b44:	69fb      	ldr	r3, [r7, #28]
 8013b46:	601a      	str	r2, [r3, #0]
    opts += 1;
 8013b48:	69fb      	ldr	r3, [r7, #28]
 8013b4a:	3304      	adds	r3, #4
 8013b4c:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8013b4e:	68bb      	ldr	r3, [r7, #8]
 8013b50:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8013b54:	2b00      	cmp	r3, #0
 8013b56:	da02      	bge.n	8013b5e <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8013b58:	68bb      	ldr	r3, [r7, #8]
 8013b5a:	2200      	movs	r2, #0
 8013b5c:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8013b5e:	68bb      	ldr	r3, [r7, #8]
 8013b60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013b62:	2b00      	cmp	r3, #0
 8013b64:	d10c      	bne.n	8013b80 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8013b66:	4b34      	ldr	r3, [pc, #208]	; (8013c38 <tcp_output_segment+0x1b4>)
 8013b68:	681a      	ldr	r2, [r3, #0]
 8013b6a:	68bb      	ldr	r3, [r7, #8]
 8013b6c:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8013b6e:	68fb      	ldr	r3, [r7, #12]
 8013b70:	68db      	ldr	r3, [r3, #12]
 8013b72:	685b      	ldr	r3, [r3, #4]
 8013b74:	4618      	mov	r0, r3
 8013b76:	f7f8 ff52 	bl	800ca1e <lwip_htonl>
 8013b7a:	4602      	mov	r2, r0
 8013b7c:	68bb      	ldr	r3, [r7, #8]
 8013b7e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8013b80:	68fb      	ldr	r3, [r7, #12]
 8013b82:	68da      	ldr	r2, [r3, #12]
 8013b84:	68fb      	ldr	r3, [r7, #12]
 8013b86:	685b      	ldr	r3, [r3, #4]
 8013b88:	685b      	ldr	r3, [r3, #4]
 8013b8a:	1ad3      	subs	r3, r2, r3
 8013b8c:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8013b8e:	68fb      	ldr	r3, [r7, #12]
 8013b90:	685b      	ldr	r3, [r3, #4]
 8013b92:	8959      	ldrh	r1, [r3, #10]
 8013b94:	68fb      	ldr	r3, [r7, #12]
 8013b96:	685b      	ldr	r3, [r3, #4]
 8013b98:	8b3a      	ldrh	r2, [r7, #24]
 8013b9a:	1a8a      	subs	r2, r1, r2
 8013b9c:	b292      	uxth	r2, r2
 8013b9e:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8013ba0:	68fb      	ldr	r3, [r7, #12]
 8013ba2:	685b      	ldr	r3, [r3, #4]
 8013ba4:	8919      	ldrh	r1, [r3, #8]
 8013ba6:	68fb      	ldr	r3, [r7, #12]
 8013ba8:	685b      	ldr	r3, [r3, #4]
 8013baa:	8b3a      	ldrh	r2, [r7, #24]
 8013bac:	1a8a      	subs	r2, r1, r2
 8013bae:	b292      	uxth	r2, r2
 8013bb0:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8013bb2:	68fb      	ldr	r3, [r7, #12]
 8013bb4:	685b      	ldr	r3, [r3, #4]
 8013bb6:	68fa      	ldr	r2, [r7, #12]
 8013bb8:	68d2      	ldr	r2, [r2, #12]
 8013bba:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8013bbc:	68fb      	ldr	r3, [r7, #12]
 8013bbe:	68db      	ldr	r3, [r3, #12]
 8013bc0:	2200      	movs	r2, #0
 8013bc2:	741a      	strb	r2, [r3, #16]
 8013bc4:	2200      	movs	r2, #0
 8013bc6:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8013bc8:	68fb      	ldr	r3, [r7, #12]
 8013bca:	68db      	ldr	r3, [r3, #12]
 8013bcc:	f103 0214 	add.w	r2, r3, #20
 8013bd0:	68fb      	ldr	r3, [r7, #12]
 8013bd2:	7a9b      	ldrb	r3, [r3, #10]
 8013bd4:	009b      	lsls	r3, r3, #2
 8013bd6:	f003 0304 	and.w	r3, r3, #4
 8013bda:	4413      	add	r3, r2
 8013bdc:	69fa      	ldr	r2, [r7, #28]
 8013bde:	429a      	cmp	r2, r3
 8013be0:	d006      	beq.n	8013bf0 <tcp_output_segment+0x16c>
 8013be2:	4b10      	ldr	r3, [pc, #64]	; (8013c24 <tcp_output_segment+0x1a0>)
 8013be4:	f240 621c 	movw	r2, #1564	; 0x61c
 8013be8:	4914      	ldr	r1, [pc, #80]	; (8013c3c <tcp_output_segment+0x1b8>)
 8013bea:	4810      	ldr	r0, [pc, #64]	; (8013c2c <tcp_output_segment+0x1a8>)
 8013bec:	f004 f9a2 	bl	8017f34 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8013bf0:	68fb      	ldr	r3, [r7, #12]
 8013bf2:	6858      	ldr	r0, [r3, #4]
 8013bf4:	68b9      	ldr	r1, [r7, #8]
 8013bf6:	68bb      	ldr	r3, [r7, #8]
 8013bf8:	1d1c      	adds	r4, r3, #4
 8013bfa:	68bb      	ldr	r3, [r7, #8]
 8013bfc:	7add      	ldrb	r5, [r3, #11]
 8013bfe:	68bb      	ldr	r3, [r7, #8]
 8013c00:	7a9b      	ldrb	r3, [r3, #10]
 8013c02:	687a      	ldr	r2, [r7, #4]
 8013c04:	9202      	str	r2, [sp, #8]
 8013c06:	2206      	movs	r2, #6
 8013c08:	9201      	str	r2, [sp, #4]
 8013c0a:	9300      	str	r3, [sp, #0]
 8013c0c:	462b      	mov	r3, r5
 8013c0e:	4622      	mov	r2, r4
 8013c10:	f002 fd96 	bl	8016740 <ip4_output_if>
 8013c14:	4603      	mov	r3, r0
 8013c16:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8013c18:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013c1c:	4618      	mov	r0, r3
 8013c1e:	3720      	adds	r7, #32
 8013c20:	46bd      	mov	sp, r7
 8013c22:	bdb0      	pop	{r4, r5, r7, pc}
 8013c24:	0801afa4 	.word	0x0801afa4
 8013c28:	0801b568 	.word	0x0801b568
 8013c2c:	0801aff8 	.word	0x0801aff8
 8013c30:	0801b588 	.word	0x0801b588
 8013c34:	0801b5a8 	.word	0x0801b5a8
 8013c38:	2000d788 	.word	0x2000d788
 8013c3c:	0801b5cc 	.word	0x0801b5cc

08013c40 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8013c40:	b5b0      	push	{r4, r5, r7, lr}
 8013c42:	b084      	sub	sp, #16
 8013c44:	af00      	add	r7, sp, #0
 8013c46:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8013c48:	687b      	ldr	r3, [r7, #4]
 8013c4a:	2b00      	cmp	r3, #0
 8013c4c:	d106      	bne.n	8013c5c <tcp_rexmit_rto_prepare+0x1c>
 8013c4e:	4b31      	ldr	r3, [pc, #196]	; (8013d14 <tcp_rexmit_rto_prepare+0xd4>)
 8013c50:	f240 6263 	movw	r2, #1635	; 0x663
 8013c54:	4930      	ldr	r1, [pc, #192]	; (8013d18 <tcp_rexmit_rto_prepare+0xd8>)
 8013c56:	4831      	ldr	r0, [pc, #196]	; (8013d1c <tcp_rexmit_rto_prepare+0xdc>)
 8013c58:	f004 f96c 	bl	8017f34 <iprintf>

  if (pcb->unacked == NULL) {
 8013c5c:	687b      	ldr	r3, [r7, #4]
 8013c5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013c60:	2b00      	cmp	r3, #0
 8013c62:	d102      	bne.n	8013c6a <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8013c64:	f06f 0305 	mvn.w	r3, #5
 8013c68:	e050      	b.n	8013d0c <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8013c6a:	687b      	ldr	r3, [r7, #4]
 8013c6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013c6e:	60fb      	str	r3, [r7, #12]
 8013c70:	e00b      	b.n	8013c8a <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8013c72:	68f8      	ldr	r0, [r7, #12]
 8013c74:	f7ff fee6 	bl	8013a44 <tcp_output_segment_busy>
 8013c78:	4603      	mov	r3, r0
 8013c7a:	2b00      	cmp	r3, #0
 8013c7c:	d002      	beq.n	8013c84 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8013c7e:	f06f 0305 	mvn.w	r3, #5
 8013c82:	e043      	b.n	8013d0c <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8013c84:	68fb      	ldr	r3, [r7, #12]
 8013c86:	681b      	ldr	r3, [r3, #0]
 8013c88:	60fb      	str	r3, [r7, #12]
 8013c8a:	68fb      	ldr	r3, [r7, #12]
 8013c8c:	681b      	ldr	r3, [r3, #0]
 8013c8e:	2b00      	cmp	r3, #0
 8013c90:	d1ef      	bne.n	8013c72 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8013c92:	68f8      	ldr	r0, [r7, #12]
 8013c94:	f7ff fed6 	bl	8013a44 <tcp_output_segment_busy>
 8013c98:	4603      	mov	r3, r0
 8013c9a:	2b00      	cmp	r3, #0
 8013c9c:	d002      	beq.n	8013ca4 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8013c9e:	f06f 0305 	mvn.w	r3, #5
 8013ca2:	e033      	b.n	8013d0c <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8013ca8:	68fb      	ldr	r3, [r7, #12]
 8013caa:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8013cac:	687b      	ldr	r3, [r7, #4]
 8013cae:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8013cb0:	687b      	ldr	r3, [r7, #4]
 8013cb2:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8013cb4:	687b      	ldr	r3, [r7, #4]
 8013cb6:	2200      	movs	r2, #0
 8013cb8:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8013cba:	687b      	ldr	r3, [r7, #4]
 8013cbc:	8b5b      	ldrh	r3, [r3, #26]
 8013cbe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8013cc2:	b29a      	uxth	r2, r3
 8013cc4:	687b      	ldr	r3, [r7, #4]
 8013cc6:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8013cc8:	68fb      	ldr	r3, [r7, #12]
 8013cca:	68db      	ldr	r3, [r3, #12]
 8013ccc:	685b      	ldr	r3, [r3, #4]
 8013cce:	4618      	mov	r0, r3
 8013cd0:	f7f8 fea5 	bl	800ca1e <lwip_htonl>
 8013cd4:	4604      	mov	r4, r0
 8013cd6:	68fb      	ldr	r3, [r7, #12]
 8013cd8:	891b      	ldrh	r3, [r3, #8]
 8013cda:	461d      	mov	r5, r3
 8013cdc:	68fb      	ldr	r3, [r7, #12]
 8013cde:	68db      	ldr	r3, [r3, #12]
 8013ce0:	899b      	ldrh	r3, [r3, #12]
 8013ce2:	b29b      	uxth	r3, r3
 8013ce4:	4618      	mov	r0, r3
 8013ce6:	f7f8 fe85 	bl	800c9f4 <lwip_htons>
 8013cea:	4603      	mov	r3, r0
 8013cec:	b2db      	uxtb	r3, r3
 8013cee:	f003 0303 	and.w	r3, r3, #3
 8013cf2:	2b00      	cmp	r3, #0
 8013cf4:	d001      	beq.n	8013cfa <tcp_rexmit_rto_prepare+0xba>
 8013cf6:	2301      	movs	r3, #1
 8013cf8:	e000      	b.n	8013cfc <tcp_rexmit_rto_prepare+0xbc>
 8013cfa:	2300      	movs	r3, #0
 8013cfc:	442b      	add	r3, r5
 8013cfe:	18e2      	adds	r2, r4, r3
 8013d00:	687b      	ldr	r3, [r7, #4]
 8013d02:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8013d04:	687b      	ldr	r3, [r7, #4]
 8013d06:	2200      	movs	r2, #0
 8013d08:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 8013d0a:	2300      	movs	r3, #0
}
 8013d0c:	4618      	mov	r0, r3
 8013d0e:	3710      	adds	r7, #16
 8013d10:	46bd      	mov	sp, r7
 8013d12:	bdb0      	pop	{r4, r5, r7, pc}
 8013d14:	0801afa4 	.word	0x0801afa4
 8013d18:	0801b5e0 	.word	0x0801b5e0
 8013d1c:	0801aff8 	.word	0x0801aff8

08013d20 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8013d20:	b580      	push	{r7, lr}
 8013d22:	b082      	sub	sp, #8
 8013d24:	af00      	add	r7, sp, #0
 8013d26:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8013d28:	687b      	ldr	r3, [r7, #4]
 8013d2a:	2b00      	cmp	r3, #0
 8013d2c:	d106      	bne.n	8013d3c <tcp_rexmit_rto_commit+0x1c>
 8013d2e:	4b0d      	ldr	r3, [pc, #52]	; (8013d64 <tcp_rexmit_rto_commit+0x44>)
 8013d30:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8013d34:	490c      	ldr	r1, [pc, #48]	; (8013d68 <tcp_rexmit_rto_commit+0x48>)
 8013d36:	480d      	ldr	r0, [pc, #52]	; (8013d6c <tcp_rexmit_rto_commit+0x4c>)
 8013d38:	f004 f8fc 	bl	8017f34 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8013d3c:	687b      	ldr	r3, [r7, #4]
 8013d3e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8013d42:	2bff      	cmp	r3, #255	; 0xff
 8013d44:	d007      	beq.n	8013d56 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8013d46:	687b      	ldr	r3, [r7, #4]
 8013d48:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8013d4c:	3301      	adds	r3, #1
 8013d4e:	b2da      	uxtb	r2, r3
 8013d50:	687b      	ldr	r3, [r7, #4]
 8013d52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8013d56:	6878      	ldr	r0, [r7, #4]
 8013d58:	f7ff fc80 	bl	801365c <tcp_output>
}
 8013d5c:	bf00      	nop
 8013d5e:	3708      	adds	r7, #8
 8013d60:	46bd      	mov	sp, r7
 8013d62:	bd80      	pop	{r7, pc}
 8013d64:	0801afa4 	.word	0x0801afa4
 8013d68:	0801b604 	.word	0x0801b604
 8013d6c:	0801aff8 	.word	0x0801aff8

08013d70 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8013d70:	b580      	push	{r7, lr}
 8013d72:	b082      	sub	sp, #8
 8013d74:	af00      	add	r7, sp, #0
 8013d76:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8013d78:	687b      	ldr	r3, [r7, #4]
 8013d7a:	2b00      	cmp	r3, #0
 8013d7c:	d106      	bne.n	8013d8c <tcp_rexmit_rto+0x1c>
 8013d7e:	4b0a      	ldr	r3, [pc, #40]	; (8013da8 <tcp_rexmit_rto+0x38>)
 8013d80:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8013d84:	4909      	ldr	r1, [pc, #36]	; (8013dac <tcp_rexmit_rto+0x3c>)
 8013d86:	480a      	ldr	r0, [pc, #40]	; (8013db0 <tcp_rexmit_rto+0x40>)
 8013d88:	f004 f8d4 	bl	8017f34 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8013d8c:	6878      	ldr	r0, [r7, #4]
 8013d8e:	f7ff ff57 	bl	8013c40 <tcp_rexmit_rto_prepare>
 8013d92:	4603      	mov	r3, r0
 8013d94:	2b00      	cmp	r3, #0
 8013d96:	d102      	bne.n	8013d9e <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8013d98:	6878      	ldr	r0, [r7, #4]
 8013d9a:	f7ff ffc1 	bl	8013d20 <tcp_rexmit_rto_commit>
  }
}
 8013d9e:	bf00      	nop
 8013da0:	3708      	adds	r7, #8
 8013da2:	46bd      	mov	sp, r7
 8013da4:	bd80      	pop	{r7, pc}
 8013da6:	bf00      	nop
 8013da8:	0801afa4 	.word	0x0801afa4
 8013dac:	0801b628 	.word	0x0801b628
 8013db0:	0801aff8 	.word	0x0801aff8

08013db4 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8013db4:	b590      	push	{r4, r7, lr}
 8013db6:	b085      	sub	sp, #20
 8013db8:	af00      	add	r7, sp, #0
 8013dba:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8013dbc:	687b      	ldr	r3, [r7, #4]
 8013dbe:	2b00      	cmp	r3, #0
 8013dc0:	d106      	bne.n	8013dd0 <tcp_rexmit+0x1c>
 8013dc2:	4b2f      	ldr	r3, [pc, #188]	; (8013e80 <tcp_rexmit+0xcc>)
 8013dc4:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8013dc8:	492e      	ldr	r1, [pc, #184]	; (8013e84 <tcp_rexmit+0xd0>)
 8013dca:	482f      	ldr	r0, [pc, #188]	; (8013e88 <tcp_rexmit+0xd4>)
 8013dcc:	f004 f8b2 	bl	8017f34 <iprintf>

  if (pcb->unacked == NULL) {
 8013dd0:	687b      	ldr	r3, [r7, #4]
 8013dd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013dd4:	2b00      	cmp	r3, #0
 8013dd6:	d102      	bne.n	8013dde <tcp_rexmit+0x2a>
    return ERR_VAL;
 8013dd8:	f06f 0305 	mvn.w	r3, #5
 8013ddc:	e04c      	b.n	8013e78 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8013dde:	687b      	ldr	r3, [r7, #4]
 8013de0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013de2:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8013de4:	68b8      	ldr	r0, [r7, #8]
 8013de6:	f7ff fe2d 	bl	8013a44 <tcp_output_segment_busy>
 8013dea:	4603      	mov	r3, r0
 8013dec:	2b00      	cmp	r3, #0
 8013dee:	d002      	beq.n	8013df6 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8013df0:	f06f 0305 	mvn.w	r3, #5
 8013df4:	e040      	b.n	8013e78 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8013df6:	68bb      	ldr	r3, [r7, #8]
 8013df8:	681a      	ldr	r2, [r3, #0]
 8013dfa:	687b      	ldr	r3, [r7, #4]
 8013dfc:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 8013dfe:	687b      	ldr	r3, [r7, #4]
 8013e00:	336c      	adds	r3, #108	; 0x6c
 8013e02:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8013e04:	e002      	b.n	8013e0c <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8013e06:	68fb      	ldr	r3, [r7, #12]
 8013e08:	681b      	ldr	r3, [r3, #0]
 8013e0a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8013e0c:	68fb      	ldr	r3, [r7, #12]
 8013e0e:	681b      	ldr	r3, [r3, #0]
 8013e10:	2b00      	cmp	r3, #0
 8013e12:	d011      	beq.n	8013e38 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8013e14:	68fb      	ldr	r3, [r7, #12]
 8013e16:	681b      	ldr	r3, [r3, #0]
 8013e18:	68db      	ldr	r3, [r3, #12]
 8013e1a:	685b      	ldr	r3, [r3, #4]
 8013e1c:	4618      	mov	r0, r3
 8013e1e:	f7f8 fdfe 	bl	800ca1e <lwip_htonl>
 8013e22:	4604      	mov	r4, r0
 8013e24:	68bb      	ldr	r3, [r7, #8]
 8013e26:	68db      	ldr	r3, [r3, #12]
 8013e28:	685b      	ldr	r3, [r3, #4]
 8013e2a:	4618      	mov	r0, r3
 8013e2c:	f7f8 fdf7 	bl	800ca1e <lwip_htonl>
 8013e30:	4603      	mov	r3, r0
 8013e32:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8013e34:	2b00      	cmp	r3, #0
 8013e36:	dbe6      	blt.n	8013e06 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8013e38:	68fb      	ldr	r3, [r7, #12]
 8013e3a:	681a      	ldr	r2, [r3, #0]
 8013e3c:	68bb      	ldr	r3, [r7, #8]
 8013e3e:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8013e40:	68fb      	ldr	r3, [r7, #12]
 8013e42:	68ba      	ldr	r2, [r7, #8]
 8013e44:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8013e46:	68bb      	ldr	r3, [r7, #8]
 8013e48:	681b      	ldr	r3, [r3, #0]
 8013e4a:	2b00      	cmp	r3, #0
 8013e4c:	d103      	bne.n	8013e56 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8013e4e:	687b      	ldr	r3, [r7, #4]
 8013e50:	2200      	movs	r2, #0
 8013e52:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8013e56:	687b      	ldr	r3, [r7, #4]
 8013e58:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8013e5c:	2bff      	cmp	r3, #255	; 0xff
 8013e5e:	d007      	beq.n	8013e70 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8013e60:	687b      	ldr	r3, [r7, #4]
 8013e62:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8013e66:	3301      	adds	r3, #1
 8013e68:	b2da      	uxtb	r2, r3
 8013e6a:	687b      	ldr	r3, [r7, #4]
 8013e6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8013e70:	687b      	ldr	r3, [r7, #4]
 8013e72:	2200      	movs	r2, #0
 8013e74:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8013e76:	2300      	movs	r3, #0
}
 8013e78:	4618      	mov	r0, r3
 8013e7a:	3714      	adds	r7, #20
 8013e7c:	46bd      	mov	sp, r7
 8013e7e:	bd90      	pop	{r4, r7, pc}
 8013e80:	0801afa4 	.word	0x0801afa4
 8013e84:	0801b644 	.word	0x0801b644
 8013e88:	0801aff8 	.word	0x0801aff8

08013e8c <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8013e8c:	b580      	push	{r7, lr}
 8013e8e:	b082      	sub	sp, #8
 8013e90:	af00      	add	r7, sp, #0
 8013e92:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	2b00      	cmp	r3, #0
 8013e98:	d106      	bne.n	8013ea8 <tcp_rexmit_fast+0x1c>
 8013e9a:	4b2a      	ldr	r3, [pc, #168]	; (8013f44 <tcp_rexmit_fast+0xb8>)
 8013e9c:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8013ea0:	4929      	ldr	r1, [pc, #164]	; (8013f48 <tcp_rexmit_fast+0xbc>)
 8013ea2:	482a      	ldr	r0, [pc, #168]	; (8013f4c <tcp_rexmit_fast+0xc0>)
 8013ea4:	f004 f846 	bl	8017f34 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013eac:	2b00      	cmp	r3, #0
 8013eae:	d044      	beq.n	8013f3a <tcp_rexmit_fast+0xae>
 8013eb0:	687b      	ldr	r3, [r7, #4]
 8013eb2:	8b5b      	ldrh	r3, [r3, #26]
 8013eb4:	f003 0304 	and.w	r3, r3, #4
 8013eb8:	2b00      	cmp	r3, #0
 8013eba:	d13e      	bne.n	8013f3a <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8013ebc:	6878      	ldr	r0, [r7, #4]
 8013ebe:	f7ff ff79 	bl	8013db4 <tcp_rexmit>
 8013ec2:	4603      	mov	r3, r0
 8013ec4:	2b00      	cmp	r3, #0
 8013ec6:	d138      	bne.n	8013f3a <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8013ec8:	687b      	ldr	r3, [r7, #4]
 8013eca:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8013ece:	687b      	ldr	r3, [r7, #4]
 8013ed0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013ed4:	4293      	cmp	r3, r2
 8013ed6:	bf28      	it	cs
 8013ed8:	4613      	movcs	r3, r2
 8013eda:	b29b      	uxth	r3, r3
 8013edc:	0fda      	lsrs	r2, r3, #31
 8013ede:	4413      	add	r3, r2
 8013ee0:	105b      	asrs	r3, r3, #1
 8013ee2:	b29a      	uxth	r2, r3
 8013ee4:	687b      	ldr	r3, [r7, #4]
 8013ee6:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8013eea:	687b      	ldr	r3, [r7, #4]
 8013eec:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8013ef0:	461a      	mov	r2, r3
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013ef6:	005b      	lsls	r3, r3, #1
 8013ef8:	429a      	cmp	r2, r3
 8013efa:	d206      	bcs.n	8013f0a <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8013efc:	687b      	ldr	r3, [r7, #4]
 8013efe:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013f00:	005b      	lsls	r3, r3, #1
 8013f02:	b29a      	uxth	r2, r3
 8013f04:	687b      	ldr	r3, [r7, #4]
 8013f06:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8013f0a:	687b      	ldr	r3, [r7, #4]
 8013f0c:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013f14:	4619      	mov	r1, r3
 8013f16:	0049      	lsls	r1, r1, #1
 8013f18:	440b      	add	r3, r1
 8013f1a:	b29b      	uxth	r3, r3
 8013f1c:	4413      	add	r3, r2
 8013f1e:	b29a      	uxth	r2, r3
 8013f20:	687b      	ldr	r3, [r7, #4]
 8013f22:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	8b5b      	ldrh	r3, [r3, #26]
 8013f2a:	f043 0304 	orr.w	r3, r3, #4
 8013f2e:	b29a      	uxth	r2, r3
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8013f34:	687b      	ldr	r3, [r7, #4]
 8013f36:	2200      	movs	r2, #0
 8013f38:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8013f3a:	bf00      	nop
 8013f3c:	3708      	adds	r7, #8
 8013f3e:	46bd      	mov	sp, r7
 8013f40:	bd80      	pop	{r7, pc}
 8013f42:	bf00      	nop
 8013f44:	0801afa4 	.word	0x0801afa4
 8013f48:	0801b65c 	.word	0x0801b65c
 8013f4c:	0801aff8 	.word	0x0801aff8

08013f50 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8013f50:	b580      	push	{r7, lr}
 8013f52:	b086      	sub	sp, #24
 8013f54:	af00      	add	r7, sp, #0
 8013f56:	60f8      	str	r0, [r7, #12]
 8013f58:	607b      	str	r3, [r7, #4]
 8013f5a:	460b      	mov	r3, r1
 8013f5c:	817b      	strh	r3, [r7, #10]
 8013f5e:	4613      	mov	r3, r2
 8013f60:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8013f62:	897a      	ldrh	r2, [r7, #10]
 8013f64:	893b      	ldrh	r3, [r7, #8]
 8013f66:	4413      	add	r3, r2
 8013f68:	b29b      	uxth	r3, r3
 8013f6a:	3314      	adds	r3, #20
 8013f6c:	b29b      	uxth	r3, r3
 8013f6e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8013f72:	4619      	mov	r1, r3
 8013f74:	2022      	movs	r0, #34	; 0x22
 8013f76:	f7f9 fda1 	bl	800dabc <pbuf_alloc>
 8013f7a:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8013f7c:	697b      	ldr	r3, [r7, #20]
 8013f7e:	2b00      	cmp	r3, #0
 8013f80:	d04d      	beq.n	801401e <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8013f82:	897b      	ldrh	r3, [r7, #10]
 8013f84:	3313      	adds	r3, #19
 8013f86:	697a      	ldr	r2, [r7, #20]
 8013f88:	8952      	ldrh	r2, [r2, #10]
 8013f8a:	4293      	cmp	r3, r2
 8013f8c:	db06      	blt.n	8013f9c <tcp_output_alloc_header_common+0x4c>
 8013f8e:	4b26      	ldr	r3, [pc, #152]	; (8014028 <tcp_output_alloc_header_common+0xd8>)
 8013f90:	f240 7223 	movw	r2, #1827	; 0x723
 8013f94:	4925      	ldr	r1, [pc, #148]	; (801402c <tcp_output_alloc_header_common+0xdc>)
 8013f96:	4826      	ldr	r0, [pc, #152]	; (8014030 <tcp_output_alloc_header_common+0xe0>)
 8013f98:	f003 ffcc 	bl	8017f34 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8013f9c:	697b      	ldr	r3, [r7, #20]
 8013f9e:	685b      	ldr	r3, [r3, #4]
 8013fa0:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8013fa2:	8c3b      	ldrh	r3, [r7, #32]
 8013fa4:	4618      	mov	r0, r3
 8013fa6:	f7f8 fd25 	bl	800c9f4 <lwip_htons>
 8013faa:	4603      	mov	r3, r0
 8013fac:	461a      	mov	r2, r3
 8013fae:	693b      	ldr	r3, [r7, #16]
 8013fb0:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8013fb2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8013fb4:	4618      	mov	r0, r3
 8013fb6:	f7f8 fd1d 	bl	800c9f4 <lwip_htons>
 8013fba:	4603      	mov	r3, r0
 8013fbc:	461a      	mov	r2, r3
 8013fbe:	693b      	ldr	r3, [r7, #16]
 8013fc0:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8013fc2:	693b      	ldr	r3, [r7, #16]
 8013fc4:	687a      	ldr	r2, [r7, #4]
 8013fc6:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8013fc8:	68f8      	ldr	r0, [r7, #12]
 8013fca:	f7f8 fd28 	bl	800ca1e <lwip_htonl>
 8013fce:	4602      	mov	r2, r0
 8013fd0:	693b      	ldr	r3, [r7, #16]
 8013fd2:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8013fd4:	897b      	ldrh	r3, [r7, #10]
 8013fd6:	089b      	lsrs	r3, r3, #2
 8013fd8:	b29b      	uxth	r3, r3
 8013fda:	3305      	adds	r3, #5
 8013fdc:	b29b      	uxth	r3, r3
 8013fde:	031b      	lsls	r3, r3, #12
 8013fe0:	b29a      	uxth	r2, r3
 8013fe2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8013fe6:	b29b      	uxth	r3, r3
 8013fe8:	4313      	orrs	r3, r2
 8013fea:	b29b      	uxth	r3, r3
 8013fec:	4618      	mov	r0, r3
 8013fee:	f7f8 fd01 	bl	800c9f4 <lwip_htons>
 8013ff2:	4603      	mov	r3, r0
 8013ff4:	461a      	mov	r2, r3
 8013ff6:	693b      	ldr	r3, [r7, #16]
 8013ff8:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8013ffa:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8013ffc:	4618      	mov	r0, r3
 8013ffe:	f7f8 fcf9 	bl	800c9f4 <lwip_htons>
 8014002:	4603      	mov	r3, r0
 8014004:	461a      	mov	r2, r3
 8014006:	693b      	ldr	r3, [r7, #16]
 8014008:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801400a:	693b      	ldr	r3, [r7, #16]
 801400c:	2200      	movs	r2, #0
 801400e:	741a      	strb	r2, [r3, #16]
 8014010:	2200      	movs	r2, #0
 8014012:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8014014:	693b      	ldr	r3, [r7, #16]
 8014016:	2200      	movs	r2, #0
 8014018:	749a      	strb	r2, [r3, #18]
 801401a:	2200      	movs	r2, #0
 801401c:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801401e:	697b      	ldr	r3, [r7, #20]
}
 8014020:	4618      	mov	r0, r3
 8014022:	3718      	adds	r7, #24
 8014024:	46bd      	mov	sp, r7
 8014026:	bd80      	pop	{r7, pc}
 8014028:	0801afa4 	.word	0x0801afa4
 801402c:	0801b67c 	.word	0x0801b67c
 8014030:	0801aff8 	.word	0x0801aff8

08014034 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8014034:	b5b0      	push	{r4, r5, r7, lr}
 8014036:	b08a      	sub	sp, #40	; 0x28
 8014038:	af04      	add	r7, sp, #16
 801403a:	60f8      	str	r0, [r7, #12]
 801403c:	607b      	str	r3, [r7, #4]
 801403e:	460b      	mov	r3, r1
 8014040:	817b      	strh	r3, [r7, #10]
 8014042:	4613      	mov	r3, r2
 8014044:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8014046:	68fb      	ldr	r3, [r7, #12]
 8014048:	2b00      	cmp	r3, #0
 801404a:	d106      	bne.n	801405a <tcp_output_alloc_header+0x26>
 801404c:	4b15      	ldr	r3, [pc, #84]	; (80140a4 <tcp_output_alloc_header+0x70>)
 801404e:	f240 7242 	movw	r2, #1858	; 0x742
 8014052:	4915      	ldr	r1, [pc, #84]	; (80140a8 <tcp_output_alloc_header+0x74>)
 8014054:	4815      	ldr	r0, [pc, #84]	; (80140ac <tcp_output_alloc_header+0x78>)
 8014056:	f003 ff6d 	bl	8017f34 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801405a:	68fb      	ldr	r3, [r7, #12]
 801405c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801405e:	68fb      	ldr	r3, [r7, #12]
 8014060:	8adb      	ldrh	r3, [r3, #22]
 8014062:	68fa      	ldr	r2, [r7, #12]
 8014064:	8b12      	ldrh	r2, [r2, #24]
 8014066:	68f9      	ldr	r1, [r7, #12]
 8014068:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 801406a:	893d      	ldrh	r5, [r7, #8]
 801406c:	897c      	ldrh	r4, [r7, #10]
 801406e:	9103      	str	r1, [sp, #12]
 8014070:	2110      	movs	r1, #16
 8014072:	9102      	str	r1, [sp, #8]
 8014074:	9201      	str	r2, [sp, #4]
 8014076:	9300      	str	r3, [sp, #0]
 8014078:	687b      	ldr	r3, [r7, #4]
 801407a:	462a      	mov	r2, r5
 801407c:	4621      	mov	r1, r4
 801407e:	f7ff ff67 	bl	8013f50 <tcp_output_alloc_header_common>
 8014082:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8014084:	697b      	ldr	r3, [r7, #20]
 8014086:	2b00      	cmp	r3, #0
 8014088:	d006      	beq.n	8014098 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801408a:	68fb      	ldr	r3, [r7, #12]
 801408c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801408e:	68fa      	ldr	r2, [r7, #12]
 8014090:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8014092:	441a      	add	r2, r3
 8014094:	68fb      	ldr	r3, [r7, #12]
 8014096:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8014098:	697b      	ldr	r3, [r7, #20]
}
 801409a:	4618      	mov	r0, r3
 801409c:	3718      	adds	r7, #24
 801409e:	46bd      	mov	sp, r7
 80140a0:	bdb0      	pop	{r4, r5, r7, pc}
 80140a2:	bf00      	nop
 80140a4:	0801afa4 	.word	0x0801afa4
 80140a8:	0801b6ac 	.word	0x0801b6ac
 80140ac:	0801aff8 	.word	0x0801aff8

080140b0 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 80140b0:	b580      	push	{r7, lr}
 80140b2:	b088      	sub	sp, #32
 80140b4:	af00      	add	r7, sp, #0
 80140b6:	60f8      	str	r0, [r7, #12]
 80140b8:	60b9      	str	r1, [r7, #8]
 80140ba:	4611      	mov	r1, r2
 80140bc:	461a      	mov	r2, r3
 80140be:	460b      	mov	r3, r1
 80140c0:	71fb      	strb	r3, [r7, #7]
 80140c2:	4613      	mov	r3, r2
 80140c4:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 80140c6:	2300      	movs	r3, #0
 80140c8:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 80140ca:	68bb      	ldr	r3, [r7, #8]
 80140cc:	2b00      	cmp	r3, #0
 80140ce:	d106      	bne.n	80140de <tcp_output_fill_options+0x2e>
 80140d0:	4b13      	ldr	r3, [pc, #76]	; (8014120 <tcp_output_fill_options+0x70>)
 80140d2:	f240 7256 	movw	r2, #1878	; 0x756
 80140d6:	4913      	ldr	r1, [pc, #76]	; (8014124 <tcp_output_fill_options+0x74>)
 80140d8:	4813      	ldr	r0, [pc, #76]	; (8014128 <tcp_output_fill_options+0x78>)
 80140da:	f003 ff2b 	bl	8017f34 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 80140de:	68bb      	ldr	r3, [r7, #8]
 80140e0:	685b      	ldr	r3, [r3, #4]
 80140e2:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 80140e4:	69bb      	ldr	r3, [r7, #24]
 80140e6:	3314      	adds	r3, #20
 80140e8:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 80140ea:	69bb      	ldr	r3, [r7, #24]
 80140ec:	f103 0214 	add.w	r2, r3, #20
 80140f0:	8bfb      	ldrh	r3, [r7, #30]
 80140f2:	009b      	lsls	r3, r3, #2
 80140f4:	4619      	mov	r1, r3
 80140f6:	79fb      	ldrb	r3, [r7, #7]
 80140f8:	009b      	lsls	r3, r3, #2
 80140fa:	f003 0304 	and.w	r3, r3, #4
 80140fe:	440b      	add	r3, r1
 8014100:	4413      	add	r3, r2
 8014102:	697a      	ldr	r2, [r7, #20]
 8014104:	429a      	cmp	r2, r3
 8014106:	d006      	beq.n	8014116 <tcp_output_fill_options+0x66>
 8014108:	4b05      	ldr	r3, [pc, #20]	; (8014120 <tcp_output_fill_options+0x70>)
 801410a:	f240 7275 	movw	r2, #1909	; 0x775
 801410e:	4907      	ldr	r1, [pc, #28]	; (801412c <tcp_output_fill_options+0x7c>)
 8014110:	4805      	ldr	r0, [pc, #20]	; (8014128 <tcp_output_fill_options+0x78>)
 8014112:	f003 ff0f 	bl	8017f34 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8014116:	bf00      	nop
 8014118:	3720      	adds	r7, #32
 801411a:	46bd      	mov	sp, r7
 801411c:	bd80      	pop	{r7, pc}
 801411e:	bf00      	nop
 8014120:	0801afa4 	.word	0x0801afa4
 8014124:	0801b6d4 	.word	0x0801b6d4
 8014128:	0801aff8 	.word	0x0801aff8
 801412c:	0801b5cc 	.word	0x0801b5cc

08014130 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8014130:	b580      	push	{r7, lr}
 8014132:	b08a      	sub	sp, #40	; 0x28
 8014134:	af04      	add	r7, sp, #16
 8014136:	60f8      	str	r0, [r7, #12]
 8014138:	60b9      	str	r1, [r7, #8]
 801413a:	607a      	str	r2, [r7, #4]
 801413c:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801413e:	68bb      	ldr	r3, [r7, #8]
 8014140:	2b00      	cmp	r3, #0
 8014142:	d106      	bne.n	8014152 <tcp_output_control_segment+0x22>
 8014144:	4b1c      	ldr	r3, [pc, #112]	; (80141b8 <tcp_output_control_segment+0x88>)
 8014146:	f240 7287 	movw	r2, #1927	; 0x787
 801414a:	491c      	ldr	r1, [pc, #112]	; (80141bc <tcp_output_control_segment+0x8c>)
 801414c:	481c      	ldr	r0, [pc, #112]	; (80141c0 <tcp_output_control_segment+0x90>)
 801414e:	f003 fef1 	bl	8017f34 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8014152:	683a      	ldr	r2, [r7, #0]
 8014154:	6879      	ldr	r1, [r7, #4]
 8014156:	68f8      	ldr	r0, [r7, #12]
 8014158:	f7fe fae8 	bl	801272c <tcp_route>
 801415c:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801415e:	693b      	ldr	r3, [r7, #16]
 8014160:	2b00      	cmp	r3, #0
 8014162:	d102      	bne.n	801416a <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8014164:	23fc      	movs	r3, #252	; 0xfc
 8014166:	75fb      	strb	r3, [r7, #23]
 8014168:	e01c      	b.n	80141a4 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801416a:	68fb      	ldr	r3, [r7, #12]
 801416c:	2b00      	cmp	r3, #0
 801416e:	d006      	beq.n	801417e <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8014170:	68fb      	ldr	r3, [r7, #12]
 8014172:	7adb      	ldrb	r3, [r3, #11]
 8014174:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8014176:	68fb      	ldr	r3, [r7, #12]
 8014178:	7a9b      	ldrb	r3, [r3, #10]
 801417a:	757b      	strb	r3, [r7, #21]
 801417c:	e003      	b.n	8014186 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801417e:	23ff      	movs	r3, #255	; 0xff
 8014180:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8014182:	2300      	movs	r3, #0
 8014184:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8014186:	7dba      	ldrb	r2, [r7, #22]
 8014188:	693b      	ldr	r3, [r7, #16]
 801418a:	9302      	str	r3, [sp, #8]
 801418c:	2306      	movs	r3, #6
 801418e:	9301      	str	r3, [sp, #4]
 8014190:	7d7b      	ldrb	r3, [r7, #21]
 8014192:	9300      	str	r3, [sp, #0]
 8014194:	4613      	mov	r3, r2
 8014196:	683a      	ldr	r2, [r7, #0]
 8014198:	6879      	ldr	r1, [r7, #4]
 801419a:	68b8      	ldr	r0, [r7, #8]
 801419c:	f002 fad0 	bl	8016740 <ip4_output_if>
 80141a0:	4603      	mov	r3, r0
 80141a2:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 80141a4:	68b8      	ldr	r0, [r7, #8]
 80141a6:	f7f9 ff6d 	bl	800e084 <pbuf_free>
  return err;
 80141aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80141ae:	4618      	mov	r0, r3
 80141b0:	3718      	adds	r7, #24
 80141b2:	46bd      	mov	sp, r7
 80141b4:	bd80      	pop	{r7, pc}
 80141b6:	bf00      	nop
 80141b8:	0801afa4 	.word	0x0801afa4
 80141bc:	0801b6fc 	.word	0x0801b6fc
 80141c0:	0801aff8 	.word	0x0801aff8

080141c4 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 80141c4:	b590      	push	{r4, r7, lr}
 80141c6:	b08b      	sub	sp, #44	; 0x2c
 80141c8:	af04      	add	r7, sp, #16
 80141ca:	60f8      	str	r0, [r7, #12]
 80141cc:	60b9      	str	r1, [r7, #8]
 80141ce:	607a      	str	r2, [r7, #4]
 80141d0:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 80141d2:	683b      	ldr	r3, [r7, #0]
 80141d4:	2b00      	cmp	r3, #0
 80141d6:	d106      	bne.n	80141e6 <tcp_rst+0x22>
 80141d8:	4b1f      	ldr	r3, [pc, #124]	; (8014258 <tcp_rst+0x94>)
 80141da:	f240 72c4 	movw	r2, #1988	; 0x7c4
 80141de:	491f      	ldr	r1, [pc, #124]	; (801425c <tcp_rst+0x98>)
 80141e0:	481f      	ldr	r0, [pc, #124]	; (8014260 <tcp_rst+0x9c>)
 80141e2:	f003 fea7 	bl	8017f34 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 80141e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80141e8:	2b00      	cmp	r3, #0
 80141ea:	d106      	bne.n	80141fa <tcp_rst+0x36>
 80141ec:	4b1a      	ldr	r3, [pc, #104]	; (8014258 <tcp_rst+0x94>)
 80141ee:	f240 72c5 	movw	r2, #1989	; 0x7c5
 80141f2:	491c      	ldr	r1, [pc, #112]	; (8014264 <tcp_rst+0xa0>)
 80141f4:	481a      	ldr	r0, [pc, #104]	; (8014260 <tcp_rst+0x9c>)
 80141f6:	f003 fe9d 	bl	8017f34 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80141fa:	2300      	movs	r3, #0
 80141fc:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 80141fe:	f246 0308 	movw	r3, #24584	; 0x6008
 8014202:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8014204:	7dfb      	ldrb	r3, [r7, #23]
 8014206:	b29c      	uxth	r4, r3
 8014208:	68b8      	ldr	r0, [r7, #8]
 801420a:	f7f8 fc08 	bl	800ca1e <lwip_htonl>
 801420e:	4602      	mov	r2, r0
 8014210:	8abb      	ldrh	r3, [r7, #20]
 8014212:	9303      	str	r3, [sp, #12]
 8014214:	2314      	movs	r3, #20
 8014216:	9302      	str	r3, [sp, #8]
 8014218:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 801421a:	9301      	str	r3, [sp, #4]
 801421c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801421e:	9300      	str	r3, [sp, #0]
 8014220:	4613      	mov	r3, r2
 8014222:	2200      	movs	r2, #0
 8014224:	4621      	mov	r1, r4
 8014226:	6878      	ldr	r0, [r7, #4]
 8014228:	f7ff fe92 	bl	8013f50 <tcp_output_alloc_header_common>
 801422c:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801422e:	693b      	ldr	r3, [r7, #16]
 8014230:	2b00      	cmp	r3, #0
 8014232:	d00c      	beq.n	801424e <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8014234:	7dfb      	ldrb	r3, [r7, #23]
 8014236:	2200      	movs	r2, #0
 8014238:	6939      	ldr	r1, [r7, #16]
 801423a:	68f8      	ldr	r0, [r7, #12]
 801423c:	f7ff ff38 	bl	80140b0 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8014240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014242:	683a      	ldr	r2, [r7, #0]
 8014244:	6939      	ldr	r1, [r7, #16]
 8014246:	68f8      	ldr	r0, [r7, #12]
 8014248:	f7ff ff72 	bl	8014130 <tcp_output_control_segment>
 801424c:	e000      	b.n	8014250 <tcp_rst+0x8c>
    return;
 801424e:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8014250:	371c      	adds	r7, #28
 8014252:	46bd      	mov	sp, r7
 8014254:	bd90      	pop	{r4, r7, pc}
 8014256:	bf00      	nop
 8014258:	0801afa4 	.word	0x0801afa4
 801425c:	0801b728 	.word	0x0801b728
 8014260:	0801aff8 	.word	0x0801aff8
 8014264:	0801b744 	.word	0x0801b744

08014268 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8014268:	b590      	push	{r4, r7, lr}
 801426a:	b087      	sub	sp, #28
 801426c:	af00      	add	r7, sp, #0
 801426e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8014270:	2300      	movs	r3, #0
 8014272:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8014274:	2300      	movs	r3, #0
 8014276:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8014278:	687b      	ldr	r3, [r7, #4]
 801427a:	2b00      	cmp	r3, #0
 801427c:	d106      	bne.n	801428c <tcp_send_empty_ack+0x24>
 801427e:	4b28      	ldr	r3, [pc, #160]	; (8014320 <tcp_send_empty_ack+0xb8>)
 8014280:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8014284:	4927      	ldr	r1, [pc, #156]	; (8014324 <tcp_send_empty_ack+0xbc>)
 8014286:	4828      	ldr	r0, [pc, #160]	; (8014328 <tcp_send_empty_ack+0xc0>)
 8014288:	f003 fe54 	bl	8017f34 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801428c:	7dfb      	ldrb	r3, [r7, #23]
 801428e:	009b      	lsls	r3, r3, #2
 8014290:	b2db      	uxtb	r3, r3
 8014292:	f003 0304 	and.w	r3, r3, #4
 8014296:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8014298:	7d7b      	ldrb	r3, [r7, #21]
 801429a:	b29c      	uxth	r4, r3
 801429c:	687b      	ldr	r3, [r7, #4]
 801429e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80142a0:	4618      	mov	r0, r3
 80142a2:	f7f8 fbbc 	bl	800ca1e <lwip_htonl>
 80142a6:	4603      	mov	r3, r0
 80142a8:	2200      	movs	r2, #0
 80142aa:	4621      	mov	r1, r4
 80142ac:	6878      	ldr	r0, [r7, #4]
 80142ae:	f7ff fec1 	bl	8014034 <tcp_output_alloc_header>
 80142b2:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80142b4:	693b      	ldr	r3, [r7, #16]
 80142b6:	2b00      	cmp	r3, #0
 80142b8:	d109      	bne.n	80142ce <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80142ba:	687b      	ldr	r3, [r7, #4]
 80142bc:	8b5b      	ldrh	r3, [r3, #26]
 80142be:	f043 0303 	orr.w	r3, r3, #3
 80142c2:	b29a      	uxth	r2, r3
 80142c4:	687b      	ldr	r3, [r7, #4]
 80142c6:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 80142c8:	f06f 0301 	mvn.w	r3, #1
 80142cc:	e023      	b.n	8014316 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 80142ce:	7dbb      	ldrb	r3, [r7, #22]
 80142d0:	7dfa      	ldrb	r2, [r7, #23]
 80142d2:	6939      	ldr	r1, [r7, #16]
 80142d4:	6878      	ldr	r0, [r7, #4]
 80142d6:	f7ff feeb 	bl	80140b0 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80142da:	687a      	ldr	r2, [r7, #4]
 80142dc:	687b      	ldr	r3, [r7, #4]
 80142de:	3304      	adds	r3, #4
 80142e0:	6939      	ldr	r1, [r7, #16]
 80142e2:	6878      	ldr	r0, [r7, #4]
 80142e4:	f7ff ff24 	bl	8014130 <tcp_output_control_segment>
 80142e8:	4603      	mov	r3, r0
 80142ea:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 80142ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80142f0:	2b00      	cmp	r3, #0
 80142f2:	d007      	beq.n	8014304 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80142f4:	687b      	ldr	r3, [r7, #4]
 80142f6:	8b5b      	ldrh	r3, [r3, #26]
 80142f8:	f043 0303 	orr.w	r3, r3, #3
 80142fc:	b29a      	uxth	r2, r3
 80142fe:	687b      	ldr	r3, [r7, #4]
 8014300:	835a      	strh	r2, [r3, #26]
 8014302:	e006      	b.n	8014312 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8014304:	687b      	ldr	r3, [r7, #4]
 8014306:	8b5b      	ldrh	r3, [r3, #26]
 8014308:	f023 0303 	bic.w	r3, r3, #3
 801430c:	b29a      	uxth	r2, r3
 801430e:	687b      	ldr	r3, [r7, #4]
 8014310:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8014312:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014316:	4618      	mov	r0, r3
 8014318:	371c      	adds	r7, #28
 801431a:	46bd      	mov	sp, r7
 801431c:	bd90      	pop	{r4, r7, pc}
 801431e:	bf00      	nop
 8014320:	0801afa4 	.word	0x0801afa4
 8014324:	0801b760 	.word	0x0801b760
 8014328:	0801aff8 	.word	0x0801aff8

0801432c <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801432c:	b590      	push	{r4, r7, lr}
 801432e:	b087      	sub	sp, #28
 8014330:	af00      	add	r7, sp, #0
 8014332:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8014334:	2300      	movs	r3, #0
 8014336:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	2b00      	cmp	r3, #0
 801433c:	d106      	bne.n	801434c <tcp_keepalive+0x20>
 801433e:	4b18      	ldr	r3, [pc, #96]	; (80143a0 <tcp_keepalive+0x74>)
 8014340:	f640 0224 	movw	r2, #2084	; 0x824
 8014344:	4917      	ldr	r1, [pc, #92]	; (80143a4 <tcp_keepalive+0x78>)
 8014346:	4818      	ldr	r0, [pc, #96]	; (80143a8 <tcp_keepalive+0x7c>)
 8014348:	f003 fdf4 	bl	8017f34 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801434c:	7dfb      	ldrb	r3, [r7, #23]
 801434e:	b29c      	uxth	r4, r3
 8014350:	687b      	ldr	r3, [r7, #4]
 8014352:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014354:	3b01      	subs	r3, #1
 8014356:	4618      	mov	r0, r3
 8014358:	f7f8 fb61 	bl	800ca1e <lwip_htonl>
 801435c:	4603      	mov	r3, r0
 801435e:	2200      	movs	r2, #0
 8014360:	4621      	mov	r1, r4
 8014362:	6878      	ldr	r0, [r7, #4]
 8014364:	f7ff fe66 	bl	8014034 <tcp_output_alloc_header>
 8014368:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801436a:	693b      	ldr	r3, [r7, #16]
 801436c:	2b00      	cmp	r3, #0
 801436e:	d102      	bne.n	8014376 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8014370:	f04f 33ff 	mov.w	r3, #4294967295
 8014374:	e010      	b.n	8014398 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8014376:	7dfb      	ldrb	r3, [r7, #23]
 8014378:	2200      	movs	r2, #0
 801437a:	6939      	ldr	r1, [r7, #16]
 801437c:	6878      	ldr	r0, [r7, #4]
 801437e:	f7ff fe97 	bl	80140b0 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8014382:	687a      	ldr	r2, [r7, #4]
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	3304      	adds	r3, #4
 8014388:	6939      	ldr	r1, [r7, #16]
 801438a:	6878      	ldr	r0, [r7, #4]
 801438c:	f7ff fed0 	bl	8014130 <tcp_output_control_segment>
 8014390:	4603      	mov	r3, r0
 8014392:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8014394:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014398:	4618      	mov	r0, r3
 801439a:	371c      	adds	r7, #28
 801439c:	46bd      	mov	sp, r7
 801439e:	bd90      	pop	{r4, r7, pc}
 80143a0:	0801afa4 	.word	0x0801afa4
 80143a4:	0801b780 	.word	0x0801b780
 80143a8:	0801aff8 	.word	0x0801aff8

080143ac <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 80143ac:	b590      	push	{r4, r7, lr}
 80143ae:	b08b      	sub	sp, #44	; 0x2c
 80143b0:	af00      	add	r7, sp, #0
 80143b2:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80143b4:	2300      	movs	r3, #0
 80143b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 80143ba:	687b      	ldr	r3, [r7, #4]
 80143bc:	2b00      	cmp	r3, #0
 80143be:	d106      	bne.n	80143ce <tcp_zero_window_probe+0x22>
 80143c0:	4b4c      	ldr	r3, [pc, #304]	; (80144f4 <tcp_zero_window_probe+0x148>)
 80143c2:	f640 024f 	movw	r2, #2127	; 0x84f
 80143c6:	494c      	ldr	r1, [pc, #304]	; (80144f8 <tcp_zero_window_probe+0x14c>)
 80143c8:	484c      	ldr	r0, [pc, #304]	; (80144fc <tcp_zero_window_probe+0x150>)
 80143ca:	f003 fdb3 	bl	8017f34 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80143d2:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 80143d4:	6a3b      	ldr	r3, [r7, #32]
 80143d6:	2b00      	cmp	r3, #0
 80143d8:	d101      	bne.n	80143de <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 80143da:	2300      	movs	r3, #0
 80143dc:	e086      	b.n	80144ec <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 80143de:	687b      	ldr	r3, [r7, #4]
 80143e0:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80143e4:	2bff      	cmp	r3, #255	; 0xff
 80143e6:	d007      	beq.n	80143f8 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 80143e8:	687b      	ldr	r3, [r7, #4]
 80143ea:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80143ee:	3301      	adds	r3, #1
 80143f0:	b2da      	uxtb	r2, r3
 80143f2:	687b      	ldr	r3, [r7, #4]
 80143f4:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80143f8:	6a3b      	ldr	r3, [r7, #32]
 80143fa:	68db      	ldr	r3, [r3, #12]
 80143fc:	899b      	ldrh	r3, [r3, #12]
 80143fe:	b29b      	uxth	r3, r3
 8014400:	4618      	mov	r0, r3
 8014402:	f7f8 faf7 	bl	800c9f4 <lwip_htons>
 8014406:	4603      	mov	r3, r0
 8014408:	b2db      	uxtb	r3, r3
 801440a:	f003 0301 	and.w	r3, r3, #1
 801440e:	2b00      	cmp	r3, #0
 8014410:	d005      	beq.n	801441e <tcp_zero_window_probe+0x72>
 8014412:	6a3b      	ldr	r3, [r7, #32]
 8014414:	891b      	ldrh	r3, [r3, #8]
 8014416:	2b00      	cmp	r3, #0
 8014418:	d101      	bne.n	801441e <tcp_zero_window_probe+0x72>
 801441a:	2301      	movs	r3, #1
 801441c:	e000      	b.n	8014420 <tcp_zero_window_probe+0x74>
 801441e:	2300      	movs	r3, #0
 8014420:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8014422:	7ffb      	ldrb	r3, [r7, #31]
 8014424:	2b00      	cmp	r3, #0
 8014426:	bf0c      	ite	eq
 8014428:	2301      	moveq	r3, #1
 801442a:	2300      	movne	r3, #0
 801442c:	b2db      	uxtb	r3, r3
 801442e:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8014430:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014434:	b299      	uxth	r1, r3
 8014436:	6a3b      	ldr	r3, [r7, #32]
 8014438:	68db      	ldr	r3, [r3, #12]
 801443a:	685b      	ldr	r3, [r3, #4]
 801443c:	8bba      	ldrh	r2, [r7, #28]
 801443e:	6878      	ldr	r0, [r7, #4]
 8014440:	f7ff fdf8 	bl	8014034 <tcp_output_alloc_header>
 8014444:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8014446:	69bb      	ldr	r3, [r7, #24]
 8014448:	2b00      	cmp	r3, #0
 801444a:	d102      	bne.n	8014452 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801444c:	f04f 33ff 	mov.w	r3, #4294967295
 8014450:	e04c      	b.n	80144ec <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8014452:	69bb      	ldr	r3, [r7, #24]
 8014454:	685b      	ldr	r3, [r3, #4]
 8014456:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8014458:	7ffb      	ldrb	r3, [r7, #31]
 801445a:	2b00      	cmp	r3, #0
 801445c:	d011      	beq.n	8014482 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801445e:	697b      	ldr	r3, [r7, #20]
 8014460:	899b      	ldrh	r3, [r3, #12]
 8014462:	b29b      	uxth	r3, r3
 8014464:	b21b      	sxth	r3, r3
 8014466:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801446a:	b21c      	sxth	r4, r3
 801446c:	2011      	movs	r0, #17
 801446e:	f7f8 fac1 	bl	800c9f4 <lwip_htons>
 8014472:	4603      	mov	r3, r0
 8014474:	b21b      	sxth	r3, r3
 8014476:	4323      	orrs	r3, r4
 8014478:	b21b      	sxth	r3, r3
 801447a:	b29a      	uxth	r2, r3
 801447c:	697b      	ldr	r3, [r7, #20]
 801447e:	819a      	strh	r2, [r3, #12]
 8014480:	e010      	b.n	80144a4 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8014482:	69bb      	ldr	r3, [r7, #24]
 8014484:	685b      	ldr	r3, [r3, #4]
 8014486:	3314      	adds	r3, #20
 8014488:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801448a:	6a3b      	ldr	r3, [r7, #32]
 801448c:	6858      	ldr	r0, [r3, #4]
 801448e:	6a3b      	ldr	r3, [r7, #32]
 8014490:	685b      	ldr	r3, [r3, #4]
 8014492:	891a      	ldrh	r2, [r3, #8]
 8014494:	6a3b      	ldr	r3, [r7, #32]
 8014496:	891b      	ldrh	r3, [r3, #8]
 8014498:	1ad3      	subs	r3, r2, r3
 801449a:	b29b      	uxth	r3, r3
 801449c:	2201      	movs	r2, #1
 801449e:	6939      	ldr	r1, [r7, #16]
 80144a0:	f7f9 fff6 	bl	800e490 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 80144a4:	6a3b      	ldr	r3, [r7, #32]
 80144a6:	68db      	ldr	r3, [r3, #12]
 80144a8:	685b      	ldr	r3, [r3, #4]
 80144aa:	4618      	mov	r0, r3
 80144ac:	f7f8 fab7 	bl	800ca1e <lwip_htonl>
 80144b0:	4603      	mov	r3, r0
 80144b2:	3301      	adds	r3, #1
 80144b4:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80144b6:	687b      	ldr	r3, [r7, #4]
 80144b8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80144ba:	68fb      	ldr	r3, [r7, #12]
 80144bc:	1ad3      	subs	r3, r2, r3
 80144be:	2b00      	cmp	r3, #0
 80144c0:	da02      	bge.n	80144c8 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 80144c2:	687b      	ldr	r3, [r7, #4]
 80144c4:	68fa      	ldr	r2, [r7, #12]
 80144c6:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80144c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80144cc:	2200      	movs	r2, #0
 80144ce:	69b9      	ldr	r1, [r7, #24]
 80144d0:	6878      	ldr	r0, [r7, #4]
 80144d2:	f7ff fded 	bl	80140b0 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80144d6:	687a      	ldr	r2, [r7, #4]
 80144d8:	687b      	ldr	r3, [r7, #4]
 80144da:	3304      	adds	r3, #4
 80144dc:	69b9      	ldr	r1, [r7, #24]
 80144de:	6878      	ldr	r0, [r7, #4]
 80144e0:	f7ff fe26 	bl	8014130 <tcp_output_control_segment>
 80144e4:	4603      	mov	r3, r0
 80144e6:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80144e8:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80144ec:	4618      	mov	r0, r3
 80144ee:	372c      	adds	r7, #44	; 0x2c
 80144f0:	46bd      	mov	sp, r7
 80144f2:	bd90      	pop	{r4, r7, pc}
 80144f4:	0801afa4 	.word	0x0801afa4
 80144f8:	0801b79c 	.word	0x0801b79c
 80144fc:	0801aff8 	.word	0x0801aff8

08014500 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8014500:	b580      	push	{r7, lr}
 8014502:	b082      	sub	sp, #8
 8014504:	af00      	add	r7, sp, #0
 8014506:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8014508:	f7fa f8b0 	bl	800e66c <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801450c:	4b0a      	ldr	r3, [pc, #40]	; (8014538 <tcpip_tcp_timer+0x38>)
 801450e:	681b      	ldr	r3, [r3, #0]
 8014510:	2b00      	cmp	r3, #0
 8014512:	d103      	bne.n	801451c <tcpip_tcp_timer+0x1c>
 8014514:	4b09      	ldr	r3, [pc, #36]	; (801453c <tcpip_tcp_timer+0x3c>)
 8014516:	681b      	ldr	r3, [r3, #0]
 8014518:	2b00      	cmp	r3, #0
 801451a:	d005      	beq.n	8014528 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801451c:	2200      	movs	r2, #0
 801451e:	4908      	ldr	r1, [pc, #32]	; (8014540 <tcpip_tcp_timer+0x40>)
 8014520:	20fa      	movs	r0, #250	; 0xfa
 8014522:	f000 f8f3 	bl	801470c <sys_timeout>
 8014526:	e003      	b.n	8014530 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8014528:	4b06      	ldr	r3, [pc, #24]	; (8014544 <tcpip_tcp_timer+0x44>)
 801452a:	2200      	movs	r2, #0
 801452c:	601a      	str	r2, [r3, #0]
  }
}
 801452e:	bf00      	nop
 8014530:	bf00      	nop
 8014532:	3708      	adds	r7, #8
 8014534:	46bd      	mov	sp, r7
 8014536:	bd80      	pop	{r7, pc}
 8014538:	2000d784 	.word	0x2000d784
 801453c:	2000d794 	.word	0x2000d794
 8014540:	08014501 	.word	0x08014501
 8014544:	20006884 	.word	0x20006884

08014548 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8014548:	b580      	push	{r7, lr}
 801454a:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801454c:	4b0a      	ldr	r3, [pc, #40]	; (8014578 <tcp_timer_needed+0x30>)
 801454e:	681b      	ldr	r3, [r3, #0]
 8014550:	2b00      	cmp	r3, #0
 8014552:	d10f      	bne.n	8014574 <tcp_timer_needed+0x2c>
 8014554:	4b09      	ldr	r3, [pc, #36]	; (801457c <tcp_timer_needed+0x34>)
 8014556:	681b      	ldr	r3, [r3, #0]
 8014558:	2b00      	cmp	r3, #0
 801455a:	d103      	bne.n	8014564 <tcp_timer_needed+0x1c>
 801455c:	4b08      	ldr	r3, [pc, #32]	; (8014580 <tcp_timer_needed+0x38>)
 801455e:	681b      	ldr	r3, [r3, #0]
 8014560:	2b00      	cmp	r3, #0
 8014562:	d007      	beq.n	8014574 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8014564:	4b04      	ldr	r3, [pc, #16]	; (8014578 <tcp_timer_needed+0x30>)
 8014566:	2201      	movs	r2, #1
 8014568:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801456a:	2200      	movs	r2, #0
 801456c:	4905      	ldr	r1, [pc, #20]	; (8014584 <tcp_timer_needed+0x3c>)
 801456e:	20fa      	movs	r0, #250	; 0xfa
 8014570:	f000 f8cc 	bl	801470c <sys_timeout>
  }
}
 8014574:	bf00      	nop
 8014576:	bd80      	pop	{r7, pc}
 8014578:	20006884 	.word	0x20006884
 801457c:	2000d784 	.word	0x2000d784
 8014580:	2000d794 	.word	0x2000d794
 8014584:	08014501 	.word	0x08014501

08014588 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8014588:	b580      	push	{r7, lr}
 801458a:	b086      	sub	sp, #24
 801458c:	af00      	add	r7, sp, #0
 801458e:	60f8      	str	r0, [r7, #12]
 8014590:	60b9      	str	r1, [r7, #8]
 8014592:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8014594:	200a      	movs	r0, #10
 8014596:	f7f8 fee3 	bl	800d360 <memp_malloc>
 801459a:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801459c:	693b      	ldr	r3, [r7, #16]
 801459e:	2b00      	cmp	r3, #0
 80145a0:	d109      	bne.n	80145b6 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 80145a2:	693b      	ldr	r3, [r7, #16]
 80145a4:	2b00      	cmp	r3, #0
 80145a6:	d151      	bne.n	801464c <sys_timeout_abs+0xc4>
 80145a8:	4b2a      	ldr	r3, [pc, #168]	; (8014654 <sys_timeout_abs+0xcc>)
 80145aa:	22be      	movs	r2, #190	; 0xbe
 80145ac:	492a      	ldr	r1, [pc, #168]	; (8014658 <sys_timeout_abs+0xd0>)
 80145ae:	482b      	ldr	r0, [pc, #172]	; (801465c <sys_timeout_abs+0xd4>)
 80145b0:	f003 fcc0 	bl	8017f34 <iprintf>
    return;
 80145b4:	e04a      	b.n	801464c <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 80145b6:	693b      	ldr	r3, [r7, #16]
 80145b8:	2200      	movs	r2, #0
 80145ba:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 80145bc:	693b      	ldr	r3, [r7, #16]
 80145be:	68ba      	ldr	r2, [r7, #8]
 80145c0:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80145c2:	693b      	ldr	r3, [r7, #16]
 80145c4:	687a      	ldr	r2, [r7, #4]
 80145c6:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 80145c8:	693b      	ldr	r3, [r7, #16]
 80145ca:	68fa      	ldr	r2, [r7, #12]
 80145cc:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80145ce:	4b24      	ldr	r3, [pc, #144]	; (8014660 <sys_timeout_abs+0xd8>)
 80145d0:	681b      	ldr	r3, [r3, #0]
 80145d2:	2b00      	cmp	r3, #0
 80145d4:	d103      	bne.n	80145de <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80145d6:	4a22      	ldr	r2, [pc, #136]	; (8014660 <sys_timeout_abs+0xd8>)
 80145d8:	693b      	ldr	r3, [r7, #16]
 80145da:	6013      	str	r3, [r2, #0]
    return;
 80145dc:	e037      	b.n	801464e <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80145de:	693b      	ldr	r3, [r7, #16]
 80145e0:	685a      	ldr	r2, [r3, #4]
 80145e2:	4b1f      	ldr	r3, [pc, #124]	; (8014660 <sys_timeout_abs+0xd8>)
 80145e4:	681b      	ldr	r3, [r3, #0]
 80145e6:	685b      	ldr	r3, [r3, #4]
 80145e8:	1ad3      	subs	r3, r2, r3
 80145ea:	0fdb      	lsrs	r3, r3, #31
 80145ec:	f003 0301 	and.w	r3, r3, #1
 80145f0:	b2db      	uxtb	r3, r3
 80145f2:	2b00      	cmp	r3, #0
 80145f4:	d007      	beq.n	8014606 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80145f6:	4b1a      	ldr	r3, [pc, #104]	; (8014660 <sys_timeout_abs+0xd8>)
 80145f8:	681a      	ldr	r2, [r3, #0]
 80145fa:	693b      	ldr	r3, [r7, #16]
 80145fc:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80145fe:	4a18      	ldr	r2, [pc, #96]	; (8014660 <sys_timeout_abs+0xd8>)
 8014600:	693b      	ldr	r3, [r7, #16]
 8014602:	6013      	str	r3, [r2, #0]
 8014604:	e023      	b.n	801464e <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8014606:	4b16      	ldr	r3, [pc, #88]	; (8014660 <sys_timeout_abs+0xd8>)
 8014608:	681b      	ldr	r3, [r3, #0]
 801460a:	617b      	str	r3, [r7, #20]
 801460c:	e01a      	b.n	8014644 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801460e:	697b      	ldr	r3, [r7, #20]
 8014610:	681b      	ldr	r3, [r3, #0]
 8014612:	2b00      	cmp	r3, #0
 8014614:	d00b      	beq.n	801462e <sys_timeout_abs+0xa6>
 8014616:	693b      	ldr	r3, [r7, #16]
 8014618:	685a      	ldr	r2, [r3, #4]
 801461a:	697b      	ldr	r3, [r7, #20]
 801461c:	681b      	ldr	r3, [r3, #0]
 801461e:	685b      	ldr	r3, [r3, #4]
 8014620:	1ad3      	subs	r3, r2, r3
 8014622:	0fdb      	lsrs	r3, r3, #31
 8014624:	f003 0301 	and.w	r3, r3, #1
 8014628:	b2db      	uxtb	r3, r3
 801462a:	2b00      	cmp	r3, #0
 801462c:	d007      	beq.n	801463e <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801462e:	697b      	ldr	r3, [r7, #20]
 8014630:	681a      	ldr	r2, [r3, #0]
 8014632:	693b      	ldr	r3, [r7, #16]
 8014634:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8014636:	697b      	ldr	r3, [r7, #20]
 8014638:	693a      	ldr	r2, [r7, #16]
 801463a:	601a      	str	r2, [r3, #0]
        break;
 801463c:	e007      	b.n	801464e <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801463e:	697b      	ldr	r3, [r7, #20]
 8014640:	681b      	ldr	r3, [r3, #0]
 8014642:	617b      	str	r3, [r7, #20]
 8014644:	697b      	ldr	r3, [r7, #20]
 8014646:	2b00      	cmp	r3, #0
 8014648:	d1e1      	bne.n	801460e <sys_timeout_abs+0x86>
 801464a:	e000      	b.n	801464e <sys_timeout_abs+0xc6>
    return;
 801464c:	bf00      	nop
      }
    }
  }
}
 801464e:	3718      	adds	r7, #24
 8014650:	46bd      	mov	sp, r7
 8014652:	bd80      	pop	{r7, pc}
 8014654:	0801b7c0 	.word	0x0801b7c0
 8014658:	0801b7f4 	.word	0x0801b7f4
 801465c:	0801b834 	.word	0x0801b834
 8014660:	2000687c 	.word	0x2000687c

08014664 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8014664:	b580      	push	{r7, lr}
 8014666:	b086      	sub	sp, #24
 8014668:	af00      	add	r7, sp, #0
 801466a:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801466c:	687b      	ldr	r3, [r7, #4]
 801466e:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8014670:	697b      	ldr	r3, [r7, #20]
 8014672:	685b      	ldr	r3, [r3, #4]
 8014674:	4798      	blx	r3

  now = sys_now();
 8014676:	f7f2 fe97 	bl	80073a8 <sys_now>
 801467a:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801467c:	697b      	ldr	r3, [r7, #20]
 801467e:	681a      	ldr	r2, [r3, #0]
 8014680:	4b0f      	ldr	r3, [pc, #60]	; (80146c0 <lwip_cyclic_timer+0x5c>)
 8014682:	681b      	ldr	r3, [r3, #0]
 8014684:	4413      	add	r3, r2
 8014686:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8014688:	68fa      	ldr	r2, [r7, #12]
 801468a:	693b      	ldr	r3, [r7, #16]
 801468c:	1ad3      	subs	r3, r2, r3
 801468e:	0fdb      	lsrs	r3, r3, #31
 8014690:	f003 0301 	and.w	r3, r3, #1
 8014694:	b2db      	uxtb	r3, r3
 8014696:	2b00      	cmp	r3, #0
 8014698:	d009      	beq.n	80146ae <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801469a:	697b      	ldr	r3, [r7, #20]
 801469c:	681a      	ldr	r2, [r3, #0]
 801469e:	693b      	ldr	r3, [r7, #16]
 80146a0:	4413      	add	r3, r2
 80146a2:	687a      	ldr	r2, [r7, #4]
 80146a4:	4907      	ldr	r1, [pc, #28]	; (80146c4 <lwip_cyclic_timer+0x60>)
 80146a6:	4618      	mov	r0, r3
 80146a8:	f7ff ff6e 	bl	8014588 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 80146ac:	e004      	b.n	80146b8 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 80146ae:	687a      	ldr	r2, [r7, #4]
 80146b0:	4904      	ldr	r1, [pc, #16]	; (80146c4 <lwip_cyclic_timer+0x60>)
 80146b2:	68f8      	ldr	r0, [r7, #12]
 80146b4:	f7ff ff68 	bl	8014588 <sys_timeout_abs>
}
 80146b8:	bf00      	nop
 80146ba:	3718      	adds	r7, #24
 80146bc:	46bd      	mov	sp, r7
 80146be:	bd80      	pop	{r7, pc}
 80146c0:	20006880 	.word	0x20006880
 80146c4:	08014665 	.word	0x08014665

080146c8 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80146c8:	b580      	push	{r7, lr}
 80146ca:	b082      	sub	sp, #8
 80146cc:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80146ce:	2301      	movs	r3, #1
 80146d0:	607b      	str	r3, [r7, #4]
 80146d2:	e00e      	b.n	80146f2 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80146d4:	4a0b      	ldr	r2, [pc, #44]	; (8014704 <sys_timeouts_init+0x3c>)
 80146d6:	687b      	ldr	r3, [r7, #4]
 80146d8:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80146dc:	687b      	ldr	r3, [r7, #4]
 80146de:	00db      	lsls	r3, r3, #3
 80146e0:	4a08      	ldr	r2, [pc, #32]	; (8014704 <sys_timeouts_init+0x3c>)
 80146e2:	4413      	add	r3, r2
 80146e4:	461a      	mov	r2, r3
 80146e6:	4908      	ldr	r1, [pc, #32]	; (8014708 <sys_timeouts_init+0x40>)
 80146e8:	f000 f810 	bl	801470c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80146ec:	687b      	ldr	r3, [r7, #4]
 80146ee:	3301      	adds	r3, #1
 80146f0:	607b      	str	r3, [r7, #4]
 80146f2:	687b      	ldr	r3, [r7, #4]
 80146f4:	2b02      	cmp	r3, #2
 80146f6:	d9ed      	bls.n	80146d4 <sys_timeouts_init+0xc>
  }
}
 80146f8:	bf00      	nop
 80146fa:	bf00      	nop
 80146fc:	3708      	adds	r7, #8
 80146fe:	46bd      	mov	sp, r7
 8014700:	bd80      	pop	{r7, pc}
 8014702:	bf00      	nop
 8014704:	0801c3ec 	.word	0x0801c3ec
 8014708:	08014665 	.word	0x08014665

0801470c <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801470c:	b580      	push	{r7, lr}
 801470e:	b086      	sub	sp, #24
 8014710:	af00      	add	r7, sp, #0
 8014712:	60f8      	str	r0, [r7, #12]
 8014714:	60b9      	str	r1, [r7, #8]
 8014716:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8014718:	68fb      	ldr	r3, [r7, #12]
 801471a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801471e:	d306      	bcc.n	801472e <sys_timeout+0x22>
 8014720:	4b0a      	ldr	r3, [pc, #40]	; (801474c <sys_timeout+0x40>)
 8014722:	f240 1229 	movw	r2, #297	; 0x129
 8014726:	490a      	ldr	r1, [pc, #40]	; (8014750 <sys_timeout+0x44>)
 8014728:	480a      	ldr	r0, [pc, #40]	; (8014754 <sys_timeout+0x48>)
 801472a:	f003 fc03 	bl	8017f34 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801472e:	f7f2 fe3b 	bl	80073a8 <sys_now>
 8014732:	4602      	mov	r2, r0
 8014734:	68fb      	ldr	r3, [r7, #12]
 8014736:	4413      	add	r3, r2
 8014738:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801473a:	687a      	ldr	r2, [r7, #4]
 801473c:	68b9      	ldr	r1, [r7, #8]
 801473e:	6978      	ldr	r0, [r7, #20]
 8014740:	f7ff ff22 	bl	8014588 <sys_timeout_abs>
#endif
}
 8014744:	bf00      	nop
 8014746:	3718      	adds	r7, #24
 8014748:	46bd      	mov	sp, r7
 801474a:	bd80      	pop	{r7, pc}
 801474c:	0801b7c0 	.word	0x0801b7c0
 8014750:	0801b85c 	.word	0x0801b85c
 8014754:	0801b834 	.word	0x0801b834

08014758 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8014758:	b580      	push	{r7, lr}
 801475a:	b084      	sub	sp, #16
 801475c:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801475e:	f7f2 fe23 	bl	80073a8 <sys_now>
 8014762:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8014764:	4b17      	ldr	r3, [pc, #92]	; (80147c4 <sys_check_timeouts+0x6c>)
 8014766:	681b      	ldr	r3, [r3, #0]
 8014768:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801476a:	68bb      	ldr	r3, [r7, #8]
 801476c:	2b00      	cmp	r3, #0
 801476e:	d022      	beq.n	80147b6 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8014770:	68bb      	ldr	r3, [r7, #8]
 8014772:	685b      	ldr	r3, [r3, #4]
 8014774:	68fa      	ldr	r2, [r7, #12]
 8014776:	1ad3      	subs	r3, r2, r3
 8014778:	0fdb      	lsrs	r3, r3, #31
 801477a:	f003 0301 	and.w	r3, r3, #1
 801477e:	b2db      	uxtb	r3, r3
 8014780:	2b00      	cmp	r3, #0
 8014782:	d11a      	bne.n	80147ba <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8014784:	68bb      	ldr	r3, [r7, #8]
 8014786:	681b      	ldr	r3, [r3, #0]
 8014788:	4a0e      	ldr	r2, [pc, #56]	; (80147c4 <sys_check_timeouts+0x6c>)
 801478a:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801478c:	68bb      	ldr	r3, [r7, #8]
 801478e:	689b      	ldr	r3, [r3, #8]
 8014790:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8014792:	68bb      	ldr	r3, [r7, #8]
 8014794:	68db      	ldr	r3, [r3, #12]
 8014796:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8014798:	68bb      	ldr	r3, [r7, #8]
 801479a:	685b      	ldr	r3, [r3, #4]
 801479c:	4a0a      	ldr	r2, [pc, #40]	; (80147c8 <sys_check_timeouts+0x70>)
 801479e:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 80147a0:	68b9      	ldr	r1, [r7, #8]
 80147a2:	200a      	movs	r0, #10
 80147a4:	f7f8 fe2e 	bl	800d404 <memp_free>
    if (handler != NULL) {
 80147a8:	687b      	ldr	r3, [r7, #4]
 80147aa:	2b00      	cmp	r3, #0
 80147ac:	d0da      	beq.n	8014764 <sys_check_timeouts+0xc>
      handler(arg);
 80147ae:	687b      	ldr	r3, [r7, #4]
 80147b0:	6838      	ldr	r0, [r7, #0]
 80147b2:	4798      	blx	r3
  do {
 80147b4:	e7d6      	b.n	8014764 <sys_check_timeouts+0xc>
      return;
 80147b6:	bf00      	nop
 80147b8:	e000      	b.n	80147bc <sys_check_timeouts+0x64>
      return;
 80147ba:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 80147bc:	3710      	adds	r7, #16
 80147be:	46bd      	mov	sp, r7
 80147c0:	bd80      	pop	{r7, pc}
 80147c2:	bf00      	nop
 80147c4:	2000687c 	.word	0x2000687c
 80147c8:	20006880 	.word	0x20006880

080147cc <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 80147cc:	b580      	push	{r7, lr}
 80147ce:	b082      	sub	sp, #8
 80147d0:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 80147d2:	4b16      	ldr	r3, [pc, #88]	; (801482c <sys_timeouts_sleeptime+0x60>)
 80147d4:	681b      	ldr	r3, [r3, #0]
 80147d6:	2b00      	cmp	r3, #0
 80147d8:	d102      	bne.n	80147e0 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 80147da:	f04f 33ff 	mov.w	r3, #4294967295
 80147de:	e020      	b.n	8014822 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 80147e0:	f7f2 fde2 	bl	80073a8 <sys_now>
 80147e4:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 80147e6:	4b11      	ldr	r3, [pc, #68]	; (801482c <sys_timeouts_sleeptime+0x60>)
 80147e8:	681b      	ldr	r3, [r3, #0]
 80147ea:	685a      	ldr	r2, [r3, #4]
 80147ec:	687b      	ldr	r3, [r7, #4]
 80147ee:	1ad3      	subs	r3, r2, r3
 80147f0:	0fdb      	lsrs	r3, r3, #31
 80147f2:	f003 0301 	and.w	r3, r3, #1
 80147f6:	b2db      	uxtb	r3, r3
 80147f8:	2b00      	cmp	r3, #0
 80147fa:	d001      	beq.n	8014800 <sys_timeouts_sleeptime+0x34>
    return 0;
 80147fc:	2300      	movs	r3, #0
 80147fe:	e010      	b.n	8014822 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 8014800:	4b0a      	ldr	r3, [pc, #40]	; (801482c <sys_timeouts_sleeptime+0x60>)
 8014802:	681b      	ldr	r3, [r3, #0]
 8014804:	685a      	ldr	r2, [r3, #4]
 8014806:	687b      	ldr	r3, [r7, #4]
 8014808:	1ad3      	subs	r3, r2, r3
 801480a:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801480c:	683b      	ldr	r3, [r7, #0]
 801480e:	2b00      	cmp	r3, #0
 8014810:	da06      	bge.n	8014820 <sys_timeouts_sleeptime+0x54>
 8014812:	4b07      	ldr	r3, [pc, #28]	; (8014830 <sys_timeouts_sleeptime+0x64>)
 8014814:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8014818:	4906      	ldr	r1, [pc, #24]	; (8014834 <sys_timeouts_sleeptime+0x68>)
 801481a:	4807      	ldr	r0, [pc, #28]	; (8014838 <sys_timeouts_sleeptime+0x6c>)
 801481c:	f003 fb8a 	bl	8017f34 <iprintf>
    return ret;
 8014820:	683b      	ldr	r3, [r7, #0]
  }
}
 8014822:	4618      	mov	r0, r3
 8014824:	3708      	adds	r7, #8
 8014826:	46bd      	mov	sp, r7
 8014828:	bd80      	pop	{r7, pc}
 801482a:	bf00      	nop
 801482c:	2000687c 	.word	0x2000687c
 8014830:	0801b7c0 	.word	0x0801b7c0
 8014834:	0801b894 	.word	0x0801b894
 8014838:	0801b834 	.word	0x0801b834

0801483c <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801483c:	b580      	push	{r7, lr}
 801483e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8014840:	f003 fb90 	bl	8017f64 <rand>
 8014844:	4603      	mov	r3, r0
 8014846:	b29b      	uxth	r3, r3
 8014848:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801484c:	b29b      	uxth	r3, r3
 801484e:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8014852:	b29a      	uxth	r2, r3
 8014854:	4b01      	ldr	r3, [pc, #4]	; (801485c <udp_init+0x20>)
 8014856:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8014858:	bf00      	nop
 801485a:	bd80      	pop	{r7, pc}
 801485c:	2000001c 	.word	0x2000001c

08014860 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8014860:	b480      	push	{r7}
 8014862:	b083      	sub	sp, #12
 8014864:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8014866:	2300      	movs	r3, #0
 8014868:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801486a:	4b17      	ldr	r3, [pc, #92]	; (80148c8 <udp_new_port+0x68>)
 801486c:	881b      	ldrh	r3, [r3, #0]
 801486e:	1c5a      	adds	r2, r3, #1
 8014870:	b291      	uxth	r1, r2
 8014872:	4a15      	ldr	r2, [pc, #84]	; (80148c8 <udp_new_port+0x68>)
 8014874:	8011      	strh	r1, [r2, #0]
 8014876:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801487a:	4293      	cmp	r3, r2
 801487c:	d103      	bne.n	8014886 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801487e:	4b12      	ldr	r3, [pc, #72]	; (80148c8 <udp_new_port+0x68>)
 8014880:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8014884:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8014886:	4b11      	ldr	r3, [pc, #68]	; (80148cc <udp_new_port+0x6c>)
 8014888:	681b      	ldr	r3, [r3, #0]
 801488a:	603b      	str	r3, [r7, #0]
 801488c:	e011      	b.n	80148b2 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801488e:	683b      	ldr	r3, [r7, #0]
 8014890:	8a5a      	ldrh	r2, [r3, #18]
 8014892:	4b0d      	ldr	r3, [pc, #52]	; (80148c8 <udp_new_port+0x68>)
 8014894:	881b      	ldrh	r3, [r3, #0]
 8014896:	429a      	cmp	r2, r3
 8014898:	d108      	bne.n	80148ac <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801489a:	88fb      	ldrh	r3, [r7, #6]
 801489c:	3301      	adds	r3, #1
 801489e:	80fb      	strh	r3, [r7, #6]
 80148a0:	88fb      	ldrh	r3, [r7, #6]
 80148a2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80148a6:	d3e0      	bcc.n	801486a <udp_new_port+0xa>
        return 0;
 80148a8:	2300      	movs	r3, #0
 80148aa:	e007      	b.n	80148bc <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80148ac:	683b      	ldr	r3, [r7, #0]
 80148ae:	68db      	ldr	r3, [r3, #12]
 80148b0:	603b      	str	r3, [r7, #0]
 80148b2:	683b      	ldr	r3, [r7, #0]
 80148b4:	2b00      	cmp	r3, #0
 80148b6:	d1ea      	bne.n	801488e <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 80148b8:	4b03      	ldr	r3, [pc, #12]	; (80148c8 <udp_new_port+0x68>)
 80148ba:	881b      	ldrh	r3, [r3, #0]
}
 80148bc:	4618      	mov	r0, r3
 80148be:	370c      	adds	r7, #12
 80148c0:	46bd      	mov	sp, r7
 80148c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148c6:	4770      	bx	lr
 80148c8:	2000001c 	.word	0x2000001c
 80148cc:	2000d79c 	.word	0x2000d79c

080148d0 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 80148d0:	b580      	push	{r7, lr}
 80148d2:	b084      	sub	sp, #16
 80148d4:	af00      	add	r7, sp, #0
 80148d6:	60f8      	str	r0, [r7, #12]
 80148d8:	60b9      	str	r1, [r7, #8]
 80148da:	4613      	mov	r3, r2
 80148dc:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 80148de:	68fb      	ldr	r3, [r7, #12]
 80148e0:	2b00      	cmp	r3, #0
 80148e2:	d105      	bne.n	80148f0 <udp_input_local_match+0x20>
 80148e4:	4b27      	ldr	r3, [pc, #156]	; (8014984 <udp_input_local_match+0xb4>)
 80148e6:	2287      	movs	r2, #135	; 0x87
 80148e8:	4927      	ldr	r1, [pc, #156]	; (8014988 <udp_input_local_match+0xb8>)
 80148ea:	4828      	ldr	r0, [pc, #160]	; (801498c <udp_input_local_match+0xbc>)
 80148ec:	f003 fb22 	bl	8017f34 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 80148f0:	68bb      	ldr	r3, [r7, #8]
 80148f2:	2b00      	cmp	r3, #0
 80148f4:	d105      	bne.n	8014902 <udp_input_local_match+0x32>
 80148f6:	4b23      	ldr	r3, [pc, #140]	; (8014984 <udp_input_local_match+0xb4>)
 80148f8:	2288      	movs	r2, #136	; 0x88
 80148fa:	4925      	ldr	r1, [pc, #148]	; (8014990 <udp_input_local_match+0xc0>)
 80148fc:	4823      	ldr	r0, [pc, #140]	; (801498c <udp_input_local_match+0xbc>)
 80148fe:	f003 fb19 	bl	8017f34 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8014902:	68fb      	ldr	r3, [r7, #12]
 8014904:	7a1b      	ldrb	r3, [r3, #8]
 8014906:	2b00      	cmp	r3, #0
 8014908:	d00b      	beq.n	8014922 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801490a:	68fb      	ldr	r3, [r7, #12]
 801490c:	7a1a      	ldrb	r2, [r3, #8]
 801490e:	4b21      	ldr	r3, [pc, #132]	; (8014994 <udp_input_local_match+0xc4>)
 8014910:	685b      	ldr	r3, [r3, #4]
 8014912:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8014916:	3301      	adds	r3, #1
 8014918:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801491a:	429a      	cmp	r2, r3
 801491c:	d001      	beq.n	8014922 <udp_input_local_match+0x52>
    return 0;
 801491e:	2300      	movs	r3, #0
 8014920:	e02b      	b.n	801497a <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8014922:	79fb      	ldrb	r3, [r7, #7]
 8014924:	2b00      	cmp	r3, #0
 8014926:	d018      	beq.n	801495a <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8014928:	68fb      	ldr	r3, [r7, #12]
 801492a:	2b00      	cmp	r3, #0
 801492c:	d013      	beq.n	8014956 <udp_input_local_match+0x86>
 801492e:	68fb      	ldr	r3, [r7, #12]
 8014930:	681b      	ldr	r3, [r3, #0]
 8014932:	2b00      	cmp	r3, #0
 8014934:	d00f      	beq.n	8014956 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8014936:	4b17      	ldr	r3, [pc, #92]	; (8014994 <udp_input_local_match+0xc4>)
 8014938:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801493a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801493e:	d00a      	beq.n	8014956 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8014940:	68fb      	ldr	r3, [r7, #12]
 8014942:	681a      	ldr	r2, [r3, #0]
 8014944:	4b13      	ldr	r3, [pc, #76]	; (8014994 <udp_input_local_match+0xc4>)
 8014946:	695b      	ldr	r3, [r3, #20]
 8014948:	405a      	eors	r2, r3
 801494a:	68bb      	ldr	r3, [r7, #8]
 801494c:	3308      	adds	r3, #8
 801494e:	681b      	ldr	r3, [r3, #0]
 8014950:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8014952:	2b00      	cmp	r3, #0
 8014954:	d110      	bne.n	8014978 <udp_input_local_match+0xa8>
          return 1;
 8014956:	2301      	movs	r3, #1
 8014958:	e00f      	b.n	801497a <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801495a:	68fb      	ldr	r3, [r7, #12]
 801495c:	2b00      	cmp	r3, #0
 801495e:	d009      	beq.n	8014974 <udp_input_local_match+0xa4>
 8014960:	68fb      	ldr	r3, [r7, #12]
 8014962:	681b      	ldr	r3, [r3, #0]
 8014964:	2b00      	cmp	r3, #0
 8014966:	d005      	beq.n	8014974 <udp_input_local_match+0xa4>
 8014968:	68fb      	ldr	r3, [r7, #12]
 801496a:	681a      	ldr	r2, [r3, #0]
 801496c:	4b09      	ldr	r3, [pc, #36]	; (8014994 <udp_input_local_match+0xc4>)
 801496e:	695b      	ldr	r3, [r3, #20]
 8014970:	429a      	cmp	r2, r3
 8014972:	d101      	bne.n	8014978 <udp_input_local_match+0xa8>
        return 1;
 8014974:	2301      	movs	r3, #1
 8014976:	e000      	b.n	801497a <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8014978:	2300      	movs	r3, #0
}
 801497a:	4618      	mov	r0, r3
 801497c:	3710      	adds	r7, #16
 801497e:	46bd      	mov	sp, r7
 8014980:	bd80      	pop	{r7, pc}
 8014982:	bf00      	nop
 8014984:	0801b8a8 	.word	0x0801b8a8
 8014988:	0801b8d8 	.word	0x0801b8d8
 801498c:	0801b8fc 	.word	0x0801b8fc
 8014990:	0801b924 	.word	0x0801b924
 8014994:	2000a070 	.word	0x2000a070

08014998 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8014998:	b590      	push	{r4, r7, lr}
 801499a:	b08d      	sub	sp, #52	; 0x34
 801499c:	af02      	add	r7, sp, #8
 801499e:	6078      	str	r0, [r7, #4]
 80149a0:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 80149a2:	2300      	movs	r3, #0
 80149a4:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 80149a6:	687b      	ldr	r3, [r7, #4]
 80149a8:	2b00      	cmp	r3, #0
 80149aa:	d105      	bne.n	80149b8 <udp_input+0x20>
 80149ac:	4b7c      	ldr	r3, [pc, #496]	; (8014ba0 <udp_input+0x208>)
 80149ae:	22cf      	movs	r2, #207	; 0xcf
 80149b0:	497c      	ldr	r1, [pc, #496]	; (8014ba4 <udp_input+0x20c>)
 80149b2:	487d      	ldr	r0, [pc, #500]	; (8014ba8 <udp_input+0x210>)
 80149b4:	f003 fabe 	bl	8017f34 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 80149b8:	683b      	ldr	r3, [r7, #0]
 80149ba:	2b00      	cmp	r3, #0
 80149bc:	d105      	bne.n	80149ca <udp_input+0x32>
 80149be:	4b78      	ldr	r3, [pc, #480]	; (8014ba0 <udp_input+0x208>)
 80149c0:	22d0      	movs	r2, #208	; 0xd0
 80149c2:	497a      	ldr	r1, [pc, #488]	; (8014bac <udp_input+0x214>)
 80149c4:	4878      	ldr	r0, [pc, #480]	; (8014ba8 <udp_input+0x210>)
 80149c6:	f003 fab5 	bl	8017f34 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80149ca:	687b      	ldr	r3, [r7, #4]
 80149cc:	895b      	ldrh	r3, [r3, #10]
 80149ce:	2b07      	cmp	r3, #7
 80149d0:	d803      	bhi.n	80149da <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80149d2:	6878      	ldr	r0, [r7, #4]
 80149d4:	f7f9 fb56 	bl	800e084 <pbuf_free>
    goto end;
 80149d8:	e0de      	b.n	8014b98 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 80149da:	687b      	ldr	r3, [r7, #4]
 80149dc:	685b      	ldr	r3, [r3, #4]
 80149de:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80149e0:	4b73      	ldr	r3, [pc, #460]	; (8014bb0 <udp_input+0x218>)
 80149e2:	695b      	ldr	r3, [r3, #20]
 80149e4:	4a72      	ldr	r2, [pc, #456]	; (8014bb0 <udp_input+0x218>)
 80149e6:	6812      	ldr	r2, [r2, #0]
 80149e8:	4611      	mov	r1, r2
 80149ea:	4618      	mov	r0, r3
 80149ec:	f001 ff80 	bl	80168f0 <ip4_addr_isbroadcast_u32>
 80149f0:	4603      	mov	r3, r0
 80149f2:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80149f4:	697b      	ldr	r3, [r7, #20]
 80149f6:	881b      	ldrh	r3, [r3, #0]
 80149f8:	b29b      	uxth	r3, r3
 80149fa:	4618      	mov	r0, r3
 80149fc:	f7f7 fffa 	bl	800c9f4 <lwip_htons>
 8014a00:	4603      	mov	r3, r0
 8014a02:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8014a04:	697b      	ldr	r3, [r7, #20]
 8014a06:	885b      	ldrh	r3, [r3, #2]
 8014a08:	b29b      	uxth	r3, r3
 8014a0a:	4618      	mov	r0, r3
 8014a0c:	f7f7 fff2 	bl	800c9f4 <lwip_htons>
 8014a10:	4603      	mov	r3, r0
 8014a12:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8014a14:	2300      	movs	r3, #0
 8014a16:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8014a18:	2300      	movs	r3, #0
 8014a1a:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8014a1c:	2300      	movs	r3, #0
 8014a1e:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8014a20:	4b64      	ldr	r3, [pc, #400]	; (8014bb4 <udp_input+0x21c>)
 8014a22:	681b      	ldr	r3, [r3, #0]
 8014a24:	627b      	str	r3, [r7, #36]	; 0x24
 8014a26:	e054      	b.n	8014ad2 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8014a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a2a:	8a5b      	ldrh	r3, [r3, #18]
 8014a2c:	89fa      	ldrh	r2, [r7, #14]
 8014a2e:	429a      	cmp	r2, r3
 8014a30:	d14a      	bne.n	8014ac8 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8014a32:	7cfb      	ldrb	r3, [r7, #19]
 8014a34:	461a      	mov	r2, r3
 8014a36:	6839      	ldr	r1, [r7, #0]
 8014a38:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014a3a:	f7ff ff49 	bl	80148d0 <udp_input_local_match>
 8014a3e:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8014a40:	2b00      	cmp	r3, #0
 8014a42:	d041      	beq.n	8014ac8 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8014a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a46:	7c1b      	ldrb	r3, [r3, #16]
 8014a48:	f003 0304 	and.w	r3, r3, #4
 8014a4c:	2b00      	cmp	r3, #0
 8014a4e:	d11d      	bne.n	8014a8c <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8014a50:	69fb      	ldr	r3, [r7, #28]
 8014a52:	2b00      	cmp	r3, #0
 8014a54:	d102      	bne.n	8014a5c <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8014a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a58:	61fb      	str	r3, [r7, #28]
 8014a5a:	e017      	b.n	8014a8c <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8014a5c:	7cfb      	ldrb	r3, [r7, #19]
 8014a5e:	2b00      	cmp	r3, #0
 8014a60:	d014      	beq.n	8014a8c <udp_input+0xf4>
 8014a62:	4b53      	ldr	r3, [pc, #332]	; (8014bb0 <udp_input+0x218>)
 8014a64:	695b      	ldr	r3, [r3, #20]
 8014a66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014a6a:	d10f      	bne.n	8014a8c <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8014a6c:	69fb      	ldr	r3, [r7, #28]
 8014a6e:	681a      	ldr	r2, [r3, #0]
 8014a70:	683b      	ldr	r3, [r7, #0]
 8014a72:	3304      	adds	r3, #4
 8014a74:	681b      	ldr	r3, [r3, #0]
 8014a76:	429a      	cmp	r2, r3
 8014a78:	d008      	beq.n	8014a8c <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8014a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a7c:	681a      	ldr	r2, [r3, #0]
 8014a7e:	683b      	ldr	r3, [r7, #0]
 8014a80:	3304      	adds	r3, #4
 8014a82:	681b      	ldr	r3, [r3, #0]
 8014a84:	429a      	cmp	r2, r3
 8014a86:	d101      	bne.n	8014a8c <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8014a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a8a:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8014a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a8e:	8a9b      	ldrh	r3, [r3, #20]
 8014a90:	8a3a      	ldrh	r2, [r7, #16]
 8014a92:	429a      	cmp	r2, r3
 8014a94:	d118      	bne.n	8014ac8 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8014a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a98:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8014a9a:	2b00      	cmp	r3, #0
 8014a9c:	d005      	beq.n	8014aaa <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8014a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014aa0:	685a      	ldr	r2, [r3, #4]
 8014aa2:	4b43      	ldr	r3, [pc, #268]	; (8014bb0 <udp_input+0x218>)
 8014aa4:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8014aa6:	429a      	cmp	r2, r3
 8014aa8:	d10e      	bne.n	8014ac8 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8014aaa:	6a3b      	ldr	r3, [r7, #32]
 8014aac:	2b00      	cmp	r3, #0
 8014aae:	d014      	beq.n	8014ada <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8014ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014ab2:	68da      	ldr	r2, [r3, #12]
 8014ab4:	6a3b      	ldr	r3, [r7, #32]
 8014ab6:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8014ab8:	4b3e      	ldr	r3, [pc, #248]	; (8014bb4 <udp_input+0x21c>)
 8014aba:	681a      	ldr	r2, [r3, #0]
 8014abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014abe:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8014ac0:	4a3c      	ldr	r2, [pc, #240]	; (8014bb4 <udp_input+0x21c>)
 8014ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014ac4:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8014ac6:	e008      	b.n	8014ada <udp_input+0x142>
      }
    }

    prev = pcb;
 8014ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014aca:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8014acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014ace:	68db      	ldr	r3, [r3, #12]
 8014ad0:	627b      	str	r3, [r7, #36]	; 0x24
 8014ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014ad4:	2b00      	cmp	r3, #0
 8014ad6:	d1a7      	bne.n	8014a28 <udp_input+0x90>
 8014ad8:	e000      	b.n	8014adc <udp_input+0x144>
        break;
 8014ada:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8014adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014ade:	2b00      	cmp	r3, #0
 8014ae0:	d101      	bne.n	8014ae6 <udp_input+0x14e>
    pcb = uncon_pcb;
 8014ae2:	69fb      	ldr	r3, [r7, #28]
 8014ae4:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8014ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014ae8:	2b00      	cmp	r3, #0
 8014aea:	d002      	beq.n	8014af2 <udp_input+0x15a>
    for_us = 1;
 8014aec:	2301      	movs	r3, #1
 8014aee:	76fb      	strb	r3, [r7, #27]
 8014af0:	e00a      	b.n	8014b08 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8014af2:	683b      	ldr	r3, [r7, #0]
 8014af4:	3304      	adds	r3, #4
 8014af6:	681a      	ldr	r2, [r3, #0]
 8014af8:	4b2d      	ldr	r3, [pc, #180]	; (8014bb0 <udp_input+0x218>)
 8014afa:	695b      	ldr	r3, [r3, #20]
 8014afc:	429a      	cmp	r2, r3
 8014afe:	bf0c      	ite	eq
 8014b00:	2301      	moveq	r3, #1
 8014b02:	2300      	movne	r3, #0
 8014b04:	b2db      	uxtb	r3, r3
 8014b06:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8014b08:	7efb      	ldrb	r3, [r7, #27]
 8014b0a:	2b00      	cmp	r3, #0
 8014b0c:	d041      	beq.n	8014b92 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8014b0e:	2108      	movs	r1, #8
 8014b10:	6878      	ldr	r0, [r7, #4]
 8014b12:	f7f9 fa31 	bl	800df78 <pbuf_remove_header>
 8014b16:	4603      	mov	r3, r0
 8014b18:	2b00      	cmp	r3, #0
 8014b1a:	d00a      	beq.n	8014b32 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8014b1c:	4b20      	ldr	r3, [pc, #128]	; (8014ba0 <udp_input+0x208>)
 8014b1e:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8014b22:	4925      	ldr	r1, [pc, #148]	; (8014bb8 <udp_input+0x220>)
 8014b24:	4820      	ldr	r0, [pc, #128]	; (8014ba8 <udp_input+0x210>)
 8014b26:	f003 fa05 	bl	8017f34 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8014b2a:	6878      	ldr	r0, [r7, #4]
 8014b2c:	f7f9 faaa 	bl	800e084 <pbuf_free>
      goto end;
 8014b30:	e032      	b.n	8014b98 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8014b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014b34:	2b00      	cmp	r3, #0
 8014b36:	d012      	beq.n	8014b5e <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8014b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014b3a:	699b      	ldr	r3, [r3, #24]
 8014b3c:	2b00      	cmp	r3, #0
 8014b3e:	d00a      	beq.n	8014b56 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8014b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014b42:	699c      	ldr	r4, [r3, #24]
 8014b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014b46:	69d8      	ldr	r0, [r3, #28]
 8014b48:	8a3b      	ldrh	r3, [r7, #16]
 8014b4a:	9300      	str	r3, [sp, #0]
 8014b4c:	4b1b      	ldr	r3, [pc, #108]	; (8014bbc <udp_input+0x224>)
 8014b4e:	687a      	ldr	r2, [r7, #4]
 8014b50:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8014b52:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8014b54:	e021      	b.n	8014b9a <udp_input+0x202>
        pbuf_free(p);
 8014b56:	6878      	ldr	r0, [r7, #4]
 8014b58:	f7f9 fa94 	bl	800e084 <pbuf_free>
        goto end;
 8014b5c:	e01c      	b.n	8014b98 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8014b5e:	7cfb      	ldrb	r3, [r7, #19]
 8014b60:	2b00      	cmp	r3, #0
 8014b62:	d112      	bne.n	8014b8a <udp_input+0x1f2>
 8014b64:	4b12      	ldr	r3, [pc, #72]	; (8014bb0 <udp_input+0x218>)
 8014b66:	695b      	ldr	r3, [r3, #20]
 8014b68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8014b6c:	2be0      	cmp	r3, #224	; 0xe0
 8014b6e:	d00c      	beq.n	8014b8a <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8014b70:	4b0f      	ldr	r3, [pc, #60]	; (8014bb0 <udp_input+0x218>)
 8014b72:	899b      	ldrh	r3, [r3, #12]
 8014b74:	3308      	adds	r3, #8
 8014b76:	b29b      	uxth	r3, r3
 8014b78:	b21b      	sxth	r3, r3
 8014b7a:	4619      	mov	r1, r3
 8014b7c:	6878      	ldr	r0, [r7, #4]
 8014b7e:	f7f9 fa6e 	bl	800e05e <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8014b82:	2103      	movs	r1, #3
 8014b84:	6878      	ldr	r0, [r7, #4]
 8014b86:	f001 fb93 	bl	80162b0 <icmp_dest_unreach>
      pbuf_free(p);
 8014b8a:	6878      	ldr	r0, [r7, #4]
 8014b8c:	f7f9 fa7a 	bl	800e084 <pbuf_free>
  return;
 8014b90:	e003      	b.n	8014b9a <udp_input+0x202>
    pbuf_free(p);
 8014b92:	6878      	ldr	r0, [r7, #4]
 8014b94:	f7f9 fa76 	bl	800e084 <pbuf_free>
  return;
 8014b98:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8014b9a:	372c      	adds	r7, #44	; 0x2c
 8014b9c:	46bd      	mov	sp, r7
 8014b9e:	bd90      	pop	{r4, r7, pc}
 8014ba0:	0801b8a8 	.word	0x0801b8a8
 8014ba4:	0801b94c 	.word	0x0801b94c
 8014ba8:	0801b8fc 	.word	0x0801b8fc
 8014bac:	0801b964 	.word	0x0801b964
 8014bb0:	2000a070 	.word	0x2000a070
 8014bb4:	2000d79c 	.word	0x2000d79c
 8014bb8:	0801b980 	.word	0x0801b980
 8014bbc:	2000a080 	.word	0x2000a080

08014bc0 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 8014bc0:	b580      	push	{r7, lr}
 8014bc2:	b082      	sub	sp, #8
 8014bc4:	af00      	add	r7, sp, #0
 8014bc6:	6078      	str	r0, [r7, #4]
 8014bc8:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 8014bca:	687b      	ldr	r3, [r7, #4]
 8014bcc:	2b00      	cmp	r3, #0
 8014bce:	d109      	bne.n	8014be4 <udp_send+0x24>
 8014bd0:	4b11      	ldr	r3, [pc, #68]	; (8014c18 <udp_send+0x58>)
 8014bd2:	f240 12d5 	movw	r2, #469	; 0x1d5
 8014bd6:	4911      	ldr	r1, [pc, #68]	; (8014c1c <udp_send+0x5c>)
 8014bd8:	4811      	ldr	r0, [pc, #68]	; (8014c20 <udp_send+0x60>)
 8014bda:	f003 f9ab 	bl	8017f34 <iprintf>
 8014bde:	f06f 030f 	mvn.w	r3, #15
 8014be2:	e015      	b.n	8014c10 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 8014be4:	683b      	ldr	r3, [r7, #0]
 8014be6:	2b00      	cmp	r3, #0
 8014be8:	d109      	bne.n	8014bfe <udp_send+0x3e>
 8014bea:	4b0b      	ldr	r3, [pc, #44]	; (8014c18 <udp_send+0x58>)
 8014bec:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 8014bf0:	490c      	ldr	r1, [pc, #48]	; (8014c24 <udp_send+0x64>)
 8014bf2:	480b      	ldr	r0, [pc, #44]	; (8014c20 <udp_send+0x60>)
 8014bf4:	f003 f99e 	bl	8017f34 <iprintf>
 8014bf8:	f06f 030f 	mvn.w	r3, #15
 8014bfc:	e008      	b.n	8014c10 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 8014bfe:	687b      	ldr	r3, [r7, #4]
 8014c00:	1d1a      	adds	r2, r3, #4
 8014c02:	687b      	ldr	r3, [r7, #4]
 8014c04:	8a9b      	ldrh	r3, [r3, #20]
 8014c06:	6839      	ldr	r1, [r7, #0]
 8014c08:	6878      	ldr	r0, [r7, #4]
 8014c0a:	f000 f80d 	bl	8014c28 <udp_sendto>
 8014c0e:	4603      	mov	r3, r0
}
 8014c10:	4618      	mov	r0, r3
 8014c12:	3708      	adds	r7, #8
 8014c14:	46bd      	mov	sp, r7
 8014c16:	bd80      	pop	{r7, pc}
 8014c18:	0801b8a8 	.word	0x0801b8a8
 8014c1c:	0801b99c 	.word	0x0801b99c
 8014c20:	0801b8fc 	.word	0x0801b8fc
 8014c24:	0801b9b4 	.word	0x0801b9b4

08014c28 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 8014c28:	b580      	push	{r7, lr}
 8014c2a:	b088      	sub	sp, #32
 8014c2c:	af02      	add	r7, sp, #8
 8014c2e:	60f8      	str	r0, [r7, #12]
 8014c30:	60b9      	str	r1, [r7, #8]
 8014c32:	607a      	str	r2, [r7, #4]
 8014c34:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 8014c36:	68fb      	ldr	r3, [r7, #12]
 8014c38:	2b00      	cmp	r3, #0
 8014c3a:	d109      	bne.n	8014c50 <udp_sendto+0x28>
 8014c3c:	4b23      	ldr	r3, [pc, #140]	; (8014ccc <udp_sendto+0xa4>)
 8014c3e:	f44f 7206 	mov.w	r2, #536	; 0x218
 8014c42:	4923      	ldr	r1, [pc, #140]	; (8014cd0 <udp_sendto+0xa8>)
 8014c44:	4823      	ldr	r0, [pc, #140]	; (8014cd4 <udp_sendto+0xac>)
 8014c46:	f003 f975 	bl	8017f34 <iprintf>
 8014c4a:	f06f 030f 	mvn.w	r3, #15
 8014c4e:	e038      	b.n	8014cc2 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8014c50:	68bb      	ldr	r3, [r7, #8]
 8014c52:	2b00      	cmp	r3, #0
 8014c54:	d109      	bne.n	8014c6a <udp_sendto+0x42>
 8014c56:	4b1d      	ldr	r3, [pc, #116]	; (8014ccc <udp_sendto+0xa4>)
 8014c58:	f240 2219 	movw	r2, #537	; 0x219
 8014c5c:	491e      	ldr	r1, [pc, #120]	; (8014cd8 <udp_sendto+0xb0>)
 8014c5e:	481d      	ldr	r0, [pc, #116]	; (8014cd4 <udp_sendto+0xac>)
 8014c60:	f003 f968 	bl	8017f34 <iprintf>
 8014c64:	f06f 030f 	mvn.w	r3, #15
 8014c68:	e02b      	b.n	8014cc2 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8014c6a:	687b      	ldr	r3, [r7, #4]
 8014c6c:	2b00      	cmp	r3, #0
 8014c6e:	d109      	bne.n	8014c84 <udp_sendto+0x5c>
 8014c70:	4b16      	ldr	r3, [pc, #88]	; (8014ccc <udp_sendto+0xa4>)
 8014c72:	f240 221a 	movw	r2, #538	; 0x21a
 8014c76:	4919      	ldr	r1, [pc, #100]	; (8014cdc <udp_sendto+0xb4>)
 8014c78:	4816      	ldr	r0, [pc, #88]	; (8014cd4 <udp_sendto+0xac>)
 8014c7a:	f003 f95b 	bl	8017f34 <iprintf>
 8014c7e:	f06f 030f 	mvn.w	r3, #15
 8014c82:	e01e      	b.n	8014cc2 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8014c84:	68fb      	ldr	r3, [r7, #12]
 8014c86:	7a1b      	ldrb	r3, [r3, #8]
 8014c88:	2b00      	cmp	r3, #0
 8014c8a:	d006      	beq.n	8014c9a <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 8014c8c:	68fb      	ldr	r3, [r7, #12]
 8014c8e:	7a1b      	ldrb	r3, [r3, #8]
 8014c90:	4618      	mov	r0, r3
 8014c92:	f7f8 fe69 	bl	800d968 <netif_get_by_index>
 8014c96:	6178      	str	r0, [r7, #20]
 8014c98:	e003      	b.n	8014ca2 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 8014c9a:	6878      	ldr	r0, [r7, #4]
 8014c9c:	f001 fb92 	bl	80163c4 <ip4_route>
 8014ca0:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 8014ca2:	697b      	ldr	r3, [r7, #20]
 8014ca4:	2b00      	cmp	r3, #0
 8014ca6:	d102      	bne.n	8014cae <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 8014ca8:	f06f 0303 	mvn.w	r3, #3
 8014cac:	e009      	b.n	8014cc2 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 8014cae:	887a      	ldrh	r2, [r7, #2]
 8014cb0:	697b      	ldr	r3, [r7, #20]
 8014cb2:	9300      	str	r3, [sp, #0]
 8014cb4:	4613      	mov	r3, r2
 8014cb6:	687a      	ldr	r2, [r7, #4]
 8014cb8:	68b9      	ldr	r1, [r7, #8]
 8014cba:	68f8      	ldr	r0, [r7, #12]
 8014cbc:	f000 f810 	bl	8014ce0 <udp_sendto_if>
 8014cc0:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8014cc2:	4618      	mov	r0, r3
 8014cc4:	3718      	adds	r7, #24
 8014cc6:	46bd      	mov	sp, r7
 8014cc8:	bd80      	pop	{r7, pc}
 8014cca:	bf00      	nop
 8014ccc:	0801b8a8 	.word	0x0801b8a8
 8014cd0:	0801b9cc 	.word	0x0801b9cc
 8014cd4:	0801b8fc 	.word	0x0801b8fc
 8014cd8:	0801b9e4 	.word	0x0801b9e4
 8014cdc:	0801ba00 	.word	0x0801ba00

08014ce0 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8014ce0:	b580      	push	{r7, lr}
 8014ce2:	b088      	sub	sp, #32
 8014ce4:	af02      	add	r7, sp, #8
 8014ce6:	60f8      	str	r0, [r7, #12]
 8014ce8:	60b9      	str	r1, [r7, #8]
 8014cea:	607a      	str	r2, [r7, #4]
 8014cec:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 8014cee:	68fb      	ldr	r3, [r7, #12]
 8014cf0:	2b00      	cmp	r3, #0
 8014cf2:	d109      	bne.n	8014d08 <udp_sendto_if+0x28>
 8014cf4:	4b2e      	ldr	r3, [pc, #184]	; (8014db0 <udp_sendto_if+0xd0>)
 8014cf6:	f44f 7220 	mov.w	r2, #640	; 0x280
 8014cfa:	492e      	ldr	r1, [pc, #184]	; (8014db4 <udp_sendto_if+0xd4>)
 8014cfc:	482e      	ldr	r0, [pc, #184]	; (8014db8 <udp_sendto_if+0xd8>)
 8014cfe:	f003 f919 	bl	8017f34 <iprintf>
 8014d02:	f06f 030f 	mvn.w	r3, #15
 8014d06:	e04f      	b.n	8014da8 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8014d08:	68bb      	ldr	r3, [r7, #8]
 8014d0a:	2b00      	cmp	r3, #0
 8014d0c:	d109      	bne.n	8014d22 <udp_sendto_if+0x42>
 8014d0e:	4b28      	ldr	r3, [pc, #160]	; (8014db0 <udp_sendto_if+0xd0>)
 8014d10:	f240 2281 	movw	r2, #641	; 0x281
 8014d14:	4929      	ldr	r1, [pc, #164]	; (8014dbc <udp_sendto_if+0xdc>)
 8014d16:	4828      	ldr	r0, [pc, #160]	; (8014db8 <udp_sendto_if+0xd8>)
 8014d18:	f003 f90c 	bl	8017f34 <iprintf>
 8014d1c:	f06f 030f 	mvn.w	r3, #15
 8014d20:	e042      	b.n	8014da8 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8014d22:	687b      	ldr	r3, [r7, #4]
 8014d24:	2b00      	cmp	r3, #0
 8014d26:	d109      	bne.n	8014d3c <udp_sendto_if+0x5c>
 8014d28:	4b21      	ldr	r3, [pc, #132]	; (8014db0 <udp_sendto_if+0xd0>)
 8014d2a:	f240 2282 	movw	r2, #642	; 0x282
 8014d2e:	4924      	ldr	r1, [pc, #144]	; (8014dc0 <udp_sendto_if+0xe0>)
 8014d30:	4821      	ldr	r0, [pc, #132]	; (8014db8 <udp_sendto_if+0xd8>)
 8014d32:	f003 f8ff 	bl	8017f34 <iprintf>
 8014d36:	f06f 030f 	mvn.w	r3, #15
 8014d3a:	e035      	b.n	8014da8 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8014d3c:	6a3b      	ldr	r3, [r7, #32]
 8014d3e:	2b00      	cmp	r3, #0
 8014d40:	d109      	bne.n	8014d56 <udp_sendto_if+0x76>
 8014d42:	4b1b      	ldr	r3, [pc, #108]	; (8014db0 <udp_sendto_if+0xd0>)
 8014d44:	f240 2283 	movw	r2, #643	; 0x283
 8014d48:	491e      	ldr	r1, [pc, #120]	; (8014dc4 <udp_sendto_if+0xe4>)
 8014d4a:	481b      	ldr	r0, [pc, #108]	; (8014db8 <udp_sendto_if+0xd8>)
 8014d4c:	f003 f8f2 	bl	8017f34 <iprintf>
 8014d50:	f06f 030f 	mvn.w	r3, #15
 8014d54:	e028      	b.n	8014da8 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8014d56:	68fb      	ldr	r3, [r7, #12]
 8014d58:	2b00      	cmp	r3, #0
 8014d5a:	d009      	beq.n	8014d70 <udp_sendto_if+0x90>
 8014d5c:	68fb      	ldr	r3, [r7, #12]
 8014d5e:	681b      	ldr	r3, [r3, #0]
 8014d60:	2b00      	cmp	r3, #0
 8014d62:	d005      	beq.n	8014d70 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8014d64:	68fb      	ldr	r3, [r7, #12]
 8014d66:	681b      	ldr	r3, [r3, #0]
 8014d68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8014d6c:	2be0      	cmp	r3, #224	; 0xe0
 8014d6e:	d103      	bne.n	8014d78 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8014d70:	6a3b      	ldr	r3, [r7, #32]
 8014d72:	3304      	adds	r3, #4
 8014d74:	617b      	str	r3, [r7, #20]
 8014d76:	e00b      	b.n	8014d90 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8014d78:	68fb      	ldr	r3, [r7, #12]
 8014d7a:	681a      	ldr	r2, [r3, #0]
 8014d7c:	6a3b      	ldr	r3, [r7, #32]
 8014d7e:	3304      	adds	r3, #4
 8014d80:	681b      	ldr	r3, [r3, #0]
 8014d82:	429a      	cmp	r2, r3
 8014d84:	d002      	beq.n	8014d8c <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 8014d86:	f06f 0303 	mvn.w	r3, #3
 8014d8a:	e00d      	b.n	8014da8 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 8014d8c:	68fb      	ldr	r3, [r7, #12]
 8014d8e:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8014d90:	887a      	ldrh	r2, [r7, #2]
 8014d92:	697b      	ldr	r3, [r7, #20]
 8014d94:	9301      	str	r3, [sp, #4]
 8014d96:	6a3b      	ldr	r3, [r7, #32]
 8014d98:	9300      	str	r3, [sp, #0]
 8014d9a:	4613      	mov	r3, r2
 8014d9c:	687a      	ldr	r2, [r7, #4]
 8014d9e:	68b9      	ldr	r1, [r7, #8]
 8014da0:	68f8      	ldr	r0, [r7, #12]
 8014da2:	f000 f811 	bl	8014dc8 <udp_sendto_if_src>
 8014da6:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8014da8:	4618      	mov	r0, r3
 8014daa:	3718      	adds	r7, #24
 8014dac:	46bd      	mov	sp, r7
 8014dae:	bd80      	pop	{r7, pc}
 8014db0:	0801b8a8 	.word	0x0801b8a8
 8014db4:	0801ba1c 	.word	0x0801ba1c
 8014db8:	0801b8fc 	.word	0x0801b8fc
 8014dbc:	0801ba38 	.word	0x0801ba38
 8014dc0:	0801ba54 	.word	0x0801ba54
 8014dc4:	0801ba74 	.word	0x0801ba74

08014dc8 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8014dc8:	b580      	push	{r7, lr}
 8014dca:	b08c      	sub	sp, #48	; 0x30
 8014dcc:	af04      	add	r7, sp, #16
 8014dce:	60f8      	str	r0, [r7, #12]
 8014dd0:	60b9      	str	r1, [r7, #8]
 8014dd2:	607a      	str	r2, [r7, #4]
 8014dd4:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 8014dd6:	68fb      	ldr	r3, [r7, #12]
 8014dd8:	2b00      	cmp	r3, #0
 8014dda:	d109      	bne.n	8014df0 <udp_sendto_if_src+0x28>
 8014ddc:	4b65      	ldr	r3, [pc, #404]	; (8014f74 <udp_sendto_if_src+0x1ac>)
 8014dde:	f240 22d1 	movw	r2, #721	; 0x2d1
 8014de2:	4965      	ldr	r1, [pc, #404]	; (8014f78 <udp_sendto_if_src+0x1b0>)
 8014de4:	4865      	ldr	r0, [pc, #404]	; (8014f7c <udp_sendto_if_src+0x1b4>)
 8014de6:	f003 f8a5 	bl	8017f34 <iprintf>
 8014dea:	f06f 030f 	mvn.w	r3, #15
 8014dee:	e0bc      	b.n	8014f6a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8014df0:	68bb      	ldr	r3, [r7, #8]
 8014df2:	2b00      	cmp	r3, #0
 8014df4:	d109      	bne.n	8014e0a <udp_sendto_if_src+0x42>
 8014df6:	4b5f      	ldr	r3, [pc, #380]	; (8014f74 <udp_sendto_if_src+0x1ac>)
 8014df8:	f240 22d2 	movw	r2, #722	; 0x2d2
 8014dfc:	4960      	ldr	r1, [pc, #384]	; (8014f80 <udp_sendto_if_src+0x1b8>)
 8014dfe:	485f      	ldr	r0, [pc, #380]	; (8014f7c <udp_sendto_if_src+0x1b4>)
 8014e00:	f003 f898 	bl	8017f34 <iprintf>
 8014e04:	f06f 030f 	mvn.w	r3, #15
 8014e08:	e0af      	b.n	8014f6a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8014e0a:	687b      	ldr	r3, [r7, #4]
 8014e0c:	2b00      	cmp	r3, #0
 8014e0e:	d109      	bne.n	8014e24 <udp_sendto_if_src+0x5c>
 8014e10:	4b58      	ldr	r3, [pc, #352]	; (8014f74 <udp_sendto_if_src+0x1ac>)
 8014e12:	f240 22d3 	movw	r2, #723	; 0x2d3
 8014e16:	495b      	ldr	r1, [pc, #364]	; (8014f84 <udp_sendto_if_src+0x1bc>)
 8014e18:	4858      	ldr	r0, [pc, #352]	; (8014f7c <udp_sendto_if_src+0x1b4>)
 8014e1a:	f003 f88b 	bl	8017f34 <iprintf>
 8014e1e:	f06f 030f 	mvn.w	r3, #15
 8014e22:	e0a2      	b.n	8014f6a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8014e24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014e26:	2b00      	cmp	r3, #0
 8014e28:	d109      	bne.n	8014e3e <udp_sendto_if_src+0x76>
 8014e2a:	4b52      	ldr	r3, [pc, #328]	; (8014f74 <udp_sendto_if_src+0x1ac>)
 8014e2c:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 8014e30:	4955      	ldr	r1, [pc, #340]	; (8014f88 <udp_sendto_if_src+0x1c0>)
 8014e32:	4852      	ldr	r0, [pc, #328]	; (8014f7c <udp_sendto_if_src+0x1b4>)
 8014e34:	f003 f87e 	bl	8017f34 <iprintf>
 8014e38:	f06f 030f 	mvn.w	r3, #15
 8014e3c:	e095      	b.n	8014f6a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8014e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014e40:	2b00      	cmp	r3, #0
 8014e42:	d109      	bne.n	8014e58 <udp_sendto_if_src+0x90>
 8014e44:	4b4b      	ldr	r3, [pc, #300]	; (8014f74 <udp_sendto_if_src+0x1ac>)
 8014e46:	f240 22d5 	movw	r2, #725	; 0x2d5
 8014e4a:	4950      	ldr	r1, [pc, #320]	; (8014f8c <udp_sendto_if_src+0x1c4>)
 8014e4c:	484b      	ldr	r0, [pc, #300]	; (8014f7c <udp_sendto_if_src+0x1b4>)
 8014e4e:	f003 f871 	bl	8017f34 <iprintf>
 8014e52:	f06f 030f 	mvn.w	r3, #15
 8014e56:	e088      	b.n	8014f6a <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8014e58:	68fb      	ldr	r3, [r7, #12]
 8014e5a:	8a5b      	ldrh	r3, [r3, #18]
 8014e5c:	2b00      	cmp	r3, #0
 8014e5e:	d10f      	bne.n	8014e80 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8014e60:	68f9      	ldr	r1, [r7, #12]
 8014e62:	68fb      	ldr	r3, [r7, #12]
 8014e64:	8a5b      	ldrh	r3, [r3, #18]
 8014e66:	461a      	mov	r2, r3
 8014e68:	68f8      	ldr	r0, [r7, #12]
 8014e6a:	f000 f893 	bl	8014f94 <udp_bind>
 8014e6e:	4603      	mov	r3, r0
 8014e70:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8014e72:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8014e76:	2b00      	cmp	r3, #0
 8014e78:	d002      	beq.n	8014e80 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 8014e7a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8014e7e:	e074      	b.n	8014f6a <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8014e80:	68bb      	ldr	r3, [r7, #8]
 8014e82:	891b      	ldrh	r3, [r3, #8]
 8014e84:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 8014e88:	4293      	cmp	r3, r2
 8014e8a:	d902      	bls.n	8014e92 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 8014e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8014e90:	e06b      	b.n	8014f6a <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 8014e92:	2108      	movs	r1, #8
 8014e94:	68b8      	ldr	r0, [r7, #8]
 8014e96:	f7f9 f85f 	bl	800df58 <pbuf_add_header>
 8014e9a:	4603      	mov	r3, r0
 8014e9c:	2b00      	cmp	r3, #0
 8014e9e:	d015      	beq.n	8014ecc <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8014ea0:	f44f 7220 	mov.w	r2, #640	; 0x280
 8014ea4:	2108      	movs	r1, #8
 8014ea6:	2022      	movs	r0, #34	; 0x22
 8014ea8:	f7f8 fe08 	bl	800dabc <pbuf_alloc>
 8014eac:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 8014eae:	69fb      	ldr	r3, [r7, #28]
 8014eb0:	2b00      	cmp	r3, #0
 8014eb2:	d102      	bne.n	8014eba <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8014eb4:	f04f 33ff 	mov.w	r3, #4294967295
 8014eb8:	e057      	b.n	8014f6a <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 8014eba:	68bb      	ldr	r3, [r7, #8]
 8014ebc:	891b      	ldrh	r3, [r3, #8]
 8014ebe:	2b00      	cmp	r3, #0
 8014ec0:	d006      	beq.n	8014ed0 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8014ec2:	68b9      	ldr	r1, [r7, #8]
 8014ec4:	69f8      	ldr	r0, [r7, #28]
 8014ec6:	f7f9 fa01 	bl	800e2cc <pbuf_chain>
 8014eca:	e001      	b.n	8014ed0 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 8014ecc:	68bb      	ldr	r3, [r7, #8]
 8014ece:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8014ed0:	69fb      	ldr	r3, [r7, #28]
 8014ed2:	895b      	ldrh	r3, [r3, #10]
 8014ed4:	2b07      	cmp	r3, #7
 8014ed6:	d806      	bhi.n	8014ee6 <udp_sendto_if_src+0x11e>
 8014ed8:	4b26      	ldr	r3, [pc, #152]	; (8014f74 <udp_sendto_if_src+0x1ac>)
 8014eda:	f240 320d 	movw	r2, #781	; 0x30d
 8014ede:	492c      	ldr	r1, [pc, #176]	; (8014f90 <udp_sendto_if_src+0x1c8>)
 8014ee0:	4826      	ldr	r0, [pc, #152]	; (8014f7c <udp_sendto_if_src+0x1b4>)
 8014ee2:	f003 f827 	bl	8017f34 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 8014ee6:	69fb      	ldr	r3, [r7, #28]
 8014ee8:	685b      	ldr	r3, [r3, #4]
 8014eea:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 8014eec:	68fb      	ldr	r3, [r7, #12]
 8014eee:	8a5b      	ldrh	r3, [r3, #18]
 8014ef0:	4618      	mov	r0, r3
 8014ef2:	f7f7 fd7f 	bl	800c9f4 <lwip_htons>
 8014ef6:	4603      	mov	r3, r0
 8014ef8:	461a      	mov	r2, r3
 8014efa:	697b      	ldr	r3, [r7, #20]
 8014efc:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 8014efe:	887b      	ldrh	r3, [r7, #2]
 8014f00:	4618      	mov	r0, r3
 8014f02:	f7f7 fd77 	bl	800c9f4 <lwip_htons>
 8014f06:	4603      	mov	r3, r0
 8014f08:	461a      	mov	r2, r3
 8014f0a:	697b      	ldr	r3, [r7, #20]
 8014f0c:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 8014f0e:	697b      	ldr	r3, [r7, #20]
 8014f10:	2200      	movs	r2, #0
 8014f12:	719a      	strb	r2, [r3, #6]
 8014f14:	2200      	movs	r2, #0
 8014f16:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8014f18:	69fb      	ldr	r3, [r7, #28]
 8014f1a:	891b      	ldrh	r3, [r3, #8]
 8014f1c:	4618      	mov	r0, r3
 8014f1e:	f7f7 fd69 	bl	800c9f4 <lwip_htons>
 8014f22:	4603      	mov	r3, r0
 8014f24:	461a      	mov	r2, r3
 8014f26:	697b      	ldr	r3, [r7, #20]
 8014f28:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 8014f2a:	2311      	movs	r3, #17
 8014f2c:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 8014f2e:	68fb      	ldr	r3, [r7, #12]
 8014f30:	7adb      	ldrb	r3, [r3, #11]
 8014f32:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8014f34:	68fb      	ldr	r3, [r7, #12]
 8014f36:	7a9b      	ldrb	r3, [r3, #10]
 8014f38:	7cb9      	ldrb	r1, [r7, #18]
 8014f3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014f3c:	9202      	str	r2, [sp, #8]
 8014f3e:	7cfa      	ldrb	r2, [r7, #19]
 8014f40:	9201      	str	r2, [sp, #4]
 8014f42:	9300      	str	r3, [sp, #0]
 8014f44:	460b      	mov	r3, r1
 8014f46:	687a      	ldr	r2, [r7, #4]
 8014f48:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8014f4a:	69f8      	ldr	r0, [r7, #28]
 8014f4c:	f001 fc22 	bl	8016794 <ip4_output_if_src>
 8014f50:	4603      	mov	r3, r0
 8014f52:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8014f54:	69fa      	ldr	r2, [r7, #28]
 8014f56:	68bb      	ldr	r3, [r7, #8]
 8014f58:	429a      	cmp	r2, r3
 8014f5a:	d004      	beq.n	8014f66 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 8014f5c:	69f8      	ldr	r0, [r7, #28]
 8014f5e:	f7f9 f891 	bl	800e084 <pbuf_free>
    q = NULL;
 8014f62:	2300      	movs	r3, #0
 8014f64:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 8014f66:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8014f6a:	4618      	mov	r0, r3
 8014f6c:	3720      	adds	r7, #32
 8014f6e:	46bd      	mov	sp, r7
 8014f70:	bd80      	pop	{r7, pc}
 8014f72:	bf00      	nop
 8014f74:	0801b8a8 	.word	0x0801b8a8
 8014f78:	0801ba94 	.word	0x0801ba94
 8014f7c:	0801b8fc 	.word	0x0801b8fc
 8014f80:	0801bab4 	.word	0x0801bab4
 8014f84:	0801bad4 	.word	0x0801bad4
 8014f88:	0801baf8 	.word	0x0801baf8
 8014f8c:	0801bb1c 	.word	0x0801bb1c
 8014f90:	0801bb40 	.word	0x0801bb40

08014f94 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8014f94:	b580      	push	{r7, lr}
 8014f96:	b086      	sub	sp, #24
 8014f98:	af00      	add	r7, sp, #0
 8014f9a:	60f8      	str	r0, [r7, #12]
 8014f9c:	60b9      	str	r1, [r7, #8]
 8014f9e:	4613      	mov	r3, r2
 8014fa0:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8014fa2:	68bb      	ldr	r3, [r7, #8]
 8014fa4:	2b00      	cmp	r3, #0
 8014fa6:	d101      	bne.n	8014fac <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8014fa8:	4b39      	ldr	r3, [pc, #228]	; (8015090 <udp_bind+0xfc>)
 8014faa:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8014fac:	68fb      	ldr	r3, [r7, #12]
 8014fae:	2b00      	cmp	r3, #0
 8014fb0:	d109      	bne.n	8014fc6 <udp_bind+0x32>
 8014fb2:	4b38      	ldr	r3, [pc, #224]	; (8015094 <udp_bind+0x100>)
 8014fb4:	f240 32b7 	movw	r2, #951	; 0x3b7
 8014fb8:	4937      	ldr	r1, [pc, #220]	; (8015098 <udp_bind+0x104>)
 8014fba:	4838      	ldr	r0, [pc, #224]	; (801509c <udp_bind+0x108>)
 8014fbc:	f002 ffba 	bl	8017f34 <iprintf>
 8014fc0:	f06f 030f 	mvn.w	r3, #15
 8014fc4:	e060      	b.n	8015088 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8014fc6:	2300      	movs	r3, #0
 8014fc8:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8014fca:	4b35      	ldr	r3, [pc, #212]	; (80150a0 <udp_bind+0x10c>)
 8014fcc:	681b      	ldr	r3, [r3, #0]
 8014fce:	617b      	str	r3, [r7, #20]
 8014fd0:	e009      	b.n	8014fe6 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8014fd2:	68fa      	ldr	r2, [r7, #12]
 8014fd4:	697b      	ldr	r3, [r7, #20]
 8014fd6:	429a      	cmp	r2, r3
 8014fd8:	d102      	bne.n	8014fe0 <udp_bind+0x4c>
      rebind = 1;
 8014fda:	2301      	movs	r3, #1
 8014fdc:	74fb      	strb	r3, [r7, #19]
      break;
 8014fde:	e005      	b.n	8014fec <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8014fe0:	697b      	ldr	r3, [r7, #20]
 8014fe2:	68db      	ldr	r3, [r3, #12]
 8014fe4:	617b      	str	r3, [r7, #20]
 8014fe6:	697b      	ldr	r3, [r7, #20]
 8014fe8:	2b00      	cmp	r3, #0
 8014fea:	d1f2      	bne.n	8014fd2 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8014fec:	88fb      	ldrh	r3, [r7, #6]
 8014fee:	2b00      	cmp	r3, #0
 8014ff0:	d109      	bne.n	8015006 <udp_bind+0x72>
    port = udp_new_port();
 8014ff2:	f7ff fc35 	bl	8014860 <udp_new_port>
 8014ff6:	4603      	mov	r3, r0
 8014ff8:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8014ffa:	88fb      	ldrh	r3, [r7, #6]
 8014ffc:	2b00      	cmp	r3, #0
 8014ffe:	d12c      	bne.n	801505a <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8015000:	f06f 0307 	mvn.w	r3, #7
 8015004:	e040      	b.n	8015088 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8015006:	4b26      	ldr	r3, [pc, #152]	; (80150a0 <udp_bind+0x10c>)
 8015008:	681b      	ldr	r3, [r3, #0]
 801500a:	617b      	str	r3, [r7, #20]
 801500c:	e022      	b.n	8015054 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801500e:	68fa      	ldr	r2, [r7, #12]
 8015010:	697b      	ldr	r3, [r7, #20]
 8015012:	429a      	cmp	r2, r3
 8015014:	d01b      	beq.n	801504e <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8015016:	697b      	ldr	r3, [r7, #20]
 8015018:	8a5b      	ldrh	r3, [r3, #18]
 801501a:	88fa      	ldrh	r2, [r7, #6]
 801501c:	429a      	cmp	r2, r3
 801501e:	d116      	bne.n	801504e <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8015020:	697b      	ldr	r3, [r7, #20]
 8015022:	681a      	ldr	r2, [r3, #0]
 8015024:	68bb      	ldr	r3, [r7, #8]
 8015026:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8015028:	429a      	cmp	r2, r3
 801502a:	d00d      	beq.n	8015048 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801502c:	68bb      	ldr	r3, [r7, #8]
 801502e:	2b00      	cmp	r3, #0
 8015030:	d00a      	beq.n	8015048 <udp_bind+0xb4>
 8015032:	68bb      	ldr	r3, [r7, #8]
 8015034:	681b      	ldr	r3, [r3, #0]
 8015036:	2b00      	cmp	r3, #0
 8015038:	d006      	beq.n	8015048 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801503a:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801503c:	2b00      	cmp	r3, #0
 801503e:	d003      	beq.n	8015048 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8015040:	697b      	ldr	r3, [r7, #20]
 8015042:	681b      	ldr	r3, [r3, #0]
 8015044:	2b00      	cmp	r3, #0
 8015046:	d102      	bne.n	801504e <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8015048:	f06f 0307 	mvn.w	r3, #7
 801504c:	e01c      	b.n	8015088 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801504e:	697b      	ldr	r3, [r7, #20]
 8015050:	68db      	ldr	r3, [r3, #12]
 8015052:	617b      	str	r3, [r7, #20]
 8015054:	697b      	ldr	r3, [r7, #20]
 8015056:	2b00      	cmp	r3, #0
 8015058:	d1d9      	bne.n	801500e <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801505a:	68bb      	ldr	r3, [r7, #8]
 801505c:	2b00      	cmp	r3, #0
 801505e:	d002      	beq.n	8015066 <udp_bind+0xd2>
 8015060:	68bb      	ldr	r3, [r7, #8]
 8015062:	681b      	ldr	r3, [r3, #0]
 8015064:	e000      	b.n	8015068 <udp_bind+0xd4>
 8015066:	2300      	movs	r3, #0
 8015068:	68fa      	ldr	r2, [r7, #12]
 801506a:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801506c:	68fb      	ldr	r3, [r7, #12]
 801506e:	88fa      	ldrh	r2, [r7, #6]
 8015070:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8015072:	7cfb      	ldrb	r3, [r7, #19]
 8015074:	2b00      	cmp	r3, #0
 8015076:	d106      	bne.n	8015086 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8015078:	4b09      	ldr	r3, [pc, #36]	; (80150a0 <udp_bind+0x10c>)
 801507a:	681a      	ldr	r2, [r3, #0]
 801507c:	68fb      	ldr	r3, [r7, #12]
 801507e:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8015080:	4a07      	ldr	r2, [pc, #28]	; (80150a0 <udp_bind+0x10c>)
 8015082:	68fb      	ldr	r3, [r7, #12]
 8015084:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8015086:	2300      	movs	r3, #0
}
 8015088:	4618      	mov	r0, r3
 801508a:	3718      	adds	r7, #24
 801508c:	46bd      	mov	sp, r7
 801508e:	bd80      	pop	{r7, pc}
 8015090:	0801c404 	.word	0x0801c404
 8015094:	0801b8a8 	.word	0x0801b8a8
 8015098:	0801bb70 	.word	0x0801bb70
 801509c:	0801b8fc 	.word	0x0801b8fc
 80150a0:	2000d79c 	.word	0x2000d79c

080150a4 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 80150a4:	b580      	push	{r7, lr}
 80150a6:	b084      	sub	sp, #16
 80150a8:	af00      	add	r7, sp, #0
 80150aa:	60f8      	str	r0, [r7, #12]
 80150ac:	60b9      	str	r1, [r7, #8]
 80150ae:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 80150b0:	68fb      	ldr	r3, [r7, #12]
 80150b2:	2b00      	cmp	r3, #0
 80150b4:	d107      	bne.n	80150c6 <udp_recv+0x22>
 80150b6:	4b08      	ldr	r3, [pc, #32]	; (80150d8 <udp_recv+0x34>)
 80150b8:	f240 428a 	movw	r2, #1162	; 0x48a
 80150bc:	4907      	ldr	r1, [pc, #28]	; (80150dc <udp_recv+0x38>)
 80150be:	4808      	ldr	r0, [pc, #32]	; (80150e0 <udp_recv+0x3c>)
 80150c0:	f002 ff38 	bl	8017f34 <iprintf>
 80150c4:	e005      	b.n	80150d2 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 80150c6:	68fb      	ldr	r3, [r7, #12]
 80150c8:	68ba      	ldr	r2, [r7, #8]
 80150ca:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 80150cc:	68fb      	ldr	r3, [r7, #12]
 80150ce:	687a      	ldr	r2, [r7, #4]
 80150d0:	61da      	str	r2, [r3, #28]
}
 80150d2:	3710      	adds	r7, #16
 80150d4:	46bd      	mov	sp, r7
 80150d6:	bd80      	pop	{r7, pc}
 80150d8:	0801b8a8 	.word	0x0801b8a8
 80150dc:	0801bbdc 	.word	0x0801bbdc
 80150e0:	0801b8fc 	.word	0x0801b8fc

080150e4 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 80150e4:	b580      	push	{r7, lr}
 80150e6:	b084      	sub	sp, #16
 80150e8:	af00      	add	r7, sp, #0
 80150ea:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 80150ec:	687b      	ldr	r3, [r7, #4]
 80150ee:	2b00      	cmp	r3, #0
 80150f0:	d107      	bne.n	8015102 <udp_remove+0x1e>
 80150f2:	4b19      	ldr	r3, [pc, #100]	; (8015158 <udp_remove+0x74>)
 80150f4:	f240 42a1 	movw	r2, #1185	; 0x4a1
 80150f8:	4918      	ldr	r1, [pc, #96]	; (801515c <udp_remove+0x78>)
 80150fa:	4819      	ldr	r0, [pc, #100]	; (8015160 <udp_remove+0x7c>)
 80150fc:	f002 ff1a 	bl	8017f34 <iprintf>
 8015100:	e026      	b.n	8015150 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8015102:	4b18      	ldr	r3, [pc, #96]	; (8015164 <udp_remove+0x80>)
 8015104:	681b      	ldr	r3, [r3, #0]
 8015106:	687a      	ldr	r2, [r7, #4]
 8015108:	429a      	cmp	r2, r3
 801510a:	d105      	bne.n	8015118 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 801510c:	4b15      	ldr	r3, [pc, #84]	; (8015164 <udp_remove+0x80>)
 801510e:	681b      	ldr	r3, [r3, #0]
 8015110:	68db      	ldr	r3, [r3, #12]
 8015112:	4a14      	ldr	r2, [pc, #80]	; (8015164 <udp_remove+0x80>)
 8015114:	6013      	str	r3, [r2, #0]
 8015116:	e017      	b.n	8015148 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8015118:	4b12      	ldr	r3, [pc, #72]	; (8015164 <udp_remove+0x80>)
 801511a:	681b      	ldr	r3, [r3, #0]
 801511c:	60fb      	str	r3, [r7, #12]
 801511e:	e010      	b.n	8015142 <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8015120:	68fb      	ldr	r3, [r7, #12]
 8015122:	68db      	ldr	r3, [r3, #12]
 8015124:	2b00      	cmp	r3, #0
 8015126:	d009      	beq.n	801513c <udp_remove+0x58>
 8015128:	68fb      	ldr	r3, [r7, #12]
 801512a:	68db      	ldr	r3, [r3, #12]
 801512c:	687a      	ldr	r2, [r7, #4]
 801512e:	429a      	cmp	r2, r3
 8015130:	d104      	bne.n	801513c <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8015132:	687b      	ldr	r3, [r7, #4]
 8015134:	68da      	ldr	r2, [r3, #12]
 8015136:	68fb      	ldr	r3, [r7, #12]
 8015138:	60da      	str	r2, [r3, #12]
        break;
 801513a:	e005      	b.n	8015148 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801513c:	68fb      	ldr	r3, [r7, #12]
 801513e:	68db      	ldr	r3, [r3, #12]
 8015140:	60fb      	str	r3, [r7, #12]
 8015142:	68fb      	ldr	r3, [r7, #12]
 8015144:	2b00      	cmp	r3, #0
 8015146:	d1eb      	bne.n	8015120 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8015148:	6879      	ldr	r1, [r7, #4]
 801514a:	2000      	movs	r0, #0
 801514c:	f7f8 f95a 	bl	800d404 <memp_free>
}
 8015150:	3710      	adds	r7, #16
 8015152:	46bd      	mov	sp, r7
 8015154:	bd80      	pop	{r7, pc}
 8015156:	bf00      	nop
 8015158:	0801b8a8 	.word	0x0801b8a8
 801515c:	0801bbf4 	.word	0x0801bbf4
 8015160:	0801b8fc 	.word	0x0801b8fc
 8015164:	2000d79c 	.word	0x2000d79c

08015168 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8015168:	b580      	push	{r7, lr}
 801516a:	b082      	sub	sp, #8
 801516c:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801516e:	2000      	movs	r0, #0
 8015170:	f7f8 f8f6 	bl	800d360 <memp_malloc>
 8015174:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8015176:	687b      	ldr	r3, [r7, #4]
 8015178:	2b00      	cmp	r3, #0
 801517a:	d007      	beq.n	801518c <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801517c:	2220      	movs	r2, #32
 801517e:	2100      	movs	r1, #0
 8015180:	6878      	ldr	r0, [r7, #4]
 8015182:	f002 fe25 	bl	8017dd0 <memset>
    pcb->ttl = UDP_TTL;
 8015186:	687b      	ldr	r3, [r7, #4]
 8015188:	22ff      	movs	r2, #255	; 0xff
 801518a:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801518c:	687b      	ldr	r3, [r7, #4]
}
 801518e:	4618      	mov	r0, r3
 8015190:	3708      	adds	r7, #8
 8015192:	46bd      	mov	sp, r7
 8015194:	bd80      	pop	{r7, pc}

08015196 <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 8015196:	b580      	push	{r7, lr}
 8015198:	b084      	sub	sp, #16
 801519a:	af00      	add	r7, sp, #0
 801519c:	4603      	mov	r3, r0
 801519e:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 80151a0:	f7ff ffe2 	bl	8015168 <udp_new>
 80151a4:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 80151a6:	68fb      	ldr	r3, [r7, #12]
}
 80151a8:	4618      	mov	r0, r3
 80151aa:	3710      	adds	r7, #16
 80151ac:	46bd      	mov	sp, r7
 80151ae:	bd80      	pop	{r7, pc}

080151b0 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80151b0:	b480      	push	{r7}
 80151b2:	b085      	sub	sp, #20
 80151b4:	af00      	add	r7, sp, #0
 80151b6:	6078      	str	r0, [r7, #4]
 80151b8:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80151ba:	687b      	ldr	r3, [r7, #4]
 80151bc:	2b00      	cmp	r3, #0
 80151be:	d01e      	beq.n	80151fe <udp_netif_ip_addr_changed+0x4e>
 80151c0:	687b      	ldr	r3, [r7, #4]
 80151c2:	681b      	ldr	r3, [r3, #0]
 80151c4:	2b00      	cmp	r3, #0
 80151c6:	d01a      	beq.n	80151fe <udp_netif_ip_addr_changed+0x4e>
 80151c8:	683b      	ldr	r3, [r7, #0]
 80151ca:	2b00      	cmp	r3, #0
 80151cc:	d017      	beq.n	80151fe <udp_netif_ip_addr_changed+0x4e>
 80151ce:	683b      	ldr	r3, [r7, #0]
 80151d0:	681b      	ldr	r3, [r3, #0]
 80151d2:	2b00      	cmp	r3, #0
 80151d4:	d013      	beq.n	80151fe <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80151d6:	4b0d      	ldr	r3, [pc, #52]	; (801520c <udp_netif_ip_addr_changed+0x5c>)
 80151d8:	681b      	ldr	r3, [r3, #0]
 80151da:	60fb      	str	r3, [r7, #12]
 80151dc:	e00c      	b.n	80151f8 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 80151de:	68fb      	ldr	r3, [r7, #12]
 80151e0:	681a      	ldr	r2, [r3, #0]
 80151e2:	687b      	ldr	r3, [r7, #4]
 80151e4:	681b      	ldr	r3, [r3, #0]
 80151e6:	429a      	cmp	r2, r3
 80151e8:	d103      	bne.n	80151f2 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 80151ea:	683b      	ldr	r3, [r7, #0]
 80151ec:	681a      	ldr	r2, [r3, #0]
 80151ee:	68fb      	ldr	r3, [r7, #12]
 80151f0:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80151f2:	68fb      	ldr	r3, [r7, #12]
 80151f4:	68db      	ldr	r3, [r3, #12]
 80151f6:	60fb      	str	r3, [r7, #12]
 80151f8:	68fb      	ldr	r3, [r7, #12]
 80151fa:	2b00      	cmp	r3, #0
 80151fc:	d1ef      	bne.n	80151de <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 80151fe:	bf00      	nop
 8015200:	3714      	adds	r7, #20
 8015202:	46bd      	mov	sp, r7
 8015204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015208:	4770      	bx	lr
 801520a:	bf00      	nop
 801520c:	2000d79c 	.word	0x2000d79c

08015210 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8015210:	b580      	push	{r7, lr}
 8015212:	b082      	sub	sp, #8
 8015214:	af00      	add	r7, sp, #0
 8015216:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8015218:	4915      	ldr	r1, [pc, #84]	; (8015270 <etharp_free_entry+0x60>)
 801521a:	687a      	ldr	r2, [r7, #4]
 801521c:	4613      	mov	r3, r2
 801521e:	005b      	lsls	r3, r3, #1
 8015220:	4413      	add	r3, r2
 8015222:	00db      	lsls	r3, r3, #3
 8015224:	440b      	add	r3, r1
 8015226:	681b      	ldr	r3, [r3, #0]
 8015228:	2b00      	cmp	r3, #0
 801522a:	d013      	beq.n	8015254 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801522c:	4910      	ldr	r1, [pc, #64]	; (8015270 <etharp_free_entry+0x60>)
 801522e:	687a      	ldr	r2, [r7, #4]
 8015230:	4613      	mov	r3, r2
 8015232:	005b      	lsls	r3, r3, #1
 8015234:	4413      	add	r3, r2
 8015236:	00db      	lsls	r3, r3, #3
 8015238:	440b      	add	r3, r1
 801523a:	681b      	ldr	r3, [r3, #0]
 801523c:	4618      	mov	r0, r3
 801523e:	f7f8 ff21 	bl	800e084 <pbuf_free>
    arp_table[i].q = NULL;
 8015242:	490b      	ldr	r1, [pc, #44]	; (8015270 <etharp_free_entry+0x60>)
 8015244:	687a      	ldr	r2, [r7, #4]
 8015246:	4613      	mov	r3, r2
 8015248:	005b      	lsls	r3, r3, #1
 801524a:	4413      	add	r3, r2
 801524c:	00db      	lsls	r3, r3, #3
 801524e:	440b      	add	r3, r1
 8015250:	2200      	movs	r2, #0
 8015252:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8015254:	4906      	ldr	r1, [pc, #24]	; (8015270 <etharp_free_entry+0x60>)
 8015256:	687a      	ldr	r2, [r7, #4]
 8015258:	4613      	mov	r3, r2
 801525a:	005b      	lsls	r3, r3, #1
 801525c:	4413      	add	r3, r2
 801525e:	00db      	lsls	r3, r3, #3
 8015260:	440b      	add	r3, r1
 8015262:	3314      	adds	r3, #20
 8015264:	2200      	movs	r2, #0
 8015266:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8015268:	bf00      	nop
 801526a:	3708      	adds	r7, #8
 801526c:	46bd      	mov	sp, r7
 801526e:	bd80      	pop	{r7, pc}
 8015270:	20006888 	.word	0x20006888

08015274 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8015274:	b580      	push	{r7, lr}
 8015276:	b082      	sub	sp, #8
 8015278:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801527a:	2300      	movs	r3, #0
 801527c:	607b      	str	r3, [r7, #4]
 801527e:	e096      	b.n	80153ae <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8015280:	494f      	ldr	r1, [pc, #316]	; (80153c0 <etharp_tmr+0x14c>)
 8015282:	687a      	ldr	r2, [r7, #4]
 8015284:	4613      	mov	r3, r2
 8015286:	005b      	lsls	r3, r3, #1
 8015288:	4413      	add	r3, r2
 801528a:	00db      	lsls	r3, r3, #3
 801528c:	440b      	add	r3, r1
 801528e:	3314      	adds	r3, #20
 8015290:	781b      	ldrb	r3, [r3, #0]
 8015292:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8015294:	78fb      	ldrb	r3, [r7, #3]
 8015296:	2b00      	cmp	r3, #0
 8015298:	f000 8086 	beq.w	80153a8 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801529c:	4948      	ldr	r1, [pc, #288]	; (80153c0 <etharp_tmr+0x14c>)
 801529e:	687a      	ldr	r2, [r7, #4]
 80152a0:	4613      	mov	r3, r2
 80152a2:	005b      	lsls	r3, r3, #1
 80152a4:	4413      	add	r3, r2
 80152a6:	00db      	lsls	r3, r3, #3
 80152a8:	440b      	add	r3, r1
 80152aa:	3312      	adds	r3, #18
 80152ac:	881b      	ldrh	r3, [r3, #0]
 80152ae:	3301      	adds	r3, #1
 80152b0:	b298      	uxth	r0, r3
 80152b2:	4943      	ldr	r1, [pc, #268]	; (80153c0 <etharp_tmr+0x14c>)
 80152b4:	687a      	ldr	r2, [r7, #4]
 80152b6:	4613      	mov	r3, r2
 80152b8:	005b      	lsls	r3, r3, #1
 80152ba:	4413      	add	r3, r2
 80152bc:	00db      	lsls	r3, r3, #3
 80152be:	440b      	add	r3, r1
 80152c0:	3312      	adds	r3, #18
 80152c2:	4602      	mov	r2, r0
 80152c4:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80152c6:	493e      	ldr	r1, [pc, #248]	; (80153c0 <etharp_tmr+0x14c>)
 80152c8:	687a      	ldr	r2, [r7, #4]
 80152ca:	4613      	mov	r3, r2
 80152cc:	005b      	lsls	r3, r3, #1
 80152ce:	4413      	add	r3, r2
 80152d0:	00db      	lsls	r3, r3, #3
 80152d2:	440b      	add	r3, r1
 80152d4:	3312      	adds	r3, #18
 80152d6:	881b      	ldrh	r3, [r3, #0]
 80152d8:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80152dc:	d215      	bcs.n	801530a <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80152de:	4938      	ldr	r1, [pc, #224]	; (80153c0 <etharp_tmr+0x14c>)
 80152e0:	687a      	ldr	r2, [r7, #4]
 80152e2:	4613      	mov	r3, r2
 80152e4:	005b      	lsls	r3, r3, #1
 80152e6:	4413      	add	r3, r2
 80152e8:	00db      	lsls	r3, r3, #3
 80152ea:	440b      	add	r3, r1
 80152ec:	3314      	adds	r3, #20
 80152ee:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80152f0:	2b01      	cmp	r3, #1
 80152f2:	d10e      	bne.n	8015312 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 80152f4:	4932      	ldr	r1, [pc, #200]	; (80153c0 <etharp_tmr+0x14c>)
 80152f6:	687a      	ldr	r2, [r7, #4]
 80152f8:	4613      	mov	r3, r2
 80152fa:	005b      	lsls	r3, r3, #1
 80152fc:	4413      	add	r3, r2
 80152fe:	00db      	lsls	r3, r3, #3
 8015300:	440b      	add	r3, r1
 8015302:	3312      	adds	r3, #18
 8015304:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8015306:	2b04      	cmp	r3, #4
 8015308:	d903      	bls.n	8015312 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801530a:	6878      	ldr	r0, [r7, #4]
 801530c:	f7ff ff80 	bl	8015210 <etharp_free_entry>
 8015310:	e04a      	b.n	80153a8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8015312:	492b      	ldr	r1, [pc, #172]	; (80153c0 <etharp_tmr+0x14c>)
 8015314:	687a      	ldr	r2, [r7, #4]
 8015316:	4613      	mov	r3, r2
 8015318:	005b      	lsls	r3, r3, #1
 801531a:	4413      	add	r3, r2
 801531c:	00db      	lsls	r3, r3, #3
 801531e:	440b      	add	r3, r1
 8015320:	3314      	adds	r3, #20
 8015322:	781b      	ldrb	r3, [r3, #0]
 8015324:	2b03      	cmp	r3, #3
 8015326:	d10a      	bne.n	801533e <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8015328:	4925      	ldr	r1, [pc, #148]	; (80153c0 <etharp_tmr+0x14c>)
 801532a:	687a      	ldr	r2, [r7, #4]
 801532c:	4613      	mov	r3, r2
 801532e:	005b      	lsls	r3, r3, #1
 8015330:	4413      	add	r3, r2
 8015332:	00db      	lsls	r3, r3, #3
 8015334:	440b      	add	r3, r1
 8015336:	3314      	adds	r3, #20
 8015338:	2204      	movs	r2, #4
 801533a:	701a      	strb	r2, [r3, #0]
 801533c:	e034      	b.n	80153a8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801533e:	4920      	ldr	r1, [pc, #128]	; (80153c0 <etharp_tmr+0x14c>)
 8015340:	687a      	ldr	r2, [r7, #4]
 8015342:	4613      	mov	r3, r2
 8015344:	005b      	lsls	r3, r3, #1
 8015346:	4413      	add	r3, r2
 8015348:	00db      	lsls	r3, r3, #3
 801534a:	440b      	add	r3, r1
 801534c:	3314      	adds	r3, #20
 801534e:	781b      	ldrb	r3, [r3, #0]
 8015350:	2b04      	cmp	r3, #4
 8015352:	d10a      	bne.n	801536a <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8015354:	491a      	ldr	r1, [pc, #104]	; (80153c0 <etharp_tmr+0x14c>)
 8015356:	687a      	ldr	r2, [r7, #4]
 8015358:	4613      	mov	r3, r2
 801535a:	005b      	lsls	r3, r3, #1
 801535c:	4413      	add	r3, r2
 801535e:	00db      	lsls	r3, r3, #3
 8015360:	440b      	add	r3, r1
 8015362:	3314      	adds	r3, #20
 8015364:	2202      	movs	r2, #2
 8015366:	701a      	strb	r2, [r3, #0]
 8015368:	e01e      	b.n	80153a8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801536a:	4915      	ldr	r1, [pc, #84]	; (80153c0 <etharp_tmr+0x14c>)
 801536c:	687a      	ldr	r2, [r7, #4]
 801536e:	4613      	mov	r3, r2
 8015370:	005b      	lsls	r3, r3, #1
 8015372:	4413      	add	r3, r2
 8015374:	00db      	lsls	r3, r3, #3
 8015376:	440b      	add	r3, r1
 8015378:	3314      	adds	r3, #20
 801537a:	781b      	ldrb	r3, [r3, #0]
 801537c:	2b01      	cmp	r3, #1
 801537e:	d113      	bne.n	80153a8 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8015380:	490f      	ldr	r1, [pc, #60]	; (80153c0 <etharp_tmr+0x14c>)
 8015382:	687a      	ldr	r2, [r7, #4]
 8015384:	4613      	mov	r3, r2
 8015386:	005b      	lsls	r3, r3, #1
 8015388:	4413      	add	r3, r2
 801538a:	00db      	lsls	r3, r3, #3
 801538c:	440b      	add	r3, r1
 801538e:	3308      	adds	r3, #8
 8015390:	6818      	ldr	r0, [r3, #0]
 8015392:	687a      	ldr	r2, [r7, #4]
 8015394:	4613      	mov	r3, r2
 8015396:	005b      	lsls	r3, r3, #1
 8015398:	4413      	add	r3, r2
 801539a:	00db      	lsls	r3, r3, #3
 801539c:	4a08      	ldr	r2, [pc, #32]	; (80153c0 <etharp_tmr+0x14c>)
 801539e:	4413      	add	r3, r2
 80153a0:	3304      	adds	r3, #4
 80153a2:	4619      	mov	r1, r3
 80153a4:	f000 fe6e 	bl	8016084 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80153a8:	687b      	ldr	r3, [r7, #4]
 80153aa:	3301      	adds	r3, #1
 80153ac:	607b      	str	r3, [r7, #4]
 80153ae:	687b      	ldr	r3, [r7, #4]
 80153b0:	2b09      	cmp	r3, #9
 80153b2:	f77f af65 	ble.w	8015280 <etharp_tmr+0xc>
      }
    }
  }
}
 80153b6:	bf00      	nop
 80153b8:	bf00      	nop
 80153ba:	3708      	adds	r7, #8
 80153bc:	46bd      	mov	sp, r7
 80153be:	bd80      	pop	{r7, pc}
 80153c0:	20006888 	.word	0x20006888

080153c4 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 80153c4:	b580      	push	{r7, lr}
 80153c6:	b08a      	sub	sp, #40	; 0x28
 80153c8:	af00      	add	r7, sp, #0
 80153ca:	60f8      	str	r0, [r7, #12]
 80153cc:	460b      	mov	r3, r1
 80153ce:	607a      	str	r2, [r7, #4]
 80153d0:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 80153d2:	230a      	movs	r3, #10
 80153d4:	84fb      	strh	r3, [r7, #38]	; 0x26
 80153d6:	230a      	movs	r3, #10
 80153d8:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 80153da:	230a      	movs	r3, #10
 80153dc:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 80153de:	2300      	movs	r3, #0
 80153e0:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 80153e2:	230a      	movs	r3, #10
 80153e4:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 80153e6:	2300      	movs	r3, #0
 80153e8:	83bb      	strh	r3, [r7, #28]
 80153ea:	2300      	movs	r3, #0
 80153ec:	837b      	strh	r3, [r7, #26]
 80153ee:	2300      	movs	r3, #0
 80153f0:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80153f2:	2300      	movs	r3, #0
 80153f4:	843b      	strh	r3, [r7, #32]
 80153f6:	e0ae      	b.n	8015556 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 80153f8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80153fc:	49a6      	ldr	r1, [pc, #664]	; (8015698 <etharp_find_entry+0x2d4>)
 80153fe:	4613      	mov	r3, r2
 8015400:	005b      	lsls	r3, r3, #1
 8015402:	4413      	add	r3, r2
 8015404:	00db      	lsls	r3, r3, #3
 8015406:	440b      	add	r3, r1
 8015408:	3314      	adds	r3, #20
 801540a:	781b      	ldrb	r3, [r3, #0]
 801540c:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801540e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8015412:	2b0a      	cmp	r3, #10
 8015414:	d105      	bne.n	8015422 <etharp_find_entry+0x5e>
 8015416:	7dfb      	ldrb	r3, [r7, #23]
 8015418:	2b00      	cmp	r3, #0
 801541a:	d102      	bne.n	8015422 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801541c:	8c3b      	ldrh	r3, [r7, #32]
 801541e:	847b      	strh	r3, [r7, #34]	; 0x22
 8015420:	e095      	b.n	801554e <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8015422:	7dfb      	ldrb	r3, [r7, #23]
 8015424:	2b00      	cmp	r3, #0
 8015426:	f000 8092 	beq.w	801554e <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801542a:	7dfb      	ldrb	r3, [r7, #23]
 801542c:	2b01      	cmp	r3, #1
 801542e:	d009      	beq.n	8015444 <etharp_find_entry+0x80>
 8015430:	7dfb      	ldrb	r3, [r7, #23]
 8015432:	2b01      	cmp	r3, #1
 8015434:	d806      	bhi.n	8015444 <etharp_find_entry+0x80>
 8015436:	4b99      	ldr	r3, [pc, #612]	; (801569c <etharp_find_entry+0x2d8>)
 8015438:	f240 1223 	movw	r2, #291	; 0x123
 801543c:	4998      	ldr	r1, [pc, #608]	; (80156a0 <etharp_find_entry+0x2dc>)
 801543e:	4899      	ldr	r0, [pc, #612]	; (80156a4 <etharp_find_entry+0x2e0>)
 8015440:	f002 fd78 	bl	8017f34 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8015444:	68fb      	ldr	r3, [r7, #12]
 8015446:	2b00      	cmp	r3, #0
 8015448:	d020      	beq.n	801548c <etharp_find_entry+0xc8>
 801544a:	68fb      	ldr	r3, [r7, #12]
 801544c:	6819      	ldr	r1, [r3, #0]
 801544e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015452:	4891      	ldr	r0, [pc, #580]	; (8015698 <etharp_find_entry+0x2d4>)
 8015454:	4613      	mov	r3, r2
 8015456:	005b      	lsls	r3, r3, #1
 8015458:	4413      	add	r3, r2
 801545a:	00db      	lsls	r3, r3, #3
 801545c:	4403      	add	r3, r0
 801545e:	3304      	adds	r3, #4
 8015460:	681b      	ldr	r3, [r3, #0]
 8015462:	4299      	cmp	r1, r3
 8015464:	d112      	bne.n	801548c <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8015466:	687b      	ldr	r3, [r7, #4]
 8015468:	2b00      	cmp	r3, #0
 801546a:	d00c      	beq.n	8015486 <etharp_find_entry+0xc2>
 801546c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015470:	4989      	ldr	r1, [pc, #548]	; (8015698 <etharp_find_entry+0x2d4>)
 8015472:	4613      	mov	r3, r2
 8015474:	005b      	lsls	r3, r3, #1
 8015476:	4413      	add	r3, r2
 8015478:	00db      	lsls	r3, r3, #3
 801547a:	440b      	add	r3, r1
 801547c:	3308      	adds	r3, #8
 801547e:	681b      	ldr	r3, [r3, #0]
 8015480:	687a      	ldr	r2, [r7, #4]
 8015482:	429a      	cmp	r2, r3
 8015484:	d102      	bne.n	801548c <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8015486:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801548a:	e100      	b.n	801568e <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801548c:	7dfb      	ldrb	r3, [r7, #23]
 801548e:	2b01      	cmp	r3, #1
 8015490:	d140      	bne.n	8015514 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8015492:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015496:	4980      	ldr	r1, [pc, #512]	; (8015698 <etharp_find_entry+0x2d4>)
 8015498:	4613      	mov	r3, r2
 801549a:	005b      	lsls	r3, r3, #1
 801549c:	4413      	add	r3, r2
 801549e:	00db      	lsls	r3, r3, #3
 80154a0:	440b      	add	r3, r1
 80154a2:	681b      	ldr	r3, [r3, #0]
 80154a4:	2b00      	cmp	r3, #0
 80154a6:	d01a      	beq.n	80154de <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 80154a8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80154ac:	497a      	ldr	r1, [pc, #488]	; (8015698 <etharp_find_entry+0x2d4>)
 80154ae:	4613      	mov	r3, r2
 80154b0:	005b      	lsls	r3, r3, #1
 80154b2:	4413      	add	r3, r2
 80154b4:	00db      	lsls	r3, r3, #3
 80154b6:	440b      	add	r3, r1
 80154b8:	3312      	adds	r3, #18
 80154ba:	881b      	ldrh	r3, [r3, #0]
 80154bc:	8bba      	ldrh	r2, [r7, #28]
 80154be:	429a      	cmp	r2, r3
 80154c0:	d845      	bhi.n	801554e <etharp_find_entry+0x18a>
            old_queue = i;
 80154c2:	8c3b      	ldrh	r3, [r7, #32]
 80154c4:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 80154c6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80154ca:	4973      	ldr	r1, [pc, #460]	; (8015698 <etharp_find_entry+0x2d4>)
 80154cc:	4613      	mov	r3, r2
 80154ce:	005b      	lsls	r3, r3, #1
 80154d0:	4413      	add	r3, r2
 80154d2:	00db      	lsls	r3, r3, #3
 80154d4:	440b      	add	r3, r1
 80154d6:	3312      	adds	r3, #18
 80154d8:	881b      	ldrh	r3, [r3, #0]
 80154da:	83bb      	strh	r3, [r7, #28]
 80154dc:	e037      	b.n	801554e <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 80154de:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80154e2:	496d      	ldr	r1, [pc, #436]	; (8015698 <etharp_find_entry+0x2d4>)
 80154e4:	4613      	mov	r3, r2
 80154e6:	005b      	lsls	r3, r3, #1
 80154e8:	4413      	add	r3, r2
 80154ea:	00db      	lsls	r3, r3, #3
 80154ec:	440b      	add	r3, r1
 80154ee:	3312      	adds	r3, #18
 80154f0:	881b      	ldrh	r3, [r3, #0]
 80154f2:	8b7a      	ldrh	r2, [r7, #26]
 80154f4:	429a      	cmp	r2, r3
 80154f6:	d82a      	bhi.n	801554e <etharp_find_entry+0x18a>
            old_pending = i;
 80154f8:	8c3b      	ldrh	r3, [r7, #32]
 80154fa:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 80154fc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015500:	4965      	ldr	r1, [pc, #404]	; (8015698 <etharp_find_entry+0x2d4>)
 8015502:	4613      	mov	r3, r2
 8015504:	005b      	lsls	r3, r3, #1
 8015506:	4413      	add	r3, r2
 8015508:	00db      	lsls	r3, r3, #3
 801550a:	440b      	add	r3, r1
 801550c:	3312      	adds	r3, #18
 801550e:	881b      	ldrh	r3, [r3, #0]
 8015510:	837b      	strh	r3, [r7, #26]
 8015512:	e01c      	b.n	801554e <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8015514:	7dfb      	ldrb	r3, [r7, #23]
 8015516:	2b01      	cmp	r3, #1
 8015518:	d919      	bls.n	801554e <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801551a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801551e:	495e      	ldr	r1, [pc, #376]	; (8015698 <etharp_find_entry+0x2d4>)
 8015520:	4613      	mov	r3, r2
 8015522:	005b      	lsls	r3, r3, #1
 8015524:	4413      	add	r3, r2
 8015526:	00db      	lsls	r3, r3, #3
 8015528:	440b      	add	r3, r1
 801552a:	3312      	adds	r3, #18
 801552c:	881b      	ldrh	r3, [r3, #0]
 801552e:	8b3a      	ldrh	r2, [r7, #24]
 8015530:	429a      	cmp	r2, r3
 8015532:	d80c      	bhi.n	801554e <etharp_find_entry+0x18a>
            old_stable = i;
 8015534:	8c3b      	ldrh	r3, [r7, #32]
 8015536:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 8015538:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801553c:	4956      	ldr	r1, [pc, #344]	; (8015698 <etharp_find_entry+0x2d4>)
 801553e:	4613      	mov	r3, r2
 8015540:	005b      	lsls	r3, r3, #1
 8015542:	4413      	add	r3, r2
 8015544:	00db      	lsls	r3, r3, #3
 8015546:	440b      	add	r3, r1
 8015548:	3312      	adds	r3, #18
 801554a:	881b      	ldrh	r3, [r3, #0]
 801554c:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801554e:	8c3b      	ldrh	r3, [r7, #32]
 8015550:	3301      	adds	r3, #1
 8015552:	b29b      	uxth	r3, r3
 8015554:	843b      	strh	r3, [r7, #32]
 8015556:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801555a:	2b09      	cmp	r3, #9
 801555c:	f77f af4c 	ble.w	80153f8 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8015560:	7afb      	ldrb	r3, [r7, #11]
 8015562:	f003 0302 	and.w	r3, r3, #2
 8015566:	2b00      	cmp	r3, #0
 8015568:	d108      	bne.n	801557c <etharp_find_entry+0x1b8>
 801556a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801556e:	2b0a      	cmp	r3, #10
 8015570:	d107      	bne.n	8015582 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8015572:	7afb      	ldrb	r3, [r7, #11]
 8015574:	f003 0301 	and.w	r3, r3, #1
 8015578:	2b00      	cmp	r3, #0
 801557a:	d102      	bne.n	8015582 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801557c:	f04f 33ff 	mov.w	r3, #4294967295
 8015580:	e085      	b.n	801568e <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8015582:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8015586:	2b09      	cmp	r3, #9
 8015588:	dc02      	bgt.n	8015590 <etharp_find_entry+0x1cc>
    i = empty;
 801558a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801558c:	843b      	strh	r3, [r7, #32]
 801558e:	e039      	b.n	8015604 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8015590:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8015594:	2b09      	cmp	r3, #9
 8015596:	dc14      	bgt.n	80155c2 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8015598:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801559a:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801559c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80155a0:	493d      	ldr	r1, [pc, #244]	; (8015698 <etharp_find_entry+0x2d4>)
 80155a2:	4613      	mov	r3, r2
 80155a4:	005b      	lsls	r3, r3, #1
 80155a6:	4413      	add	r3, r2
 80155a8:	00db      	lsls	r3, r3, #3
 80155aa:	440b      	add	r3, r1
 80155ac:	681b      	ldr	r3, [r3, #0]
 80155ae:	2b00      	cmp	r3, #0
 80155b0:	d018      	beq.n	80155e4 <etharp_find_entry+0x220>
 80155b2:	4b3a      	ldr	r3, [pc, #232]	; (801569c <etharp_find_entry+0x2d8>)
 80155b4:	f240 126d 	movw	r2, #365	; 0x16d
 80155b8:	493b      	ldr	r1, [pc, #236]	; (80156a8 <etharp_find_entry+0x2e4>)
 80155ba:	483a      	ldr	r0, [pc, #232]	; (80156a4 <etharp_find_entry+0x2e0>)
 80155bc:	f002 fcba 	bl	8017f34 <iprintf>
 80155c0:	e010      	b.n	80155e4 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 80155c2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80155c6:	2b09      	cmp	r3, #9
 80155c8:	dc02      	bgt.n	80155d0 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 80155ca:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80155cc:	843b      	strh	r3, [r7, #32]
 80155ce:	e009      	b.n	80155e4 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 80155d0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80155d4:	2b09      	cmp	r3, #9
 80155d6:	dc02      	bgt.n	80155de <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 80155d8:	8bfb      	ldrh	r3, [r7, #30]
 80155da:	843b      	strh	r3, [r7, #32]
 80155dc:	e002      	b.n	80155e4 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 80155de:	f04f 33ff 	mov.w	r3, #4294967295
 80155e2:	e054      	b.n	801568e <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80155e4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80155e8:	2b09      	cmp	r3, #9
 80155ea:	dd06      	ble.n	80155fa <etharp_find_entry+0x236>
 80155ec:	4b2b      	ldr	r3, [pc, #172]	; (801569c <etharp_find_entry+0x2d8>)
 80155ee:	f240 127f 	movw	r2, #383	; 0x17f
 80155f2:	492e      	ldr	r1, [pc, #184]	; (80156ac <etharp_find_entry+0x2e8>)
 80155f4:	482b      	ldr	r0, [pc, #172]	; (80156a4 <etharp_find_entry+0x2e0>)
 80155f6:	f002 fc9d 	bl	8017f34 <iprintf>
    etharp_free_entry(i);
 80155fa:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80155fe:	4618      	mov	r0, r3
 8015600:	f7ff fe06 	bl	8015210 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8015604:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8015608:	2b09      	cmp	r3, #9
 801560a:	dd06      	ble.n	801561a <etharp_find_entry+0x256>
 801560c:	4b23      	ldr	r3, [pc, #140]	; (801569c <etharp_find_entry+0x2d8>)
 801560e:	f240 1283 	movw	r2, #387	; 0x183
 8015612:	4926      	ldr	r1, [pc, #152]	; (80156ac <etharp_find_entry+0x2e8>)
 8015614:	4823      	ldr	r0, [pc, #140]	; (80156a4 <etharp_find_entry+0x2e0>)
 8015616:	f002 fc8d 	bl	8017f34 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801561a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801561e:	491e      	ldr	r1, [pc, #120]	; (8015698 <etharp_find_entry+0x2d4>)
 8015620:	4613      	mov	r3, r2
 8015622:	005b      	lsls	r3, r3, #1
 8015624:	4413      	add	r3, r2
 8015626:	00db      	lsls	r3, r3, #3
 8015628:	440b      	add	r3, r1
 801562a:	3314      	adds	r3, #20
 801562c:	781b      	ldrb	r3, [r3, #0]
 801562e:	2b00      	cmp	r3, #0
 8015630:	d006      	beq.n	8015640 <etharp_find_entry+0x27c>
 8015632:	4b1a      	ldr	r3, [pc, #104]	; (801569c <etharp_find_entry+0x2d8>)
 8015634:	f44f 72c2 	mov.w	r2, #388	; 0x184
 8015638:	491d      	ldr	r1, [pc, #116]	; (80156b0 <etharp_find_entry+0x2ec>)
 801563a:	481a      	ldr	r0, [pc, #104]	; (80156a4 <etharp_find_entry+0x2e0>)
 801563c:	f002 fc7a 	bl	8017f34 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8015640:	68fb      	ldr	r3, [r7, #12]
 8015642:	2b00      	cmp	r3, #0
 8015644:	d00b      	beq.n	801565e <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8015646:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801564a:	68fb      	ldr	r3, [r7, #12]
 801564c:	6819      	ldr	r1, [r3, #0]
 801564e:	4812      	ldr	r0, [pc, #72]	; (8015698 <etharp_find_entry+0x2d4>)
 8015650:	4613      	mov	r3, r2
 8015652:	005b      	lsls	r3, r3, #1
 8015654:	4413      	add	r3, r2
 8015656:	00db      	lsls	r3, r3, #3
 8015658:	4403      	add	r3, r0
 801565a:	3304      	adds	r3, #4
 801565c:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801565e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015662:	490d      	ldr	r1, [pc, #52]	; (8015698 <etharp_find_entry+0x2d4>)
 8015664:	4613      	mov	r3, r2
 8015666:	005b      	lsls	r3, r3, #1
 8015668:	4413      	add	r3, r2
 801566a:	00db      	lsls	r3, r3, #3
 801566c:	440b      	add	r3, r1
 801566e:	3312      	adds	r3, #18
 8015670:	2200      	movs	r2, #0
 8015672:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8015674:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015678:	4907      	ldr	r1, [pc, #28]	; (8015698 <etharp_find_entry+0x2d4>)
 801567a:	4613      	mov	r3, r2
 801567c:	005b      	lsls	r3, r3, #1
 801567e:	4413      	add	r3, r2
 8015680:	00db      	lsls	r3, r3, #3
 8015682:	440b      	add	r3, r1
 8015684:	3308      	adds	r3, #8
 8015686:	687a      	ldr	r2, [r7, #4]
 8015688:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801568a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801568e:	4618      	mov	r0, r3
 8015690:	3728      	adds	r7, #40	; 0x28
 8015692:	46bd      	mov	sp, r7
 8015694:	bd80      	pop	{r7, pc}
 8015696:	bf00      	nop
 8015698:	20006888 	.word	0x20006888
 801569c:	0801bc0c 	.word	0x0801bc0c
 80156a0:	0801bc44 	.word	0x0801bc44
 80156a4:	0801bc84 	.word	0x0801bc84
 80156a8:	0801bcac 	.word	0x0801bcac
 80156ac:	0801bcc4 	.word	0x0801bcc4
 80156b0:	0801bcd8 	.word	0x0801bcd8

080156b4 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 80156b4:	b580      	push	{r7, lr}
 80156b6:	b088      	sub	sp, #32
 80156b8:	af02      	add	r7, sp, #8
 80156ba:	60f8      	str	r0, [r7, #12]
 80156bc:	60b9      	str	r1, [r7, #8]
 80156be:	607a      	str	r2, [r7, #4]
 80156c0:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 80156c2:	68fb      	ldr	r3, [r7, #12]
 80156c4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80156c8:	2b06      	cmp	r3, #6
 80156ca:	d006      	beq.n	80156da <etharp_update_arp_entry+0x26>
 80156cc:	4b48      	ldr	r3, [pc, #288]	; (80157f0 <etharp_update_arp_entry+0x13c>)
 80156ce:	f240 12a9 	movw	r2, #425	; 0x1a9
 80156d2:	4948      	ldr	r1, [pc, #288]	; (80157f4 <etharp_update_arp_entry+0x140>)
 80156d4:	4848      	ldr	r0, [pc, #288]	; (80157f8 <etharp_update_arp_entry+0x144>)
 80156d6:	f002 fc2d 	bl	8017f34 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 80156da:	68bb      	ldr	r3, [r7, #8]
 80156dc:	2b00      	cmp	r3, #0
 80156de:	d012      	beq.n	8015706 <etharp_update_arp_entry+0x52>
 80156e0:	68bb      	ldr	r3, [r7, #8]
 80156e2:	681b      	ldr	r3, [r3, #0]
 80156e4:	2b00      	cmp	r3, #0
 80156e6:	d00e      	beq.n	8015706 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80156e8:	68bb      	ldr	r3, [r7, #8]
 80156ea:	681b      	ldr	r3, [r3, #0]
 80156ec:	68f9      	ldr	r1, [r7, #12]
 80156ee:	4618      	mov	r0, r3
 80156f0:	f001 f8fe 	bl	80168f0 <ip4_addr_isbroadcast_u32>
 80156f4:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 80156f6:	2b00      	cmp	r3, #0
 80156f8:	d105      	bne.n	8015706 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 80156fa:	68bb      	ldr	r3, [r7, #8]
 80156fc:	681b      	ldr	r3, [r3, #0]
 80156fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8015702:	2be0      	cmp	r3, #224	; 0xe0
 8015704:	d102      	bne.n	801570c <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8015706:	f06f 030f 	mvn.w	r3, #15
 801570a:	e06c      	b.n	80157e6 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801570c:	78fb      	ldrb	r3, [r7, #3]
 801570e:	68fa      	ldr	r2, [r7, #12]
 8015710:	4619      	mov	r1, r3
 8015712:	68b8      	ldr	r0, [r7, #8]
 8015714:	f7ff fe56 	bl	80153c4 <etharp_find_entry>
 8015718:	4603      	mov	r3, r0
 801571a:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801571c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8015720:	2b00      	cmp	r3, #0
 8015722:	da02      	bge.n	801572a <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8015724:	8afb      	ldrh	r3, [r7, #22]
 8015726:	b25b      	sxtb	r3, r3
 8015728:	e05d      	b.n	80157e6 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801572a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801572e:	4933      	ldr	r1, [pc, #204]	; (80157fc <etharp_update_arp_entry+0x148>)
 8015730:	4613      	mov	r3, r2
 8015732:	005b      	lsls	r3, r3, #1
 8015734:	4413      	add	r3, r2
 8015736:	00db      	lsls	r3, r3, #3
 8015738:	440b      	add	r3, r1
 801573a:	3314      	adds	r3, #20
 801573c:	2202      	movs	r2, #2
 801573e:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8015740:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8015744:	492d      	ldr	r1, [pc, #180]	; (80157fc <etharp_update_arp_entry+0x148>)
 8015746:	4613      	mov	r3, r2
 8015748:	005b      	lsls	r3, r3, #1
 801574a:	4413      	add	r3, r2
 801574c:	00db      	lsls	r3, r3, #3
 801574e:	440b      	add	r3, r1
 8015750:	3308      	adds	r3, #8
 8015752:	68fa      	ldr	r2, [r7, #12]
 8015754:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8015756:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801575a:	4613      	mov	r3, r2
 801575c:	005b      	lsls	r3, r3, #1
 801575e:	4413      	add	r3, r2
 8015760:	00db      	lsls	r3, r3, #3
 8015762:	3308      	adds	r3, #8
 8015764:	4a25      	ldr	r2, [pc, #148]	; (80157fc <etharp_update_arp_entry+0x148>)
 8015766:	4413      	add	r3, r2
 8015768:	3304      	adds	r3, #4
 801576a:	2206      	movs	r2, #6
 801576c:	6879      	ldr	r1, [r7, #4]
 801576e:	4618      	mov	r0, r3
 8015770:	f002 fb20 	bl	8017db4 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8015774:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8015778:	4920      	ldr	r1, [pc, #128]	; (80157fc <etharp_update_arp_entry+0x148>)
 801577a:	4613      	mov	r3, r2
 801577c:	005b      	lsls	r3, r3, #1
 801577e:	4413      	add	r3, r2
 8015780:	00db      	lsls	r3, r3, #3
 8015782:	440b      	add	r3, r1
 8015784:	3312      	adds	r3, #18
 8015786:	2200      	movs	r2, #0
 8015788:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801578a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801578e:	491b      	ldr	r1, [pc, #108]	; (80157fc <etharp_update_arp_entry+0x148>)
 8015790:	4613      	mov	r3, r2
 8015792:	005b      	lsls	r3, r3, #1
 8015794:	4413      	add	r3, r2
 8015796:	00db      	lsls	r3, r3, #3
 8015798:	440b      	add	r3, r1
 801579a:	681b      	ldr	r3, [r3, #0]
 801579c:	2b00      	cmp	r3, #0
 801579e:	d021      	beq.n	80157e4 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 80157a0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80157a4:	4915      	ldr	r1, [pc, #84]	; (80157fc <etharp_update_arp_entry+0x148>)
 80157a6:	4613      	mov	r3, r2
 80157a8:	005b      	lsls	r3, r3, #1
 80157aa:	4413      	add	r3, r2
 80157ac:	00db      	lsls	r3, r3, #3
 80157ae:	440b      	add	r3, r1
 80157b0:	681b      	ldr	r3, [r3, #0]
 80157b2:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 80157b4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80157b8:	4910      	ldr	r1, [pc, #64]	; (80157fc <etharp_update_arp_entry+0x148>)
 80157ba:	4613      	mov	r3, r2
 80157bc:	005b      	lsls	r3, r3, #1
 80157be:	4413      	add	r3, r2
 80157c0:	00db      	lsls	r3, r3, #3
 80157c2:	440b      	add	r3, r1
 80157c4:	2200      	movs	r2, #0
 80157c6:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 80157c8:	68fb      	ldr	r3, [r7, #12]
 80157ca:	f103 0226 	add.w	r2, r3, #38	; 0x26
 80157ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80157d2:	9300      	str	r3, [sp, #0]
 80157d4:	687b      	ldr	r3, [r7, #4]
 80157d6:	6939      	ldr	r1, [r7, #16]
 80157d8:	68f8      	ldr	r0, [r7, #12]
 80157da:	f001 ff91 	bl	8017700 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 80157de:	6938      	ldr	r0, [r7, #16]
 80157e0:	f7f8 fc50 	bl	800e084 <pbuf_free>
  }
  return ERR_OK;
 80157e4:	2300      	movs	r3, #0
}
 80157e6:	4618      	mov	r0, r3
 80157e8:	3718      	adds	r7, #24
 80157ea:	46bd      	mov	sp, r7
 80157ec:	bd80      	pop	{r7, pc}
 80157ee:	bf00      	nop
 80157f0:	0801bc0c 	.word	0x0801bc0c
 80157f4:	0801bd04 	.word	0x0801bd04
 80157f8:	0801bc84 	.word	0x0801bc84
 80157fc:	20006888 	.word	0x20006888

08015800 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8015800:	b580      	push	{r7, lr}
 8015802:	b084      	sub	sp, #16
 8015804:	af00      	add	r7, sp, #0
 8015806:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8015808:	2300      	movs	r3, #0
 801580a:	60fb      	str	r3, [r7, #12]
 801580c:	e01e      	b.n	801584c <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801580e:	4913      	ldr	r1, [pc, #76]	; (801585c <etharp_cleanup_netif+0x5c>)
 8015810:	68fa      	ldr	r2, [r7, #12]
 8015812:	4613      	mov	r3, r2
 8015814:	005b      	lsls	r3, r3, #1
 8015816:	4413      	add	r3, r2
 8015818:	00db      	lsls	r3, r3, #3
 801581a:	440b      	add	r3, r1
 801581c:	3314      	adds	r3, #20
 801581e:	781b      	ldrb	r3, [r3, #0]
 8015820:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8015822:	7afb      	ldrb	r3, [r7, #11]
 8015824:	2b00      	cmp	r3, #0
 8015826:	d00e      	beq.n	8015846 <etharp_cleanup_netif+0x46>
 8015828:	490c      	ldr	r1, [pc, #48]	; (801585c <etharp_cleanup_netif+0x5c>)
 801582a:	68fa      	ldr	r2, [r7, #12]
 801582c:	4613      	mov	r3, r2
 801582e:	005b      	lsls	r3, r3, #1
 8015830:	4413      	add	r3, r2
 8015832:	00db      	lsls	r3, r3, #3
 8015834:	440b      	add	r3, r1
 8015836:	3308      	adds	r3, #8
 8015838:	681b      	ldr	r3, [r3, #0]
 801583a:	687a      	ldr	r2, [r7, #4]
 801583c:	429a      	cmp	r2, r3
 801583e:	d102      	bne.n	8015846 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8015840:	68f8      	ldr	r0, [r7, #12]
 8015842:	f7ff fce5 	bl	8015210 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8015846:	68fb      	ldr	r3, [r7, #12]
 8015848:	3301      	adds	r3, #1
 801584a:	60fb      	str	r3, [r7, #12]
 801584c:	68fb      	ldr	r3, [r7, #12]
 801584e:	2b09      	cmp	r3, #9
 8015850:	dddd      	ble.n	801580e <etharp_cleanup_netif+0xe>
    }
  }
}
 8015852:	bf00      	nop
 8015854:	bf00      	nop
 8015856:	3710      	adds	r7, #16
 8015858:	46bd      	mov	sp, r7
 801585a:	bd80      	pop	{r7, pc}
 801585c:	20006888 	.word	0x20006888

08015860 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8015860:	b5b0      	push	{r4, r5, r7, lr}
 8015862:	b08a      	sub	sp, #40	; 0x28
 8015864:	af04      	add	r7, sp, #16
 8015866:	6078      	str	r0, [r7, #4]
 8015868:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801586a:	683b      	ldr	r3, [r7, #0]
 801586c:	2b00      	cmp	r3, #0
 801586e:	d107      	bne.n	8015880 <etharp_input+0x20>
 8015870:	4b3d      	ldr	r3, [pc, #244]	; (8015968 <etharp_input+0x108>)
 8015872:	f240 228a 	movw	r2, #650	; 0x28a
 8015876:	493d      	ldr	r1, [pc, #244]	; (801596c <etharp_input+0x10c>)
 8015878:	483d      	ldr	r0, [pc, #244]	; (8015970 <etharp_input+0x110>)
 801587a:	f002 fb5b 	bl	8017f34 <iprintf>
 801587e:	e06f      	b.n	8015960 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8015880:	687b      	ldr	r3, [r7, #4]
 8015882:	685b      	ldr	r3, [r3, #4]
 8015884:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8015886:	693b      	ldr	r3, [r7, #16]
 8015888:	881b      	ldrh	r3, [r3, #0]
 801588a:	b29b      	uxth	r3, r3
 801588c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8015890:	d10c      	bne.n	80158ac <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8015892:	693b      	ldr	r3, [r7, #16]
 8015894:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8015896:	2b06      	cmp	r3, #6
 8015898:	d108      	bne.n	80158ac <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801589a:	693b      	ldr	r3, [r7, #16]
 801589c:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801589e:	2b04      	cmp	r3, #4
 80158a0:	d104      	bne.n	80158ac <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 80158a2:	693b      	ldr	r3, [r7, #16]
 80158a4:	885b      	ldrh	r3, [r3, #2]
 80158a6:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 80158a8:	2b08      	cmp	r3, #8
 80158aa:	d003      	beq.n	80158b4 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 80158ac:	6878      	ldr	r0, [r7, #4]
 80158ae:	f7f8 fbe9 	bl	800e084 <pbuf_free>
    return;
 80158b2:	e055      	b.n	8015960 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 80158b4:	693b      	ldr	r3, [r7, #16]
 80158b6:	330e      	adds	r3, #14
 80158b8:	681b      	ldr	r3, [r3, #0]
 80158ba:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 80158bc:	693b      	ldr	r3, [r7, #16]
 80158be:	3318      	adds	r3, #24
 80158c0:	681b      	ldr	r3, [r3, #0]
 80158c2:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80158c4:	683b      	ldr	r3, [r7, #0]
 80158c6:	3304      	adds	r3, #4
 80158c8:	681b      	ldr	r3, [r3, #0]
 80158ca:	2b00      	cmp	r3, #0
 80158cc:	d102      	bne.n	80158d4 <etharp_input+0x74>
    for_us = 0;
 80158ce:	2300      	movs	r3, #0
 80158d0:	75fb      	strb	r3, [r7, #23]
 80158d2:	e009      	b.n	80158e8 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 80158d4:	68ba      	ldr	r2, [r7, #8]
 80158d6:	683b      	ldr	r3, [r7, #0]
 80158d8:	3304      	adds	r3, #4
 80158da:	681b      	ldr	r3, [r3, #0]
 80158dc:	429a      	cmp	r2, r3
 80158de:	bf0c      	ite	eq
 80158e0:	2301      	moveq	r3, #1
 80158e2:	2300      	movne	r3, #0
 80158e4:	b2db      	uxtb	r3, r3
 80158e6:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 80158e8:	693b      	ldr	r3, [r7, #16]
 80158ea:	f103 0208 	add.w	r2, r3, #8
 80158ee:	7dfb      	ldrb	r3, [r7, #23]
 80158f0:	2b00      	cmp	r3, #0
 80158f2:	d001      	beq.n	80158f8 <etharp_input+0x98>
 80158f4:	2301      	movs	r3, #1
 80158f6:	e000      	b.n	80158fa <etharp_input+0x9a>
 80158f8:	2302      	movs	r3, #2
 80158fa:	f107 010c 	add.w	r1, r7, #12
 80158fe:	6838      	ldr	r0, [r7, #0]
 8015900:	f7ff fed8 	bl	80156b4 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8015904:	693b      	ldr	r3, [r7, #16]
 8015906:	88db      	ldrh	r3, [r3, #6]
 8015908:	b29b      	uxth	r3, r3
 801590a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801590e:	d003      	beq.n	8015918 <etharp_input+0xb8>
 8015910:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015914:	d01e      	beq.n	8015954 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8015916:	e020      	b.n	801595a <etharp_input+0xfa>
      if (for_us) {
 8015918:	7dfb      	ldrb	r3, [r7, #23]
 801591a:	2b00      	cmp	r3, #0
 801591c:	d01c      	beq.n	8015958 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801591e:	683b      	ldr	r3, [r7, #0]
 8015920:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8015924:	693b      	ldr	r3, [r7, #16]
 8015926:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801592a:	683b      	ldr	r3, [r7, #0]
 801592c:	f103 0526 	add.w	r5, r3, #38	; 0x26
 8015930:	683b      	ldr	r3, [r7, #0]
 8015932:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8015934:	693a      	ldr	r2, [r7, #16]
 8015936:	3208      	adds	r2, #8
        etharp_raw(netif,
 8015938:	2102      	movs	r1, #2
 801593a:	9103      	str	r1, [sp, #12]
 801593c:	f107 010c 	add.w	r1, r7, #12
 8015940:	9102      	str	r1, [sp, #8]
 8015942:	9201      	str	r2, [sp, #4]
 8015944:	9300      	str	r3, [sp, #0]
 8015946:	462b      	mov	r3, r5
 8015948:	4622      	mov	r2, r4
 801594a:	4601      	mov	r1, r0
 801594c:	6838      	ldr	r0, [r7, #0]
 801594e:	f000 faeb 	bl	8015f28 <etharp_raw>
      break;
 8015952:	e001      	b.n	8015958 <etharp_input+0xf8>
      break;
 8015954:	bf00      	nop
 8015956:	e000      	b.n	801595a <etharp_input+0xfa>
      break;
 8015958:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801595a:	6878      	ldr	r0, [r7, #4]
 801595c:	f7f8 fb92 	bl	800e084 <pbuf_free>
}
 8015960:	3718      	adds	r7, #24
 8015962:	46bd      	mov	sp, r7
 8015964:	bdb0      	pop	{r4, r5, r7, pc}
 8015966:	bf00      	nop
 8015968:	0801bc0c 	.word	0x0801bc0c
 801596c:	0801bd5c 	.word	0x0801bd5c
 8015970:	0801bc84 	.word	0x0801bc84

08015974 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8015974:	b580      	push	{r7, lr}
 8015976:	b086      	sub	sp, #24
 8015978:	af02      	add	r7, sp, #8
 801597a:	60f8      	str	r0, [r7, #12]
 801597c:	60b9      	str	r1, [r7, #8]
 801597e:	4613      	mov	r3, r2
 8015980:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8015982:	79fa      	ldrb	r2, [r7, #7]
 8015984:	4944      	ldr	r1, [pc, #272]	; (8015a98 <etharp_output_to_arp_index+0x124>)
 8015986:	4613      	mov	r3, r2
 8015988:	005b      	lsls	r3, r3, #1
 801598a:	4413      	add	r3, r2
 801598c:	00db      	lsls	r3, r3, #3
 801598e:	440b      	add	r3, r1
 8015990:	3314      	adds	r3, #20
 8015992:	781b      	ldrb	r3, [r3, #0]
 8015994:	2b01      	cmp	r3, #1
 8015996:	d806      	bhi.n	80159a6 <etharp_output_to_arp_index+0x32>
 8015998:	4b40      	ldr	r3, [pc, #256]	; (8015a9c <etharp_output_to_arp_index+0x128>)
 801599a:	f240 22ee 	movw	r2, #750	; 0x2ee
 801599e:	4940      	ldr	r1, [pc, #256]	; (8015aa0 <etharp_output_to_arp_index+0x12c>)
 80159a0:	4840      	ldr	r0, [pc, #256]	; (8015aa4 <etharp_output_to_arp_index+0x130>)
 80159a2:	f002 fac7 	bl	8017f34 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 80159a6:	79fa      	ldrb	r2, [r7, #7]
 80159a8:	493b      	ldr	r1, [pc, #236]	; (8015a98 <etharp_output_to_arp_index+0x124>)
 80159aa:	4613      	mov	r3, r2
 80159ac:	005b      	lsls	r3, r3, #1
 80159ae:	4413      	add	r3, r2
 80159b0:	00db      	lsls	r3, r3, #3
 80159b2:	440b      	add	r3, r1
 80159b4:	3314      	adds	r3, #20
 80159b6:	781b      	ldrb	r3, [r3, #0]
 80159b8:	2b02      	cmp	r3, #2
 80159ba:	d153      	bne.n	8015a64 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 80159bc:	79fa      	ldrb	r2, [r7, #7]
 80159be:	4936      	ldr	r1, [pc, #216]	; (8015a98 <etharp_output_to_arp_index+0x124>)
 80159c0:	4613      	mov	r3, r2
 80159c2:	005b      	lsls	r3, r3, #1
 80159c4:	4413      	add	r3, r2
 80159c6:	00db      	lsls	r3, r3, #3
 80159c8:	440b      	add	r3, r1
 80159ca:	3312      	adds	r3, #18
 80159cc:	881b      	ldrh	r3, [r3, #0]
 80159ce:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 80159d2:	d919      	bls.n	8015a08 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 80159d4:	79fa      	ldrb	r2, [r7, #7]
 80159d6:	4613      	mov	r3, r2
 80159d8:	005b      	lsls	r3, r3, #1
 80159da:	4413      	add	r3, r2
 80159dc:	00db      	lsls	r3, r3, #3
 80159de:	4a2e      	ldr	r2, [pc, #184]	; (8015a98 <etharp_output_to_arp_index+0x124>)
 80159e0:	4413      	add	r3, r2
 80159e2:	3304      	adds	r3, #4
 80159e4:	4619      	mov	r1, r3
 80159e6:	68f8      	ldr	r0, [r7, #12]
 80159e8:	f000 fb4c 	bl	8016084 <etharp_request>
 80159ec:	4603      	mov	r3, r0
 80159ee:	2b00      	cmp	r3, #0
 80159f0:	d138      	bne.n	8015a64 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80159f2:	79fa      	ldrb	r2, [r7, #7]
 80159f4:	4928      	ldr	r1, [pc, #160]	; (8015a98 <etharp_output_to_arp_index+0x124>)
 80159f6:	4613      	mov	r3, r2
 80159f8:	005b      	lsls	r3, r3, #1
 80159fa:	4413      	add	r3, r2
 80159fc:	00db      	lsls	r3, r3, #3
 80159fe:	440b      	add	r3, r1
 8015a00:	3314      	adds	r3, #20
 8015a02:	2203      	movs	r2, #3
 8015a04:	701a      	strb	r2, [r3, #0]
 8015a06:	e02d      	b.n	8015a64 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8015a08:	79fa      	ldrb	r2, [r7, #7]
 8015a0a:	4923      	ldr	r1, [pc, #140]	; (8015a98 <etharp_output_to_arp_index+0x124>)
 8015a0c:	4613      	mov	r3, r2
 8015a0e:	005b      	lsls	r3, r3, #1
 8015a10:	4413      	add	r3, r2
 8015a12:	00db      	lsls	r3, r3, #3
 8015a14:	440b      	add	r3, r1
 8015a16:	3312      	adds	r3, #18
 8015a18:	881b      	ldrh	r3, [r3, #0]
 8015a1a:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8015a1e:	d321      	bcc.n	8015a64 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8015a20:	79fa      	ldrb	r2, [r7, #7]
 8015a22:	4613      	mov	r3, r2
 8015a24:	005b      	lsls	r3, r3, #1
 8015a26:	4413      	add	r3, r2
 8015a28:	00db      	lsls	r3, r3, #3
 8015a2a:	4a1b      	ldr	r2, [pc, #108]	; (8015a98 <etharp_output_to_arp_index+0x124>)
 8015a2c:	4413      	add	r3, r2
 8015a2e:	1d19      	adds	r1, r3, #4
 8015a30:	79fa      	ldrb	r2, [r7, #7]
 8015a32:	4613      	mov	r3, r2
 8015a34:	005b      	lsls	r3, r3, #1
 8015a36:	4413      	add	r3, r2
 8015a38:	00db      	lsls	r3, r3, #3
 8015a3a:	3308      	adds	r3, #8
 8015a3c:	4a16      	ldr	r2, [pc, #88]	; (8015a98 <etharp_output_to_arp_index+0x124>)
 8015a3e:	4413      	add	r3, r2
 8015a40:	3304      	adds	r3, #4
 8015a42:	461a      	mov	r2, r3
 8015a44:	68f8      	ldr	r0, [r7, #12]
 8015a46:	f000 fafb 	bl	8016040 <etharp_request_dst>
 8015a4a:	4603      	mov	r3, r0
 8015a4c:	2b00      	cmp	r3, #0
 8015a4e:	d109      	bne.n	8015a64 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8015a50:	79fa      	ldrb	r2, [r7, #7]
 8015a52:	4911      	ldr	r1, [pc, #68]	; (8015a98 <etharp_output_to_arp_index+0x124>)
 8015a54:	4613      	mov	r3, r2
 8015a56:	005b      	lsls	r3, r3, #1
 8015a58:	4413      	add	r3, r2
 8015a5a:	00db      	lsls	r3, r3, #3
 8015a5c:	440b      	add	r3, r1
 8015a5e:	3314      	adds	r3, #20
 8015a60:	2203      	movs	r2, #3
 8015a62:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8015a64:	68fb      	ldr	r3, [r7, #12]
 8015a66:	f103 0126 	add.w	r1, r3, #38	; 0x26
 8015a6a:	79fa      	ldrb	r2, [r7, #7]
 8015a6c:	4613      	mov	r3, r2
 8015a6e:	005b      	lsls	r3, r3, #1
 8015a70:	4413      	add	r3, r2
 8015a72:	00db      	lsls	r3, r3, #3
 8015a74:	3308      	adds	r3, #8
 8015a76:	4a08      	ldr	r2, [pc, #32]	; (8015a98 <etharp_output_to_arp_index+0x124>)
 8015a78:	4413      	add	r3, r2
 8015a7a:	3304      	adds	r3, #4
 8015a7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8015a80:	9200      	str	r2, [sp, #0]
 8015a82:	460a      	mov	r2, r1
 8015a84:	68b9      	ldr	r1, [r7, #8]
 8015a86:	68f8      	ldr	r0, [r7, #12]
 8015a88:	f001 fe3a 	bl	8017700 <ethernet_output>
 8015a8c:	4603      	mov	r3, r0
}
 8015a8e:	4618      	mov	r0, r3
 8015a90:	3710      	adds	r7, #16
 8015a92:	46bd      	mov	sp, r7
 8015a94:	bd80      	pop	{r7, pc}
 8015a96:	bf00      	nop
 8015a98:	20006888 	.word	0x20006888
 8015a9c:	0801bc0c 	.word	0x0801bc0c
 8015aa0:	0801bd7c 	.word	0x0801bd7c
 8015aa4:	0801bc84 	.word	0x0801bc84

08015aa8 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8015aa8:	b580      	push	{r7, lr}
 8015aaa:	b08a      	sub	sp, #40	; 0x28
 8015aac:	af02      	add	r7, sp, #8
 8015aae:	60f8      	str	r0, [r7, #12]
 8015ab0:	60b9      	str	r1, [r7, #8]
 8015ab2:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8015ab4:	687b      	ldr	r3, [r7, #4]
 8015ab6:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8015ab8:	68fb      	ldr	r3, [r7, #12]
 8015aba:	2b00      	cmp	r3, #0
 8015abc:	d106      	bne.n	8015acc <etharp_output+0x24>
 8015abe:	4b73      	ldr	r3, [pc, #460]	; (8015c8c <etharp_output+0x1e4>)
 8015ac0:	f240 321e 	movw	r2, #798	; 0x31e
 8015ac4:	4972      	ldr	r1, [pc, #456]	; (8015c90 <etharp_output+0x1e8>)
 8015ac6:	4873      	ldr	r0, [pc, #460]	; (8015c94 <etharp_output+0x1ec>)
 8015ac8:	f002 fa34 	bl	8017f34 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8015acc:	68bb      	ldr	r3, [r7, #8]
 8015ace:	2b00      	cmp	r3, #0
 8015ad0:	d106      	bne.n	8015ae0 <etharp_output+0x38>
 8015ad2:	4b6e      	ldr	r3, [pc, #440]	; (8015c8c <etharp_output+0x1e4>)
 8015ad4:	f240 321f 	movw	r2, #799	; 0x31f
 8015ad8:	496f      	ldr	r1, [pc, #444]	; (8015c98 <etharp_output+0x1f0>)
 8015ada:	486e      	ldr	r0, [pc, #440]	; (8015c94 <etharp_output+0x1ec>)
 8015adc:	f002 fa2a 	bl	8017f34 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8015ae0:	687b      	ldr	r3, [r7, #4]
 8015ae2:	2b00      	cmp	r3, #0
 8015ae4:	d106      	bne.n	8015af4 <etharp_output+0x4c>
 8015ae6:	4b69      	ldr	r3, [pc, #420]	; (8015c8c <etharp_output+0x1e4>)
 8015ae8:	f44f 7248 	mov.w	r2, #800	; 0x320
 8015aec:	496b      	ldr	r1, [pc, #428]	; (8015c9c <etharp_output+0x1f4>)
 8015aee:	4869      	ldr	r0, [pc, #420]	; (8015c94 <etharp_output+0x1ec>)
 8015af0:	f002 fa20 	bl	8017f34 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8015af4:	687b      	ldr	r3, [r7, #4]
 8015af6:	681b      	ldr	r3, [r3, #0]
 8015af8:	68f9      	ldr	r1, [r7, #12]
 8015afa:	4618      	mov	r0, r3
 8015afc:	f000 fef8 	bl	80168f0 <ip4_addr_isbroadcast_u32>
 8015b00:	4603      	mov	r3, r0
 8015b02:	2b00      	cmp	r3, #0
 8015b04:	d002      	beq.n	8015b0c <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8015b06:	4b66      	ldr	r3, [pc, #408]	; (8015ca0 <etharp_output+0x1f8>)
 8015b08:	61fb      	str	r3, [r7, #28]
 8015b0a:	e0af      	b.n	8015c6c <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8015b0c:	687b      	ldr	r3, [r7, #4]
 8015b0e:	681b      	ldr	r3, [r3, #0]
 8015b10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8015b14:	2be0      	cmp	r3, #224	; 0xe0
 8015b16:	d118      	bne.n	8015b4a <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8015b18:	2301      	movs	r3, #1
 8015b1a:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8015b1c:	2300      	movs	r3, #0
 8015b1e:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8015b20:	235e      	movs	r3, #94	; 0x5e
 8015b22:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8015b24:	687b      	ldr	r3, [r7, #4]
 8015b26:	3301      	adds	r3, #1
 8015b28:	781b      	ldrb	r3, [r3, #0]
 8015b2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015b2e:	b2db      	uxtb	r3, r3
 8015b30:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8015b32:	687b      	ldr	r3, [r7, #4]
 8015b34:	3302      	adds	r3, #2
 8015b36:	781b      	ldrb	r3, [r3, #0]
 8015b38:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8015b3a:	687b      	ldr	r3, [r7, #4]
 8015b3c:	3303      	adds	r3, #3
 8015b3e:	781b      	ldrb	r3, [r3, #0]
 8015b40:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8015b42:	f107 0310 	add.w	r3, r7, #16
 8015b46:	61fb      	str	r3, [r7, #28]
 8015b48:	e090      	b.n	8015c6c <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8015b4a:	687b      	ldr	r3, [r7, #4]
 8015b4c:	681a      	ldr	r2, [r3, #0]
 8015b4e:	68fb      	ldr	r3, [r7, #12]
 8015b50:	3304      	adds	r3, #4
 8015b52:	681b      	ldr	r3, [r3, #0]
 8015b54:	405a      	eors	r2, r3
 8015b56:	68fb      	ldr	r3, [r7, #12]
 8015b58:	3308      	adds	r3, #8
 8015b5a:	681b      	ldr	r3, [r3, #0]
 8015b5c:	4013      	ands	r3, r2
 8015b5e:	2b00      	cmp	r3, #0
 8015b60:	d012      	beq.n	8015b88 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8015b62:	687b      	ldr	r3, [r7, #4]
 8015b64:	681b      	ldr	r3, [r3, #0]
 8015b66:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8015b68:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8015b6c:	4293      	cmp	r3, r2
 8015b6e:	d00b      	beq.n	8015b88 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8015b70:	68fb      	ldr	r3, [r7, #12]
 8015b72:	330c      	adds	r3, #12
 8015b74:	681b      	ldr	r3, [r3, #0]
 8015b76:	2b00      	cmp	r3, #0
 8015b78:	d003      	beq.n	8015b82 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8015b7a:	68fb      	ldr	r3, [r7, #12]
 8015b7c:	330c      	adds	r3, #12
 8015b7e:	61bb      	str	r3, [r7, #24]
 8015b80:	e002      	b.n	8015b88 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8015b82:	f06f 0303 	mvn.w	r3, #3
 8015b86:	e07d      	b.n	8015c84 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8015b88:	4b46      	ldr	r3, [pc, #280]	; (8015ca4 <etharp_output+0x1fc>)
 8015b8a:	781b      	ldrb	r3, [r3, #0]
 8015b8c:	4619      	mov	r1, r3
 8015b8e:	4a46      	ldr	r2, [pc, #280]	; (8015ca8 <etharp_output+0x200>)
 8015b90:	460b      	mov	r3, r1
 8015b92:	005b      	lsls	r3, r3, #1
 8015b94:	440b      	add	r3, r1
 8015b96:	00db      	lsls	r3, r3, #3
 8015b98:	4413      	add	r3, r2
 8015b9a:	3314      	adds	r3, #20
 8015b9c:	781b      	ldrb	r3, [r3, #0]
 8015b9e:	2b01      	cmp	r3, #1
 8015ba0:	d925      	bls.n	8015bee <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8015ba2:	4b40      	ldr	r3, [pc, #256]	; (8015ca4 <etharp_output+0x1fc>)
 8015ba4:	781b      	ldrb	r3, [r3, #0]
 8015ba6:	4619      	mov	r1, r3
 8015ba8:	4a3f      	ldr	r2, [pc, #252]	; (8015ca8 <etharp_output+0x200>)
 8015baa:	460b      	mov	r3, r1
 8015bac:	005b      	lsls	r3, r3, #1
 8015bae:	440b      	add	r3, r1
 8015bb0:	00db      	lsls	r3, r3, #3
 8015bb2:	4413      	add	r3, r2
 8015bb4:	3308      	adds	r3, #8
 8015bb6:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8015bb8:	68fa      	ldr	r2, [r7, #12]
 8015bba:	429a      	cmp	r2, r3
 8015bbc:	d117      	bne.n	8015bee <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8015bbe:	69bb      	ldr	r3, [r7, #24]
 8015bc0:	681a      	ldr	r2, [r3, #0]
 8015bc2:	4b38      	ldr	r3, [pc, #224]	; (8015ca4 <etharp_output+0x1fc>)
 8015bc4:	781b      	ldrb	r3, [r3, #0]
 8015bc6:	4618      	mov	r0, r3
 8015bc8:	4937      	ldr	r1, [pc, #220]	; (8015ca8 <etharp_output+0x200>)
 8015bca:	4603      	mov	r3, r0
 8015bcc:	005b      	lsls	r3, r3, #1
 8015bce:	4403      	add	r3, r0
 8015bd0:	00db      	lsls	r3, r3, #3
 8015bd2:	440b      	add	r3, r1
 8015bd4:	3304      	adds	r3, #4
 8015bd6:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8015bd8:	429a      	cmp	r2, r3
 8015bda:	d108      	bne.n	8015bee <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8015bdc:	4b31      	ldr	r3, [pc, #196]	; (8015ca4 <etharp_output+0x1fc>)
 8015bde:	781b      	ldrb	r3, [r3, #0]
 8015be0:	461a      	mov	r2, r3
 8015be2:	68b9      	ldr	r1, [r7, #8]
 8015be4:	68f8      	ldr	r0, [r7, #12]
 8015be6:	f7ff fec5 	bl	8015974 <etharp_output_to_arp_index>
 8015bea:	4603      	mov	r3, r0
 8015bec:	e04a      	b.n	8015c84 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8015bee:	2300      	movs	r3, #0
 8015bf0:	75fb      	strb	r3, [r7, #23]
 8015bf2:	e031      	b.n	8015c58 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8015bf4:	7dfa      	ldrb	r2, [r7, #23]
 8015bf6:	492c      	ldr	r1, [pc, #176]	; (8015ca8 <etharp_output+0x200>)
 8015bf8:	4613      	mov	r3, r2
 8015bfa:	005b      	lsls	r3, r3, #1
 8015bfc:	4413      	add	r3, r2
 8015bfe:	00db      	lsls	r3, r3, #3
 8015c00:	440b      	add	r3, r1
 8015c02:	3314      	adds	r3, #20
 8015c04:	781b      	ldrb	r3, [r3, #0]
 8015c06:	2b01      	cmp	r3, #1
 8015c08:	d923      	bls.n	8015c52 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8015c0a:	7dfa      	ldrb	r2, [r7, #23]
 8015c0c:	4926      	ldr	r1, [pc, #152]	; (8015ca8 <etharp_output+0x200>)
 8015c0e:	4613      	mov	r3, r2
 8015c10:	005b      	lsls	r3, r3, #1
 8015c12:	4413      	add	r3, r2
 8015c14:	00db      	lsls	r3, r3, #3
 8015c16:	440b      	add	r3, r1
 8015c18:	3308      	adds	r3, #8
 8015c1a:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8015c1c:	68fa      	ldr	r2, [r7, #12]
 8015c1e:	429a      	cmp	r2, r3
 8015c20:	d117      	bne.n	8015c52 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8015c22:	69bb      	ldr	r3, [r7, #24]
 8015c24:	6819      	ldr	r1, [r3, #0]
 8015c26:	7dfa      	ldrb	r2, [r7, #23]
 8015c28:	481f      	ldr	r0, [pc, #124]	; (8015ca8 <etharp_output+0x200>)
 8015c2a:	4613      	mov	r3, r2
 8015c2c:	005b      	lsls	r3, r3, #1
 8015c2e:	4413      	add	r3, r2
 8015c30:	00db      	lsls	r3, r3, #3
 8015c32:	4403      	add	r3, r0
 8015c34:	3304      	adds	r3, #4
 8015c36:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8015c38:	4299      	cmp	r1, r3
 8015c3a:	d10a      	bne.n	8015c52 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8015c3c:	4a19      	ldr	r2, [pc, #100]	; (8015ca4 <etharp_output+0x1fc>)
 8015c3e:	7dfb      	ldrb	r3, [r7, #23]
 8015c40:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8015c42:	7dfb      	ldrb	r3, [r7, #23]
 8015c44:	461a      	mov	r2, r3
 8015c46:	68b9      	ldr	r1, [r7, #8]
 8015c48:	68f8      	ldr	r0, [r7, #12]
 8015c4a:	f7ff fe93 	bl	8015974 <etharp_output_to_arp_index>
 8015c4e:	4603      	mov	r3, r0
 8015c50:	e018      	b.n	8015c84 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8015c52:	7dfb      	ldrb	r3, [r7, #23]
 8015c54:	3301      	adds	r3, #1
 8015c56:	75fb      	strb	r3, [r7, #23]
 8015c58:	7dfb      	ldrb	r3, [r7, #23]
 8015c5a:	2b09      	cmp	r3, #9
 8015c5c:	d9ca      	bls.n	8015bf4 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8015c5e:	68ba      	ldr	r2, [r7, #8]
 8015c60:	69b9      	ldr	r1, [r7, #24]
 8015c62:	68f8      	ldr	r0, [r7, #12]
 8015c64:	f000 f822 	bl	8015cac <etharp_query>
 8015c68:	4603      	mov	r3, r0
 8015c6a:	e00b      	b.n	8015c84 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8015c6c:	68fb      	ldr	r3, [r7, #12]
 8015c6e:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8015c72:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8015c76:	9300      	str	r3, [sp, #0]
 8015c78:	69fb      	ldr	r3, [r7, #28]
 8015c7a:	68b9      	ldr	r1, [r7, #8]
 8015c7c:	68f8      	ldr	r0, [r7, #12]
 8015c7e:	f001 fd3f 	bl	8017700 <ethernet_output>
 8015c82:	4603      	mov	r3, r0
}
 8015c84:	4618      	mov	r0, r3
 8015c86:	3720      	adds	r7, #32
 8015c88:	46bd      	mov	sp, r7
 8015c8a:	bd80      	pop	{r7, pc}
 8015c8c:	0801bc0c 	.word	0x0801bc0c
 8015c90:	0801bd5c 	.word	0x0801bd5c
 8015c94:	0801bc84 	.word	0x0801bc84
 8015c98:	0801bdac 	.word	0x0801bdac
 8015c9c:	0801bd4c 	.word	0x0801bd4c
 8015ca0:	0801c408 	.word	0x0801c408
 8015ca4:	20006978 	.word	0x20006978
 8015ca8:	20006888 	.word	0x20006888

08015cac <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8015cac:	b580      	push	{r7, lr}
 8015cae:	b08c      	sub	sp, #48	; 0x30
 8015cb0:	af02      	add	r7, sp, #8
 8015cb2:	60f8      	str	r0, [r7, #12]
 8015cb4:	60b9      	str	r1, [r7, #8]
 8015cb6:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8015cb8:	68fb      	ldr	r3, [r7, #12]
 8015cba:	3326      	adds	r3, #38	; 0x26
 8015cbc:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8015cbe:	23ff      	movs	r3, #255	; 0xff
 8015cc0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8015cc4:	2300      	movs	r3, #0
 8015cc6:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8015cc8:	68bb      	ldr	r3, [r7, #8]
 8015cca:	681b      	ldr	r3, [r3, #0]
 8015ccc:	68f9      	ldr	r1, [r7, #12]
 8015cce:	4618      	mov	r0, r3
 8015cd0:	f000 fe0e 	bl	80168f0 <ip4_addr_isbroadcast_u32>
 8015cd4:	4603      	mov	r3, r0
 8015cd6:	2b00      	cmp	r3, #0
 8015cd8:	d10c      	bne.n	8015cf4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8015cda:	68bb      	ldr	r3, [r7, #8]
 8015cdc:	681b      	ldr	r3, [r3, #0]
 8015cde:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8015ce2:	2be0      	cmp	r3, #224	; 0xe0
 8015ce4:	d006      	beq.n	8015cf4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8015ce6:	68bb      	ldr	r3, [r7, #8]
 8015ce8:	2b00      	cmp	r3, #0
 8015cea:	d003      	beq.n	8015cf4 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8015cec:	68bb      	ldr	r3, [r7, #8]
 8015cee:	681b      	ldr	r3, [r3, #0]
 8015cf0:	2b00      	cmp	r3, #0
 8015cf2:	d102      	bne.n	8015cfa <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8015cf4:	f06f 030f 	mvn.w	r3, #15
 8015cf8:	e101      	b.n	8015efe <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8015cfa:	68fa      	ldr	r2, [r7, #12]
 8015cfc:	2101      	movs	r1, #1
 8015cfe:	68b8      	ldr	r0, [r7, #8]
 8015d00:	f7ff fb60 	bl	80153c4 <etharp_find_entry>
 8015d04:	4603      	mov	r3, r0
 8015d06:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8015d08:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8015d0c:	2b00      	cmp	r3, #0
 8015d0e:	da02      	bge.n	8015d16 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8015d10:	8a7b      	ldrh	r3, [r7, #18]
 8015d12:	b25b      	sxtb	r3, r3
 8015d14:	e0f3      	b.n	8015efe <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8015d16:	8a7b      	ldrh	r3, [r7, #18]
 8015d18:	2b7e      	cmp	r3, #126	; 0x7e
 8015d1a:	d906      	bls.n	8015d2a <etharp_query+0x7e>
 8015d1c:	4b7a      	ldr	r3, [pc, #488]	; (8015f08 <etharp_query+0x25c>)
 8015d1e:	f240 32c1 	movw	r2, #961	; 0x3c1
 8015d22:	497a      	ldr	r1, [pc, #488]	; (8015f0c <etharp_query+0x260>)
 8015d24:	487a      	ldr	r0, [pc, #488]	; (8015f10 <etharp_query+0x264>)
 8015d26:	f002 f905 	bl	8017f34 <iprintf>
  i = (netif_addr_idx_t)i_err;
 8015d2a:	8a7b      	ldrh	r3, [r7, #18]
 8015d2c:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8015d2e:	7c7a      	ldrb	r2, [r7, #17]
 8015d30:	4978      	ldr	r1, [pc, #480]	; (8015f14 <etharp_query+0x268>)
 8015d32:	4613      	mov	r3, r2
 8015d34:	005b      	lsls	r3, r3, #1
 8015d36:	4413      	add	r3, r2
 8015d38:	00db      	lsls	r3, r3, #3
 8015d3a:	440b      	add	r3, r1
 8015d3c:	3314      	adds	r3, #20
 8015d3e:	781b      	ldrb	r3, [r3, #0]
 8015d40:	2b00      	cmp	r3, #0
 8015d42:	d115      	bne.n	8015d70 <etharp_query+0xc4>
    is_new_entry = 1;
 8015d44:	2301      	movs	r3, #1
 8015d46:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8015d48:	7c7a      	ldrb	r2, [r7, #17]
 8015d4a:	4972      	ldr	r1, [pc, #456]	; (8015f14 <etharp_query+0x268>)
 8015d4c:	4613      	mov	r3, r2
 8015d4e:	005b      	lsls	r3, r3, #1
 8015d50:	4413      	add	r3, r2
 8015d52:	00db      	lsls	r3, r3, #3
 8015d54:	440b      	add	r3, r1
 8015d56:	3314      	adds	r3, #20
 8015d58:	2201      	movs	r2, #1
 8015d5a:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8015d5c:	7c7a      	ldrb	r2, [r7, #17]
 8015d5e:	496d      	ldr	r1, [pc, #436]	; (8015f14 <etharp_query+0x268>)
 8015d60:	4613      	mov	r3, r2
 8015d62:	005b      	lsls	r3, r3, #1
 8015d64:	4413      	add	r3, r2
 8015d66:	00db      	lsls	r3, r3, #3
 8015d68:	440b      	add	r3, r1
 8015d6a:	3308      	adds	r3, #8
 8015d6c:	68fa      	ldr	r2, [r7, #12]
 8015d6e:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8015d70:	7c7a      	ldrb	r2, [r7, #17]
 8015d72:	4968      	ldr	r1, [pc, #416]	; (8015f14 <etharp_query+0x268>)
 8015d74:	4613      	mov	r3, r2
 8015d76:	005b      	lsls	r3, r3, #1
 8015d78:	4413      	add	r3, r2
 8015d7a:	00db      	lsls	r3, r3, #3
 8015d7c:	440b      	add	r3, r1
 8015d7e:	3314      	adds	r3, #20
 8015d80:	781b      	ldrb	r3, [r3, #0]
 8015d82:	2b01      	cmp	r3, #1
 8015d84:	d011      	beq.n	8015daa <etharp_query+0xfe>
 8015d86:	7c7a      	ldrb	r2, [r7, #17]
 8015d88:	4962      	ldr	r1, [pc, #392]	; (8015f14 <etharp_query+0x268>)
 8015d8a:	4613      	mov	r3, r2
 8015d8c:	005b      	lsls	r3, r3, #1
 8015d8e:	4413      	add	r3, r2
 8015d90:	00db      	lsls	r3, r3, #3
 8015d92:	440b      	add	r3, r1
 8015d94:	3314      	adds	r3, #20
 8015d96:	781b      	ldrb	r3, [r3, #0]
 8015d98:	2b01      	cmp	r3, #1
 8015d9a:	d806      	bhi.n	8015daa <etharp_query+0xfe>
 8015d9c:	4b5a      	ldr	r3, [pc, #360]	; (8015f08 <etharp_query+0x25c>)
 8015d9e:	f240 32cd 	movw	r2, #973	; 0x3cd
 8015da2:	495d      	ldr	r1, [pc, #372]	; (8015f18 <etharp_query+0x26c>)
 8015da4:	485a      	ldr	r0, [pc, #360]	; (8015f10 <etharp_query+0x264>)
 8015da6:	f002 f8c5 	bl	8017f34 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8015daa:	6a3b      	ldr	r3, [r7, #32]
 8015dac:	2b00      	cmp	r3, #0
 8015dae:	d102      	bne.n	8015db6 <etharp_query+0x10a>
 8015db0:	687b      	ldr	r3, [r7, #4]
 8015db2:	2b00      	cmp	r3, #0
 8015db4:	d10c      	bne.n	8015dd0 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8015db6:	68b9      	ldr	r1, [r7, #8]
 8015db8:	68f8      	ldr	r0, [r7, #12]
 8015dba:	f000 f963 	bl	8016084 <etharp_request>
 8015dbe:	4603      	mov	r3, r0
 8015dc0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8015dc4:	687b      	ldr	r3, [r7, #4]
 8015dc6:	2b00      	cmp	r3, #0
 8015dc8:	d102      	bne.n	8015dd0 <etharp_query+0x124>
      return result;
 8015dca:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8015dce:	e096      	b.n	8015efe <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8015dd0:	687b      	ldr	r3, [r7, #4]
 8015dd2:	2b00      	cmp	r3, #0
 8015dd4:	d106      	bne.n	8015de4 <etharp_query+0x138>
 8015dd6:	4b4c      	ldr	r3, [pc, #304]	; (8015f08 <etharp_query+0x25c>)
 8015dd8:	f240 32e1 	movw	r2, #993	; 0x3e1
 8015ddc:	494f      	ldr	r1, [pc, #316]	; (8015f1c <etharp_query+0x270>)
 8015dde:	484c      	ldr	r0, [pc, #304]	; (8015f10 <etharp_query+0x264>)
 8015de0:	f002 f8a8 	bl	8017f34 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8015de4:	7c7a      	ldrb	r2, [r7, #17]
 8015de6:	494b      	ldr	r1, [pc, #300]	; (8015f14 <etharp_query+0x268>)
 8015de8:	4613      	mov	r3, r2
 8015dea:	005b      	lsls	r3, r3, #1
 8015dec:	4413      	add	r3, r2
 8015dee:	00db      	lsls	r3, r3, #3
 8015df0:	440b      	add	r3, r1
 8015df2:	3314      	adds	r3, #20
 8015df4:	781b      	ldrb	r3, [r3, #0]
 8015df6:	2b01      	cmp	r3, #1
 8015df8:	d917      	bls.n	8015e2a <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8015dfa:	4a49      	ldr	r2, [pc, #292]	; (8015f20 <etharp_query+0x274>)
 8015dfc:	7c7b      	ldrb	r3, [r7, #17]
 8015dfe:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8015e00:	7c7a      	ldrb	r2, [r7, #17]
 8015e02:	4613      	mov	r3, r2
 8015e04:	005b      	lsls	r3, r3, #1
 8015e06:	4413      	add	r3, r2
 8015e08:	00db      	lsls	r3, r3, #3
 8015e0a:	3308      	adds	r3, #8
 8015e0c:	4a41      	ldr	r2, [pc, #260]	; (8015f14 <etharp_query+0x268>)
 8015e0e:	4413      	add	r3, r2
 8015e10:	3304      	adds	r3, #4
 8015e12:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8015e16:	9200      	str	r2, [sp, #0]
 8015e18:	697a      	ldr	r2, [r7, #20]
 8015e1a:	6879      	ldr	r1, [r7, #4]
 8015e1c:	68f8      	ldr	r0, [r7, #12]
 8015e1e:	f001 fc6f 	bl	8017700 <ethernet_output>
 8015e22:	4603      	mov	r3, r0
 8015e24:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8015e28:	e067      	b.n	8015efa <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8015e2a:	7c7a      	ldrb	r2, [r7, #17]
 8015e2c:	4939      	ldr	r1, [pc, #228]	; (8015f14 <etharp_query+0x268>)
 8015e2e:	4613      	mov	r3, r2
 8015e30:	005b      	lsls	r3, r3, #1
 8015e32:	4413      	add	r3, r2
 8015e34:	00db      	lsls	r3, r3, #3
 8015e36:	440b      	add	r3, r1
 8015e38:	3314      	adds	r3, #20
 8015e3a:	781b      	ldrb	r3, [r3, #0]
 8015e3c:	2b01      	cmp	r3, #1
 8015e3e:	d15c      	bne.n	8015efa <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8015e40:	2300      	movs	r3, #0
 8015e42:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8015e44:	687b      	ldr	r3, [r7, #4]
 8015e46:	61fb      	str	r3, [r7, #28]
    while (p) {
 8015e48:	e01c      	b.n	8015e84 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8015e4a:	69fb      	ldr	r3, [r7, #28]
 8015e4c:	895a      	ldrh	r2, [r3, #10]
 8015e4e:	69fb      	ldr	r3, [r7, #28]
 8015e50:	891b      	ldrh	r3, [r3, #8]
 8015e52:	429a      	cmp	r2, r3
 8015e54:	d10a      	bne.n	8015e6c <etharp_query+0x1c0>
 8015e56:	69fb      	ldr	r3, [r7, #28]
 8015e58:	681b      	ldr	r3, [r3, #0]
 8015e5a:	2b00      	cmp	r3, #0
 8015e5c:	d006      	beq.n	8015e6c <etharp_query+0x1c0>
 8015e5e:	4b2a      	ldr	r3, [pc, #168]	; (8015f08 <etharp_query+0x25c>)
 8015e60:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8015e64:	492f      	ldr	r1, [pc, #188]	; (8015f24 <etharp_query+0x278>)
 8015e66:	482a      	ldr	r0, [pc, #168]	; (8015f10 <etharp_query+0x264>)
 8015e68:	f002 f864 	bl	8017f34 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8015e6c:	69fb      	ldr	r3, [r7, #28]
 8015e6e:	7b1b      	ldrb	r3, [r3, #12]
 8015e70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8015e74:	2b00      	cmp	r3, #0
 8015e76:	d002      	beq.n	8015e7e <etharp_query+0x1d2>
        copy_needed = 1;
 8015e78:	2301      	movs	r3, #1
 8015e7a:	61bb      	str	r3, [r7, #24]
        break;
 8015e7c:	e005      	b.n	8015e8a <etharp_query+0x1de>
      }
      p = p->next;
 8015e7e:	69fb      	ldr	r3, [r7, #28]
 8015e80:	681b      	ldr	r3, [r3, #0]
 8015e82:	61fb      	str	r3, [r7, #28]
    while (p) {
 8015e84:	69fb      	ldr	r3, [r7, #28]
 8015e86:	2b00      	cmp	r3, #0
 8015e88:	d1df      	bne.n	8015e4a <etharp_query+0x19e>
    }
    if (copy_needed) {
 8015e8a:	69bb      	ldr	r3, [r7, #24]
 8015e8c:	2b00      	cmp	r3, #0
 8015e8e:	d007      	beq.n	8015ea0 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8015e90:	687a      	ldr	r2, [r7, #4]
 8015e92:	f44f 7120 	mov.w	r1, #640	; 0x280
 8015e96:	200e      	movs	r0, #14
 8015e98:	f7f8 fb6c 	bl	800e574 <pbuf_clone>
 8015e9c:	61f8      	str	r0, [r7, #28]
 8015e9e:	e004      	b.n	8015eaa <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8015ea0:	687b      	ldr	r3, [r7, #4]
 8015ea2:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8015ea4:	69f8      	ldr	r0, [r7, #28]
 8015ea6:	f7f8 f993 	bl	800e1d0 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8015eaa:	69fb      	ldr	r3, [r7, #28]
 8015eac:	2b00      	cmp	r3, #0
 8015eae:	d021      	beq.n	8015ef4 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8015eb0:	7c7a      	ldrb	r2, [r7, #17]
 8015eb2:	4918      	ldr	r1, [pc, #96]	; (8015f14 <etharp_query+0x268>)
 8015eb4:	4613      	mov	r3, r2
 8015eb6:	005b      	lsls	r3, r3, #1
 8015eb8:	4413      	add	r3, r2
 8015eba:	00db      	lsls	r3, r3, #3
 8015ebc:	440b      	add	r3, r1
 8015ebe:	681b      	ldr	r3, [r3, #0]
 8015ec0:	2b00      	cmp	r3, #0
 8015ec2:	d00a      	beq.n	8015eda <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8015ec4:	7c7a      	ldrb	r2, [r7, #17]
 8015ec6:	4913      	ldr	r1, [pc, #76]	; (8015f14 <etharp_query+0x268>)
 8015ec8:	4613      	mov	r3, r2
 8015eca:	005b      	lsls	r3, r3, #1
 8015ecc:	4413      	add	r3, r2
 8015ece:	00db      	lsls	r3, r3, #3
 8015ed0:	440b      	add	r3, r1
 8015ed2:	681b      	ldr	r3, [r3, #0]
 8015ed4:	4618      	mov	r0, r3
 8015ed6:	f7f8 f8d5 	bl	800e084 <pbuf_free>
      }
      arp_table[i].q = p;
 8015eda:	7c7a      	ldrb	r2, [r7, #17]
 8015edc:	490d      	ldr	r1, [pc, #52]	; (8015f14 <etharp_query+0x268>)
 8015ede:	4613      	mov	r3, r2
 8015ee0:	005b      	lsls	r3, r3, #1
 8015ee2:	4413      	add	r3, r2
 8015ee4:	00db      	lsls	r3, r3, #3
 8015ee6:	440b      	add	r3, r1
 8015ee8:	69fa      	ldr	r2, [r7, #28]
 8015eea:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8015eec:	2300      	movs	r3, #0
 8015eee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8015ef2:	e002      	b.n	8015efa <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8015ef4:	23ff      	movs	r3, #255	; 0xff
 8015ef6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8015efa:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8015efe:	4618      	mov	r0, r3
 8015f00:	3728      	adds	r7, #40	; 0x28
 8015f02:	46bd      	mov	sp, r7
 8015f04:	bd80      	pop	{r7, pc}
 8015f06:	bf00      	nop
 8015f08:	0801bc0c 	.word	0x0801bc0c
 8015f0c:	0801bdb8 	.word	0x0801bdb8
 8015f10:	0801bc84 	.word	0x0801bc84
 8015f14:	20006888 	.word	0x20006888
 8015f18:	0801bdc8 	.word	0x0801bdc8
 8015f1c:	0801bdac 	.word	0x0801bdac
 8015f20:	20006978 	.word	0x20006978
 8015f24:	0801bdf0 	.word	0x0801bdf0

08015f28 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8015f28:	b580      	push	{r7, lr}
 8015f2a:	b08a      	sub	sp, #40	; 0x28
 8015f2c:	af02      	add	r7, sp, #8
 8015f2e:	60f8      	str	r0, [r7, #12]
 8015f30:	60b9      	str	r1, [r7, #8]
 8015f32:	607a      	str	r2, [r7, #4]
 8015f34:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8015f36:	2300      	movs	r3, #0
 8015f38:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8015f3a:	68fb      	ldr	r3, [r7, #12]
 8015f3c:	2b00      	cmp	r3, #0
 8015f3e:	d106      	bne.n	8015f4e <etharp_raw+0x26>
 8015f40:	4b3a      	ldr	r3, [pc, #232]	; (801602c <etharp_raw+0x104>)
 8015f42:	f240 4257 	movw	r2, #1111	; 0x457
 8015f46:	493a      	ldr	r1, [pc, #232]	; (8016030 <etharp_raw+0x108>)
 8015f48:	483a      	ldr	r0, [pc, #232]	; (8016034 <etharp_raw+0x10c>)
 8015f4a:	f001 fff3 	bl	8017f34 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8015f4e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8015f52:	211c      	movs	r1, #28
 8015f54:	200e      	movs	r0, #14
 8015f56:	f7f7 fdb1 	bl	800dabc <pbuf_alloc>
 8015f5a:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8015f5c:	69bb      	ldr	r3, [r7, #24]
 8015f5e:	2b00      	cmp	r3, #0
 8015f60:	d102      	bne.n	8015f68 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8015f62:	f04f 33ff 	mov.w	r3, #4294967295
 8015f66:	e05d      	b.n	8016024 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8015f68:	69bb      	ldr	r3, [r7, #24]
 8015f6a:	895b      	ldrh	r3, [r3, #10]
 8015f6c:	2b1b      	cmp	r3, #27
 8015f6e:	d806      	bhi.n	8015f7e <etharp_raw+0x56>
 8015f70:	4b2e      	ldr	r3, [pc, #184]	; (801602c <etharp_raw+0x104>)
 8015f72:	f240 4262 	movw	r2, #1122	; 0x462
 8015f76:	4930      	ldr	r1, [pc, #192]	; (8016038 <etharp_raw+0x110>)
 8015f78:	482e      	ldr	r0, [pc, #184]	; (8016034 <etharp_raw+0x10c>)
 8015f7a:	f001 ffdb 	bl	8017f34 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8015f7e:	69bb      	ldr	r3, [r7, #24]
 8015f80:	685b      	ldr	r3, [r3, #4]
 8015f82:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8015f84:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8015f86:	4618      	mov	r0, r3
 8015f88:	f7f6 fd34 	bl	800c9f4 <lwip_htons>
 8015f8c:	4603      	mov	r3, r0
 8015f8e:	461a      	mov	r2, r3
 8015f90:	697b      	ldr	r3, [r7, #20]
 8015f92:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8015f94:	68fb      	ldr	r3, [r7, #12]
 8015f96:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8015f9a:	2b06      	cmp	r3, #6
 8015f9c:	d006      	beq.n	8015fac <etharp_raw+0x84>
 8015f9e:	4b23      	ldr	r3, [pc, #140]	; (801602c <etharp_raw+0x104>)
 8015fa0:	f240 4269 	movw	r2, #1129	; 0x469
 8015fa4:	4925      	ldr	r1, [pc, #148]	; (801603c <etharp_raw+0x114>)
 8015fa6:	4823      	ldr	r0, [pc, #140]	; (8016034 <etharp_raw+0x10c>)
 8015fa8:	f001 ffc4 	bl	8017f34 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8015fac:	697b      	ldr	r3, [r7, #20]
 8015fae:	3308      	adds	r3, #8
 8015fb0:	2206      	movs	r2, #6
 8015fb2:	6839      	ldr	r1, [r7, #0]
 8015fb4:	4618      	mov	r0, r3
 8015fb6:	f001 fefd 	bl	8017db4 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8015fba:	697b      	ldr	r3, [r7, #20]
 8015fbc:	3312      	adds	r3, #18
 8015fbe:	2206      	movs	r2, #6
 8015fc0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8015fc2:	4618      	mov	r0, r3
 8015fc4:	f001 fef6 	bl	8017db4 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8015fc8:	697b      	ldr	r3, [r7, #20]
 8015fca:	330e      	adds	r3, #14
 8015fcc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015fce:	6812      	ldr	r2, [r2, #0]
 8015fd0:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8015fd2:	697b      	ldr	r3, [r7, #20]
 8015fd4:	3318      	adds	r3, #24
 8015fd6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015fd8:	6812      	ldr	r2, [r2, #0]
 8015fda:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8015fdc:	697b      	ldr	r3, [r7, #20]
 8015fde:	2200      	movs	r2, #0
 8015fe0:	701a      	strb	r2, [r3, #0]
 8015fe2:	2200      	movs	r2, #0
 8015fe4:	f042 0201 	orr.w	r2, r2, #1
 8015fe8:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8015fea:	697b      	ldr	r3, [r7, #20]
 8015fec:	2200      	movs	r2, #0
 8015fee:	f042 0208 	orr.w	r2, r2, #8
 8015ff2:	709a      	strb	r2, [r3, #2]
 8015ff4:	2200      	movs	r2, #0
 8015ff6:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8015ff8:	697b      	ldr	r3, [r7, #20]
 8015ffa:	2206      	movs	r2, #6
 8015ffc:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8015ffe:	697b      	ldr	r3, [r7, #20]
 8016000:	2204      	movs	r2, #4
 8016002:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8016004:	f640 0306 	movw	r3, #2054	; 0x806
 8016008:	9300      	str	r3, [sp, #0]
 801600a:	687b      	ldr	r3, [r7, #4]
 801600c:	68ba      	ldr	r2, [r7, #8]
 801600e:	69b9      	ldr	r1, [r7, #24]
 8016010:	68f8      	ldr	r0, [r7, #12]
 8016012:	f001 fb75 	bl	8017700 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8016016:	69b8      	ldr	r0, [r7, #24]
 8016018:	f7f8 f834 	bl	800e084 <pbuf_free>
  p = NULL;
 801601c:	2300      	movs	r3, #0
 801601e:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8016020:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8016024:	4618      	mov	r0, r3
 8016026:	3720      	adds	r7, #32
 8016028:	46bd      	mov	sp, r7
 801602a:	bd80      	pop	{r7, pc}
 801602c:	0801bc0c 	.word	0x0801bc0c
 8016030:	0801bd5c 	.word	0x0801bd5c
 8016034:	0801bc84 	.word	0x0801bc84
 8016038:	0801be0c 	.word	0x0801be0c
 801603c:	0801be40 	.word	0x0801be40

08016040 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8016040:	b580      	push	{r7, lr}
 8016042:	b088      	sub	sp, #32
 8016044:	af04      	add	r7, sp, #16
 8016046:	60f8      	str	r0, [r7, #12]
 8016048:	60b9      	str	r1, [r7, #8]
 801604a:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801604c:	68fb      	ldr	r3, [r7, #12]
 801604e:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8016052:	68fb      	ldr	r3, [r7, #12]
 8016054:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8016058:	68fb      	ldr	r3, [r7, #12]
 801605a:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801605c:	2201      	movs	r2, #1
 801605e:	9203      	str	r2, [sp, #12]
 8016060:	68ba      	ldr	r2, [r7, #8]
 8016062:	9202      	str	r2, [sp, #8]
 8016064:	4a06      	ldr	r2, [pc, #24]	; (8016080 <etharp_request_dst+0x40>)
 8016066:	9201      	str	r2, [sp, #4]
 8016068:	9300      	str	r3, [sp, #0]
 801606a:	4603      	mov	r3, r0
 801606c:	687a      	ldr	r2, [r7, #4]
 801606e:	68f8      	ldr	r0, [r7, #12]
 8016070:	f7ff ff5a 	bl	8015f28 <etharp_raw>
 8016074:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8016076:	4618      	mov	r0, r3
 8016078:	3710      	adds	r7, #16
 801607a:	46bd      	mov	sp, r7
 801607c:	bd80      	pop	{r7, pc}
 801607e:	bf00      	nop
 8016080:	0801c410 	.word	0x0801c410

08016084 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8016084:	b580      	push	{r7, lr}
 8016086:	b082      	sub	sp, #8
 8016088:	af00      	add	r7, sp, #0
 801608a:	6078      	str	r0, [r7, #4]
 801608c:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801608e:	4a05      	ldr	r2, [pc, #20]	; (80160a4 <etharp_request+0x20>)
 8016090:	6839      	ldr	r1, [r7, #0]
 8016092:	6878      	ldr	r0, [r7, #4]
 8016094:	f7ff ffd4 	bl	8016040 <etharp_request_dst>
 8016098:	4603      	mov	r3, r0
}
 801609a:	4618      	mov	r0, r3
 801609c:	3708      	adds	r7, #8
 801609e:	46bd      	mov	sp, r7
 80160a0:	bd80      	pop	{r7, pc}
 80160a2:	bf00      	nop
 80160a4:	0801c408 	.word	0x0801c408

080160a8 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 80160a8:	b580      	push	{r7, lr}
 80160aa:	b08e      	sub	sp, #56	; 0x38
 80160ac:	af04      	add	r7, sp, #16
 80160ae:	6078      	str	r0, [r7, #4]
 80160b0:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 80160b2:	4b79      	ldr	r3, [pc, #484]	; (8016298 <icmp_input+0x1f0>)
 80160b4:	689b      	ldr	r3, [r3, #8]
 80160b6:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 80160b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80160ba:	781b      	ldrb	r3, [r3, #0]
 80160bc:	f003 030f 	and.w	r3, r3, #15
 80160c0:	b2db      	uxtb	r3, r3
 80160c2:	009b      	lsls	r3, r3, #2
 80160c4:	b2db      	uxtb	r3, r3
 80160c6:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 80160c8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80160ca:	2b13      	cmp	r3, #19
 80160cc:	f240 80cd 	bls.w	801626a <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 80160d0:	687b      	ldr	r3, [r7, #4]
 80160d2:	895b      	ldrh	r3, [r3, #10]
 80160d4:	2b03      	cmp	r3, #3
 80160d6:	f240 80ca 	bls.w	801626e <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 80160da:	687b      	ldr	r3, [r7, #4]
 80160dc:	685b      	ldr	r3, [r3, #4]
 80160de:	781b      	ldrb	r3, [r3, #0]
 80160e0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 80160e4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80160e8:	2b00      	cmp	r3, #0
 80160ea:	f000 80b7 	beq.w	801625c <icmp_input+0x1b4>
 80160ee:	2b08      	cmp	r3, #8
 80160f0:	f040 80b7 	bne.w	8016262 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 80160f4:	4b69      	ldr	r3, [pc, #420]	; (801629c <icmp_input+0x1f4>)
 80160f6:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80160f8:	4b67      	ldr	r3, [pc, #412]	; (8016298 <icmp_input+0x1f0>)
 80160fa:	695b      	ldr	r3, [r3, #20]
 80160fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8016100:	2be0      	cmp	r3, #224	; 0xe0
 8016102:	f000 80bb 	beq.w	801627c <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8016106:	4b64      	ldr	r3, [pc, #400]	; (8016298 <icmp_input+0x1f0>)
 8016108:	695b      	ldr	r3, [r3, #20]
 801610a:	4a63      	ldr	r2, [pc, #396]	; (8016298 <icmp_input+0x1f0>)
 801610c:	6812      	ldr	r2, [r2, #0]
 801610e:	4611      	mov	r1, r2
 8016110:	4618      	mov	r0, r3
 8016112:	f000 fbed 	bl	80168f0 <ip4_addr_isbroadcast_u32>
 8016116:	4603      	mov	r3, r0
 8016118:	2b00      	cmp	r3, #0
 801611a:	f040 80b1 	bne.w	8016280 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801611e:	687b      	ldr	r3, [r7, #4]
 8016120:	891b      	ldrh	r3, [r3, #8]
 8016122:	2b07      	cmp	r3, #7
 8016124:	f240 80a5 	bls.w	8016272 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8016128:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801612a:	330e      	adds	r3, #14
 801612c:	4619      	mov	r1, r3
 801612e:	6878      	ldr	r0, [r7, #4]
 8016130:	f7f7 ff12 	bl	800df58 <pbuf_add_header>
 8016134:	4603      	mov	r3, r0
 8016136:	2b00      	cmp	r3, #0
 8016138:	d04b      	beq.n	80161d2 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801613a:	687b      	ldr	r3, [r7, #4]
 801613c:	891a      	ldrh	r2, [r3, #8]
 801613e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016140:	4413      	add	r3, r2
 8016142:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8016144:	687b      	ldr	r3, [r7, #4]
 8016146:	891b      	ldrh	r3, [r3, #8]
 8016148:	8b7a      	ldrh	r2, [r7, #26]
 801614a:	429a      	cmp	r2, r3
 801614c:	f0c0 809a 	bcc.w	8016284 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8016150:	8b7b      	ldrh	r3, [r7, #26]
 8016152:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016156:	4619      	mov	r1, r3
 8016158:	200e      	movs	r0, #14
 801615a:	f7f7 fcaf 	bl	800dabc <pbuf_alloc>
 801615e:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8016160:	697b      	ldr	r3, [r7, #20]
 8016162:	2b00      	cmp	r3, #0
 8016164:	f000 8090 	beq.w	8016288 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8016168:	697b      	ldr	r3, [r7, #20]
 801616a:	895b      	ldrh	r3, [r3, #10]
 801616c:	461a      	mov	r2, r3
 801616e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016170:	3308      	adds	r3, #8
 8016172:	429a      	cmp	r2, r3
 8016174:	d203      	bcs.n	801617e <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8016176:	6978      	ldr	r0, [r7, #20]
 8016178:	f7f7 ff84 	bl	800e084 <pbuf_free>
          goto icmperr;
 801617c:	e085      	b.n	801628a <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801617e:	697b      	ldr	r3, [r7, #20]
 8016180:	685b      	ldr	r3, [r3, #4]
 8016182:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8016184:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8016186:	4618      	mov	r0, r3
 8016188:	f001 fe14 	bl	8017db4 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801618c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801618e:	4619      	mov	r1, r3
 8016190:	6978      	ldr	r0, [r7, #20]
 8016192:	f7f7 fef1 	bl	800df78 <pbuf_remove_header>
 8016196:	4603      	mov	r3, r0
 8016198:	2b00      	cmp	r3, #0
 801619a:	d009      	beq.n	80161b0 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801619c:	4b40      	ldr	r3, [pc, #256]	; (80162a0 <icmp_input+0x1f8>)
 801619e:	22b6      	movs	r2, #182	; 0xb6
 80161a0:	4940      	ldr	r1, [pc, #256]	; (80162a4 <icmp_input+0x1fc>)
 80161a2:	4841      	ldr	r0, [pc, #260]	; (80162a8 <icmp_input+0x200>)
 80161a4:	f001 fec6 	bl	8017f34 <iprintf>
          pbuf_free(r);
 80161a8:	6978      	ldr	r0, [r7, #20]
 80161aa:	f7f7 ff6b 	bl	800e084 <pbuf_free>
          goto icmperr;
 80161ae:	e06c      	b.n	801628a <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 80161b0:	6879      	ldr	r1, [r7, #4]
 80161b2:	6978      	ldr	r0, [r7, #20]
 80161b4:	f7f8 f89a 	bl	800e2ec <pbuf_copy>
 80161b8:	4603      	mov	r3, r0
 80161ba:	2b00      	cmp	r3, #0
 80161bc:	d003      	beq.n	80161c6 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 80161be:	6978      	ldr	r0, [r7, #20]
 80161c0:	f7f7 ff60 	bl	800e084 <pbuf_free>
          goto icmperr;
 80161c4:	e061      	b.n	801628a <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 80161c6:	6878      	ldr	r0, [r7, #4]
 80161c8:	f7f7 ff5c 	bl	800e084 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 80161cc:	697b      	ldr	r3, [r7, #20]
 80161ce:	607b      	str	r3, [r7, #4]
 80161d0:	e00f      	b.n	80161f2 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80161d2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80161d4:	330e      	adds	r3, #14
 80161d6:	4619      	mov	r1, r3
 80161d8:	6878      	ldr	r0, [r7, #4]
 80161da:	f7f7 fecd 	bl	800df78 <pbuf_remove_header>
 80161de:	4603      	mov	r3, r0
 80161e0:	2b00      	cmp	r3, #0
 80161e2:	d006      	beq.n	80161f2 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 80161e4:	4b2e      	ldr	r3, [pc, #184]	; (80162a0 <icmp_input+0x1f8>)
 80161e6:	22c7      	movs	r2, #199	; 0xc7
 80161e8:	4930      	ldr	r1, [pc, #192]	; (80162ac <icmp_input+0x204>)
 80161ea:	482f      	ldr	r0, [pc, #188]	; (80162a8 <icmp_input+0x200>)
 80161ec:	f001 fea2 	bl	8017f34 <iprintf>
          goto icmperr;
 80161f0:	e04b      	b.n	801628a <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 80161f2:	687b      	ldr	r3, [r7, #4]
 80161f4:	685b      	ldr	r3, [r3, #4]
 80161f6:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 80161f8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80161fa:	4619      	mov	r1, r3
 80161fc:	6878      	ldr	r0, [r7, #4]
 80161fe:	f7f7 feab 	bl	800df58 <pbuf_add_header>
 8016202:	4603      	mov	r3, r0
 8016204:	2b00      	cmp	r3, #0
 8016206:	d12b      	bne.n	8016260 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8016208:	687b      	ldr	r3, [r7, #4]
 801620a:	685b      	ldr	r3, [r3, #4]
 801620c:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801620e:	69fb      	ldr	r3, [r7, #28]
 8016210:	681a      	ldr	r2, [r3, #0]
 8016212:	68fb      	ldr	r3, [r7, #12]
 8016214:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8016216:	4b20      	ldr	r3, [pc, #128]	; (8016298 <icmp_input+0x1f0>)
 8016218:	691a      	ldr	r2, [r3, #16]
 801621a:	68fb      	ldr	r3, [r7, #12]
 801621c:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801621e:	693b      	ldr	r3, [r7, #16]
 8016220:	2200      	movs	r2, #0
 8016222:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8016224:	693b      	ldr	r3, [r7, #16]
 8016226:	2200      	movs	r2, #0
 8016228:	709a      	strb	r2, [r3, #2]
 801622a:	2200      	movs	r2, #0
 801622c:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801622e:	68fb      	ldr	r3, [r7, #12]
 8016230:	22ff      	movs	r2, #255	; 0xff
 8016232:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8016234:	68fb      	ldr	r3, [r7, #12]
 8016236:	2200      	movs	r2, #0
 8016238:	729a      	strb	r2, [r3, #10]
 801623a:	2200      	movs	r2, #0
 801623c:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801623e:	683b      	ldr	r3, [r7, #0]
 8016240:	9302      	str	r3, [sp, #8]
 8016242:	2301      	movs	r3, #1
 8016244:	9301      	str	r3, [sp, #4]
 8016246:	2300      	movs	r3, #0
 8016248:	9300      	str	r3, [sp, #0]
 801624a:	23ff      	movs	r3, #255	; 0xff
 801624c:	2200      	movs	r2, #0
 801624e:	69f9      	ldr	r1, [r7, #28]
 8016250:	6878      	ldr	r0, [r7, #4]
 8016252:	f000 fa75 	bl	8016740 <ip4_output_if>
 8016256:	4603      	mov	r3, r0
 8016258:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801625a:	e001      	b.n	8016260 <icmp_input+0x1b8>
      break;
 801625c:	bf00      	nop
 801625e:	e000      	b.n	8016262 <icmp_input+0x1ba>
      break;
 8016260:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8016262:	6878      	ldr	r0, [r7, #4]
 8016264:	f7f7 ff0e 	bl	800e084 <pbuf_free>
  return;
 8016268:	e013      	b.n	8016292 <icmp_input+0x1ea>
    goto lenerr;
 801626a:	bf00      	nop
 801626c:	e002      	b.n	8016274 <icmp_input+0x1cc>
    goto lenerr;
 801626e:	bf00      	nop
 8016270:	e000      	b.n	8016274 <icmp_input+0x1cc>
        goto lenerr;
 8016272:	bf00      	nop
lenerr:
  pbuf_free(p);
 8016274:	6878      	ldr	r0, [r7, #4]
 8016276:	f7f7 ff05 	bl	800e084 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801627a:	e00a      	b.n	8016292 <icmp_input+0x1ea>
        goto icmperr;
 801627c:	bf00      	nop
 801627e:	e004      	b.n	801628a <icmp_input+0x1e2>
        goto icmperr;
 8016280:	bf00      	nop
 8016282:	e002      	b.n	801628a <icmp_input+0x1e2>
          goto icmperr;
 8016284:	bf00      	nop
 8016286:	e000      	b.n	801628a <icmp_input+0x1e2>
          goto icmperr;
 8016288:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801628a:	6878      	ldr	r0, [r7, #4]
 801628c:	f7f7 fefa 	bl	800e084 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8016290:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8016292:	3728      	adds	r7, #40	; 0x28
 8016294:	46bd      	mov	sp, r7
 8016296:	bd80      	pop	{r7, pc}
 8016298:	2000a070 	.word	0x2000a070
 801629c:	2000a084 	.word	0x2000a084
 80162a0:	0801be84 	.word	0x0801be84
 80162a4:	0801bebc 	.word	0x0801bebc
 80162a8:	0801bef4 	.word	0x0801bef4
 80162ac:	0801bf1c 	.word	0x0801bf1c

080162b0 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 80162b0:	b580      	push	{r7, lr}
 80162b2:	b082      	sub	sp, #8
 80162b4:	af00      	add	r7, sp, #0
 80162b6:	6078      	str	r0, [r7, #4]
 80162b8:	460b      	mov	r3, r1
 80162ba:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 80162bc:	78fb      	ldrb	r3, [r7, #3]
 80162be:	461a      	mov	r2, r3
 80162c0:	2103      	movs	r1, #3
 80162c2:	6878      	ldr	r0, [r7, #4]
 80162c4:	f000 f814 	bl	80162f0 <icmp_send_response>
}
 80162c8:	bf00      	nop
 80162ca:	3708      	adds	r7, #8
 80162cc:	46bd      	mov	sp, r7
 80162ce:	bd80      	pop	{r7, pc}

080162d0 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 80162d0:	b580      	push	{r7, lr}
 80162d2:	b082      	sub	sp, #8
 80162d4:	af00      	add	r7, sp, #0
 80162d6:	6078      	str	r0, [r7, #4]
 80162d8:	460b      	mov	r3, r1
 80162da:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 80162dc:	78fb      	ldrb	r3, [r7, #3]
 80162de:	461a      	mov	r2, r3
 80162e0:	210b      	movs	r1, #11
 80162e2:	6878      	ldr	r0, [r7, #4]
 80162e4:	f000 f804 	bl	80162f0 <icmp_send_response>
}
 80162e8:	bf00      	nop
 80162ea:	3708      	adds	r7, #8
 80162ec:	46bd      	mov	sp, r7
 80162ee:	bd80      	pop	{r7, pc}

080162f0 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 80162f0:	b580      	push	{r7, lr}
 80162f2:	b08c      	sub	sp, #48	; 0x30
 80162f4:	af04      	add	r7, sp, #16
 80162f6:	6078      	str	r0, [r7, #4]
 80162f8:	460b      	mov	r3, r1
 80162fa:	70fb      	strb	r3, [r7, #3]
 80162fc:	4613      	mov	r3, r2
 80162fe:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8016300:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016304:	2124      	movs	r1, #36	; 0x24
 8016306:	2022      	movs	r0, #34	; 0x22
 8016308:	f7f7 fbd8 	bl	800dabc <pbuf_alloc>
 801630c:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801630e:	69fb      	ldr	r3, [r7, #28]
 8016310:	2b00      	cmp	r3, #0
 8016312:	d04c      	beq.n	80163ae <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8016314:	69fb      	ldr	r3, [r7, #28]
 8016316:	895b      	ldrh	r3, [r3, #10]
 8016318:	2b23      	cmp	r3, #35	; 0x23
 801631a:	d806      	bhi.n	801632a <icmp_send_response+0x3a>
 801631c:	4b26      	ldr	r3, [pc, #152]	; (80163b8 <icmp_send_response+0xc8>)
 801631e:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8016322:	4926      	ldr	r1, [pc, #152]	; (80163bc <icmp_send_response+0xcc>)
 8016324:	4826      	ldr	r0, [pc, #152]	; (80163c0 <icmp_send_response+0xd0>)
 8016326:	f001 fe05 	bl	8017f34 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801632a:	687b      	ldr	r3, [r7, #4]
 801632c:	685b      	ldr	r3, [r3, #4]
 801632e:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8016330:	69fb      	ldr	r3, [r7, #28]
 8016332:	685b      	ldr	r3, [r3, #4]
 8016334:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8016336:	697b      	ldr	r3, [r7, #20]
 8016338:	78fa      	ldrb	r2, [r7, #3]
 801633a:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801633c:	697b      	ldr	r3, [r7, #20]
 801633e:	78ba      	ldrb	r2, [r7, #2]
 8016340:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8016342:	697b      	ldr	r3, [r7, #20]
 8016344:	2200      	movs	r2, #0
 8016346:	711a      	strb	r2, [r3, #4]
 8016348:	2200      	movs	r2, #0
 801634a:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801634c:	697b      	ldr	r3, [r7, #20]
 801634e:	2200      	movs	r2, #0
 8016350:	719a      	strb	r2, [r3, #6]
 8016352:	2200      	movs	r2, #0
 8016354:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8016356:	69fb      	ldr	r3, [r7, #28]
 8016358:	685b      	ldr	r3, [r3, #4]
 801635a:	f103 0008 	add.w	r0, r3, #8
 801635e:	687b      	ldr	r3, [r7, #4]
 8016360:	685b      	ldr	r3, [r3, #4]
 8016362:	221c      	movs	r2, #28
 8016364:	4619      	mov	r1, r3
 8016366:	f001 fd25 	bl	8017db4 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801636a:	69bb      	ldr	r3, [r7, #24]
 801636c:	68db      	ldr	r3, [r3, #12]
 801636e:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8016370:	f107 030c 	add.w	r3, r7, #12
 8016374:	4618      	mov	r0, r3
 8016376:	f000 f825 	bl	80163c4 <ip4_route>
 801637a:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801637c:	693b      	ldr	r3, [r7, #16]
 801637e:	2b00      	cmp	r3, #0
 8016380:	d011      	beq.n	80163a6 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8016382:	697b      	ldr	r3, [r7, #20]
 8016384:	2200      	movs	r2, #0
 8016386:	709a      	strb	r2, [r3, #2]
 8016388:	2200      	movs	r2, #0
 801638a:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801638c:	f107 020c 	add.w	r2, r7, #12
 8016390:	693b      	ldr	r3, [r7, #16]
 8016392:	9302      	str	r3, [sp, #8]
 8016394:	2301      	movs	r3, #1
 8016396:	9301      	str	r3, [sp, #4]
 8016398:	2300      	movs	r3, #0
 801639a:	9300      	str	r3, [sp, #0]
 801639c:	23ff      	movs	r3, #255	; 0xff
 801639e:	2100      	movs	r1, #0
 80163a0:	69f8      	ldr	r0, [r7, #28]
 80163a2:	f000 f9cd 	bl	8016740 <ip4_output_if>
  }
  pbuf_free(q);
 80163a6:	69f8      	ldr	r0, [r7, #28]
 80163a8:	f7f7 fe6c 	bl	800e084 <pbuf_free>
 80163ac:	e000      	b.n	80163b0 <icmp_send_response+0xc0>
    return;
 80163ae:	bf00      	nop
}
 80163b0:	3720      	adds	r7, #32
 80163b2:	46bd      	mov	sp, r7
 80163b4:	bd80      	pop	{r7, pc}
 80163b6:	bf00      	nop
 80163b8:	0801be84 	.word	0x0801be84
 80163bc:	0801bf50 	.word	0x0801bf50
 80163c0:	0801bef4 	.word	0x0801bef4

080163c4 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 80163c4:	b480      	push	{r7}
 80163c6:	b085      	sub	sp, #20
 80163c8:	af00      	add	r7, sp, #0
 80163ca:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 80163cc:	4b33      	ldr	r3, [pc, #204]	; (801649c <ip4_route+0xd8>)
 80163ce:	681b      	ldr	r3, [r3, #0]
 80163d0:	60fb      	str	r3, [r7, #12]
 80163d2:	e036      	b.n	8016442 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80163d4:	68fb      	ldr	r3, [r7, #12]
 80163d6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80163da:	f003 0301 	and.w	r3, r3, #1
 80163de:	b2db      	uxtb	r3, r3
 80163e0:	2b00      	cmp	r3, #0
 80163e2:	d02b      	beq.n	801643c <ip4_route+0x78>
 80163e4:	68fb      	ldr	r3, [r7, #12]
 80163e6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80163ea:	089b      	lsrs	r3, r3, #2
 80163ec:	f003 0301 	and.w	r3, r3, #1
 80163f0:	b2db      	uxtb	r3, r3
 80163f2:	2b00      	cmp	r3, #0
 80163f4:	d022      	beq.n	801643c <ip4_route+0x78>
 80163f6:	68fb      	ldr	r3, [r7, #12]
 80163f8:	3304      	adds	r3, #4
 80163fa:	681b      	ldr	r3, [r3, #0]
 80163fc:	2b00      	cmp	r3, #0
 80163fe:	d01d      	beq.n	801643c <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8016400:	687b      	ldr	r3, [r7, #4]
 8016402:	681a      	ldr	r2, [r3, #0]
 8016404:	68fb      	ldr	r3, [r7, #12]
 8016406:	3304      	adds	r3, #4
 8016408:	681b      	ldr	r3, [r3, #0]
 801640a:	405a      	eors	r2, r3
 801640c:	68fb      	ldr	r3, [r7, #12]
 801640e:	3308      	adds	r3, #8
 8016410:	681b      	ldr	r3, [r3, #0]
 8016412:	4013      	ands	r3, r2
 8016414:	2b00      	cmp	r3, #0
 8016416:	d101      	bne.n	801641c <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8016418:	68fb      	ldr	r3, [r7, #12]
 801641a:	e038      	b.n	801648e <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801641c:	68fb      	ldr	r3, [r7, #12]
 801641e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8016422:	f003 0302 	and.w	r3, r3, #2
 8016426:	2b00      	cmp	r3, #0
 8016428:	d108      	bne.n	801643c <ip4_route+0x78>
 801642a:	687b      	ldr	r3, [r7, #4]
 801642c:	681a      	ldr	r2, [r3, #0]
 801642e:	68fb      	ldr	r3, [r7, #12]
 8016430:	330c      	adds	r3, #12
 8016432:	681b      	ldr	r3, [r3, #0]
 8016434:	429a      	cmp	r2, r3
 8016436:	d101      	bne.n	801643c <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8016438:	68fb      	ldr	r3, [r7, #12]
 801643a:	e028      	b.n	801648e <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801643c:	68fb      	ldr	r3, [r7, #12]
 801643e:	681b      	ldr	r3, [r3, #0]
 8016440:	60fb      	str	r3, [r7, #12]
 8016442:	68fb      	ldr	r3, [r7, #12]
 8016444:	2b00      	cmp	r3, #0
 8016446:	d1c5      	bne.n	80163d4 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8016448:	4b15      	ldr	r3, [pc, #84]	; (80164a0 <ip4_route+0xdc>)
 801644a:	681b      	ldr	r3, [r3, #0]
 801644c:	2b00      	cmp	r3, #0
 801644e:	d01a      	beq.n	8016486 <ip4_route+0xc2>
 8016450:	4b13      	ldr	r3, [pc, #76]	; (80164a0 <ip4_route+0xdc>)
 8016452:	681b      	ldr	r3, [r3, #0]
 8016454:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8016458:	f003 0301 	and.w	r3, r3, #1
 801645c:	2b00      	cmp	r3, #0
 801645e:	d012      	beq.n	8016486 <ip4_route+0xc2>
 8016460:	4b0f      	ldr	r3, [pc, #60]	; (80164a0 <ip4_route+0xdc>)
 8016462:	681b      	ldr	r3, [r3, #0]
 8016464:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8016468:	f003 0304 	and.w	r3, r3, #4
 801646c:	2b00      	cmp	r3, #0
 801646e:	d00a      	beq.n	8016486 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8016470:	4b0b      	ldr	r3, [pc, #44]	; (80164a0 <ip4_route+0xdc>)
 8016472:	681b      	ldr	r3, [r3, #0]
 8016474:	3304      	adds	r3, #4
 8016476:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8016478:	2b00      	cmp	r3, #0
 801647a:	d004      	beq.n	8016486 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801647c:	687b      	ldr	r3, [r7, #4]
 801647e:	681b      	ldr	r3, [r3, #0]
 8016480:	b2db      	uxtb	r3, r3
 8016482:	2b7f      	cmp	r3, #127	; 0x7f
 8016484:	d101      	bne.n	801648a <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8016486:	2300      	movs	r3, #0
 8016488:	e001      	b.n	801648e <ip4_route+0xca>
  }

  return netif_default;
 801648a:	4b05      	ldr	r3, [pc, #20]	; (80164a0 <ip4_route+0xdc>)
 801648c:	681b      	ldr	r3, [r3, #0]
}
 801648e:	4618      	mov	r0, r3
 8016490:	3714      	adds	r7, #20
 8016492:	46bd      	mov	sp, r7
 8016494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016498:	4770      	bx	lr
 801649a:	bf00      	nop
 801649c:	2000d774 	.word	0x2000d774
 80164a0:	2000d778 	.word	0x2000d778

080164a4 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 80164a4:	b580      	push	{r7, lr}
 80164a6:	b082      	sub	sp, #8
 80164a8:	af00      	add	r7, sp, #0
 80164aa:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 80164ac:	687b      	ldr	r3, [r7, #4]
 80164ae:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80164b2:	f003 0301 	and.w	r3, r3, #1
 80164b6:	b2db      	uxtb	r3, r3
 80164b8:	2b00      	cmp	r3, #0
 80164ba:	d016      	beq.n	80164ea <ip4_input_accept+0x46>
 80164bc:	687b      	ldr	r3, [r7, #4]
 80164be:	3304      	adds	r3, #4
 80164c0:	681b      	ldr	r3, [r3, #0]
 80164c2:	2b00      	cmp	r3, #0
 80164c4:	d011      	beq.n	80164ea <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80164c6:	4b0b      	ldr	r3, [pc, #44]	; (80164f4 <ip4_input_accept+0x50>)
 80164c8:	695a      	ldr	r2, [r3, #20]
 80164ca:	687b      	ldr	r3, [r7, #4]
 80164cc:	3304      	adds	r3, #4
 80164ce:	681b      	ldr	r3, [r3, #0]
 80164d0:	429a      	cmp	r2, r3
 80164d2:	d008      	beq.n	80164e6 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 80164d4:	4b07      	ldr	r3, [pc, #28]	; (80164f4 <ip4_input_accept+0x50>)
 80164d6:	695b      	ldr	r3, [r3, #20]
 80164d8:	6879      	ldr	r1, [r7, #4]
 80164da:	4618      	mov	r0, r3
 80164dc:	f000 fa08 	bl	80168f0 <ip4_addr_isbroadcast_u32>
 80164e0:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80164e2:	2b00      	cmp	r3, #0
 80164e4:	d001      	beq.n	80164ea <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 80164e6:	2301      	movs	r3, #1
 80164e8:	e000      	b.n	80164ec <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 80164ea:	2300      	movs	r3, #0
}
 80164ec:	4618      	mov	r0, r3
 80164ee:	3708      	adds	r7, #8
 80164f0:	46bd      	mov	sp, r7
 80164f2:	bd80      	pop	{r7, pc}
 80164f4:	2000a070 	.word	0x2000a070

080164f8 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 80164f8:	b580      	push	{r7, lr}
 80164fa:	b086      	sub	sp, #24
 80164fc:	af00      	add	r7, sp, #0
 80164fe:	6078      	str	r0, [r7, #4]
 8016500:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8016502:	687b      	ldr	r3, [r7, #4]
 8016504:	685b      	ldr	r3, [r3, #4]
 8016506:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8016508:	697b      	ldr	r3, [r7, #20]
 801650a:	781b      	ldrb	r3, [r3, #0]
 801650c:	091b      	lsrs	r3, r3, #4
 801650e:	b2db      	uxtb	r3, r3
 8016510:	2b04      	cmp	r3, #4
 8016512:	d004      	beq.n	801651e <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8016514:	6878      	ldr	r0, [r7, #4]
 8016516:	f7f7 fdb5 	bl	800e084 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801651a:	2300      	movs	r3, #0
 801651c:	e107      	b.n	801672e <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801651e:	697b      	ldr	r3, [r7, #20]
 8016520:	781b      	ldrb	r3, [r3, #0]
 8016522:	f003 030f 	and.w	r3, r3, #15
 8016526:	b2db      	uxtb	r3, r3
 8016528:	009b      	lsls	r3, r3, #2
 801652a:	b2db      	uxtb	r3, r3
 801652c:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801652e:	697b      	ldr	r3, [r7, #20]
 8016530:	885b      	ldrh	r3, [r3, #2]
 8016532:	b29b      	uxth	r3, r3
 8016534:	4618      	mov	r0, r3
 8016536:	f7f6 fa5d 	bl	800c9f4 <lwip_htons>
 801653a:	4603      	mov	r3, r0
 801653c:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801653e:	687b      	ldr	r3, [r7, #4]
 8016540:	891b      	ldrh	r3, [r3, #8]
 8016542:	89ba      	ldrh	r2, [r7, #12]
 8016544:	429a      	cmp	r2, r3
 8016546:	d204      	bcs.n	8016552 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8016548:	89bb      	ldrh	r3, [r7, #12]
 801654a:	4619      	mov	r1, r3
 801654c:	6878      	ldr	r0, [r7, #4]
 801654e:	f7f7 fc13 	bl	800dd78 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8016552:	687b      	ldr	r3, [r7, #4]
 8016554:	895b      	ldrh	r3, [r3, #10]
 8016556:	89fa      	ldrh	r2, [r7, #14]
 8016558:	429a      	cmp	r2, r3
 801655a:	d807      	bhi.n	801656c <ip4_input+0x74>
 801655c:	687b      	ldr	r3, [r7, #4]
 801655e:	891b      	ldrh	r3, [r3, #8]
 8016560:	89ba      	ldrh	r2, [r7, #12]
 8016562:	429a      	cmp	r2, r3
 8016564:	d802      	bhi.n	801656c <ip4_input+0x74>
 8016566:	89fb      	ldrh	r3, [r7, #14]
 8016568:	2b13      	cmp	r3, #19
 801656a:	d804      	bhi.n	8016576 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801656c:	6878      	ldr	r0, [r7, #4]
 801656e:	f7f7 fd89 	bl	800e084 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8016572:	2300      	movs	r3, #0
 8016574:	e0db      	b.n	801672e <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8016576:	697b      	ldr	r3, [r7, #20]
 8016578:	691b      	ldr	r3, [r3, #16]
 801657a:	4a6f      	ldr	r2, [pc, #444]	; (8016738 <ip4_input+0x240>)
 801657c:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801657e:	697b      	ldr	r3, [r7, #20]
 8016580:	68db      	ldr	r3, [r3, #12]
 8016582:	4a6d      	ldr	r2, [pc, #436]	; (8016738 <ip4_input+0x240>)
 8016584:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8016586:	4b6c      	ldr	r3, [pc, #432]	; (8016738 <ip4_input+0x240>)
 8016588:	695b      	ldr	r3, [r3, #20]
 801658a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801658e:	2be0      	cmp	r3, #224	; 0xe0
 8016590:	d112      	bne.n	80165b8 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8016592:	683b      	ldr	r3, [r7, #0]
 8016594:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8016598:	f003 0301 	and.w	r3, r3, #1
 801659c:	b2db      	uxtb	r3, r3
 801659e:	2b00      	cmp	r3, #0
 80165a0:	d007      	beq.n	80165b2 <ip4_input+0xba>
 80165a2:	683b      	ldr	r3, [r7, #0]
 80165a4:	3304      	adds	r3, #4
 80165a6:	681b      	ldr	r3, [r3, #0]
 80165a8:	2b00      	cmp	r3, #0
 80165aa:	d002      	beq.n	80165b2 <ip4_input+0xba>
      netif = inp;
 80165ac:	683b      	ldr	r3, [r7, #0]
 80165ae:	613b      	str	r3, [r7, #16]
 80165b0:	e02a      	b.n	8016608 <ip4_input+0x110>
    } else {
      netif = NULL;
 80165b2:	2300      	movs	r3, #0
 80165b4:	613b      	str	r3, [r7, #16]
 80165b6:	e027      	b.n	8016608 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 80165b8:	6838      	ldr	r0, [r7, #0]
 80165ba:	f7ff ff73 	bl	80164a4 <ip4_input_accept>
 80165be:	4603      	mov	r3, r0
 80165c0:	2b00      	cmp	r3, #0
 80165c2:	d002      	beq.n	80165ca <ip4_input+0xd2>
      netif = inp;
 80165c4:	683b      	ldr	r3, [r7, #0]
 80165c6:	613b      	str	r3, [r7, #16]
 80165c8:	e01e      	b.n	8016608 <ip4_input+0x110>
    } else {
      netif = NULL;
 80165ca:	2300      	movs	r3, #0
 80165cc:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 80165ce:	4b5a      	ldr	r3, [pc, #360]	; (8016738 <ip4_input+0x240>)
 80165d0:	695b      	ldr	r3, [r3, #20]
 80165d2:	b2db      	uxtb	r3, r3
 80165d4:	2b7f      	cmp	r3, #127	; 0x7f
 80165d6:	d017      	beq.n	8016608 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 80165d8:	4b58      	ldr	r3, [pc, #352]	; (801673c <ip4_input+0x244>)
 80165da:	681b      	ldr	r3, [r3, #0]
 80165dc:	613b      	str	r3, [r7, #16]
 80165de:	e00e      	b.n	80165fe <ip4_input+0x106>
          if (netif == inp) {
 80165e0:	693a      	ldr	r2, [r7, #16]
 80165e2:	683b      	ldr	r3, [r7, #0]
 80165e4:	429a      	cmp	r2, r3
 80165e6:	d006      	beq.n	80165f6 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 80165e8:	6938      	ldr	r0, [r7, #16]
 80165ea:	f7ff ff5b 	bl	80164a4 <ip4_input_accept>
 80165ee:	4603      	mov	r3, r0
 80165f0:	2b00      	cmp	r3, #0
 80165f2:	d108      	bne.n	8016606 <ip4_input+0x10e>
 80165f4:	e000      	b.n	80165f8 <ip4_input+0x100>
            continue;
 80165f6:	bf00      	nop
        NETIF_FOREACH(netif) {
 80165f8:	693b      	ldr	r3, [r7, #16]
 80165fa:	681b      	ldr	r3, [r3, #0]
 80165fc:	613b      	str	r3, [r7, #16]
 80165fe:	693b      	ldr	r3, [r7, #16]
 8016600:	2b00      	cmp	r3, #0
 8016602:	d1ed      	bne.n	80165e0 <ip4_input+0xe8>
 8016604:	e000      	b.n	8016608 <ip4_input+0x110>
            break;
 8016606:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8016608:	4b4b      	ldr	r3, [pc, #300]	; (8016738 <ip4_input+0x240>)
 801660a:	691b      	ldr	r3, [r3, #16]
 801660c:	6839      	ldr	r1, [r7, #0]
 801660e:	4618      	mov	r0, r3
 8016610:	f000 f96e 	bl	80168f0 <ip4_addr_isbroadcast_u32>
 8016614:	4603      	mov	r3, r0
 8016616:	2b00      	cmp	r3, #0
 8016618:	d105      	bne.n	8016626 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801661a:	4b47      	ldr	r3, [pc, #284]	; (8016738 <ip4_input+0x240>)
 801661c:	691b      	ldr	r3, [r3, #16]
 801661e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8016622:	2be0      	cmp	r3, #224	; 0xe0
 8016624:	d104      	bne.n	8016630 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8016626:	6878      	ldr	r0, [r7, #4]
 8016628:	f7f7 fd2c 	bl	800e084 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801662c:	2300      	movs	r3, #0
 801662e:	e07e      	b.n	801672e <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8016630:	693b      	ldr	r3, [r7, #16]
 8016632:	2b00      	cmp	r3, #0
 8016634:	d104      	bne.n	8016640 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8016636:	6878      	ldr	r0, [r7, #4]
 8016638:	f7f7 fd24 	bl	800e084 <pbuf_free>
    return ERR_OK;
 801663c:	2300      	movs	r3, #0
 801663e:	e076      	b.n	801672e <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8016640:	697b      	ldr	r3, [r7, #20]
 8016642:	88db      	ldrh	r3, [r3, #6]
 8016644:	b29b      	uxth	r3, r3
 8016646:	461a      	mov	r2, r3
 8016648:	f64f 733f 	movw	r3, #65343	; 0xff3f
 801664c:	4013      	ands	r3, r2
 801664e:	2b00      	cmp	r3, #0
 8016650:	d00b      	beq.n	801666a <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8016652:	6878      	ldr	r0, [r7, #4]
 8016654:	f000 fc92 	bl	8016f7c <ip4_reass>
 8016658:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801665a:	687b      	ldr	r3, [r7, #4]
 801665c:	2b00      	cmp	r3, #0
 801665e:	d101      	bne.n	8016664 <ip4_input+0x16c>
      return ERR_OK;
 8016660:	2300      	movs	r3, #0
 8016662:	e064      	b.n	801672e <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8016664:	687b      	ldr	r3, [r7, #4]
 8016666:	685b      	ldr	r3, [r3, #4]
 8016668:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801666a:	4a33      	ldr	r2, [pc, #204]	; (8016738 <ip4_input+0x240>)
 801666c:	693b      	ldr	r3, [r7, #16]
 801666e:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8016670:	4a31      	ldr	r2, [pc, #196]	; (8016738 <ip4_input+0x240>)
 8016672:	683b      	ldr	r3, [r7, #0]
 8016674:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8016676:	4a30      	ldr	r2, [pc, #192]	; (8016738 <ip4_input+0x240>)
 8016678:	697b      	ldr	r3, [r7, #20]
 801667a:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801667c:	697b      	ldr	r3, [r7, #20]
 801667e:	781b      	ldrb	r3, [r3, #0]
 8016680:	f003 030f 	and.w	r3, r3, #15
 8016684:	b2db      	uxtb	r3, r3
 8016686:	009b      	lsls	r3, r3, #2
 8016688:	b2db      	uxtb	r3, r3
 801668a:	b29a      	uxth	r2, r3
 801668c:	4b2a      	ldr	r3, [pc, #168]	; (8016738 <ip4_input+0x240>)
 801668e:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8016690:	89fb      	ldrh	r3, [r7, #14]
 8016692:	4619      	mov	r1, r3
 8016694:	6878      	ldr	r0, [r7, #4]
 8016696:	f7f7 fc6f 	bl	800df78 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801669a:	697b      	ldr	r3, [r7, #20]
 801669c:	7a5b      	ldrb	r3, [r3, #9]
 801669e:	2b11      	cmp	r3, #17
 80166a0:	d006      	beq.n	80166b0 <ip4_input+0x1b8>
 80166a2:	2b11      	cmp	r3, #17
 80166a4:	dc13      	bgt.n	80166ce <ip4_input+0x1d6>
 80166a6:	2b01      	cmp	r3, #1
 80166a8:	d00c      	beq.n	80166c4 <ip4_input+0x1cc>
 80166aa:	2b06      	cmp	r3, #6
 80166ac:	d005      	beq.n	80166ba <ip4_input+0x1c2>
 80166ae:	e00e      	b.n	80166ce <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 80166b0:	6839      	ldr	r1, [r7, #0]
 80166b2:	6878      	ldr	r0, [r7, #4]
 80166b4:	f7fe f970 	bl	8014998 <udp_input>
        break;
 80166b8:	e026      	b.n	8016708 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 80166ba:	6839      	ldr	r1, [r7, #0]
 80166bc:	6878      	ldr	r0, [r7, #4]
 80166be:	f7f9 fd2d 	bl	801011c <tcp_input>
        break;
 80166c2:	e021      	b.n	8016708 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 80166c4:	6839      	ldr	r1, [r7, #0]
 80166c6:	6878      	ldr	r0, [r7, #4]
 80166c8:	f7ff fcee 	bl	80160a8 <icmp_input>
        break;
 80166cc:	e01c      	b.n	8016708 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80166ce:	4b1a      	ldr	r3, [pc, #104]	; (8016738 <ip4_input+0x240>)
 80166d0:	695b      	ldr	r3, [r3, #20]
 80166d2:	6939      	ldr	r1, [r7, #16]
 80166d4:	4618      	mov	r0, r3
 80166d6:	f000 f90b 	bl	80168f0 <ip4_addr_isbroadcast_u32>
 80166da:	4603      	mov	r3, r0
 80166dc:	2b00      	cmp	r3, #0
 80166de:	d10f      	bne.n	8016700 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80166e0:	4b15      	ldr	r3, [pc, #84]	; (8016738 <ip4_input+0x240>)
 80166e2:	695b      	ldr	r3, [r3, #20]
 80166e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80166e8:	2be0      	cmp	r3, #224	; 0xe0
 80166ea:	d009      	beq.n	8016700 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 80166ec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80166f0:	4619      	mov	r1, r3
 80166f2:	6878      	ldr	r0, [r7, #4]
 80166f4:	f7f7 fcb3 	bl	800e05e <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 80166f8:	2102      	movs	r1, #2
 80166fa:	6878      	ldr	r0, [r7, #4]
 80166fc:	f7ff fdd8 	bl	80162b0 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8016700:	6878      	ldr	r0, [r7, #4]
 8016702:	f7f7 fcbf 	bl	800e084 <pbuf_free>
        break;
 8016706:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8016708:	4b0b      	ldr	r3, [pc, #44]	; (8016738 <ip4_input+0x240>)
 801670a:	2200      	movs	r2, #0
 801670c:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801670e:	4b0a      	ldr	r3, [pc, #40]	; (8016738 <ip4_input+0x240>)
 8016710:	2200      	movs	r2, #0
 8016712:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8016714:	4b08      	ldr	r3, [pc, #32]	; (8016738 <ip4_input+0x240>)
 8016716:	2200      	movs	r2, #0
 8016718:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801671a:	4b07      	ldr	r3, [pc, #28]	; (8016738 <ip4_input+0x240>)
 801671c:	2200      	movs	r2, #0
 801671e:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8016720:	4b05      	ldr	r3, [pc, #20]	; (8016738 <ip4_input+0x240>)
 8016722:	2200      	movs	r2, #0
 8016724:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8016726:	4b04      	ldr	r3, [pc, #16]	; (8016738 <ip4_input+0x240>)
 8016728:	2200      	movs	r2, #0
 801672a:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801672c:	2300      	movs	r3, #0
}
 801672e:	4618      	mov	r0, r3
 8016730:	3718      	adds	r7, #24
 8016732:	46bd      	mov	sp, r7
 8016734:	bd80      	pop	{r7, pc}
 8016736:	bf00      	nop
 8016738:	2000a070 	.word	0x2000a070
 801673c:	2000d774 	.word	0x2000d774

08016740 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8016740:	b580      	push	{r7, lr}
 8016742:	b08a      	sub	sp, #40	; 0x28
 8016744:	af04      	add	r7, sp, #16
 8016746:	60f8      	str	r0, [r7, #12]
 8016748:	60b9      	str	r1, [r7, #8]
 801674a:	607a      	str	r2, [r7, #4]
 801674c:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801674e:	68bb      	ldr	r3, [r7, #8]
 8016750:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8016752:	687b      	ldr	r3, [r7, #4]
 8016754:	2b00      	cmp	r3, #0
 8016756:	d009      	beq.n	801676c <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8016758:	68bb      	ldr	r3, [r7, #8]
 801675a:	2b00      	cmp	r3, #0
 801675c:	d003      	beq.n	8016766 <ip4_output_if+0x26>
 801675e:	68bb      	ldr	r3, [r7, #8]
 8016760:	681b      	ldr	r3, [r3, #0]
 8016762:	2b00      	cmp	r3, #0
 8016764:	d102      	bne.n	801676c <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8016766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016768:	3304      	adds	r3, #4
 801676a:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801676c:	78fa      	ldrb	r2, [r7, #3]
 801676e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016770:	9302      	str	r3, [sp, #8]
 8016772:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8016776:	9301      	str	r3, [sp, #4]
 8016778:	f897 3020 	ldrb.w	r3, [r7, #32]
 801677c:	9300      	str	r3, [sp, #0]
 801677e:	4613      	mov	r3, r2
 8016780:	687a      	ldr	r2, [r7, #4]
 8016782:	6979      	ldr	r1, [r7, #20]
 8016784:	68f8      	ldr	r0, [r7, #12]
 8016786:	f000 f805 	bl	8016794 <ip4_output_if_src>
 801678a:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801678c:	4618      	mov	r0, r3
 801678e:	3718      	adds	r7, #24
 8016790:	46bd      	mov	sp, r7
 8016792:	bd80      	pop	{r7, pc}

08016794 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8016794:	b580      	push	{r7, lr}
 8016796:	b088      	sub	sp, #32
 8016798:	af00      	add	r7, sp, #0
 801679a:	60f8      	str	r0, [r7, #12]
 801679c:	60b9      	str	r1, [r7, #8]
 801679e:	607a      	str	r2, [r7, #4]
 80167a0:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 80167a2:	68fb      	ldr	r3, [r7, #12]
 80167a4:	7b9b      	ldrb	r3, [r3, #14]
 80167a6:	2b01      	cmp	r3, #1
 80167a8:	d006      	beq.n	80167b8 <ip4_output_if_src+0x24>
 80167aa:	4b4b      	ldr	r3, [pc, #300]	; (80168d8 <ip4_output_if_src+0x144>)
 80167ac:	f44f 7255 	mov.w	r2, #852	; 0x354
 80167b0:	494a      	ldr	r1, [pc, #296]	; (80168dc <ip4_output_if_src+0x148>)
 80167b2:	484b      	ldr	r0, [pc, #300]	; (80168e0 <ip4_output_if_src+0x14c>)
 80167b4:	f001 fbbe 	bl	8017f34 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 80167b8:	687b      	ldr	r3, [r7, #4]
 80167ba:	2b00      	cmp	r3, #0
 80167bc:	d060      	beq.n	8016880 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 80167be:	2314      	movs	r3, #20
 80167c0:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 80167c2:	2114      	movs	r1, #20
 80167c4:	68f8      	ldr	r0, [r7, #12]
 80167c6:	f7f7 fbc7 	bl	800df58 <pbuf_add_header>
 80167ca:	4603      	mov	r3, r0
 80167cc:	2b00      	cmp	r3, #0
 80167ce:	d002      	beq.n	80167d6 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 80167d0:	f06f 0301 	mvn.w	r3, #1
 80167d4:	e07c      	b.n	80168d0 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 80167d6:	68fb      	ldr	r3, [r7, #12]
 80167d8:	685b      	ldr	r3, [r3, #4]
 80167da:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 80167dc:	68fb      	ldr	r3, [r7, #12]
 80167de:	895b      	ldrh	r3, [r3, #10]
 80167e0:	2b13      	cmp	r3, #19
 80167e2:	d806      	bhi.n	80167f2 <ip4_output_if_src+0x5e>
 80167e4:	4b3c      	ldr	r3, [pc, #240]	; (80168d8 <ip4_output_if_src+0x144>)
 80167e6:	f44f 7262 	mov.w	r2, #904	; 0x388
 80167ea:	493e      	ldr	r1, [pc, #248]	; (80168e4 <ip4_output_if_src+0x150>)
 80167ec:	483c      	ldr	r0, [pc, #240]	; (80168e0 <ip4_output_if_src+0x14c>)
 80167ee:	f001 fba1 	bl	8017f34 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 80167f2:	69fb      	ldr	r3, [r7, #28]
 80167f4:	78fa      	ldrb	r2, [r7, #3]
 80167f6:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 80167f8:	69fb      	ldr	r3, [r7, #28]
 80167fa:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80167fe:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8016800:	687b      	ldr	r3, [r7, #4]
 8016802:	681a      	ldr	r2, [r3, #0]
 8016804:	69fb      	ldr	r3, [r7, #28]
 8016806:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8016808:	8b7b      	ldrh	r3, [r7, #26]
 801680a:	089b      	lsrs	r3, r3, #2
 801680c:	b29b      	uxth	r3, r3
 801680e:	b2db      	uxtb	r3, r3
 8016810:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016814:	b2da      	uxtb	r2, r3
 8016816:	69fb      	ldr	r3, [r7, #28]
 8016818:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801681a:	69fb      	ldr	r3, [r7, #28]
 801681c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8016820:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8016822:	68fb      	ldr	r3, [r7, #12]
 8016824:	891b      	ldrh	r3, [r3, #8]
 8016826:	4618      	mov	r0, r3
 8016828:	f7f6 f8e4 	bl	800c9f4 <lwip_htons>
 801682c:	4603      	mov	r3, r0
 801682e:	461a      	mov	r2, r3
 8016830:	69fb      	ldr	r3, [r7, #28]
 8016832:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8016834:	69fb      	ldr	r3, [r7, #28]
 8016836:	2200      	movs	r2, #0
 8016838:	719a      	strb	r2, [r3, #6]
 801683a:	2200      	movs	r2, #0
 801683c:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801683e:	4b2a      	ldr	r3, [pc, #168]	; (80168e8 <ip4_output_if_src+0x154>)
 8016840:	881b      	ldrh	r3, [r3, #0]
 8016842:	4618      	mov	r0, r3
 8016844:	f7f6 f8d6 	bl	800c9f4 <lwip_htons>
 8016848:	4603      	mov	r3, r0
 801684a:	461a      	mov	r2, r3
 801684c:	69fb      	ldr	r3, [r7, #28]
 801684e:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8016850:	4b25      	ldr	r3, [pc, #148]	; (80168e8 <ip4_output_if_src+0x154>)
 8016852:	881b      	ldrh	r3, [r3, #0]
 8016854:	3301      	adds	r3, #1
 8016856:	b29a      	uxth	r2, r3
 8016858:	4b23      	ldr	r3, [pc, #140]	; (80168e8 <ip4_output_if_src+0x154>)
 801685a:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801685c:	68bb      	ldr	r3, [r7, #8]
 801685e:	2b00      	cmp	r3, #0
 8016860:	d104      	bne.n	801686c <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8016862:	4b22      	ldr	r3, [pc, #136]	; (80168ec <ip4_output_if_src+0x158>)
 8016864:	681a      	ldr	r2, [r3, #0]
 8016866:	69fb      	ldr	r3, [r7, #28]
 8016868:	60da      	str	r2, [r3, #12]
 801686a:	e003      	b.n	8016874 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801686c:	68bb      	ldr	r3, [r7, #8]
 801686e:	681a      	ldr	r2, [r3, #0]
 8016870:	69fb      	ldr	r3, [r7, #28]
 8016872:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8016874:	69fb      	ldr	r3, [r7, #28]
 8016876:	2200      	movs	r2, #0
 8016878:	729a      	strb	r2, [r3, #10]
 801687a:	2200      	movs	r2, #0
 801687c:	72da      	strb	r2, [r3, #11]
 801687e:	e00f      	b.n	80168a0 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8016880:	68fb      	ldr	r3, [r7, #12]
 8016882:	895b      	ldrh	r3, [r3, #10]
 8016884:	2b13      	cmp	r3, #19
 8016886:	d802      	bhi.n	801688e <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8016888:	f06f 0301 	mvn.w	r3, #1
 801688c:	e020      	b.n	80168d0 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801688e:	68fb      	ldr	r3, [r7, #12]
 8016890:	685b      	ldr	r3, [r3, #4]
 8016892:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8016894:	69fb      	ldr	r3, [r7, #28]
 8016896:	691b      	ldr	r3, [r3, #16]
 8016898:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801689a:	f107 0314 	add.w	r3, r7, #20
 801689e:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 80168a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80168a2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80168a4:	2b00      	cmp	r3, #0
 80168a6:	d00c      	beq.n	80168c2 <ip4_output_if_src+0x12e>
 80168a8:	68fb      	ldr	r3, [r7, #12]
 80168aa:	891a      	ldrh	r2, [r3, #8]
 80168ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80168ae:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80168b0:	429a      	cmp	r2, r3
 80168b2:	d906      	bls.n	80168c2 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 80168b4:	687a      	ldr	r2, [r7, #4]
 80168b6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80168b8:	68f8      	ldr	r0, [r7, #12]
 80168ba:	f000 fd4d 	bl	8017358 <ip4_frag>
 80168be:	4603      	mov	r3, r0
 80168c0:	e006      	b.n	80168d0 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 80168c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80168c4:	695b      	ldr	r3, [r3, #20]
 80168c6:	687a      	ldr	r2, [r7, #4]
 80168c8:	68f9      	ldr	r1, [r7, #12]
 80168ca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80168cc:	4798      	blx	r3
 80168ce:	4603      	mov	r3, r0
}
 80168d0:	4618      	mov	r0, r3
 80168d2:	3720      	adds	r7, #32
 80168d4:	46bd      	mov	sp, r7
 80168d6:	bd80      	pop	{r7, pc}
 80168d8:	0801bf7c 	.word	0x0801bf7c
 80168dc:	0801bfb0 	.word	0x0801bfb0
 80168e0:	0801bfbc 	.word	0x0801bfbc
 80168e4:	0801bfe4 	.word	0x0801bfe4
 80168e8:	2000697a 	.word	0x2000697a
 80168ec:	0801c404 	.word	0x0801c404

080168f0 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 80168f0:	b480      	push	{r7}
 80168f2:	b085      	sub	sp, #20
 80168f4:	af00      	add	r7, sp, #0
 80168f6:	6078      	str	r0, [r7, #4]
 80168f8:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 80168fa:	687b      	ldr	r3, [r7, #4]
 80168fc:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 80168fe:	687b      	ldr	r3, [r7, #4]
 8016900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016904:	d002      	beq.n	801690c <ip4_addr_isbroadcast_u32+0x1c>
 8016906:	687b      	ldr	r3, [r7, #4]
 8016908:	2b00      	cmp	r3, #0
 801690a:	d101      	bne.n	8016910 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801690c:	2301      	movs	r3, #1
 801690e:	e02a      	b.n	8016966 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8016910:	683b      	ldr	r3, [r7, #0]
 8016912:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8016916:	f003 0302 	and.w	r3, r3, #2
 801691a:	2b00      	cmp	r3, #0
 801691c:	d101      	bne.n	8016922 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801691e:	2300      	movs	r3, #0
 8016920:	e021      	b.n	8016966 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8016922:	683b      	ldr	r3, [r7, #0]
 8016924:	3304      	adds	r3, #4
 8016926:	681b      	ldr	r3, [r3, #0]
 8016928:	687a      	ldr	r2, [r7, #4]
 801692a:	429a      	cmp	r2, r3
 801692c:	d101      	bne.n	8016932 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801692e:	2300      	movs	r3, #0
 8016930:	e019      	b.n	8016966 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8016932:	68fa      	ldr	r2, [r7, #12]
 8016934:	683b      	ldr	r3, [r7, #0]
 8016936:	3304      	adds	r3, #4
 8016938:	681b      	ldr	r3, [r3, #0]
 801693a:	405a      	eors	r2, r3
 801693c:	683b      	ldr	r3, [r7, #0]
 801693e:	3308      	adds	r3, #8
 8016940:	681b      	ldr	r3, [r3, #0]
 8016942:	4013      	ands	r3, r2
 8016944:	2b00      	cmp	r3, #0
 8016946:	d10d      	bne.n	8016964 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8016948:	683b      	ldr	r3, [r7, #0]
 801694a:	3308      	adds	r3, #8
 801694c:	681b      	ldr	r3, [r3, #0]
 801694e:	43da      	mvns	r2, r3
 8016950:	687b      	ldr	r3, [r7, #4]
 8016952:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8016954:	683b      	ldr	r3, [r7, #0]
 8016956:	3308      	adds	r3, #8
 8016958:	681b      	ldr	r3, [r3, #0]
 801695a:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801695c:	429a      	cmp	r2, r3
 801695e:	d101      	bne.n	8016964 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8016960:	2301      	movs	r3, #1
 8016962:	e000      	b.n	8016966 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8016964:	2300      	movs	r3, #0
  }
}
 8016966:	4618      	mov	r0, r3
 8016968:	3714      	adds	r7, #20
 801696a:	46bd      	mov	sp, r7
 801696c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016970:	4770      	bx	lr
	...

08016974 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8016974:	b580      	push	{r7, lr}
 8016976:	b084      	sub	sp, #16
 8016978:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801697a:	2300      	movs	r3, #0
 801697c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801697e:	4b12      	ldr	r3, [pc, #72]	; (80169c8 <ip_reass_tmr+0x54>)
 8016980:	681b      	ldr	r3, [r3, #0]
 8016982:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8016984:	e018      	b.n	80169b8 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8016986:	68fb      	ldr	r3, [r7, #12]
 8016988:	7fdb      	ldrb	r3, [r3, #31]
 801698a:	2b00      	cmp	r3, #0
 801698c:	d00b      	beq.n	80169a6 <ip_reass_tmr+0x32>
      r->timer--;
 801698e:	68fb      	ldr	r3, [r7, #12]
 8016990:	7fdb      	ldrb	r3, [r3, #31]
 8016992:	3b01      	subs	r3, #1
 8016994:	b2da      	uxtb	r2, r3
 8016996:	68fb      	ldr	r3, [r7, #12]
 8016998:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801699a:	68fb      	ldr	r3, [r7, #12]
 801699c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801699e:	68fb      	ldr	r3, [r7, #12]
 80169a0:	681b      	ldr	r3, [r3, #0]
 80169a2:	60fb      	str	r3, [r7, #12]
 80169a4:	e008      	b.n	80169b8 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 80169a6:	68fb      	ldr	r3, [r7, #12]
 80169a8:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 80169aa:	68fb      	ldr	r3, [r7, #12]
 80169ac:	681b      	ldr	r3, [r3, #0]
 80169ae:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 80169b0:	68b9      	ldr	r1, [r7, #8]
 80169b2:	6878      	ldr	r0, [r7, #4]
 80169b4:	f000 f80a 	bl	80169cc <ip_reass_free_complete_datagram>
  while (r != NULL) {
 80169b8:	68fb      	ldr	r3, [r7, #12]
 80169ba:	2b00      	cmp	r3, #0
 80169bc:	d1e3      	bne.n	8016986 <ip_reass_tmr+0x12>
    }
  }
}
 80169be:	bf00      	nop
 80169c0:	bf00      	nop
 80169c2:	3710      	adds	r7, #16
 80169c4:	46bd      	mov	sp, r7
 80169c6:	bd80      	pop	{r7, pc}
 80169c8:	2000697c 	.word	0x2000697c

080169cc <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80169cc:	b580      	push	{r7, lr}
 80169ce:	b088      	sub	sp, #32
 80169d0:	af00      	add	r7, sp, #0
 80169d2:	6078      	str	r0, [r7, #4]
 80169d4:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 80169d6:	2300      	movs	r3, #0
 80169d8:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 80169da:	683a      	ldr	r2, [r7, #0]
 80169dc:	687b      	ldr	r3, [r7, #4]
 80169de:	429a      	cmp	r2, r3
 80169e0:	d105      	bne.n	80169ee <ip_reass_free_complete_datagram+0x22>
 80169e2:	4b45      	ldr	r3, [pc, #276]	; (8016af8 <ip_reass_free_complete_datagram+0x12c>)
 80169e4:	22ab      	movs	r2, #171	; 0xab
 80169e6:	4945      	ldr	r1, [pc, #276]	; (8016afc <ip_reass_free_complete_datagram+0x130>)
 80169e8:	4845      	ldr	r0, [pc, #276]	; (8016b00 <ip_reass_free_complete_datagram+0x134>)
 80169ea:	f001 faa3 	bl	8017f34 <iprintf>
  if (prev != NULL) {
 80169ee:	683b      	ldr	r3, [r7, #0]
 80169f0:	2b00      	cmp	r3, #0
 80169f2:	d00a      	beq.n	8016a0a <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 80169f4:	683b      	ldr	r3, [r7, #0]
 80169f6:	681b      	ldr	r3, [r3, #0]
 80169f8:	687a      	ldr	r2, [r7, #4]
 80169fa:	429a      	cmp	r2, r3
 80169fc:	d005      	beq.n	8016a0a <ip_reass_free_complete_datagram+0x3e>
 80169fe:	4b3e      	ldr	r3, [pc, #248]	; (8016af8 <ip_reass_free_complete_datagram+0x12c>)
 8016a00:	22ad      	movs	r2, #173	; 0xad
 8016a02:	4940      	ldr	r1, [pc, #256]	; (8016b04 <ip_reass_free_complete_datagram+0x138>)
 8016a04:	483e      	ldr	r0, [pc, #248]	; (8016b00 <ip_reass_free_complete_datagram+0x134>)
 8016a06:	f001 fa95 	bl	8017f34 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8016a0a:	687b      	ldr	r3, [r7, #4]
 8016a0c:	685b      	ldr	r3, [r3, #4]
 8016a0e:	685b      	ldr	r3, [r3, #4]
 8016a10:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8016a12:	697b      	ldr	r3, [r7, #20]
 8016a14:	889b      	ldrh	r3, [r3, #4]
 8016a16:	b29b      	uxth	r3, r3
 8016a18:	2b00      	cmp	r3, #0
 8016a1a:	d12a      	bne.n	8016a72 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8016a1c:	687b      	ldr	r3, [r7, #4]
 8016a1e:	685b      	ldr	r3, [r3, #4]
 8016a20:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8016a22:	697b      	ldr	r3, [r7, #20]
 8016a24:	681a      	ldr	r2, [r3, #0]
 8016a26:	687b      	ldr	r3, [r7, #4]
 8016a28:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8016a2a:	69bb      	ldr	r3, [r7, #24]
 8016a2c:	6858      	ldr	r0, [r3, #4]
 8016a2e:	687b      	ldr	r3, [r7, #4]
 8016a30:	3308      	adds	r3, #8
 8016a32:	2214      	movs	r2, #20
 8016a34:	4619      	mov	r1, r3
 8016a36:	f001 f9bd 	bl	8017db4 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8016a3a:	2101      	movs	r1, #1
 8016a3c:	69b8      	ldr	r0, [r7, #24]
 8016a3e:	f7ff fc47 	bl	80162d0 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8016a42:	69b8      	ldr	r0, [r7, #24]
 8016a44:	f7f7 fbac 	bl	800e1a0 <pbuf_clen>
 8016a48:	4603      	mov	r3, r0
 8016a4a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8016a4c:	8bfa      	ldrh	r2, [r7, #30]
 8016a4e:	8a7b      	ldrh	r3, [r7, #18]
 8016a50:	4413      	add	r3, r2
 8016a52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8016a56:	db05      	blt.n	8016a64 <ip_reass_free_complete_datagram+0x98>
 8016a58:	4b27      	ldr	r3, [pc, #156]	; (8016af8 <ip_reass_free_complete_datagram+0x12c>)
 8016a5a:	22bc      	movs	r2, #188	; 0xbc
 8016a5c:	492a      	ldr	r1, [pc, #168]	; (8016b08 <ip_reass_free_complete_datagram+0x13c>)
 8016a5e:	4828      	ldr	r0, [pc, #160]	; (8016b00 <ip_reass_free_complete_datagram+0x134>)
 8016a60:	f001 fa68 	bl	8017f34 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8016a64:	8bfa      	ldrh	r2, [r7, #30]
 8016a66:	8a7b      	ldrh	r3, [r7, #18]
 8016a68:	4413      	add	r3, r2
 8016a6a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8016a6c:	69b8      	ldr	r0, [r7, #24]
 8016a6e:	f7f7 fb09 	bl	800e084 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8016a72:	687b      	ldr	r3, [r7, #4]
 8016a74:	685b      	ldr	r3, [r3, #4]
 8016a76:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8016a78:	e01f      	b.n	8016aba <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8016a7a:	69bb      	ldr	r3, [r7, #24]
 8016a7c:	685b      	ldr	r3, [r3, #4]
 8016a7e:	617b      	str	r3, [r7, #20]
    pcur = p;
 8016a80:	69bb      	ldr	r3, [r7, #24]
 8016a82:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8016a84:	697b      	ldr	r3, [r7, #20]
 8016a86:	681b      	ldr	r3, [r3, #0]
 8016a88:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8016a8a:	68f8      	ldr	r0, [r7, #12]
 8016a8c:	f7f7 fb88 	bl	800e1a0 <pbuf_clen>
 8016a90:	4603      	mov	r3, r0
 8016a92:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8016a94:	8bfa      	ldrh	r2, [r7, #30]
 8016a96:	8a7b      	ldrh	r3, [r7, #18]
 8016a98:	4413      	add	r3, r2
 8016a9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8016a9e:	db05      	blt.n	8016aac <ip_reass_free_complete_datagram+0xe0>
 8016aa0:	4b15      	ldr	r3, [pc, #84]	; (8016af8 <ip_reass_free_complete_datagram+0x12c>)
 8016aa2:	22cc      	movs	r2, #204	; 0xcc
 8016aa4:	4918      	ldr	r1, [pc, #96]	; (8016b08 <ip_reass_free_complete_datagram+0x13c>)
 8016aa6:	4816      	ldr	r0, [pc, #88]	; (8016b00 <ip_reass_free_complete_datagram+0x134>)
 8016aa8:	f001 fa44 	bl	8017f34 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8016aac:	8bfa      	ldrh	r2, [r7, #30]
 8016aae:	8a7b      	ldrh	r3, [r7, #18]
 8016ab0:	4413      	add	r3, r2
 8016ab2:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8016ab4:	68f8      	ldr	r0, [r7, #12]
 8016ab6:	f7f7 fae5 	bl	800e084 <pbuf_free>
  while (p != NULL) {
 8016aba:	69bb      	ldr	r3, [r7, #24]
 8016abc:	2b00      	cmp	r3, #0
 8016abe:	d1dc      	bne.n	8016a7a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8016ac0:	6839      	ldr	r1, [r7, #0]
 8016ac2:	6878      	ldr	r0, [r7, #4]
 8016ac4:	f000 f8c2 	bl	8016c4c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8016ac8:	4b10      	ldr	r3, [pc, #64]	; (8016b0c <ip_reass_free_complete_datagram+0x140>)
 8016aca:	881b      	ldrh	r3, [r3, #0]
 8016acc:	8bfa      	ldrh	r2, [r7, #30]
 8016ace:	429a      	cmp	r2, r3
 8016ad0:	d905      	bls.n	8016ade <ip_reass_free_complete_datagram+0x112>
 8016ad2:	4b09      	ldr	r3, [pc, #36]	; (8016af8 <ip_reass_free_complete_datagram+0x12c>)
 8016ad4:	22d2      	movs	r2, #210	; 0xd2
 8016ad6:	490e      	ldr	r1, [pc, #56]	; (8016b10 <ip_reass_free_complete_datagram+0x144>)
 8016ad8:	4809      	ldr	r0, [pc, #36]	; (8016b00 <ip_reass_free_complete_datagram+0x134>)
 8016ada:	f001 fa2b 	bl	8017f34 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8016ade:	4b0b      	ldr	r3, [pc, #44]	; (8016b0c <ip_reass_free_complete_datagram+0x140>)
 8016ae0:	881a      	ldrh	r2, [r3, #0]
 8016ae2:	8bfb      	ldrh	r3, [r7, #30]
 8016ae4:	1ad3      	subs	r3, r2, r3
 8016ae6:	b29a      	uxth	r2, r3
 8016ae8:	4b08      	ldr	r3, [pc, #32]	; (8016b0c <ip_reass_free_complete_datagram+0x140>)
 8016aea:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8016aec:	8bfb      	ldrh	r3, [r7, #30]
}
 8016aee:	4618      	mov	r0, r3
 8016af0:	3720      	adds	r7, #32
 8016af2:	46bd      	mov	sp, r7
 8016af4:	bd80      	pop	{r7, pc}
 8016af6:	bf00      	nop
 8016af8:	0801c014 	.word	0x0801c014
 8016afc:	0801c050 	.word	0x0801c050
 8016b00:	0801c05c 	.word	0x0801c05c
 8016b04:	0801c084 	.word	0x0801c084
 8016b08:	0801c098 	.word	0x0801c098
 8016b0c:	20006980 	.word	0x20006980
 8016b10:	0801c0b8 	.word	0x0801c0b8

08016b14 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8016b14:	b580      	push	{r7, lr}
 8016b16:	b08a      	sub	sp, #40	; 0x28
 8016b18:	af00      	add	r7, sp, #0
 8016b1a:	6078      	str	r0, [r7, #4]
 8016b1c:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8016b1e:	2300      	movs	r3, #0
 8016b20:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8016b22:	2300      	movs	r3, #0
 8016b24:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8016b26:	2300      	movs	r3, #0
 8016b28:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8016b2a:	2300      	movs	r3, #0
 8016b2c:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8016b2e:	2300      	movs	r3, #0
 8016b30:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8016b32:	4b28      	ldr	r3, [pc, #160]	; (8016bd4 <ip_reass_remove_oldest_datagram+0xc0>)
 8016b34:	681b      	ldr	r3, [r3, #0]
 8016b36:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8016b38:	e030      	b.n	8016b9c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8016b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b3c:	695a      	ldr	r2, [r3, #20]
 8016b3e:	687b      	ldr	r3, [r7, #4]
 8016b40:	68db      	ldr	r3, [r3, #12]
 8016b42:	429a      	cmp	r2, r3
 8016b44:	d10c      	bne.n	8016b60 <ip_reass_remove_oldest_datagram+0x4c>
 8016b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b48:	699a      	ldr	r2, [r3, #24]
 8016b4a:	687b      	ldr	r3, [r7, #4]
 8016b4c:	691b      	ldr	r3, [r3, #16]
 8016b4e:	429a      	cmp	r2, r3
 8016b50:	d106      	bne.n	8016b60 <ip_reass_remove_oldest_datagram+0x4c>
 8016b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b54:	899a      	ldrh	r2, [r3, #12]
 8016b56:	687b      	ldr	r3, [r7, #4]
 8016b58:	889b      	ldrh	r3, [r3, #4]
 8016b5a:	b29b      	uxth	r3, r3
 8016b5c:	429a      	cmp	r2, r3
 8016b5e:	d014      	beq.n	8016b8a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8016b60:	693b      	ldr	r3, [r7, #16]
 8016b62:	3301      	adds	r3, #1
 8016b64:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8016b66:	6a3b      	ldr	r3, [r7, #32]
 8016b68:	2b00      	cmp	r3, #0
 8016b6a:	d104      	bne.n	8016b76 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8016b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b6e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8016b70:	69fb      	ldr	r3, [r7, #28]
 8016b72:	61bb      	str	r3, [r7, #24]
 8016b74:	e009      	b.n	8016b8a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8016b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b78:	7fda      	ldrb	r2, [r3, #31]
 8016b7a:	6a3b      	ldr	r3, [r7, #32]
 8016b7c:	7fdb      	ldrb	r3, [r3, #31]
 8016b7e:	429a      	cmp	r2, r3
 8016b80:	d803      	bhi.n	8016b8a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8016b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b84:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8016b86:	69fb      	ldr	r3, [r7, #28]
 8016b88:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8016b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b8c:	681b      	ldr	r3, [r3, #0]
 8016b8e:	2b00      	cmp	r3, #0
 8016b90:	d001      	beq.n	8016b96 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8016b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b94:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8016b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b98:	681b      	ldr	r3, [r3, #0]
 8016b9a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8016b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b9e:	2b00      	cmp	r3, #0
 8016ba0:	d1cb      	bne.n	8016b3a <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8016ba2:	6a3b      	ldr	r3, [r7, #32]
 8016ba4:	2b00      	cmp	r3, #0
 8016ba6:	d008      	beq.n	8016bba <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8016ba8:	69b9      	ldr	r1, [r7, #24]
 8016baa:	6a38      	ldr	r0, [r7, #32]
 8016bac:	f7ff ff0e 	bl	80169cc <ip_reass_free_complete_datagram>
 8016bb0:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8016bb2:	697a      	ldr	r2, [r7, #20]
 8016bb4:	68fb      	ldr	r3, [r7, #12]
 8016bb6:	4413      	add	r3, r2
 8016bb8:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8016bba:	697a      	ldr	r2, [r7, #20]
 8016bbc:	683b      	ldr	r3, [r7, #0]
 8016bbe:	429a      	cmp	r2, r3
 8016bc0:	da02      	bge.n	8016bc8 <ip_reass_remove_oldest_datagram+0xb4>
 8016bc2:	693b      	ldr	r3, [r7, #16]
 8016bc4:	2b01      	cmp	r3, #1
 8016bc6:	dcac      	bgt.n	8016b22 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8016bc8:	697b      	ldr	r3, [r7, #20]
}
 8016bca:	4618      	mov	r0, r3
 8016bcc:	3728      	adds	r7, #40	; 0x28
 8016bce:	46bd      	mov	sp, r7
 8016bd0:	bd80      	pop	{r7, pc}
 8016bd2:	bf00      	nop
 8016bd4:	2000697c 	.word	0x2000697c

08016bd8 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8016bd8:	b580      	push	{r7, lr}
 8016bda:	b084      	sub	sp, #16
 8016bdc:	af00      	add	r7, sp, #0
 8016bde:	6078      	str	r0, [r7, #4]
 8016be0:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8016be2:	2004      	movs	r0, #4
 8016be4:	f7f6 fbbc 	bl	800d360 <memp_malloc>
 8016be8:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8016bea:	68fb      	ldr	r3, [r7, #12]
 8016bec:	2b00      	cmp	r3, #0
 8016bee:	d110      	bne.n	8016c12 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8016bf0:	6839      	ldr	r1, [r7, #0]
 8016bf2:	6878      	ldr	r0, [r7, #4]
 8016bf4:	f7ff ff8e 	bl	8016b14 <ip_reass_remove_oldest_datagram>
 8016bf8:	4602      	mov	r2, r0
 8016bfa:	683b      	ldr	r3, [r7, #0]
 8016bfc:	4293      	cmp	r3, r2
 8016bfe:	dc03      	bgt.n	8016c08 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8016c00:	2004      	movs	r0, #4
 8016c02:	f7f6 fbad 	bl	800d360 <memp_malloc>
 8016c06:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8016c08:	68fb      	ldr	r3, [r7, #12]
 8016c0a:	2b00      	cmp	r3, #0
 8016c0c:	d101      	bne.n	8016c12 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8016c0e:	2300      	movs	r3, #0
 8016c10:	e016      	b.n	8016c40 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8016c12:	2220      	movs	r2, #32
 8016c14:	2100      	movs	r1, #0
 8016c16:	68f8      	ldr	r0, [r7, #12]
 8016c18:	f001 f8da 	bl	8017dd0 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8016c1c:	68fb      	ldr	r3, [r7, #12]
 8016c1e:	220f      	movs	r2, #15
 8016c20:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8016c22:	4b09      	ldr	r3, [pc, #36]	; (8016c48 <ip_reass_enqueue_new_datagram+0x70>)
 8016c24:	681a      	ldr	r2, [r3, #0]
 8016c26:	68fb      	ldr	r3, [r7, #12]
 8016c28:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8016c2a:	4a07      	ldr	r2, [pc, #28]	; (8016c48 <ip_reass_enqueue_new_datagram+0x70>)
 8016c2c:	68fb      	ldr	r3, [r7, #12]
 8016c2e:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8016c30:	68fb      	ldr	r3, [r7, #12]
 8016c32:	3308      	adds	r3, #8
 8016c34:	2214      	movs	r2, #20
 8016c36:	6879      	ldr	r1, [r7, #4]
 8016c38:	4618      	mov	r0, r3
 8016c3a:	f001 f8bb 	bl	8017db4 <memcpy>
  return ipr;
 8016c3e:	68fb      	ldr	r3, [r7, #12]
}
 8016c40:	4618      	mov	r0, r3
 8016c42:	3710      	adds	r7, #16
 8016c44:	46bd      	mov	sp, r7
 8016c46:	bd80      	pop	{r7, pc}
 8016c48:	2000697c 	.word	0x2000697c

08016c4c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8016c4c:	b580      	push	{r7, lr}
 8016c4e:	b082      	sub	sp, #8
 8016c50:	af00      	add	r7, sp, #0
 8016c52:	6078      	str	r0, [r7, #4]
 8016c54:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8016c56:	4b10      	ldr	r3, [pc, #64]	; (8016c98 <ip_reass_dequeue_datagram+0x4c>)
 8016c58:	681b      	ldr	r3, [r3, #0]
 8016c5a:	687a      	ldr	r2, [r7, #4]
 8016c5c:	429a      	cmp	r2, r3
 8016c5e:	d104      	bne.n	8016c6a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8016c60:	687b      	ldr	r3, [r7, #4]
 8016c62:	681b      	ldr	r3, [r3, #0]
 8016c64:	4a0c      	ldr	r2, [pc, #48]	; (8016c98 <ip_reass_dequeue_datagram+0x4c>)
 8016c66:	6013      	str	r3, [r2, #0]
 8016c68:	e00d      	b.n	8016c86 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8016c6a:	683b      	ldr	r3, [r7, #0]
 8016c6c:	2b00      	cmp	r3, #0
 8016c6e:	d106      	bne.n	8016c7e <ip_reass_dequeue_datagram+0x32>
 8016c70:	4b0a      	ldr	r3, [pc, #40]	; (8016c9c <ip_reass_dequeue_datagram+0x50>)
 8016c72:	f240 1245 	movw	r2, #325	; 0x145
 8016c76:	490a      	ldr	r1, [pc, #40]	; (8016ca0 <ip_reass_dequeue_datagram+0x54>)
 8016c78:	480a      	ldr	r0, [pc, #40]	; (8016ca4 <ip_reass_dequeue_datagram+0x58>)
 8016c7a:	f001 f95b 	bl	8017f34 <iprintf>
    prev->next = ipr->next;
 8016c7e:	687b      	ldr	r3, [r7, #4]
 8016c80:	681a      	ldr	r2, [r3, #0]
 8016c82:	683b      	ldr	r3, [r7, #0]
 8016c84:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8016c86:	6879      	ldr	r1, [r7, #4]
 8016c88:	2004      	movs	r0, #4
 8016c8a:	f7f6 fbbb 	bl	800d404 <memp_free>
}
 8016c8e:	bf00      	nop
 8016c90:	3708      	adds	r7, #8
 8016c92:	46bd      	mov	sp, r7
 8016c94:	bd80      	pop	{r7, pc}
 8016c96:	bf00      	nop
 8016c98:	2000697c 	.word	0x2000697c
 8016c9c:	0801c014 	.word	0x0801c014
 8016ca0:	0801c0dc 	.word	0x0801c0dc
 8016ca4:	0801c05c 	.word	0x0801c05c

08016ca8 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8016ca8:	b580      	push	{r7, lr}
 8016caa:	b08c      	sub	sp, #48	; 0x30
 8016cac:	af00      	add	r7, sp, #0
 8016cae:	60f8      	str	r0, [r7, #12]
 8016cb0:	60b9      	str	r1, [r7, #8]
 8016cb2:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8016cb4:	2300      	movs	r3, #0
 8016cb6:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8016cb8:	2301      	movs	r3, #1
 8016cba:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8016cbc:	68bb      	ldr	r3, [r7, #8]
 8016cbe:	685b      	ldr	r3, [r3, #4]
 8016cc0:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8016cc2:	69fb      	ldr	r3, [r7, #28]
 8016cc4:	885b      	ldrh	r3, [r3, #2]
 8016cc6:	b29b      	uxth	r3, r3
 8016cc8:	4618      	mov	r0, r3
 8016cca:	f7f5 fe93 	bl	800c9f4 <lwip_htons>
 8016cce:	4603      	mov	r3, r0
 8016cd0:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8016cd2:	69fb      	ldr	r3, [r7, #28]
 8016cd4:	781b      	ldrb	r3, [r3, #0]
 8016cd6:	f003 030f 	and.w	r3, r3, #15
 8016cda:	b2db      	uxtb	r3, r3
 8016cdc:	009b      	lsls	r3, r3, #2
 8016cde:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8016ce0:	7e7b      	ldrb	r3, [r7, #25]
 8016ce2:	b29b      	uxth	r3, r3
 8016ce4:	8b7a      	ldrh	r2, [r7, #26]
 8016ce6:	429a      	cmp	r2, r3
 8016ce8:	d202      	bcs.n	8016cf0 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8016cea:	f04f 33ff 	mov.w	r3, #4294967295
 8016cee:	e135      	b.n	8016f5c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8016cf0:	7e7b      	ldrb	r3, [r7, #25]
 8016cf2:	b29b      	uxth	r3, r3
 8016cf4:	8b7a      	ldrh	r2, [r7, #26]
 8016cf6:	1ad3      	subs	r3, r2, r3
 8016cf8:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8016cfa:	69fb      	ldr	r3, [r7, #28]
 8016cfc:	88db      	ldrh	r3, [r3, #6]
 8016cfe:	b29b      	uxth	r3, r3
 8016d00:	4618      	mov	r0, r3
 8016d02:	f7f5 fe77 	bl	800c9f4 <lwip_htons>
 8016d06:	4603      	mov	r3, r0
 8016d08:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8016d0c:	b29b      	uxth	r3, r3
 8016d0e:	00db      	lsls	r3, r3, #3
 8016d10:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8016d12:	68bb      	ldr	r3, [r7, #8]
 8016d14:	685b      	ldr	r3, [r3, #4]
 8016d16:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8016d18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d1a:	2200      	movs	r2, #0
 8016d1c:	701a      	strb	r2, [r3, #0]
 8016d1e:	2200      	movs	r2, #0
 8016d20:	705a      	strb	r2, [r3, #1]
 8016d22:	2200      	movs	r2, #0
 8016d24:	709a      	strb	r2, [r3, #2]
 8016d26:	2200      	movs	r2, #0
 8016d28:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8016d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d2c:	8afa      	ldrh	r2, [r7, #22]
 8016d2e:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8016d30:	8afa      	ldrh	r2, [r7, #22]
 8016d32:	8b7b      	ldrh	r3, [r7, #26]
 8016d34:	4413      	add	r3, r2
 8016d36:	b29a      	uxth	r2, r3
 8016d38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d3a:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8016d3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d3e:	88db      	ldrh	r3, [r3, #6]
 8016d40:	b29b      	uxth	r3, r3
 8016d42:	8afa      	ldrh	r2, [r7, #22]
 8016d44:	429a      	cmp	r2, r3
 8016d46:	d902      	bls.n	8016d4e <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8016d48:	f04f 33ff 	mov.w	r3, #4294967295
 8016d4c:	e106      	b.n	8016f5c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8016d4e:	68fb      	ldr	r3, [r7, #12]
 8016d50:	685b      	ldr	r3, [r3, #4]
 8016d52:	627b      	str	r3, [r7, #36]	; 0x24
 8016d54:	e068      	b.n	8016e28 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8016d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d58:	685b      	ldr	r3, [r3, #4]
 8016d5a:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8016d5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d5e:	889b      	ldrh	r3, [r3, #4]
 8016d60:	b29a      	uxth	r2, r3
 8016d62:	693b      	ldr	r3, [r7, #16]
 8016d64:	889b      	ldrh	r3, [r3, #4]
 8016d66:	b29b      	uxth	r3, r3
 8016d68:	429a      	cmp	r2, r3
 8016d6a:	d235      	bcs.n	8016dd8 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8016d6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016d70:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8016d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016d74:	2b00      	cmp	r3, #0
 8016d76:	d020      	beq.n	8016dba <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8016d78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d7a:	889b      	ldrh	r3, [r3, #4]
 8016d7c:	b29a      	uxth	r2, r3
 8016d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016d80:	88db      	ldrh	r3, [r3, #6]
 8016d82:	b29b      	uxth	r3, r3
 8016d84:	429a      	cmp	r2, r3
 8016d86:	d307      	bcc.n	8016d98 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8016d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d8a:	88db      	ldrh	r3, [r3, #6]
 8016d8c:	b29a      	uxth	r2, r3
 8016d8e:	693b      	ldr	r3, [r7, #16]
 8016d90:	889b      	ldrh	r3, [r3, #4]
 8016d92:	b29b      	uxth	r3, r3
 8016d94:	429a      	cmp	r2, r3
 8016d96:	d902      	bls.n	8016d9e <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8016d98:	f04f 33ff 	mov.w	r3, #4294967295
 8016d9c:	e0de      	b.n	8016f5c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8016d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016da0:	68ba      	ldr	r2, [r7, #8]
 8016da2:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8016da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016da6:	88db      	ldrh	r3, [r3, #6]
 8016da8:	b29a      	uxth	r2, r3
 8016daa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016dac:	889b      	ldrh	r3, [r3, #4]
 8016dae:	b29b      	uxth	r3, r3
 8016db0:	429a      	cmp	r2, r3
 8016db2:	d03d      	beq.n	8016e30 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8016db4:	2300      	movs	r3, #0
 8016db6:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8016db8:	e03a      	b.n	8016e30 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8016dba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016dbc:	88db      	ldrh	r3, [r3, #6]
 8016dbe:	b29a      	uxth	r2, r3
 8016dc0:	693b      	ldr	r3, [r7, #16]
 8016dc2:	889b      	ldrh	r3, [r3, #4]
 8016dc4:	b29b      	uxth	r3, r3
 8016dc6:	429a      	cmp	r2, r3
 8016dc8:	d902      	bls.n	8016dd0 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8016dca:	f04f 33ff 	mov.w	r3, #4294967295
 8016dce:	e0c5      	b.n	8016f5c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8016dd0:	68fb      	ldr	r3, [r7, #12]
 8016dd2:	68ba      	ldr	r2, [r7, #8]
 8016dd4:	605a      	str	r2, [r3, #4]
      break;
 8016dd6:	e02b      	b.n	8016e30 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8016dd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016dda:	889b      	ldrh	r3, [r3, #4]
 8016ddc:	b29a      	uxth	r2, r3
 8016dde:	693b      	ldr	r3, [r7, #16]
 8016de0:	889b      	ldrh	r3, [r3, #4]
 8016de2:	b29b      	uxth	r3, r3
 8016de4:	429a      	cmp	r2, r3
 8016de6:	d102      	bne.n	8016dee <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8016de8:	f04f 33ff 	mov.w	r3, #4294967295
 8016dec:	e0b6      	b.n	8016f5c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8016dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016df0:	889b      	ldrh	r3, [r3, #4]
 8016df2:	b29a      	uxth	r2, r3
 8016df4:	693b      	ldr	r3, [r7, #16]
 8016df6:	88db      	ldrh	r3, [r3, #6]
 8016df8:	b29b      	uxth	r3, r3
 8016dfa:	429a      	cmp	r2, r3
 8016dfc:	d202      	bcs.n	8016e04 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8016dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8016e02:	e0ab      	b.n	8016f5c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8016e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016e06:	2b00      	cmp	r3, #0
 8016e08:	d009      	beq.n	8016e1e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8016e0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016e0c:	88db      	ldrh	r3, [r3, #6]
 8016e0e:	b29a      	uxth	r2, r3
 8016e10:	693b      	ldr	r3, [r7, #16]
 8016e12:	889b      	ldrh	r3, [r3, #4]
 8016e14:	b29b      	uxth	r3, r3
 8016e16:	429a      	cmp	r2, r3
 8016e18:	d001      	beq.n	8016e1e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8016e1a:	2300      	movs	r3, #0
 8016e1c:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8016e1e:	693b      	ldr	r3, [r7, #16]
 8016e20:	681b      	ldr	r3, [r3, #0]
 8016e22:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8016e24:	693b      	ldr	r3, [r7, #16]
 8016e26:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8016e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e2a:	2b00      	cmp	r3, #0
 8016e2c:	d193      	bne.n	8016d56 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8016e2e:	e000      	b.n	8016e32 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8016e30:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8016e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e34:	2b00      	cmp	r3, #0
 8016e36:	d12d      	bne.n	8016e94 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8016e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016e3a:	2b00      	cmp	r3, #0
 8016e3c:	d01c      	beq.n	8016e78 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8016e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016e40:	88db      	ldrh	r3, [r3, #6]
 8016e42:	b29a      	uxth	r2, r3
 8016e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016e46:	889b      	ldrh	r3, [r3, #4]
 8016e48:	b29b      	uxth	r3, r3
 8016e4a:	429a      	cmp	r2, r3
 8016e4c:	d906      	bls.n	8016e5c <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8016e4e:	4b45      	ldr	r3, [pc, #276]	; (8016f64 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8016e50:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8016e54:	4944      	ldr	r1, [pc, #272]	; (8016f68 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8016e56:	4845      	ldr	r0, [pc, #276]	; (8016f6c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8016e58:	f001 f86c 	bl	8017f34 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8016e5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016e5e:	68ba      	ldr	r2, [r7, #8]
 8016e60:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8016e62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016e64:	88db      	ldrh	r3, [r3, #6]
 8016e66:	b29a      	uxth	r2, r3
 8016e68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016e6a:	889b      	ldrh	r3, [r3, #4]
 8016e6c:	b29b      	uxth	r3, r3
 8016e6e:	429a      	cmp	r2, r3
 8016e70:	d010      	beq.n	8016e94 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8016e72:	2300      	movs	r3, #0
 8016e74:	623b      	str	r3, [r7, #32]
 8016e76:	e00d      	b.n	8016e94 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8016e78:	68fb      	ldr	r3, [r7, #12]
 8016e7a:	685b      	ldr	r3, [r3, #4]
 8016e7c:	2b00      	cmp	r3, #0
 8016e7e:	d006      	beq.n	8016e8e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8016e80:	4b38      	ldr	r3, [pc, #224]	; (8016f64 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8016e82:	f44f 72df 	mov.w	r2, #446	; 0x1be
 8016e86:	493a      	ldr	r1, [pc, #232]	; (8016f70 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8016e88:	4838      	ldr	r0, [pc, #224]	; (8016f6c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8016e8a:	f001 f853 	bl	8017f34 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8016e8e:	68fb      	ldr	r3, [r7, #12]
 8016e90:	68ba      	ldr	r2, [r7, #8]
 8016e92:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8016e94:	687b      	ldr	r3, [r7, #4]
 8016e96:	2b00      	cmp	r3, #0
 8016e98:	d105      	bne.n	8016ea6 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8016e9a:	68fb      	ldr	r3, [r7, #12]
 8016e9c:	7f9b      	ldrb	r3, [r3, #30]
 8016e9e:	f003 0301 	and.w	r3, r3, #1
 8016ea2:	2b00      	cmp	r3, #0
 8016ea4:	d059      	beq.n	8016f5a <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8016ea6:	6a3b      	ldr	r3, [r7, #32]
 8016ea8:	2b00      	cmp	r3, #0
 8016eaa:	d04f      	beq.n	8016f4c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8016eac:	68fb      	ldr	r3, [r7, #12]
 8016eae:	685b      	ldr	r3, [r3, #4]
 8016eb0:	2b00      	cmp	r3, #0
 8016eb2:	d006      	beq.n	8016ec2 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8016eb4:	68fb      	ldr	r3, [r7, #12]
 8016eb6:	685b      	ldr	r3, [r3, #4]
 8016eb8:	685b      	ldr	r3, [r3, #4]
 8016eba:	889b      	ldrh	r3, [r3, #4]
 8016ebc:	b29b      	uxth	r3, r3
 8016ebe:	2b00      	cmp	r3, #0
 8016ec0:	d002      	beq.n	8016ec8 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8016ec2:	2300      	movs	r3, #0
 8016ec4:	623b      	str	r3, [r7, #32]
 8016ec6:	e041      	b.n	8016f4c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8016ec8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016eca:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8016ecc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016ece:	681b      	ldr	r3, [r3, #0]
 8016ed0:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8016ed2:	e012      	b.n	8016efa <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8016ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ed6:	685b      	ldr	r3, [r3, #4]
 8016ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8016eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016edc:	88db      	ldrh	r3, [r3, #6]
 8016ede:	b29a      	uxth	r2, r3
 8016ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016ee2:	889b      	ldrh	r3, [r3, #4]
 8016ee4:	b29b      	uxth	r3, r3
 8016ee6:	429a      	cmp	r2, r3
 8016ee8:	d002      	beq.n	8016ef0 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8016eea:	2300      	movs	r3, #0
 8016eec:	623b      	str	r3, [r7, #32]
            break;
 8016eee:	e007      	b.n	8016f00 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8016ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016ef2:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8016ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016ef6:	681b      	ldr	r3, [r3, #0]
 8016ef8:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8016efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016efc:	2b00      	cmp	r3, #0
 8016efe:	d1e9      	bne.n	8016ed4 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8016f00:	6a3b      	ldr	r3, [r7, #32]
 8016f02:	2b00      	cmp	r3, #0
 8016f04:	d022      	beq.n	8016f4c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8016f06:	68fb      	ldr	r3, [r7, #12]
 8016f08:	685b      	ldr	r3, [r3, #4]
 8016f0a:	2b00      	cmp	r3, #0
 8016f0c:	d106      	bne.n	8016f1c <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8016f0e:	4b15      	ldr	r3, [pc, #84]	; (8016f64 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8016f10:	f240 12df 	movw	r2, #479	; 0x1df
 8016f14:	4917      	ldr	r1, [pc, #92]	; (8016f74 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8016f16:	4815      	ldr	r0, [pc, #84]	; (8016f6c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8016f18:	f001 f80c 	bl	8017f34 <iprintf>
          LWIP_ASSERT("sanity check",
 8016f1c:	68fb      	ldr	r3, [r7, #12]
 8016f1e:	685b      	ldr	r3, [r3, #4]
 8016f20:	685b      	ldr	r3, [r3, #4]
 8016f22:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016f24:	429a      	cmp	r2, r3
 8016f26:	d106      	bne.n	8016f36 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8016f28:	4b0e      	ldr	r3, [pc, #56]	; (8016f64 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8016f2a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8016f2e:	4911      	ldr	r1, [pc, #68]	; (8016f74 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8016f30:	480e      	ldr	r0, [pc, #56]	; (8016f6c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8016f32:	f000 ffff 	bl	8017f34 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8016f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f38:	681b      	ldr	r3, [r3, #0]
 8016f3a:	2b00      	cmp	r3, #0
 8016f3c:	d006      	beq.n	8016f4c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8016f3e:	4b09      	ldr	r3, [pc, #36]	; (8016f64 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8016f40:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8016f44:	490c      	ldr	r1, [pc, #48]	; (8016f78 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8016f46:	4809      	ldr	r0, [pc, #36]	; (8016f6c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8016f48:	f000 fff4 	bl	8017f34 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8016f4c:	6a3b      	ldr	r3, [r7, #32]
 8016f4e:	2b00      	cmp	r3, #0
 8016f50:	bf14      	ite	ne
 8016f52:	2301      	movne	r3, #1
 8016f54:	2300      	moveq	r3, #0
 8016f56:	b2db      	uxtb	r3, r3
 8016f58:	e000      	b.n	8016f5c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8016f5a:	2300      	movs	r3, #0
}
 8016f5c:	4618      	mov	r0, r3
 8016f5e:	3730      	adds	r7, #48	; 0x30
 8016f60:	46bd      	mov	sp, r7
 8016f62:	bd80      	pop	{r7, pc}
 8016f64:	0801c014 	.word	0x0801c014
 8016f68:	0801c0f8 	.word	0x0801c0f8
 8016f6c:	0801c05c 	.word	0x0801c05c
 8016f70:	0801c118 	.word	0x0801c118
 8016f74:	0801c150 	.word	0x0801c150
 8016f78:	0801c160 	.word	0x0801c160

08016f7c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8016f7c:	b580      	push	{r7, lr}
 8016f7e:	b08e      	sub	sp, #56	; 0x38
 8016f80:	af00      	add	r7, sp, #0
 8016f82:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8016f84:	687b      	ldr	r3, [r7, #4]
 8016f86:	685b      	ldr	r3, [r3, #4]
 8016f88:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8016f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016f8c:	781b      	ldrb	r3, [r3, #0]
 8016f8e:	f003 030f 	and.w	r3, r3, #15
 8016f92:	b2db      	uxtb	r3, r3
 8016f94:	009b      	lsls	r3, r3, #2
 8016f96:	b2db      	uxtb	r3, r3
 8016f98:	2b14      	cmp	r3, #20
 8016f9a:	f040 8167 	bne.w	801726c <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8016f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016fa0:	88db      	ldrh	r3, [r3, #6]
 8016fa2:	b29b      	uxth	r3, r3
 8016fa4:	4618      	mov	r0, r3
 8016fa6:	f7f5 fd25 	bl	800c9f4 <lwip_htons>
 8016faa:	4603      	mov	r3, r0
 8016fac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8016fb0:	b29b      	uxth	r3, r3
 8016fb2:	00db      	lsls	r3, r3, #3
 8016fb4:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8016fb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016fb8:	885b      	ldrh	r3, [r3, #2]
 8016fba:	b29b      	uxth	r3, r3
 8016fbc:	4618      	mov	r0, r3
 8016fbe:	f7f5 fd19 	bl	800c9f4 <lwip_htons>
 8016fc2:	4603      	mov	r3, r0
 8016fc4:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8016fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016fc8:	781b      	ldrb	r3, [r3, #0]
 8016fca:	f003 030f 	and.w	r3, r3, #15
 8016fce:	b2db      	uxtb	r3, r3
 8016fd0:	009b      	lsls	r3, r3, #2
 8016fd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 8016fd6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8016fda:	b29b      	uxth	r3, r3
 8016fdc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8016fde:	429a      	cmp	r2, r3
 8016fe0:	f0c0 8146 	bcc.w	8017270 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8016fe4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8016fe8:	b29b      	uxth	r3, r3
 8016fea:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8016fec:	1ad3      	subs	r3, r2, r3
 8016fee:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8016ff0:	6878      	ldr	r0, [r7, #4]
 8016ff2:	f7f7 f8d5 	bl	800e1a0 <pbuf_clen>
 8016ff6:	4603      	mov	r3, r0
 8016ff8:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8016ffa:	4b9f      	ldr	r3, [pc, #636]	; (8017278 <ip4_reass+0x2fc>)
 8016ffc:	881b      	ldrh	r3, [r3, #0]
 8016ffe:	461a      	mov	r2, r3
 8017000:	8c3b      	ldrh	r3, [r7, #32]
 8017002:	4413      	add	r3, r2
 8017004:	2b0a      	cmp	r3, #10
 8017006:	dd10      	ble.n	801702a <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8017008:	8c3b      	ldrh	r3, [r7, #32]
 801700a:	4619      	mov	r1, r3
 801700c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801700e:	f7ff fd81 	bl	8016b14 <ip_reass_remove_oldest_datagram>
 8017012:	4603      	mov	r3, r0
 8017014:	2b00      	cmp	r3, #0
 8017016:	f000 812d 	beq.w	8017274 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801701a:	4b97      	ldr	r3, [pc, #604]	; (8017278 <ip4_reass+0x2fc>)
 801701c:	881b      	ldrh	r3, [r3, #0]
 801701e:	461a      	mov	r2, r3
 8017020:	8c3b      	ldrh	r3, [r7, #32]
 8017022:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8017024:	2b0a      	cmp	r3, #10
 8017026:	f300 8125 	bgt.w	8017274 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801702a:	4b94      	ldr	r3, [pc, #592]	; (801727c <ip4_reass+0x300>)
 801702c:	681b      	ldr	r3, [r3, #0]
 801702e:	633b      	str	r3, [r7, #48]	; 0x30
 8017030:	e015      	b.n	801705e <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8017032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017034:	695a      	ldr	r2, [r3, #20]
 8017036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017038:	68db      	ldr	r3, [r3, #12]
 801703a:	429a      	cmp	r2, r3
 801703c:	d10c      	bne.n	8017058 <ip4_reass+0xdc>
 801703e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017040:	699a      	ldr	r2, [r3, #24]
 8017042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017044:	691b      	ldr	r3, [r3, #16]
 8017046:	429a      	cmp	r2, r3
 8017048:	d106      	bne.n	8017058 <ip4_reass+0xdc>
 801704a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801704c:	899a      	ldrh	r2, [r3, #12]
 801704e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017050:	889b      	ldrh	r3, [r3, #4]
 8017052:	b29b      	uxth	r3, r3
 8017054:	429a      	cmp	r2, r3
 8017056:	d006      	beq.n	8017066 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8017058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801705a:	681b      	ldr	r3, [r3, #0]
 801705c:	633b      	str	r3, [r7, #48]	; 0x30
 801705e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017060:	2b00      	cmp	r3, #0
 8017062:	d1e6      	bne.n	8017032 <ip4_reass+0xb6>
 8017064:	e000      	b.n	8017068 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8017066:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8017068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801706a:	2b00      	cmp	r3, #0
 801706c:	d109      	bne.n	8017082 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801706e:	8c3b      	ldrh	r3, [r7, #32]
 8017070:	4619      	mov	r1, r3
 8017072:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8017074:	f7ff fdb0 	bl	8016bd8 <ip_reass_enqueue_new_datagram>
 8017078:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801707a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801707c:	2b00      	cmp	r3, #0
 801707e:	d11c      	bne.n	80170ba <ip4_reass+0x13e>
      goto nullreturn;
 8017080:	e109      	b.n	8017296 <ip4_reass+0x31a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8017082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017084:	88db      	ldrh	r3, [r3, #6]
 8017086:	b29b      	uxth	r3, r3
 8017088:	4618      	mov	r0, r3
 801708a:	f7f5 fcb3 	bl	800c9f4 <lwip_htons>
 801708e:	4603      	mov	r3, r0
 8017090:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8017094:	2b00      	cmp	r3, #0
 8017096:	d110      	bne.n	80170ba <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8017098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801709a:	89db      	ldrh	r3, [r3, #14]
 801709c:	4618      	mov	r0, r3
 801709e:	f7f5 fca9 	bl	800c9f4 <lwip_htons>
 80170a2:	4603      	mov	r3, r0
 80170a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80170a8:	2b00      	cmp	r3, #0
 80170aa:	d006      	beq.n	80170ba <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80170ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80170ae:	3308      	adds	r3, #8
 80170b0:	2214      	movs	r2, #20
 80170b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80170b4:	4618      	mov	r0, r3
 80170b6:	f000 fe7d 	bl	8017db4 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80170ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80170bc:	88db      	ldrh	r3, [r3, #6]
 80170be:	b29b      	uxth	r3, r3
 80170c0:	f003 0320 	and.w	r3, r3, #32
 80170c4:	2b00      	cmp	r3, #0
 80170c6:	bf0c      	ite	eq
 80170c8:	2301      	moveq	r3, #1
 80170ca:	2300      	movne	r3, #0
 80170cc:	b2db      	uxtb	r3, r3
 80170ce:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 80170d0:	69fb      	ldr	r3, [r7, #28]
 80170d2:	2b00      	cmp	r3, #0
 80170d4:	d00e      	beq.n	80170f4 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 80170d6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80170d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80170da:	4413      	add	r3, r2
 80170dc:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80170de:	8b7a      	ldrh	r2, [r7, #26]
 80170e0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80170e2:	429a      	cmp	r2, r3
 80170e4:	f0c0 80a0 	bcc.w	8017228 <ip4_reass+0x2ac>
 80170e8:	8b7b      	ldrh	r3, [r7, #26]
 80170ea:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 80170ee:	4293      	cmp	r3, r2
 80170f0:	f200 809a 	bhi.w	8017228 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 80170f4:	69fa      	ldr	r2, [r7, #28]
 80170f6:	6879      	ldr	r1, [r7, #4]
 80170f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80170fa:	f7ff fdd5 	bl	8016ca8 <ip_reass_chain_frag_into_datagram_and_validate>
 80170fe:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8017100:	697b      	ldr	r3, [r7, #20]
 8017102:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017106:	f000 8091 	beq.w	801722c <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801710a:	4b5b      	ldr	r3, [pc, #364]	; (8017278 <ip4_reass+0x2fc>)
 801710c:	881a      	ldrh	r2, [r3, #0]
 801710e:	8c3b      	ldrh	r3, [r7, #32]
 8017110:	4413      	add	r3, r2
 8017112:	b29a      	uxth	r2, r3
 8017114:	4b58      	ldr	r3, [pc, #352]	; (8017278 <ip4_reass+0x2fc>)
 8017116:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8017118:	69fb      	ldr	r3, [r7, #28]
 801711a:	2b00      	cmp	r3, #0
 801711c:	d00d      	beq.n	801713a <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801711e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8017120:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017122:	4413      	add	r3, r2
 8017124:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8017126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017128:	8a7a      	ldrh	r2, [r7, #18]
 801712a:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801712c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801712e:	7f9b      	ldrb	r3, [r3, #30]
 8017130:	f043 0301 	orr.w	r3, r3, #1
 8017134:	b2da      	uxtb	r2, r3
 8017136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017138:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801713a:	697b      	ldr	r3, [r7, #20]
 801713c:	2b01      	cmp	r3, #1
 801713e:	d171      	bne.n	8017224 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8017140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017142:	8b9b      	ldrh	r3, [r3, #28]
 8017144:	3314      	adds	r3, #20
 8017146:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8017148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801714a:	685b      	ldr	r3, [r3, #4]
 801714c:	685b      	ldr	r3, [r3, #4]
 801714e:	681b      	ldr	r3, [r3, #0]
 8017150:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8017152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017154:	685b      	ldr	r3, [r3, #4]
 8017156:	685b      	ldr	r3, [r3, #4]
 8017158:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801715a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801715c:	3308      	adds	r3, #8
 801715e:	2214      	movs	r2, #20
 8017160:	4619      	mov	r1, r3
 8017162:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8017164:	f000 fe26 	bl	8017db4 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8017168:	8a3b      	ldrh	r3, [r7, #16]
 801716a:	4618      	mov	r0, r3
 801716c:	f7f5 fc42 	bl	800c9f4 <lwip_htons>
 8017170:	4603      	mov	r3, r0
 8017172:	461a      	mov	r2, r3
 8017174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017176:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8017178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801717a:	2200      	movs	r2, #0
 801717c:	719a      	strb	r2, [r3, #6]
 801717e:	2200      	movs	r2, #0
 8017180:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8017182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017184:	2200      	movs	r2, #0
 8017186:	729a      	strb	r2, [r3, #10]
 8017188:	2200      	movs	r2, #0
 801718a:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801718c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801718e:	685b      	ldr	r3, [r3, #4]
 8017190:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8017192:	e00d      	b.n	80171b0 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8017194:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017196:	685b      	ldr	r3, [r3, #4]
 8017198:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801719a:	2114      	movs	r1, #20
 801719c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801719e:	f7f6 feeb 	bl	800df78 <pbuf_remove_header>
      pbuf_cat(p, r);
 80171a2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80171a4:	6878      	ldr	r0, [r7, #4]
 80171a6:	f7f7 f83b 	bl	800e220 <pbuf_cat>
      r = iprh->next_pbuf;
 80171aa:	68fb      	ldr	r3, [r7, #12]
 80171ac:	681b      	ldr	r3, [r3, #0]
 80171ae:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 80171b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80171b2:	2b00      	cmp	r3, #0
 80171b4:	d1ee      	bne.n	8017194 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 80171b6:	4b31      	ldr	r3, [pc, #196]	; (801727c <ip4_reass+0x300>)
 80171b8:	681b      	ldr	r3, [r3, #0]
 80171ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80171bc:	429a      	cmp	r2, r3
 80171be:	d102      	bne.n	80171c6 <ip4_reass+0x24a>
      ipr_prev = NULL;
 80171c0:	2300      	movs	r3, #0
 80171c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80171c4:	e010      	b.n	80171e8 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80171c6:	4b2d      	ldr	r3, [pc, #180]	; (801727c <ip4_reass+0x300>)
 80171c8:	681b      	ldr	r3, [r3, #0]
 80171ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 80171cc:	e007      	b.n	80171de <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 80171ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80171d0:	681b      	ldr	r3, [r3, #0]
 80171d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80171d4:	429a      	cmp	r2, r3
 80171d6:	d006      	beq.n	80171e6 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80171d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80171da:	681b      	ldr	r3, [r3, #0]
 80171dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80171de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80171e0:	2b00      	cmp	r3, #0
 80171e2:	d1f4      	bne.n	80171ce <ip4_reass+0x252>
 80171e4:	e000      	b.n	80171e8 <ip4_reass+0x26c>
          break;
 80171e6:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 80171e8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80171ea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80171ec:	f7ff fd2e 	bl	8016c4c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 80171f0:	6878      	ldr	r0, [r7, #4]
 80171f2:	f7f6 ffd5 	bl	800e1a0 <pbuf_clen>
 80171f6:	4603      	mov	r3, r0
 80171f8:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 80171fa:	4b1f      	ldr	r3, [pc, #124]	; (8017278 <ip4_reass+0x2fc>)
 80171fc:	881b      	ldrh	r3, [r3, #0]
 80171fe:	8c3a      	ldrh	r2, [r7, #32]
 8017200:	429a      	cmp	r2, r3
 8017202:	d906      	bls.n	8017212 <ip4_reass+0x296>
 8017204:	4b1e      	ldr	r3, [pc, #120]	; (8017280 <ip4_reass+0x304>)
 8017206:	f240 229b 	movw	r2, #667	; 0x29b
 801720a:	491e      	ldr	r1, [pc, #120]	; (8017284 <ip4_reass+0x308>)
 801720c:	481e      	ldr	r0, [pc, #120]	; (8017288 <ip4_reass+0x30c>)
 801720e:	f000 fe91 	bl	8017f34 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8017212:	4b19      	ldr	r3, [pc, #100]	; (8017278 <ip4_reass+0x2fc>)
 8017214:	881a      	ldrh	r2, [r3, #0]
 8017216:	8c3b      	ldrh	r3, [r7, #32]
 8017218:	1ad3      	subs	r3, r2, r3
 801721a:	b29a      	uxth	r2, r3
 801721c:	4b16      	ldr	r3, [pc, #88]	; (8017278 <ip4_reass+0x2fc>)
 801721e:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8017220:	687b      	ldr	r3, [r7, #4]
 8017222:	e03c      	b.n	801729e <ip4_reass+0x322>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8017224:	2300      	movs	r3, #0
 8017226:	e03a      	b.n	801729e <ip4_reass+0x322>
      goto nullreturn_ipr;
 8017228:	bf00      	nop
 801722a:	e000      	b.n	801722e <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 801722c:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801722e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017230:	2b00      	cmp	r3, #0
 8017232:	d106      	bne.n	8017242 <ip4_reass+0x2c6>
 8017234:	4b12      	ldr	r3, [pc, #72]	; (8017280 <ip4_reass+0x304>)
 8017236:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801723a:	4914      	ldr	r1, [pc, #80]	; (801728c <ip4_reass+0x310>)
 801723c:	4812      	ldr	r0, [pc, #72]	; (8017288 <ip4_reass+0x30c>)
 801723e:	f000 fe79 	bl	8017f34 <iprintf>
  if (ipr->p == NULL) {
 8017242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017244:	685b      	ldr	r3, [r3, #4]
 8017246:	2b00      	cmp	r3, #0
 8017248:	d124      	bne.n	8017294 <ip4_reass+0x318>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801724a:	4b0c      	ldr	r3, [pc, #48]	; (801727c <ip4_reass+0x300>)
 801724c:	681b      	ldr	r3, [r3, #0]
 801724e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017250:	429a      	cmp	r2, r3
 8017252:	d006      	beq.n	8017262 <ip4_reass+0x2e6>
 8017254:	4b0a      	ldr	r3, [pc, #40]	; (8017280 <ip4_reass+0x304>)
 8017256:	f240 22ab 	movw	r2, #683	; 0x2ab
 801725a:	490d      	ldr	r1, [pc, #52]	; (8017290 <ip4_reass+0x314>)
 801725c:	480a      	ldr	r0, [pc, #40]	; (8017288 <ip4_reass+0x30c>)
 801725e:	f000 fe69 	bl	8017f34 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8017262:	2100      	movs	r1, #0
 8017264:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017266:	f7ff fcf1 	bl	8016c4c <ip_reass_dequeue_datagram>
 801726a:	e014      	b.n	8017296 <ip4_reass+0x31a>
    goto nullreturn;
 801726c:	bf00      	nop
 801726e:	e012      	b.n	8017296 <ip4_reass+0x31a>
    goto nullreturn;
 8017270:	bf00      	nop
 8017272:	e010      	b.n	8017296 <ip4_reass+0x31a>
      goto nullreturn;
 8017274:	bf00      	nop
 8017276:	e00e      	b.n	8017296 <ip4_reass+0x31a>
 8017278:	20006980 	.word	0x20006980
 801727c:	2000697c 	.word	0x2000697c
 8017280:	0801c014 	.word	0x0801c014
 8017284:	0801c184 	.word	0x0801c184
 8017288:	0801c05c 	.word	0x0801c05c
 801728c:	0801c1a0 	.word	0x0801c1a0
 8017290:	0801c1ac 	.word	0x0801c1ac
  }

nullreturn:
 8017294:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8017296:	6878      	ldr	r0, [r7, #4]
 8017298:	f7f6 fef4 	bl	800e084 <pbuf_free>
  return NULL;
 801729c:	2300      	movs	r3, #0
}
 801729e:	4618      	mov	r0, r3
 80172a0:	3738      	adds	r7, #56	; 0x38
 80172a2:	46bd      	mov	sp, r7
 80172a4:	bd80      	pop	{r7, pc}
 80172a6:	bf00      	nop

080172a8 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 80172a8:	b580      	push	{r7, lr}
 80172aa:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 80172ac:	2005      	movs	r0, #5
 80172ae:	f7f6 f857 	bl	800d360 <memp_malloc>
 80172b2:	4603      	mov	r3, r0
}
 80172b4:	4618      	mov	r0, r3
 80172b6:	bd80      	pop	{r7, pc}

080172b8 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 80172b8:	b580      	push	{r7, lr}
 80172ba:	b082      	sub	sp, #8
 80172bc:	af00      	add	r7, sp, #0
 80172be:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 80172c0:	687b      	ldr	r3, [r7, #4]
 80172c2:	2b00      	cmp	r3, #0
 80172c4:	d106      	bne.n	80172d4 <ip_frag_free_pbuf_custom_ref+0x1c>
 80172c6:	4b07      	ldr	r3, [pc, #28]	; (80172e4 <ip_frag_free_pbuf_custom_ref+0x2c>)
 80172c8:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 80172cc:	4906      	ldr	r1, [pc, #24]	; (80172e8 <ip_frag_free_pbuf_custom_ref+0x30>)
 80172ce:	4807      	ldr	r0, [pc, #28]	; (80172ec <ip_frag_free_pbuf_custom_ref+0x34>)
 80172d0:	f000 fe30 	bl	8017f34 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 80172d4:	6879      	ldr	r1, [r7, #4]
 80172d6:	2005      	movs	r0, #5
 80172d8:	f7f6 f894 	bl	800d404 <memp_free>
}
 80172dc:	bf00      	nop
 80172de:	3708      	adds	r7, #8
 80172e0:	46bd      	mov	sp, r7
 80172e2:	bd80      	pop	{r7, pc}
 80172e4:	0801c014 	.word	0x0801c014
 80172e8:	0801c1cc 	.word	0x0801c1cc
 80172ec:	0801c05c 	.word	0x0801c05c

080172f0 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 80172f0:	b580      	push	{r7, lr}
 80172f2:	b084      	sub	sp, #16
 80172f4:	af00      	add	r7, sp, #0
 80172f6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 80172f8:	687b      	ldr	r3, [r7, #4]
 80172fa:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80172fc:	68fb      	ldr	r3, [r7, #12]
 80172fe:	2b00      	cmp	r3, #0
 8017300:	d106      	bne.n	8017310 <ipfrag_free_pbuf_custom+0x20>
 8017302:	4b11      	ldr	r3, [pc, #68]	; (8017348 <ipfrag_free_pbuf_custom+0x58>)
 8017304:	f240 22ce 	movw	r2, #718	; 0x2ce
 8017308:	4910      	ldr	r1, [pc, #64]	; (801734c <ipfrag_free_pbuf_custom+0x5c>)
 801730a:	4811      	ldr	r0, [pc, #68]	; (8017350 <ipfrag_free_pbuf_custom+0x60>)
 801730c:	f000 fe12 	bl	8017f34 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8017310:	68fa      	ldr	r2, [r7, #12]
 8017312:	687b      	ldr	r3, [r7, #4]
 8017314:	429a      	cmp	r2, r3
 8017316:	d006      	beq.n	8017326 <ipfrag_free_pbuf_custom+0x36>
 8017318:	4b0b      	ldr	r3, [pc, #44]	; (8017348 <ipfrag_free_pbuf_custom+0x58>)
 801731a:	f240 22cf 	movw	r2, #719	; 0x2cf
 801731e:	490d      	ldr	r1, [pc, #52]	; (8017354 <ipfrag_free_pbuf_custom+0x64>)
 8017320:	480b      	ldr	r0, [pc, #44]	; (8017350 <ipfrag_free_pbuf_custom+0x60>)
 8017322:	f000 fe07 	bl	8017f34 <iprintf>
  if (pcr->original != NULL) {
 8017326:	68fb      	ldr	r3, [r7, #12]
 8017328:	695b      	ldr	r3, [r3, #20]
 801732a:	2b00      	cmp	r3, #0
 801732c:	d004      	beq.n	8017338 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801732e:	68fb      	ldr	r3, [r7, #12]
 8017330:	695b      	ldr	r3, [r3, #20]
 8017332:	4618      	mov	r0, r3
 8017334:	f7f6 fea6 	bl	800e084 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8017338:	68f8      	ldr	r0, [r7, #12]
 801733a:	f7ff ffbd 	bl	80172b8 <ip_frag_free_pbuf_custom_ref>
}
 801733e:	bf00      	nop
 8017340:	3710      	adds	r7, #16
 8017342:	46bd      	mov	sp, r7
 8017344:	bd80      	pop	{r7, pc}
 8017346:	bf00      	nop
 8017348:	0801c014 	.word	0x0801c014
 801734c:	0801c1d8 	.word	0x0801c1d8
 8017350:	0801c05c 	.word	0x0801c05c
 8017354:	0801c1e4 	.word	0x0801c1e4

08017358 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8017358:	b580      	push	{r7, lr}
 801735a:	b094      	sub	sp, #80	; 0x50
 801735c:	af02      	add	r7, sp, #8
 801735e:	60f8      	str	r0, [r7, #12]
 8017360:	60b9      	str	r1, [r7, #8]
 8017362:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8017364:	2300      	movs	r3, #0
 8017366:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801736a:	68bb      	ldr	r3, [r7, #8]
 801736c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801736e:	3b14      	subs	r3, #20
 8017370:	2b00      	cmp	r3, #0
 8017372:	da00      	bge.n	8017376 <ip4_frag+0x1e>
 8017374:	3307      	adds	r3, #7
 8017376:	10db      	asrs	r3, r3, #3
 8017378:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801737a:	2314      	movs	r3, #20
 801737c:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801737e:	68fb      	ldr	r3, [r7, #12]
 8017380:	685b      	ldr	r3, [r3, #4]
 8017382:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 8017384:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017386:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8017388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801738a:	781b      	ldrb	r3, [r3, #0]
 801738c:	f003 030f 	and.w	r3, r3, #15
 8017390:	b2db      	uxtb	r3, r3
 8017392:	009b      	lsls	r3, r3, #2
 8017394:	b2db      	uxtb	r3, r3
 8017396:	2b14      	cmp	r3, #20
 8017398:	d002      	beq.n	80173a0 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801739a:	f06f 0305 	mvn.w	r3, #5
 801739e:	e110      	b.n	80175c2 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 80173a0:	68fb      	ldr	r3, [r7, #12]
 80173a2:	895b      	ldrh	r3, [r3, #10]
 80173a4:	2b13      	cmp	r3, #19
 80173a6:	d809      	bhi.n	80173bc <ip4_frag+0x64>
 80173a8:	4b88      	ldr	r3, [pc, #544]	; (80175cc <ip4_frag+0x274>)
 80173aa:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 80173ae:	4988      	ldr	r1, [pc, #544]	; (80175d0 <ip4_frag+0x278>)
 80173b0:	4888      	ldr	r0, [pc, #544]	; (80175d4 <ip4_frag+0x27c>)
 80173b2:	f000 fdbf 	bl	8017f34 <iprintf>
 80173b6:	f06f 0305 	mvn.w	r3, #5
 80173ba:	e102      	b.n	80175c2 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 80173bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80173be:	88db      	ldrh	r3, [r3, #6]
 80173c0:	b29b      	uxth	r3, r3
 80173c2:	4618      	mov	r0, r3
 80173c4:	f7f5 fb16 	bl	800c9f4 <lwip_htons>
 80173c8:	4603      	mov	r3, r0
 80173ca:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 80173cc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80173ce:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80173d2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 80173d6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80173d8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80173dc:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 80173de:	68fb      	ldr	r3, [r7, #12]
 80173e0:	891b      	ldrh	r3, [r3, #8]
 80173e2:	3b14      	subs	r3, #20
 80173e4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 80173e8:	e0e1      	b.n	80175ae <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80173ea:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80173ec:	00db      	lsls	r3, r3, #3
 80173ee:	b29b      	uxth	r3, r3
 80173f0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80173f4:	4293      	cmp	r3, r2
 80173f6:	bf28      	it	cs
 80173f8:	4613      	movcs	r3, r2
 80173fa:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80173fc:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017400:	2114      	movs	r1, #20
 8017402:	200e      	movs	r0, #14
 8017404:	f7f6 fb5a 	bl	800dabc <pbuf_alloc>
 8017408:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801740a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801740c:	2b00      	cmp	r3, #0
 801740e:	f000 80d5 	beq.w	80175bc <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8017412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017414:	895b      	ldrh	r3, [r3, #10]
 8017416:	2b13      	cmp	r3, #19
 8017418:	d806      	bhi.n	8017428 <ip4_frag+0xd0>
 801741a:	4b6c      	ldr	r3, [pc, #432]	; (80175cc <ip4_frag+0x274>)
 801741c:	f44f 7249 	mov.w	r2, #804	; 0x324
 8017420:	496d      	ldr	r1, [pc, #436]	; (80175d8 <ip4_frag+0x280>)
 8017422:	486c      	ldr	r0, [pc, #432]	; (80175d4 <ip4_frag+0x27c>)
 8017424:	f000 fd86 	bl	8017f34 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8017428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801742a:	685b      	ldr	r3, [r3, #4]
 801742c:	2214      	movs	r2, #20
 801742e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8017430:	4618      	mov	r0, r3
 8017432:	f000 fcbf 	bl	8017db4 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8017436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017438:	685b      	ldr	r3, [r3, #4]
 801743a:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 801743c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801743e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 8017442:	e064      	b.n	801750e <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8017444:	68fb      	ldr	r3, [r7, #12]
 8017446:	895a      	ldrh	r2, [r3, #10]
 8017448:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801744a:	1ad3      	subs	r3, r2, r3
 801744c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801744e:	68fb      	ldr	r3, [r7, #12]
 8017450:	895b      	ldrh	r3, [r3, #10]
 8017452:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8017454:	429a      	cmp	r2, r3
 8017456:	d906      	bls.n	8017466 <ip4_frag+0x10e>
 8017458:	4b5c      	ldr	r3, [pc, #368]	; (80175cc <ip4_frag+0x274>)
 801745a:	f240 322d 	movw	r2, #813	; 0x32d
 801745e:	495f      	ldr	r1, [pc, #380]	; (80175dc <ip4_frag+0x284>)
 8017460:	485c      	ldr	r0, [pc, #368]	; (80175d4 <ip4_frag+0x27c>)
 8017462:	f000 fd67 	bl	8017f34 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8017466:	8bfa      	ldrh	r2, [r7, #30]
 8017468:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801746c:	4293      	cmp	r3, r2
 801746e:	bf28      	it	cs
 8017470:	4613      	movcs	r3, r2
 8017472:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8017476:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801747a:	2b00      	cmp	r3, #0
 801747c:	d105      	bne.n	801748a <ip4_frag+0x132>
        poff = 0;
 801747e:	2300      	movs	r3, #0
 8017480:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8017482:	68fb      	ldr	r3, [r7, #12]
 8017484:	681b      	ldr	r3, [r3, #0]
 8017486:	60fb      	str	r3, [r7, #12]
        continue;
 8017488:	e041      	b.n	801750e <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801748a:	f7ff ff0d 	bl	80172a8 <ip_frag_alloc_pbuf_custom_ref>
 801748e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8017490:	69bb      	ldr	r3, [r7, #24]
 8017492:	2b00      	cmp	r3, #0
 8017494:	d103      	bne.n	801749e <ip4_frag+0x146>
        pbuf_free(rambuf);
 8017496:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017498:	f7f6 fdf4 	bl	800e084 <pbuf_free>
        goto memerr;
 801749c:	e08f      	b.n	80175be <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801749e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 80174a0:	68fb      	ldr	r3, [r7, #12]
 80174a2:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80174a4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80174a6:	4413      	add	r3, r2
 80174a8:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 80174ac:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80174b0:	9201      	str	r2, [sp, #4]
 80174b2:	9300      	str	r3, [sp, #0]
 80174b4:	4603      	mov	r3, r0
 80174b6:	2241      	movs	r2, #65	; 0x41
 80174b8:	2000      	movs	r0, #0
 80174ba:	f7f6 fc29 	bl	800dd10 <pbuf_alloced_custom>
 80174be:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 80174c0:	697b      	ldr	r3, [r7, #20]
 80174c2:	2b00      	cmp	r3, #0
 80174c4:	d106      	bne.n	80174d4 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 80174c6:	69b8      	ldr	r0, [r7, #24]
 80174c8:	f7ff fef6 	bl	80172b8 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 80174cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80174ce:	f7f6 fdd9 	bl	800e084 <pbuf_free>
        goto memerr;
 80174d2:	e074      	b.n	80175be <ip4_frag+0x266>
      }
      pbuf_ref(p);
 80174d4:	68f8      	ldr	r0, [r7, #12]
 80174d6:	f7f6 fe7b 	bl	800e1d0 <pbuf_ref>
      pcr->original = p;
 80174da:	69bb      	ldr	r3, [r7, #24]
 80174dc:	68fa      	ldr	r2, [r7, #12]
 80174de:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 80174e0:	69bb      	ldr	r3, [r7, #24]
 80174e2:	4a3f      	ldr	r2, [pc, #252]	; (80175e0 <ip4_frag+0x288>)
 80174e4:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 80174e6:	6979      	ldr	r1, [r7, #20]
 80174e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80174ea:	f7f6 fe99 	bl	800e220 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 80174ee:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 80174f2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80174f6:	1ad3      	subs	r3, r2, r3
 80174f8:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 80174fc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8017500:	2b00      	cmp	r3, #0
 8017502:	d004      	beq.n	801750e <ip4_frag+0x1b6>
        poff = 0;
 8017504:	2300      	movs	r3, #0
 8017506:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8017508:	68fb      	ldr	r3, [r7, #12]
 801750a:	681b      	ldr	r3, [r3, #0]
 801750c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801750e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8017512:	2b00      	cmp	r3, #0
 8017514:	d196      	bne.n	8017444 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8017516:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8017518:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801751c:	4413      	add	r3, r2
 801751e:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8017520:	68bb      	ldr	r3, [r7, #8]
 8017522:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8017524:	f1a3 0213 	sub.w	r2, r3, #19
 8017528:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801752c:	429a      	cmp	r2, r3
 801752e:	bfcc      	ite	gt
 8017530:	2301      	movgt	r3, #1
 8017532:	2300      	movle	r3, #0
 8017534:	b2db      	uxtb	r3, r3
 8017536:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8017538:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801753c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8017540:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 8017542:	6a3b      	ldr	r3, [r7, #32]
 8017544:	2b00      	cmp	r3, #0
 8017546:	d002      	beq.n	801754e <ip4_frag+0x1f6>
 8017548:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801754a:	2b00      	cmp	r3, #0
 801754c:	d003      	beq.n	8017556 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801754e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8017550:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8017554:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8017556:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8017558:	4618      	mov	r0, r3
 801755a:	f7f5 fa4b 	bl	800c9f4 <lwip_htons>
 801755e:	4603      	mov	r3, r0
 8017560:	461a      	mov	r2, r3
 8017562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017564:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8017566:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8017568:	3314      	adds	r3, #20
 801756a:	b29b      	uxth	r3, r3
 801756c:	4618      	mov	r0, r3
 801756e:	f7f5 fa41 	bl	800c9f4 <lwip_htons>
 8017572:	4603      	mov	r3, r0
 8017574:	461a      	mov	r2, r3
 8017576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017578:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801757a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801757c:	2200      	movs	r2, #0
 801757e:	729a      	strb	r2, [r3, #10]
 8017580:	2200      	movs	r2, #0
 8017582:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8017584:	68bb      	ldr	r3, [r7, #8]
 8017586:	695b      	ldr	r3, [r3, #20]
 8017588:	687a      	ldr	r2, [r7, #4]
 801758a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801758c:	68b8      	ldr	r0, [r7, #8]
 801758e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8017590:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017592:	f7f6 fd77 	bl	800e084 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8017596:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801759a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801759c:	1ad3      	subs	r3, r2, r3
 801759e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 80175a2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80175a6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80175a8:	4413      	add	r3, r2
 80175aa:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 80175ae:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80175b2:	2b00      	cmp	r3, #0
 80175b4:	f47f af19 	bne.w	80173ea <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 80175b8:	2300      	movs	r3, #0
 80175ba:	e002      	b.n	80175c2 <ip4_frag+0x26a>
      goto memerr;
 80175bc:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 80175be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80175c2:	4618      	mov	r0, r3
 80175c4:	3748      	adds	r7, #72	; 0x48
 80175c6:	46bd      	mov	sp, r7
 80175c8:	bd80      	pop	{r7, pc}
 80175ca:	bf00      	nop
 80175cc:	0801c014 	.word	0x0801c014
 80175d0:	0801c1f0 	.word	0x0801c1f0
 80175d4:	0801c05c 	.word	0x0801c05c
 80175d8:	0801c20c 	.word	0x0801c20c
 80175dc:	0801c22c 	.word	0x0801c22c
 80175e0:	080172f1 	.word	0x080172f1

080175e4 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 80175e4:	b580      	push	{r7, lr}
 80175e6:	b086      	sub	sp, #24
 80175e8:	af00      	add	r7, sp, #0
 80175ea:	6078      	str	r0, [r7, #4]
 80175ec:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 80175ee:	230e      	movs	r3, #14
 80175f0:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 80175f2:	687b      	ldr	r3, [r7, #4]
 80175f4:	895b      	ldrh	r3, [r3, #10]
 80175f6:	2b0e      	cmp	r3, #14
 80175f8:	d96e      	bls.n	80176d8 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 80175fa:	687b      	ldr	r3, [r7, #4]
 80175fc:	7bdb      	ldrb	r3, [r3, #15]
 80175fe:	2b00      	cmp	r3, #0
 8017600:	d106      	bne.n	8017610 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8017602:	683b      	ldr	r3, [r7, #0]
 8017604:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8017608:	3301      	adds	r3, #1
 801760a:	b2da      	uxtb	r2, r3
 801760c:	687b      	ldr	r3, [r7, #4]
 801760e:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8017610:	687b      	ldr	r3, [r7, #4]
 8017612:	685b      	ldr	r3, [r3, #4]
 8017614:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8017616:	693b      	ldr	r3, [r7, #16]
 8017618:	7b1a      	ldrb	r2, [r3, #12]
 801761a:	7b5b      	ldrb	r3, [r3, #13]
 801761c:	021b      	lsls	r3, r3, #8
 801761e:	4313      	orrs	r3, r2
 8017620:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8017622:	693b      	ldr	r3, [r7, #16]
 8017624:	781b      	ldrb	r3, [r3, #0]
 8017626:	f003 0301 	and.w	r3, r3, #1
 801762a:	2b00      	cmp	r3, #0
 801762c:	d023      	beq.n	8017676 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801762e:	693b      	ldr	r3, [r7, #16]
 8017630:	781b      	ldrb	r3, [r3, #0]
 8017632:	2b01      	cmp	r3, #1
 8017634:	d10f      	bne.n	8017656 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8017636:	693b      	ldr	r3, [r7, #16]
 8017638:	785b      	ldrb	r3, [r3, #1]
 801763a:	2b00      	cmp	r3, #0
 801763c:	d11b      	bne.n	8017676 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801763e:	693b      	ldr	r3, [r7, #16]
 8017640:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8017642:	2b5e      	cmp	r3, #94	; 0x5e
 8017644:	d117      	bne.n	8017676 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8017646:	687b      	ldr	r3, [r7, #4]
 8017648:	7b5b      	ldrb	r3, [r3, #13]
 801764a:	f043 0310 	orr.w	r3, r3, #16
 801764e:	b2da      	uxtb	r2, r3
 8017650:	687b      	ldr	r3, [r7, #4]
 8017652:	735a      	strb	r2, [r3, #13]
 8017654:	e00f      	b.n	8017676 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8017656:	693b      	ldr	r3, [r7, #16]
 8017658:	2206      	movs	r2, #6
 801765a:	4928      	ldr	r1, [pc, #160]	; (80176fc <ethernet_input+0x118>)
 801765c:	4618      	mov	r0, r3
 801765e:	f000 fb9b 	bl	8017d98 <memcmp>
 8017662:	4603      	mov	r3, r0
 8017664:	2b00      	cmp	r3, #0
 8017666:	d106      	bne.n	8017676 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8017668:	687b      	ldr	r3, [r7, #4]
 801766a:	7b5b      	ldrb	r3, [r3, #13]
 801766c:	f043 0308 	orr.w	r3, r3, #8
 8017670:	b2da      	uxtb	r2, r3
 8017672:	687b      	ldr	r3, [r7, #4]
 8017674:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8017676:	89fb      	ldrh	r3, [r7, #14]
 8017678:	2b08      	cmp	r3, #8
 801767a:	d003      	beq.n	8017684 <ethernet_input+0xa0>
 801767c:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8017680:	d014      	beq.n	80176ac <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8017682:	e032      	b.n	80176ea <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8017684:	683b      	ldr	r3, [r7, #0]
 8017686:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801768a:	f003 0308 	and.w	r3, r3, #8
 801768e:	2b00      	cmp	r3, #0
 8017690:	d024      	beq.n	80176dc <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8017692:	8afb      	ldrh	r3, [r7, #22]
 8017694:	4619      	mov	r1, r3
 8017696:	6878      	ldr	r0, [r7, #4]
 8017698:	f7f6 fc6e 	bl	800df78 <pbuf_remove_header>
 801769c:	4603      	mov	r3, r0
 801769e:	2b00      	cmp	r3, #0
 80176a0:	d11e      	bne.n	80176e0 <ethernet_input+0xfc>
        ip4_input(p, netif);
 80176a2:	6839      	ldr	r1, [r7, #0]
 80176a4:	6878      	ldr	r0, [r7, #4]
 80176a6:	f7fe ff27 	bl	80164f8 <ip4_input>
      break;
 80176aa:	e013      	b.n	80176d4 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80176ac:	683b      	ldr	r3, [r7, #0]
 80176ae:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80176b2:	f003 0308 	and.w	r3, r3, #8
 80176b6:	2b00      	cmp	r3, #0
 80176b8:	d014      	beq.n	80176e4 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 80176ba:	8afb      	ldrh	r3, [r7, #22]
 80176bc:	4619      	mov	r1, r3
 80176be:	6878      	ldr	r0, [r7, #4]
 80176c0:	f7f6 fc5a 	bl	800df78 <pbuf_remove_header>
 80176c4:	4603      	mov	r3, r0
 80176c6:	2b00      	cmp	r3, #0
 80176c8:	d10e      	bne.n	80176e8 <ethernet_input+0x104>
        etharp_input(p, netif);
 80176ca:	6839      	ldr	r1, [r7, #0]
 80176cc:	6878      	ldr	r0, [r7, #4]
 80176ce:	f7fe f8c7 	bl	8015860 <etharp_input>
      break;
 80176d2:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 80176d4:	2300      	movs	r3, #0
 80176d6:	e00c      	b.n	80176f2 <ethernet_input+0x10e>
    goto free_and_return;
 80176d8:	bf00      	nop
 80176da:	e006      	b.n	80176ea <ethernet_input+0x106>
        goto free_and_return;
 80176dc:	bf00      	nop
 80176de:	e004      	b.n	80176ea <ethernet_input+0x106>
        goto free_and_return;
 80176e0:	bf00      	nop
 80176e2:	e002      	b.n	80176ea <ethernet_input+0x106>
        goto free_and_return;
 80176e4:	bf00      	nop
 80176e6:	e000      	b.n	80176ea <ethernet_input+0x106>
        goto free_and_return;
 80176e8:	bf00      	nop

free_and_return:
  pbuf_free(p);
 80176ea:	6878      	ldr	r0, [r7, #4]
 80176ec:	f7f6 fcca 	bl	800e084 <pbuf_free>
  return ERR_OK;
 80176f0:	2300      	movs	r3, #0
}
 80176f2:	4618      	mov	r0, r3
 80176f4:	3718      	adds	r7, #24
 80176f6:	46bd      	mov	sp, r7
 80176f8:	bd80      	pop	{r7, pc}
 80176fa:	bf00      	nop
 80176fc:	0801c408 	.word	0x0801c408

08017700 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8017700:	b580      	push	{r7, lr}
 8017702:	b086      	sub	sp, #24
 8017704:	af00      	add	r7, sp, #0
 8017706:	60f8      	str	r0, [r7, #12]
 8017708:	60b9      	str	r1, [r7, #8]
 801770a:	607a      	str	r2, [r7, #4]
 801770c:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801770e:	8c3b      	ldrh	r3, [r7, #32]
 8017710:	4618      	mov	r0, r3
 8017712:	f7f5 f96f 	bl	800c9f4 <lwip_htons>
 8017716:	4603      	mov	r3, r0
 8017718:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801771a:	210e      	movs	r1, #14
 801771c:	68b8      	ldr	r0, [r7, #8]
 801771e:	f7f6 fc1b 	bl	800df58 <pbuf_add_header>
 8017722:	4603      	mov	r3, r0
 8017724:	2b00      	cmp	r3, #0
 8017726:	d125      	bne.n	8017774 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8017728:	68bb      	ldr	r3, [r7, #8]
 801772a:	685b      	ldr	r3, [r3, #4]
 801772c:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801772e:	693b      	ldr	r3, [r7, #16]
 8017730:	8afa      	ldrh	r2, [r7, #22]
 8017732:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8017734:	693b      	ldr	r3, [r7, #16]
 8017736:	2206      	movs	r2, #6
 8017738:	6839      	ldr	r1, [r7, #0]
 801773a:	4618      	mov	r0, r3
 801773c:	f000 fb3a 	bl	8017db4 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8017740:	693b      	ldr	r3, [r7, #16]
 8017742:	3306      	adds	r3, #6
 8017744:	2206      	movs	r2, #6
 8017746:	6879      	ldr	r1, [r7, #4]
 8017748:	4618      	mov	r0, r3
 801774a:	f000 fb33 	bl	8017db4 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801774e:	68fb      	ldr	r3, [r7, #12]
 8017750:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8017754:	2b06      	cmp	r3, #6
 8017756:	d006      	beq.n	8017766 <ethernet_output+0x66>
 8017758:	4b0a      	ldr	r3, [pc, #40]	; (8017784 <ethernet_output+0x84>)
 801775a:	f44f 7299 	mov.w	r2, #306	; 0x132
 801775e:	490a      	ldr	r1, [pc, #40]	; (8017788 <ethernet_output+0x88>)
 8017760:	480a      	ldr	r0, [pc, #40]	; (801778c <ethernet_output+0x8c>)
 8017762:	f000 fbe7 	bl	8017f34 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8017766:	68fb      	ldr	r3, [r7, #12]
 8017768:	699b      	ldr	r3, [r3, #24]
 801776a:	68b9      	ldr	r1, [r7, #8]
 801776c:	68f8      	ldr	r0, [r7, #12]
 801776e:	4798      	blx	r3
 8017770:	4603      	mov	r3, r0
 8017772:	e002      	b.n	801777a <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8017774:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8017776:	f06f 0301 	mvn.w	r3, #1
}
 801777a:	4618      	mov	r0, r3
 801777c:	3718      	adds	r7, #24
 801777e:	46bd      	mov	sp, r7
 8017780:	bd80      	pop	{r7, pc}
 8017782:	bf00      	nop
 8017784:	0801c23c 	.word	0x0801c23c
 8017788:	0801c274 	.word	0x0801c274
 801778c:	0801c2a8 	.word	0x0801c2a8

08017790 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8017790:	b580      	push	{r7, lr}
 8017792:	b086      	sub	sp, #24
 8017794:	af00      	add	r7, sp, #0
 8017796:	6078      	str	r0, [r7, #4]
 8017798:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801779a:	683b      	ldr	r3, [r7, #0]
 801779c:	60bb      	str	r3, [r7, #8]
 801779e:	2304      	movs	r3, #4
 80177a0:	60fb      	str	r3, [r7, #12]
 80177a2:	2300      	movs	r3, #0
 80177a4:	613b      	str	r3, [r7, #16]
 80177a6:	2300      	movs	r3, #0
 80177a8:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 80177aa:	f107 0308 	add.w	r3, r7, #8
 80177ae:	2100      	movs	r1, #0
 80177b0:	4618      	mov	r0, r3
 80177b2:	f7f0 f98e 	bl	8007ad2 <osMessageCreate>
 80177b6:	4602      	mov	r2, r0
 80177b8:	687b      	ldr	r3, [r7, #4]
 80177ba:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 80177bc:	687b      	ldr	r3, [r7, #4]
 80177be:	681b      	ldr	r3, [r3, #0]
 80177c0:	2b00      	cmp	r3, #0
 80177c2:	d102      	bne.n	80177ca <sys_mbox_new+0x3a>
    return ERR_MEM;
 80177c4:	f04f 33ff 	mov.w	r3, #4294967295
 80177c8:	e000      	b.n	80177cc <sys_mbox_new+0x3c>

  return ERR_OK;
 80177ca:	2300      	movs	r3, #0
}
 80177cc:	4618      	mov	r0, r3
 80177ce:	3718      	adds	r7, #24
 80177d0:	46bd      	mov	sp, r7
 80177d2:	bd80      	pop	{r7, pc}

080177d4 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 80177d4:	b580      	push	{r7, lr}
 80177d6:	b082      	sub	sp, #8
 80177d8:	af00      	add	r7, sp, #0
 80177da:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 80177dc:	687b      	ldr	r3, [r7, #4]
 80177de:	681b      	ldr	r3, [r3, #0]
 80177e0:	4618      	mov	r0, r3
 80177e2:	f7f0 fb88 	bl	8007ef6 <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 80177e6:	687b      	ldr	r3, [r7, #4]
 80177e8:	681b      	ldr	r3, [r3, #0]
 80177ea:	4618      	mov	r0, r3
 80177ec:	f7f0 fb99 	bl	8007f22 <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 80177f0:	bf00      	nop
 80177f2:	3708      	adds	r7, #8
 80177f4:	46bd      	mov	sp, r7
 80177f6:	bd80      	pop	{r7, pc}

080177f8 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 80177f8:	b580      	push	{r7, lr}
 80177fa:	b084      	sub	sp, #16
 80177fc:	af00      	add	r7, sp, #0
 80177fe:	6078      	str	r0, [r7, #4]
 8017800:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 8017802:	687b      	ldr	r3, [r7, #4]
 8017804:	681b      	ldr	r3, [r3, #0]
 8017806:	6839      	ldr	r1, [r7, #0]
 8017808:	2200      	movs	r2, #0
 801780a:	4618      	mov	r0, r3
 801780c:	f7f0 f98a 	bl	8007b24 <osMessagePut>
 8017810:	4603      	mov	r3, r0
 8017812:	2b00      	cmp	r3, #0
 8017814:	d102      	bne.n	801781c <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 8017816:	2300      	movs	r3, #0
 8017818:	73fb      	strb	r3, [r7, #15]
 801781a:	e001      	b.n	8017820 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801781c:	23ff      	movs	r3, #255	; 0xff
 801781e:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8017820:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017824:	4618      	mov	r0, r3
 8017826:	3710      	adds	r7, #16
 8017828:	46bd      	mov	sp, r7
 801782a:	bd80      	pop	{r7, pc}

0801782c <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801782c:	b580      	push	{r7, lr}
 801782e:	b08c      	sub	sp, #48	; 0x30
 8017830:	af00      	add	r7, sp, #0
 8017832:	61f8      	str	r0, [r7, #28]
 8017834:	61b9      	str	r1, [r7, #24]
 8017836:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 8017838:	f7ef fe75 	bl	8007526 <osKernelSysTick>
 801783c:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801783e:	697b      	ldr	r3, [r7, #20]
 8017840:	2b00      	cmp	r3, #0
 8017842:	d017      	beq.n	8017874 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 8017844:	69fb      	ldr	r3, [r7, #28]
 8017846:	6819      	ldr	r1, [r3, #0]
 8017848:	f107 0320 	add.w	r3, r7, #32
 801784c:	697a      	ldr	r2, [r7, #20]
 801784e:	4618      	mov	r0, r3
 8017850:	f7f0 f9a8 	bl	8007ba4 <osMessageGet>

    if(event.status == osEventMessage)
 8017854:	6a3b      	ldr	r3, [r7, #32]
 8017856:	2b10      	cmp	r3, #16
 8017858:	d109      	bne.n	801786e <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 801785a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801785c:	461a      	mov	r2, r3
 801785e:	69bb      	ldr	r3, [r7, #24]
 8017860:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 8017862:	f7ef fe60 	bl	8007526 <osKernelSysTick>
 8017866:	4602      	mov	r2, r0
 8017868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801786a:	1ad3      	subs	r3, r2, r3
 801786c:	e019      	b.n	80178a2 <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801786e:	f04f 33ff 	mov.w	r3, #4294967295
 8017872:	e016      	b.n	80178a2 <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 8017874:	69fb      	ldr	r3, [r7, #28]
 8017876:	6819      	ldr	r1, [r3, #0]
 8017878:	463b      	mov	r3, r7
 801787a:	f04f 32ff 	mov.w	r2, #4294967295
 801787e:	4618      	mov	r0, r3
 8017880:	f7f0 f990 	bl	8007ba4 <osMessageGet>
 8017884:	f107 0320 	add.w	r3, r7, #32
 8017888:	463a      	mov	r2, r7
 801788a:	ca07      	ldmia	r2, {r0, r1, r2}
 801788c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 8017890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017892:	461a      	mov	r2, r3
 8017894:	69bb      	ldr	r3, [r7, #24]
 8017896:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 8017898:	f7ef fe45 	bl	8007526 <osKernelSysTick>
 801789c:	4602      	mov	r2, r0
 801789e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80178a0:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 80178a2:	4618      	mov	r0, r3
 80178a4:	3730      	adds	r7, #48	; 0x30
 80178a6:	46bd      	mov	sp, r7
 80178a8:	bd80      	pop	{r7, pc}

080178aa <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 80178aa:	b580      	push	{r7, lr}
 80178ac:	b086      	sub	sp, #24
 80178ae:	af00      	add	r7, sp, #0
 80178b0:	6078      	str	r0, [r7, #4]
 80178b2:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 80178b4:	687b      	ldr	r3, [r7, #4]
 80178b6:	6819      	ldr	r1, [r3, #0]
 80178b8:	f107 030c 	add.w	r3, r7, #12
 80178bc:	2200      	movs	r2, #0
 80178be:	4618      	mov	r0, r3
 80178c0:	f7f0 f970 	bl	8007ba4 <osMessageGet>

  if(event.status == osEventMessage)
 80178c4:	68fb      	ldr	r3, [r7, #12]
 80178c6:	2b10      	cmp	r3, #16
 80178c8:	d105      	bne.n	80178d6 <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 80178ca:	693b      	ldr	r3, [r7, #16]
 80178cc:	461a      	mov	r2, r3
 80178ce:	683b      	ldr	r3, [r7, #0]
 80178d0:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 80178d2:	2300      	movs	r3, #0
 80178d4:	e001      	b.n	80178da <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 80178d6:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 80178da:	4618      	mov	r0, r3
 80178dc:	3718      	adds	r7, #24
 80178de:	46bd      	mov	sp, r7
 80178e0:	bd80      	pop	{r7, pc}

080178e2 <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 80178e2:	b480      	push	{r7}
 80178e4:	b083      	sub	sp, #12
 80178e6:	af00      	add	r7, sp, #0
 80178e8:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 80178ea:	687b      	ldr	r3, [r7, #4]
 80178ec:	681b      	ldr	r3, [r3, #0]
 80178ee:	2b00      	cmp	r3, #0
 80178f0:	d101      	bne.n	80178f6 <sys_mbox_valid+0x14>
    return 0;
 80178f2:	2300      	movs	r3, #0
 80178f4:	e000      	b.n	80178f8 <sys_mbox_valid+0x16>
  else
    return 1;
 80178f6:	2301      	movs	r3, #1
}
 80178f8:	4618      	mov	r0, r3
 80178fa:	370c      	adds	r7, #12
 80178fc:	46bd      	mov	sp, r7
 80178fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017902:	4770      	bx	lr

08017904 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 8017904:	b480      	push	{r7}
 8017906:	b083      	sub	sp, #12
 8017908:	af00      	add	r7, sp, #0
 801790a:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 801790c:	687b      	ldr	r3, [r7, #4]
 801790e:	2200      	movs	r2, #0
 8017910:	601a      	str	r2, [r3, #0]
}
 8017912:	bf00      	nop
 8017914:	370c      	adds	r7, #12
 8017916:	46bd      	mov	sp, r7
 8017918:	f85d 7b04 	ldr.w	r7, [sp], #4
 801791c:	4770      	bx	lr

0801791e <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 801791e:	b580      	push	{r7, lr}
 8017920:	b084      	sub	sp, #16
 8017922:	af00      	add	r7, sp, #0
 8017924:	6078      	str	r0, [r7, #4]
 8017926:	460b      	mov	r3, r1
 8017928:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 801792a:	2300      	movs	r3, #0
 801792c:	60bb      	str	r3, [r7, #8]
 801792e:	2300      	movs	r3, #0
 8017930:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 8017932:	f107 0308 	add.w	r3, r7, #8
 8017936:	2101      	movs	r1, #1
 8017938:	4618      	mov	r0, r3
 801793a:	f7ef ff01 	bl	8007740 <osSemaphoreCreate>
 801793e:	4602      	mov	r2, r0
 8017940:	687b      	ldr	r3, [r7, #4]
 8017942:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 8017944:	687b      	ldr	r3, [r7, #4]
 8017946:	681b      	ldr	r3, [r3, #0]
 8017948:	2b00      	cmp	r3, #0
 801794a:	d102      	bne.n	8017952 <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801794c:	f04f 33ff 	mov.w	r3, #4294967295
 8017950:	e009      	b.n	8017966 <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 8017952:	78fb      	ldrb	r3, [r7, #3]
 8017954:	2b00      	cmp	r3, #0
 8017956:	d105      	bne.n	8017964 <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 8017958:	687b      	ldr	r3, [r7, #4]
 801795a:	681b      	ldr	r3, [r3, #0]
 801795c:	2100      	movs	r1, #0
 801795e:	4618      	mov	r0, r3
 8017960:	f7ef ff20 	bl	80077a4 <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 8017964:	2300      	movs	r3, #0
}
 8017966:	4618      	mov	r0, r3
 8017968:	3710      	adds	r7, #16
 801796a:	46bd      	mov	sp, r7
 801796c:	bd80      	pop	{r7, pc}

0801796e <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 801796e:	b580      	push	{r7, lr}
 8017970:	b084      	sub	sp, #16
 8017972:	af00      	add	r7, sp, #0
 8017974:	6078      	str	r0, [r7, #4]
 8017976:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
 8017978:	f7ef fdd5 	bl	8007526 <osKernelSysTick>
 801797c:	60f8      	str	r0, [r7, #12]
#else
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801797e:	683b      	ldr	r3, [r7, #0]
 8017980:	2b00      	cmp	r3, #0
 8017982:	d011      	beq.n	80179a8 <sys_arch_sem_wait+0x3a>
  {
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
 8017984:	687b      	ldr	r3, [r7, #4]
 8017986:	681b      	ldr	r3, [r3, #0]
 8017988:	6839      	ldr	r1, [r7, #0]
 801798a:	4618      	mov	r0, r3
 801798c:	f7ef ff0a 	bl	80077a4 <osSemaphoreWait>
 8017990:	4603      	mov	r3, r0
 8017992:	2b00      	cmp	r3, #0
 8017994:	d105      	bne.n	80179a2 <sys_arch_sem_wait+0x34>
    {
      return (osKernelSysTick() - starttime);
 8017996:	f7ef fdc6 	bl	8007526 <osKernelSysTick>
 801799a:	4602      	mov	r2, r0
 801799c:	68fb      	ldr	r3, [r7, #12]
 801799e:	1ad3      	subs	r3, r2, r3
 80179a0:	e012      	b.n	80179c8 <sys_arch_sem_wait+0x5a>
        return (osKernelGetTickCount() - starttime);
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 80179a2:	f04f 33ff 	mov.w	r3, #4294967295
 80179a6:	e00f      	b.n	80179c8 <sys_arch_sem_wait+0x5a>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
 80179a8:	bf00      	nop
 80179aa:	687b      	ldr	r3, [r7, #4]
 80179ac:	681b      	ldr	r3, [r3, #0]
 80179ae:	f04f 31ff 	mov.w	r1, #4294967295
 80179b2:	4618      	mov	r0, r3
 80179b4:	f7ef fef6 	bl	80077a4 <osSemaphoreWait>
 80179b8:	4603      	mov	r3, r0
 80179ba:	2b00      	cmp	r3, #0
 80179bc:	d1f5      	bne.n	80179aa <sys_arch_sem_wait+0x3c>
    return (osKernelSysTick() - starttime);
 80179be:	f7ef fdb2 	bl	8007526 <osKernelSysTick>
 80179c2:	4602      	mov	r2, r0
 80179c4:	68fb      	ldr	r3, [r7, #12]
 80179c6:	1ad3      	subs	r3, r2, r3
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 80179c8:	4618      	mov	r0, r3
 80179ca:	3710      	adds	r7, #16
 80179cc:	46bd      	mov	sp, r7
 80179ce:	bd80      	pop	{r7, pc}

080179d0 <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 80179d0:	b580      	push	{r7, lr}
 80179d2:	b082      	sub	sp, #8
 80179d4:	af00      	add	r7, sp, #0
 80179d6:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 80179d8:	687b      	ldr	r3, [r7, #4]
 80179da:	681b      	ldr	r3, [r3, #0]
 80179dc:	4618      	mov	r0, r3
 80179de:	f7ef ff2f 	bl	8007840 <osSemaphoreRelease>
}
 80179e2:	bf00      	nop
 80179e4:	3708      	adds	r7, #8
 80179e6:	46bd      	mov	sp, r7
 80179e8:	bd80      	pop	{r7, pc}

080179ea <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 80179ea:	b580      	push	{r7, lr}
 80179ec:	b082      	sub	sp, #8
 80179ee:	af00      	add	r7, sp, #0
 80179f0:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 80179f2:	687b      	ldr	r3, [r7, #4]
 80179f4:	681b      	ldr	r3, [r3, #0]
 80179f6:	4618      	mov	r0, r3
 80179f8:	f7ef ff58 	bl	80078ac <osSemaphoreDelete>
}
 80179fc:	bf00      	nop
 80179fe:	3708      	adds	r7, #8
 8017a00:	46bd      	mov	sp, r7
 8017a02:	bd80      	pop	{r7, pc}

08017a04 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 8017a04:	b480      	push	{r7}
 8017a06:	b083      	sub	sp, #12
 8017a08:	af00      	add	r7, sp, #0
 8017a0a:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 8017a0c:	687b      	ldr	r3, [r7, #4]
 8017a0e:	681b      	ldr	r3, [r3, #0]
 8017a10:	2b00      	cmp	r3, #0
 8017a12:	d101      	bne.n	8017a18 <sys_sem_valid+0x14>
    return 0;
 8017a14:	2300      	movs	r3, #0
 8017a16:	e000      	b.n	8017a1a <sys_sem_valid+0x16>
  else
    return 1;
 8017a18:	2301      	movs	r3, #1
}
 8017a1a:	4618      	mov	r0, r3
 8017a1c:	370c      	adds	r7, #12
 8017a1e:	46bd      	mov	sp, r7
 8017a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a24:	4770      	bx	lr

08017a26 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 8017a26:	b480      	push	{r7}
 8017a28:	b083      	sub	sp, #12
 8017a2a:	af00      	add	r7, sp, #0
 8017a2c:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 8017a2e:	687b      	ldr	r3, [r7, #4]
 8017a30:	2200      	movs	r2, #0
 8017a32:	601a      	str	r2, [r3, #0]
}
 8017a34:	bf00      	nop
 8017a36:	370c      	adds	r7, #12
 8017a38:	46bd      	mov	sp, r7
 8017a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a3e:	4770      	bx	lr

08017a40 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8017a40:	b580      	push	{r7, lr}
 8017a42:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8017a44:	4803      	ldr	r0, [pc, #12]	; (8017a54 <sys_init+0x14>)
 8017a46:	f7ef fdde 	bl	8007606 <osMutexCreate>
 8017a4a:	4603      	mov	r3, r0
 8017a4c:	4a02      	ldr	r2, [pc, #8]	; (8017a58 <sys_init+0x18>)
 8017a4e:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 8017a50:	bf00      	nop
 8017a52:	bd80      	pop	{r7, pc}
 8017a54:	0801c418 	.word	0x0801c418
 8017a58:	2000d7a4 	.word	0x2000d7a4

08017a5c <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8017a5c:	b580      	push	{r7, lr}
 8017a5e:	b084      	sub	sp, #16
 8017a60:	af00      	add	r7, sp, #0
 8017a62:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 8017a64:	2300      	movs	r3, #0
 8017a66:	60bb      	str	r3, [r7, #8]
 8017a68:	2300      	movs	r3, #0
 8017a6a:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 8017a6c:	f107 0308 	add.w	r3, r7, #8
 8017a70:	4618      	mov	r0, r3
 8017a72:	f7ef fdc8 	bl	8007606 <osMutexCreate>
 8017a76:	4602      	mov	r2, r0
 8017a78:	687b      	ldr	r3, [r7, #4]
 8017a7a:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 8017a7c:	687b      	ldr	r3, [r7, #4]
 8017a7e:	681b      	ldr	r3, [r3, #0]
 8017a80:	2b00      	cmp	r3, #0
 8017a82:	d102      	bne.n	8017a8a <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8017a84:	f04f 33ff 	mov.w	r3, #4294967295
 8017a88:	e000      	b.n	8017a8c <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 8017a8a:	2300      	movs	r3, #0
}
 8017a8c:	4618      	mov	r0, r3
 8017a8e:	3710      	adds	r7, #16
 8017a90:	46bd      	mov	sp, r7
 8017a92:	bd80      	pop	{r7, pc}

08017a94 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8017a94:	b580      	push	{r7, lr}
 8017a96:	b082      	sub	sp, #8
 8017a98:	af00      	add	r7, sp, #0
 8017a9a:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 8017a9c:	687b      	ldr	r3, [r7, #4]
 8017a9e:	681b      	ldr	r3, [r3, #0]
 8017aa0:	f04f 31ff 	mov.w	r1, #4294967295
 8017aa4:	4618      	mov	r0, r3
 8017aa6:	f7ef fdc7 	bl	8007638 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 8017aaa:	bf00      	nop
 8017aac:	3708      	adds	r7, #8
 8017aae:	46bd      	mov	sp, r7
 8017ab0:	bd80      	pop	{r7, pc}

08017ab2 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8017ab2:	b580      	push	{r7, lr}
 8017ab4:	b082      	sub	sp, #8
 8017ab6:	af00      	add	r7, sp, #0
 8017ab8:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 8017aba:	687b      	ldr	r3, [r7, #4]
 8017abc:	681b      	ldr	r3, [r3, #0]
 8017abe:	4618      	mov	r0, r3
 8017ac0:	f7ef fe08 	bl	80076d4 <osMutexRelease>
}
 8017ac4:	bf00      	nop
 8017ac6:	3708      	adds	r7, #8
 8017ac8:	46bd      	mov	sp, r7
 8017aca:	bd80      	pop	{r7, pc}

08017acc <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8017acc:	b580      	push	{r7, lr}
 8017ace:	b08c      	sub	sp, #48	; 0x30
 8017ad0:	af00      	add	r7, sp, #0
 8017ad2:	60f8      	str	r0, [r7, #12]
 8017ad4:	60b9      	str	r1, [r7, #8]
 8017ad6:	607a      	str	r2, [r7, #4]
 8017ad8:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8017ada:	f107 0314 	add.w	r3, r7, #20
 8017ade:	2200      	movs	r2, #0
 8017ae0:	601a      	str	r2, [r3, #0]
 8017ae2:	605a      	str	r2, [r3, #4]
 8017ae4:	609a      	str	r2, [r3, #8]
 8017ae6:	60da      	str	r2, [r3, #12]
 8017ae8:	611a      	str	r2, [r3, #16]
 8017aea:	615a      	str	r2, [r3, #20]
 8017aec:	619a      	str	r2, [r3, #24]
 8017aee:	68fb      	ldr	r3, [r7, #12]
 8017af0:	617b      	str	r3, [r7, #20]
 8017af2:	68bb      	ldr	r3, [r7, #8]
 8017af4:	61bb      	str	r3, [r7, #24]
 8017af6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017af8:	b21b      	sxth	r3, r3
 8017afa:	83bb      	strh	r3, [r7, #28]
 8017afc:	683b      	ldr	r3, [r7, #0]
 8017afe:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 8017b00:	f107 0314 	add.w	r3, r7, #20
 8017b04:	6879      	ldr	r1, [r7, #4]
 8017b06:	4618      	mov	r0, r3
 8017b08:	f7ef fd1d 	bl	8007546 <osThreadCreate>
 8017b0c:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 8017b0e:	4618      	mov	r0, r3
 8017b10:	3730      	adds	r7, #48	; 0x30
 8017b12:	46bd      	mov	sp, r7
 8017b14:	bd80      	pop	{r7, pc}
	...

08017b18 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8017b18:	b580      	push	{r7, lr}
 8017b1a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 8017b1c:	4b04      	ldr	r3, [pc, #16]	; (8017b30 <sys_arch_protect+0x18>)
 8017b1e:	681b      	ldr	r3, [r3, #0]
 8017b20:	f04f 31ff 	mov.w	r1, #4294967295
 8017b24:	4618      	mov	r0, r3
 8017b26:	f7ef fd87 	bl	8007638 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 8017b2a:	2301      	movs	r3, #1
}
 8017b2c:	4618      	mov	r0, r3
 8017b2e:	bd80      	pop	{r7, pc}
 8017b30:	2000d7a4 	.word	0x2000d7a4

08017b34 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8017b34:	b580      	push	{r7, lr}
 8017b36:	b082      	sub	sp, #8
 8017b38:	af00      	add	r7, sp, #0
 8017b3a:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8017b3c:	4b04      	ldr	r3, [pc, #16]	; (8017b50 <sys_arch_unprotect+0x1c>)
 8017b3e:	681b      	ldr	r3, [r3, #0]
 8017b40:	4618      	mov	r0, r3
 8017b42:	f7ef fdc7 	bl	80076d4 <osMutexRelease>
}
 8017b46:	bf00      	nop
 8017b48:	3708      	adds	r7, #8
 8017b4a:	46bd      	mov	sp, r7
 8017b4c:	bd80      	pop	{r7, pc}
 8017b4e:	bf00      	nop
 8017b50:	2000d7a4 	.word	0x2000d7a4

08017b54 <std>:
 8017b54:	2300      	movs	r3, #0
 8017b56:	b510      	push	{r4, lr}
 8017b58:	4604      	mov	r4, r0
 8017b5a:	e9c0 3300 	strd	r3, r3, [r0]
 8017b5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8017b62:	6083      	str	r3, [r0, #8]
 8017b64:	8181      	strh	r1, [r0, #12]
 8017b66:	6643      	str	r3, [r0, #100]	; 0x64
 8017b68:	81c2      	strh	r2, [r0, #14]
 8017b6a:	6183      	str	r3, [r0, #24]
 8017b6c:	4619      	mov	r1, r3
 8017b6e:	2208      	movs	r2, #8
 8017b70:	305c      	adds	r0, #92	; 0x5c
 8017b72:	f000 f92d 	bl	8017dd0 <memset>
 8017b76:	4b05      	ldr	r3, [pc, #20]	; (8017b8c <std+0x38>)
 8017b78:	6263      	str	r3, [r4, #36]	; 0x24
 8017b7a:	4b05      	ldr	r3, [pc, #20]	; (8017b90 <std+0x3c>)
 8017b7c:	62a3      	str	r3, [r4, #40]	; 0x28
 8017b7e:	4b05      	ldr	r3, [pc, #20]	; (8017b94 <std+0x40>)
 8017b80:	62e3      	str	r3, [r4, #44]	; 0x2c
 8017b82:	4b05      	ldr	r3, [pc, #20]	; (8017b98 <std+0x44>)
 8017b84:	6224      	str	r4, [r4, #32]
 8017b86:	6323      	str	r3, [r4, #48]	; 0x30
 8017b88:	bd10      	pop	{r4, pc}
 8017b8a:	bf00      	nop
 8017b8c:	080180d9 	.word	0x080180d9
 8017b90:	080180fb 	.word	0x080180fb
 8017b94:	08018133 	.word	0x08018133
 8017b98:	08018157 	.word	0x08018157

08017b9c <_cleanup_r>:
 8017b9c:	4901      	ldr	r1, [pc, #4]	; (8017ba4 <_cleanup_r+0x8>)
 8017b9e:	f000 b8af 	b.w	8017d00 <_fwalk_reent>
 8017ba2:	bf00      	nop
 8017ba4:	080182ed 	.word	0x080182ed

08017ba8 <__sfmoreglue>:
 8017ba8:	b570      	push	{r4, r5, r6, lr}
 8017baa:	1e4a      	subs	r2, r1, #1
 8017bac:	2568      	movs	r5, #104	; 0x68
 8017bae:	4355      	muls	r5, r2
 8017bb0:	460e      	mov	r6, r1
 8017bb2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8017bb6:	f000 f963 	bl	8017e80 <_malloc_r>
 8017bba:	4604      	mov	r4, r0
 8017bbc:	b140      	cbz	r0, 8017bd0 <__sfmoreglue+0x28>
 8017bbe:	2100      	movs	r1, #0
 8017bc0:	e9c0 1600 	strd	r1, r6, [r0]
 8017bc4:	300c      	adds	r0, #12
 8017bc6:	60a0      	str	r0, [r4, #8]
 8017bc8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8017bcc:	f000 f900 	bl	8017dd0 <memset>
 8017bd0:	4620      	mov	r0, r4
 8017bd2:	bd70      	pop	{r4, r5, r6, pc}

08017bd4 <__sfp_lock_acquire>:
 8017bd4:	4801      	ldr	r0, [pc, #4]	; (8017bdc <__sfp_lock_acquire+0x8>)
 8017bd6:	f7ea bd5d 	b.w	8002694 <__retarget_lock_acquire_recursive>
 8017bda:	bf00      	nop
 8017bdc:	20000370 	.word	0x20000370

08017be0 <__sfp_lock_release>:
 8017be0:	4801      	ldr	r0, [pc, #4]	; (8017be8 <__sfp_lock_release+0x8>)
 8017be2:	f7ea bd6b 	b.w	80026bc <__retarget_lock_release_recursive>
 8017be6:	bf00      	nop
 8017be8:	20000370 	.word	0x20000370

08017bec <__sinit_lock_acquire>:
 8017bec:	4801      	ldr	r0, [pc, #4]	; (8017bf4 <__sinit_lock_acquire+0x8>)
 8017bee:	f7ea bd51 	b.w	8002694 <__retarget_lock_acquire_recursive>
 8017bf2:	bf00      	nop
 8017bf4:	20000364 	.word	0x20000364

08017bf8 <__sinit_lock_release>:
 8017bf8:	4801      	ldr	r0, [pc, #4]	; (8017c00 <__sinit_lock_release+0x8>)
 8017bfa:	f7ea bd5f 	b.w	80026bc <__retarget_lock_release_recursive>
 8017bfe:	bf00      	nop
 8017c00:	20000364 	.word	0x20000364

08017c04 <__sinit>:
 8017c04:	b510      	push	{r4, lr}
 8017c06:	4604      	mov	r4, r0
 8017c08:	f7ff fff0 	bl	8017bec <__sinit_lock_acquire>
 8017c0c:	69a3      	ldr	r3, [r4, #24]
 8017c0e:	b11b      	cbz	r3, 8017c18 <__sinit+0x14>
 8017c10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017c14:	f7ff bff0 	b.w	8017bf8 <__sinit_lock_release>
 8017c18:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8017c1c:	6523      	str	r3, [r4, #80]	; 0x50
 8017c1e:	4b13      	ldr	r3, [pc, #76]	; (8017c6c <__sinit+0x68>)
 8017c20:	4a13      	ldr	r2, [pc, #76]	; (8017c70 <__sinit+0x6c>)
 8017c22:	681b      	ldr	r3, [r3, #0]
 8017c24:	62a2      	str	r2, [r4, #40]	; 0x28
 8017c26:	42a3      	cmp	r3, r4
 8017c28:	bf04      	itt	eq
 8017c2a:	2301      	moveq	r3, #1
 8017c2c:	61a3      	streq	r3, [r4, #24]
 8017c2e:	4620      	mov	r0, r4
 8017c30:	f000 f820 	bl	8017c74 <__sfp>
 8017c34:	6060      	str	r0, [r4, #4]
 8017c36:	4620      	mov	r0, r4
 8017c38:	f000 f81c 	bl	8017c74 <__sfp>
 8017c3c:	60a0      	str	r0, [r4, #8]
 8017c3e:	4620      	mov	r0, r4
 8017c40:	f000 f818 	bl	8017c74 <__sfp>
 8017c44:	2200      	movs	r2, #0
 8017c46:	60e0      	str	r0, [r4, #12]
 8017c48:	2104      	movs	r1, #4
 8017c4a:	6860      	ldr	r0, [r4, #4]
 8017c4c:	f7ff ff82 	bl	8017b54 <std>
 8017c50:	68a0      	ldr	r0, [r4, #8]
 8017c52:	2201      	movs	r2, #1
 8017c54:	2109      	movs	r1, #9
 8017c56:	f7ff ff7d 	bl	8017b54 <std>
 8017c5a:	68e0      	ldr	r0, [r4, #12]
 8017c5c:	2202      	movs	r2, #2
 8017c5e:	2112      	movs	r1, #18
 8017c60:	f7ff ff78 	bl	8017b54 <std>
 8017c64:	2301      	movs	r3, #1
 8017c66:	61a3      	str	r3, [r4, #24]
 8017c68:	e7d2      	b.n	8017c10 <__sinit+0xc>
 8017c6a:	bf00      	nop
 8017c6c:	0801c480 	.word	0x0801c480
 8017c70:	08017b9d 	.word	0x08017b9d

08017c74 <__sfp>:
 8017c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017c76:	4607      	mov	r7, r0
 8017c78:	f7ff ffac 	bl	8017bd4 <__sfp_lock_acquire>
 8017c7c:	4b1e      	ldr	r3, [pc, #120]	; (8017cf8 <__sfp+0x84>)
 8017c7e:	681e      	ldr	r6, [r3, #0]
 8017c80:	69b3      	ldr	r3, [r6, #24]
 8017c82:	b913      	cbnz	r3, 8017c8a <__sfp+0x16>
 8017c84:	4630      	mov	r0, r6
 8017c86:	f7ff ffbd 	bl	8017c04 <__sinit>
 8017c8a:	3648      	adds	r6, #72	; 0x48
 8017c8c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8017c90:	3b01      	subs	r3, #1
 8017c92:	d503      	bpl.n	8017c9c <__sfp+0x28>
 8017c94:	6833      	ldr	r3, [r6, #0]
 8017c96:	b30b      	cbz	r3, 8017cdc <__sfp+0x68>
 8017c98:	6836      	ldr	r6, [r6, #0]
 8017c9a:	e7f7      	b.n	8017c8c <__sfp+0x18>
 8017c9c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8017ca0:	b9d5      	cbnz	r5, 8017cd8 <__sfp+0x64>
 8017ca2:	4b16      	ldr	r3, [pc, #88]	; (8017cfc <__sfp+0x88>)
 8017ca4:	60e3      	str	r3, [r4, #12]
 8017ca6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8017caa:	6665      	str	r5, [r4, #100]	; 0x64
 8017cac:	f7ea fccc 	bl	8002648 <__retarget_lock_init_recursive>
 8017cb0:	f7ff ff96 	bl	8017be0 <__sfp_lock_release>
 8017cb4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8017cb8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8017cbc:	6025      	str	r5, [r4, #0]
 8017cbe:	61a5      	str	r5, [r4, #24]
 8017cc0:	2208      	movs	r2, #8
 8017cc2:	4629      	mov	r1, r5
 8017cc4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8017cc8:	f000 f882 	bl	8017dd0 <memset>
 8017ccc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8017cd0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8017cd4:	4620      	mov	r0, r4
 8017cd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017cd8:	3468      	adds	r4, #104	; 0x68
 8017cda:	e7d9      	b.n	8017c90 <__sfp+0x1c>
 8017cdc:	2104      	movs	r1, #4
 8017cde:	4638      	mov	r0, r7
 8017ce0:	f7ff ff62 	bl	8017ba8 <__sfmoreglue>
 8017ce4:	4604      	mov	r4, r0
 8017ce6:	6030      	str	r0, [r6, #0]
 8017ce8:	2800      	cmp	r0, #0
 8017cea:	d1d5      	bne.n	8017c98 <__sfp+0x24>
 8017cec:	f7ff ff78 	bl	8017be0 <__sfp_lock_release>
 8017cf0:	230c      	movs	r3, #12
 8017cf2:	603b      	str	r3, [r7, #0]
 8017cf4:	e7ee      	b.n	8017cd4 <__sfp+0x60>
 8017cf6:	bf00      	nop
 8017cf8:	0801c480 	.word	0x0801c480
 8017cfc:	ffff0001 	.word	0xffff0001

08017d00 <_fwalk_reent>:
 8017d00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017d04:	4606      	mov	r6, r0
 8017d06:	4688      	mov	r8, r1
 8017d08:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8017d0c:	2700      	movs	r7, #0
 8017d0e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8017d12:	f1b9 0901 	subs.w	r9, r9, #1
 8017d16:	d505      	bpl.n	8017d24 <_fwalk_reent+0x24>
 8017d18:	6824      	ldr	r4, [r4, #0]
 8017d1a:	2c00      	cmp	r4, #0
 8017d1c:	d1f7      	bne.n	8017d0e <_fwalk_reent+0xe>
 8017d1e:	4638      	mov	r0, r7
 8017d20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017d24:	89ab      	ldrh	r3, [r5, #12]
 8017d26:	2b01      	cmp	r3, #1
 8017d28:	d907      	bls.n	8017d3a <_fwalk_reent+0x3a>
 8017d2a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8017d2e:	3301      	adds	r3, #1
 8017d30:	d003      	beq.n	8017d3a <_fwalk_reent+0x3a>
 8017d32:	4629      	mov	r1, r5
 8017d34:	4630      	mov	r0, r6
 8017d36:	47c0      	blx	r8
 8017d38:	4307      	orrs	r7, r0
 8017d3a:	3568      	adds	r5, #104	; 0x68
 8017d3c:	e7e9      	b.n	8017d12 <_fwalk_reent+0x12>
	...

08017d40 <__libc_init_array>:
 8017d40:	b570      	push	{r4, r5, r6, lr}
 8017d42:	4d0d      	ldr	r5, [pc, #52]	; (8017d78 <__libc_init_array+0x38>)
 8017d44:	4c0d      	ldr	r4, [pc, #52]	; (8017d7c <__libc_init_array+0x3c>)
 8017d46:	1b64      	subs	r4, r4, r5
 8017d48:	10a4      	asrs	r4, r4, #2
 8017d4a:	2600      	movs	r6, #0
 8017d4c:	42a6      	cmp	r6, r4
 8017d4e:	d109      	bne.n	8017d64 <__libc_init_array+0x24>
 8017d50:	4d0b      	ldr	r5, [pc, #44]	; (8017d80 <__libc_init_array+0x40>)
 8017d52:	4c0c      	ldr	r4, [pc, #48]	; (8017d84 <__libc_init_array+0x44>)
 8017d54:	f000 ffc8 	bl	8018ce8 <_init>
 8017d58:	1b64      	subs	r4, r4, r5
 8017d5a:	10a4      	asrs	r4, r4, #2
 8017d5c:	2600      	movs	r6, #0
 8017d5e:	42a6      	cmp	r6, r4
 8017d60:	d105      	bne.n	8017d6e <__libc_init_array+0x2e>
 8017d62:	bd70      	pop	{r4, r5, r6, pc}
 8017d64:	f855 3b04 	ldr.w	r3, [r5], #4
 8017d68:	4798      	blx	r3
 8017d6a:	3601      	adds	r6, #1
 8017d6c:	e7ee      	b.n	8017d4c <__libc_init_array+0xc>
 8017d6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8017d72:	4798      	blx	r3
 8017d74:	3601      	adds	r6, #1
 8017d76:	e7f2      	b.n	8017d5e <__libc_init_array+0x1e>
 8017d78:	0801c574 	.word	0x0801c574
 8017d7c:	0801c574 	.word	0x0801c574
 8017d80:	0801c574 	.word	0x0801c574
 8017d84:	0801c578 	.word	0x0801c578

08017d88 <malloc>:
 8017d88:	4b02      	ldr	r3, [pc, #8]	; (8017d94 <malloc+0xc>)
 8017d8a:	4601      	mov	r1, r0
 8017d8c:	6818      	ldr	r0, [r3, #0]
 8017d8e:	f000 b877 	b.w	8017e80 <_malloc_r>
 8017d92:	bf00      	nop
 8017d94:	20000020 	.word	0x20000020

08017d98 <memcmp>:
 8017d98:	b530      	push	{r4, r5, lr}
 8017d9a:	3901      	subs	r1, #1
 8017d9c:	2400      	movs	r4, #0
 8017d9e:	42a2      	cmp	r2, r4
 8017da0:	d101      	bne.n	8017da6 <memcmp+0xe>
 8017da2:	2000      	movs	r0, #0
 8017da4:	e005      	b.n	8017db2 <memcmp+0x1a>
 8017da6:	5d03      	ldrb	r3, [r0, r4]
 8017da8:	3401      	adds	r4, #1
 8017daa:	5d0d      	ldrb	r5, [r1, r4]
 8017dac:	42ab      	cmp	r3, r5
 8017dae:	d0f6      	beq.n	8017d9e <memcmp+0x6>
 8017db0:	1b58      	subs	r0, r3, r5
 8017db2:	bd30      	pop	{r4, r5, pc}

08017db4 <memcpy>:
 8017db4:	440a      	add	r2, r1
 8017db6:	4291      	cmp	r1, r2
 8017db8:	f100 33ff 	add.w	r3, r0, #4294967295
 8017dbc:	d100      	bne.n	8017dc0 <memcpy+0xc>
 8017dbe:	4770      	bx	lr
 8017dc0:	b510      	push	{r4, lr}
 8017dc2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017dc6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017dca:	4291      	cmp	r1, r2
 8017dcc:	d1f9      	bne.n	8017dc2 <memcpy+0xe>
 8017dce:	bd10      	pop	{r4, pc}

08017dd0 <memset>:
 8017dd0:	4402      	add	r2, r0
 8017dd2:	4603      	mov	r3, r0
 8017dd4:	4293      	cmp	r3, r2
 8017dd6:	d100      	bne.n	8017dda <memset+0xa>
 8017dd8:	4770      	bx	lr
 8017dda:	f803 1b01 	strb.w	r1, [r3], #1
 8017dde:	e7f9      	b.n	8017dd4 <memset+0x4>

08017de0 <_free_r>:
 8017de0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017de2:	2900      	cmp	r1, #0
 8017de4:	d048      	beq.n	8017e78 <_free_r+0x98>
 8017de6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017dea:	9001      	str	r0, [sp, #4]
 8017dec:	2b00      	cmp	r3, #0
 8017dee:	f1a1 0404 	sub.w	r4, r1, #4
 8017df2:	bfb8      	it	lt
 8017df4:	18e4      	addlt	r4, r4, r3
 8017df6:	f000 fad9 	bl	80183ac <__malloc_lock>
 8017dfa:	4a20      	ldr	r2, [pc, #128]	; (8017e7c <_free_r+0x9c>)
 8017dfc:	9801      	ldr	r0, [sp, #4]
 8017dfe:	6813      	ldr	r3, [r2, #0]
 8017e00:	4615      	mov	r5, r2
 8017e02:	b933      	cbnz	r3, 8017e12 <_free_r+0x32>
 8017e04:	6063      	str	r3, [r4, #4]
 8017e06:	6014      	str	r4, [r2, #0]
 8017e08:	b003      	add	sp, #12
 8017e0a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017e0e:	f000 bad3 	b.w	80183b8 <__malloc_unlock>
 8017e12:	42a3      	cmp	r3, r4
 8017e14:	d90b      	bls.n	8017e2e <_free_r+0x4e>
 8017e16:	6821      	ldr	r1, [r4, #0]
 8017e18:	1862      	adds	r2, r4, r1
 8017e1a:	4293      	cmp	r3, r2
 8017e1c:	bf04      	itt	eq
 8017e1e:	681a      	ldreq	r2, [r3, #0]
 8017e20:	685b      	ldreq	r3, [r3, #4]
 8017e22:	6063      	str	r3, [r4, #4]
 8017e24:	bf04      	itt	eq
 8017e26:	1852      	addeq	r2, r2, r1
 8017e28:	6022      	streq	r2, [r4, #0]
 8017e2a:	602c      	str	r4, [r5, #0]
 8017e2c:	e7ec      	b.n	8017e08 <_free_r+0x28>
 8017e2e:	461a      	mov	r2, r3
 8017e30:	685b      	ldr	r3, [r3, #4]
 8017e32:	b10b      	cbz	r3, 8017e38 <_free_r+0x58>
 8017e34:	42a3      	cmp	r3, r4
 8017e36:	d9fa      	bls.n	8017e2e <_free_r+0x4e>
 8017e38:	6811      	ldr	r1, [r2, #0]
 8017e3a:	1855      	adds	r5, r2, r1
 8017e3c:	42a5      	cmp	r5, r4
 8017e3e:	d10b      	bne.n	8017e58 <_free_r+0x78>
 8017e40:	6824      	ldr	r4, [r4, #0]
 8017e42:	4421      	add	r1, r4
 8017e44:	1854      	adds	r4, r2, r1
 8017e46:	42a3      	cmp	r3, r4
 8017e48:	6011      	str	r1, [r2, #0]
 8017e4a:	d1dd      	bne.n	8017e08 <_free_r+0x28>
 8017e4c:	681c      	ldr	r4, [r3, #0]
 8017e4e:	685b      	ldr	r3, [r3, #4]
 8017e50:	6053      	str	r3, [r2, #4]
 8017e52:	4421      	add	r1, r4
 8017e54:	6011      	str	r1, [r2, #0]
 8017e56:	e7d7      	b.n	8017e08 <_free_r+0x28>
 8017e58:	d902      	bls.n	8017e60 <_free_r+0x80>
 8017e5a:	230c      	movs	r3, #12
 8017e5c:	6003      	str	r3, [r0, #0]
 8017e5e:	e7d3      	b.n	8017e08 <_free_r+0x28>
 8017e60:	6825      	ldr	r5, [r4, #0]
 8017e62:	1961      	adds	r1, r4, r5
 8017e64:	428b      	cmp	r3, r1
 8017e66:	bf04      	itt	eq
 8017e68:	6819      	ldreq	r1, [r3, #0]
 8017e6a:	685b      	ldreq	r3, [r3, #4]
 8017e6c:	6063      	str	r3, [r4, #4]
 8017e6e:	bf04      	itt	eq
 8017e70:	1949      	addeq	r1, r1, r5
 8017e72:	6021      	streq	r1, [r4, #0]
 8017e74:	6054      	str	r4, [r2, #4]
 8017e76:	e7c7      	b.n	8017e08 <_free_r+0x28>
 8017e78:	b003      	add	sp, #12
 8017e7a:	bd30      	pop	{r4, r5, pc}
 8017e7c:	20006984 	.word	0x20006984

08017e80 <_malloc_r>:
 8017e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017e82:	1ccd      	adds	r5, r1, #3
 8017e84:	f025 0503 	bic.w	r5, r5, #3
 8017e88:	3508      	adds	r5, #8
 8017e8a:	2d0c      	cmp	r5, #12
 8017e8c:	bf38      	it	cc
 8017e8e:	250c      	movcc	r5, #12
 8017e90:	2d00      	cmp	r5, #0
 8017e92:	4606      	mov	r6, r0
 8017e94:	db01      	blt.n	8017e9a <_malloc_r+0x1a>
 8017e96:	42a9      	cmp	r1, r5
 8017e98:	d903      	bls.n	8017ea2 <_malloc_r+0x22>
 8017e9a:	230c      	movs	r3, #12
 8017e9c:	6033      	str	r3, [r6, #0]
 8017e9e:	2000      	movs	r0, #0
 8017ea0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017ea2:	f000 fa83 	bl	80183ac <__malloc_lock>
 8017ea6:	4921      	ldr	r1, [pc, #132]	; (8017f2c <_malloc_r+0xac>)
 8017ea8:	680a      	ldr	r2, [r1, #0]
 8017eaa:	4614      	mov	r4, r2
 8017eac:	b99c      	cbnz	r4, 8017ed6 <_malloc_r+0x56>
 8017eae:	4f20      	ldr	r7, [pc, #128]	; (8017f30 <_malloc_r+0xb0>)
 8017eb0:	683b      	ldr	r3, [r7, #0]
 8017eb2:	b923      	cbnz	r3, 8017ebe <_malloc_r+0x3e>
 8017eb4:	4621      	mov	r1, r4
 8017eb6:	4630      	mov	r0, r6
 8017eb8:	f000 f8fe 	bl	80180b8 <_sbrk_r>
 8017ebc:	6038      	str	r0, [r7, #0]
 8017ebe:	4629      	mov	r1, r5
 8017ec0:	4630      	mov	r0, r6
 8017ec2:	f000 f8f9 	bl	80180b8 <_sbrk_r>
 8017ec6:	1c43      	adds	r3, r0, #1
 8017ec8:	d123      	bne.n	8017f12 <_malloc_r+0x92>
 8017eca:	230c      	movs	r3, #12
 8017ecc:	6033      	str	r3, [r6, #0]
 8017ece:	4630      	mov	r0, r6
 8017ed0:	f000 fa72 	bl	80183b8 <__malloc_unlock>
 8017ed4:	e7e3      	b.n	8017e9e <_malloc_r+0x1e>
 8017ed6:	6823      	ldr	r3, [r4, #0]
 8017ed8:	1b5b      	subs	r3, r3, r5
 8017eda:	d417      	bmi.n	8017f0c <_malloc_r+0x8c>
 8017edc:	2b0b      	cmp	r3, #11
 8017ede:	d903      	bls.n	8017ee8 <_malloc_r+0x68>
 8017ee0:	6023      	str	r3, [r4, #0]
 8017ee2:	441c      	add	r4, r3
 8017ee4:	6025      	str	r5, [r4, #0]
 8017ee6:	e004      	b.n	8017ef2 <_malloc_r+0x72>
 8017ee8:	6863      	ldr	r3, [r4, #4]
 8017eea:	42a2      	cmp	r2, r4
 8017eec:	bf0c      	ite	eq
 8017eee:	600b      	streq	r3, [r1, #0]
 8017ef0:	6053      	strne	r3, [r2, #4]
 8017ef2:	4630      	mov	r0, r6
 8017ef4:	f000 fa60 	bl	80183b8 <__malloc_unlock>
 8017ef8:	f104 000b 	add.w	r0, r4, #11
 8017efc:	1d23      	adds	r3, r4, #4
 8017efe:	f020 0007 	bic.w	r0, r0, #7
 8017f02:	1ac2      	subs	r2, r0, r3
 8017f04:	d0cc      	beq.n	8017ea0 <_malloc_r+0x20>
 8017f06:	1a1b      	subs	r3, r3, r0
 8017f08:	50a3      	str	r3, [r4, r2]
 8017f0a:	e7c9      	b.n	8017ea0 <_malloc_r+0x20>
 8017f0c:	4622      	mov	r2, r4
 8017f0e:	6864      	ldr	r4, [r4, #4]
 8017f10:	e7cc      	b.n	8017eac <_malloc_r+0x2c>
 8017f12:	1cc4      	adds	r4, r0, #3
 8017f14:	f024 0403 	bic.w	r4, r4, #3
 8017f18:	42a0      	cmp	r0, r4
 8017f1a:	d0e3      	beq.n	8017ee4 <_malloc_r+0x64>
 8017f1c:	1a21      	subs	r1, r4, r0
 8017f1e:	4630      	mov	r0, r6
 8017f20:	f000 f8ca 	bl	80180b8 <_sbrk_r>
 8017f24:	3001      	adds	r0, #1
 8017f26:	d1dd      	bne.n	8017ee4 <_malloc_r+0x64>
 8017f28:	e7cf      	b.n	8017eca <_malloc_r+0x4a>
 8017f2a:	bf00      	nop
 8017f2c:	20006984 	.word	0x20006984
 8017f30:	20006988 	.word	0x20006988

08017f34 <iprintf>:
 8017f34:	b40f      	push	{r0, r1, r2, r3}
 8017f36:	4b0a      	ldr	r3, [pc, #40]	; (8017f60 <iprintf+0x2c>)
 8017f38:	b513      	push	{r0, r1, r4, lr}
 8017f3a:	681c      	ldr	r4, [r3, #0]
 8017f3c:	b124      	cbz	r4, 8017f48 <iprintf+0x14>
 8017f3e:	69a3      	ldr	r3, [r4, #24]
 8017f40:	b913      	cbnz	r3, 8017f48 <iprintf+0x14>
 8017f42:	4620      	mov	r0, r4
 8017f44:	f7ff fe5e 	bl	8017c04 <__sinit>
 8017f48:	ab05      	add	r3, sp, #20
 8017f4a:	9a04      	ldr	r2, [sp, #16]
 8017f4c:	68a1      	ldr	r1, [r4, #8]
 8017f4e:	9301      	str	r3, [sp, #4]
 8017f50:	4620      	mov	r0, r4
 8017f52:	f000 fa61 	bl	8018418 <_vfiprintf_r>
 8017f56:	b002      	add	sp, #8
 8017f58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017f5c:	b004      	add	sp, #16
 8017f5e:	4770      	bx	lr
 8017f60:	20000020 	.word	0x20000020

08017f64 <rand>:
 8017f64:	4b17      	ldr	r3, [pc, #92]	; (8017fc4 <rand+0x60>)
 8017f66:	b510      	push	{r4, lr}
 8017f68:	681c      	ldr	r4, [r3, #0]
 8017f6a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8017f6c:	b9b3      	cbnz	r3, 8017f9c <rand+0x38>
 8017f6e:	2018      	movs	r0, #24
 8017f70:	f7ff ff0a 	bl	8017d88 <malloc>
 8017f74:	63a0      	str	r0, [r4, #56]	; 0x38
 8017f76:	b928      	cbnz	r0, 8017f84 <rand+0x20>
 8017f78:	4602      	mov	r2, r0
 8017f7a:	4b13      	ldr	r3, [pc, #76]	; (8017fc8 <rand+0x64>)
 8017f7c:	4813      	ldr	r0, [pc, #76]	; (8017fcc <rand+0x68>)
 8017f7e:	214e      	movs	r1, #78	; 0x4e
 8017f80:	f000 f900 	bl	8018184 <__assert_func>
 8017f84:	4a12      	ldr	r2, [pc, #72]	; (8017fd0 <rand+0x6c>)
 8017f86:	4b13      	ldr	r3, [pc, #76]	; (8017fd4 <rand+0x70>)
 8017f88:	e9c0 2300 	strd	r2, r3, [r0]
 8017f8c:	4b12      	ldr	r3, [pc, #72]	; (8017fd8 <rand+0x74>)
 8017f8e:	6083      	str	r3, [r0, #8]
 8017f90:	230b      	movs	r3, #11
 8017f92:	8183      	strh	r3, [r0, #12]
 8017f94:	2201      	movs	r2, #1
 8017f96:	2300      	movs	r3, #0
 8017f98:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8017f9c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8017f9e:	480f      	ldr	r0, [pc, #60]	; (8017fdc <rand+0x78>)
 8017fa0:	690a      	ldr	r2, [r1, #16]
 8017fa2:	694b      	ldr	r3, [r1, #20]
 8017fa4:	4c0e      	ldr	r4, [pc, #56]	; (8017fe0 <rand+0x7c>)
 8017fa6:	4350      	muls	r0, r2
 8017fa8:	fb04 0003 	mla	r0, r4, r3, r0
 8017fac:	fba2 3404 	umull	r3, r4, r2, r4
 8017fb0:	1c5a      	adds	r2, r3, #1
 8017fb2:	4404      	add	r4, r0
 8017fb4:	f144 0000 	adc.w	r0, r4, #0
 8017fb8:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8017fbc:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8017fc0:	bd10      	pop	{r4, pc}
 8017fc2:	bf00      	nop
 8017fc4:	20000020 	.word	0x20000020
 8017fc8:	0801c484 	.word	0x0801c484
 8017fcc:	0801c49b 	.word	0x0801c49b
 8017fd0:	abcd330e 	.word	0xabcd330e
 8017fd4:	e66d1234 	.word	0xe66d1234
 8017fd8:	0005deec 	.word	0x0005deec
 8017fdc:	5851f42d 	.word	0x5851f42d
 8017fe0:	4c957f2d 	.word	0x4c957f2d

08017fe4 <cleanup_glue>:
 8017fe4:	b538      	push	{r3, r4, r5, lr}
 8017fe6:	460c      	mov	r4, r1
 8017fe8:	6809      	ldr	r1, [r1, #0]
 8017fea:	4605      	mov	r5, r0
 8017fec:	b109      	cbz	r1, 8017ff2 <cleanup_glue+0xe>
 8017fee:	f7ff fff9 	bl	8017fe4 <cleanup_glue>
 8017ff2:	4621      	mov	r1, r4
 8017ff4:	4628      	mov	r0, r5
 8017ff6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017ffa:	f7ff bef1 	b.w	8017de0 <_free_r>
	...

08018000 <_reclaim_reent>:
 8018000:	4b2c      	ldr	r3, [pc, #176]	; (80180b4 <_reclaim_reent+0xb4>)
 8018002:	681b      	ldr	r3, [r3, #0]
 8018004:	4283      	cmp	r3, r0
 8018006:	b570      	push	{r4, r5, r6, lr}
 8018008:	4604      	mov	r4, r0
 801800a:	d051      	beq.n	80180b0 <_reclaim_reent+0xb0>
 801800c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801800e:	b143      	cbz	r3, 8018022 <_reclaim_reent+0x22>
 8018010:	68db      	ldr	r3, [r3, #12]
 8018012:	2b00      	cmp	r3, #0
 8018014:	d14a      	bne.n	80180ac <_reclaim_reent+0xac>
 8018016:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018018:	6819      	ldr	r1, [r3, #0]
 801801a:	b111      	cbz	r1, 8018022 <_reclaim_reent+0x22>
 801801c:	4620      	mov	r0, r4
 801801e:	f7ff fedf 	bl	8017de0 <_free_r>
 8018022:	6961      	ldr	r1, [r4, #20]
 8018024:	b111      	cbz	r1, 801802c <_reclaim_reent+0x2c>
 8018026:	4620      	mov	r0, r4
 8018028:	f7ff feda 	bl	8017de0 <_free_r>
 801802c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801802e:	b111      	cbz	r1, 8018036 <_reclaim_reent+0x36>
 8018030:	4620      	mov	r0, r4
 8018032:	f7ff fed5 	bl	8017de0 <_free_r>
 8018036:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8018038:	b111      	cbz	r1, 8018040 <_reclaim_reent+0x40>
 801803a:	4620      	mov	r0, r4
 801803c:	f7ff fed0 	bl	8017de0 <_free_r>
 8018040:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8018042:	b111      	cbz	r1, 801804a <_reclaim_reent+0x4a>
 8018044:	4620      	mov	r0, r4
 8018046:	f7ff fecb 	bl	8017de0 <_free_r>
 801804a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801804c:	b111      	cbz	r1, 8018054 <_reclaim_reent+0x54>
 801804e:	4620      	mov	r0, r4
 8018050:	f7ff fec6 	bl	8017de0 <_free_r>
 8018054:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8018056:	b111      	cbz	r1, 801805e <_reclaim_reent+0x5e>
 8018058:	4620      	mov	r0, r4
 801805a:	f7ff fec1 	bl	8017de0 <_free_r>
 801805e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8018060:	b111      	cbz	r1, 8018068 <_reclaim_reent+0x68>
 8018062:	4620      	mov	r0, r4
 8018064:	f7ff febc 	bl	8017de0 <_free_r>
 8018068:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801806a:	b111      	cbz	r1, 8018072 <_reclaim_reent+0x72>
 801806c:	4620      	mov	r0, r4
 801806e:	f7ff feb7 	bl	8017de0 <_free_r>
 8018072:	69a3      	ldr	r3, [r4, #24]
 8018074:	b1e3      	cbz	r3, 80180b0 <_reclaim_reent+0xb0>
 8018076:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8018078:	4620      	mov	r0, r4
 801807a:	4798      	blx	r3
 801807c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801807e:	b1b9      	cbz	r1, 80180b0 <_reclaim_reent+0xb0>
 8018080:	4620      	mov	r0, r4
 8018082:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8018086:	f7ff bfad 	b.w	8017fe4 <cleanup_glue>
 801808a:	5949      	ldr	r1, [r1, r5]
 801808c:	b941      	cbnz	r1, 80180a0 <_reclaim_reent+0xa0>
 801808e:	3504      	adds	r5, #4
 8018090:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018092:	2d80      	cmp	r5, #128	; 0x80
 8018094:	68d9      	ldr	r1, [r3, #12]
 8018096:	d1f8      	bne.n	801808a <_reclaim_reent+0x8a>
 8018098:	4620      	mov	r0, r4
 801809a:	f7ff fea1 	bl	8017de0 <_free_r>
 801809e:	e7ba      	b.n	8018016 <_reclaim_reent+0x16>
 80180a0:	680e      	ldr	r6, [r1, #0]
 80180a2:	4620      	mov	r0, r4
 80180a4:	f7ff fe9c 	bl	8017de0 <_free_r>
 80180a8:	4631      	mov	r1, r6
 80180aa:	e7ef      	b.n	801808c <_reclaim_reent+0x8c>
 80180ac:	2500      	movs	r5, #0
 80180ae:	e7ef      	b.n	8018090 <_reclaim_reent+0x90>
 80180b0:	bd70      	pop	{r4, r5, r6, pc}
 80180b2:	bf00      	nop
 80180b4:	20000020 	.word	0x20000020

080180b8 <_sbrk_r>:
 80180b8:	b538      	push	{r3, r4, r5, lr}
 80180ba:	4d06      	ldr	r5, [pc, #24]	; (80180d4 <_sbrk_r+0x1c>)
 80180bc:	2300      	movs	r3, #0
 80180be:	4604      	mov	r4, r0
 80180c0:	4608      	mov	r0, r1
 80180c2:	602b      	str	r3, [r5, #0]
 80180c4:	f7ea f898 	bl	80021f8 <_sbrk>
 80180c8:	1c43      	adds	r3, r0, #1
 80180ca:	d102      	bne.n	80180d2 <_sbrk_r+0x1a>
 80180cc:	682b      	ldr	r3, [r5, #0]
 80180ce:	b103      	cbz	r3, 80180d2 <_sbrk_r+0x1a>
 80180d0:	6023      	str	r3, [r4, #0]
 80180d2:	bd38      	pop	{r3, r4, r5, pc}
 80180d4:	2000d7a0 	.word	0x2000d7a0

080180d8 <__sread>:
 80180d8:	b510      	push	{r4, lr}
 80180da:	460c      	mov	r4, r1
 80180dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80180e0:	f000 fc5e 	bl	80189a0 <_read_r>
 80180e4:	2800      	cmp	r0, #0
 80180e6:	bfab      	itete	ge
 80180e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80180ea:	89a3      	ldrhlt	r3, [r4, #12]
 80180ec:	181b      	addge	r3, r3, r0
 80180ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80180f2:	bfac      	ite	ge
 80180f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80180f6:	81a3      	strhlt	r3, [r4, #12]
 80180f8:	bd10      	pop	{r4, pc}

080180fa <__swrite>:
 80180fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80180fe:	461f      	mov	r7, r3
 8018100:	898b      	ldrh	r3, [r1, #12]
 8018102:	05db      	lsls	r3, r3, #23
 8018104:	4605      	mov	r5, r0
 8018106:	460c      	mov	r4, r1
 8018108:	4616      	mov	r6, r2
 801810a:	d505      	bpl.n	8018118 <__swrite+0x1e>
 801810c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018110:	2302      	movs	r3, #2
 8018112:	2200      	movs	r2, #0
 8018114:	f000 f938 	bl	8018388 <_lseek_r>
 8018118:	89a3      	ldrh	r3, [r4, #12]
 801811a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801811e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8018122:	81a3      	strh	r3, [r4, #12]
 8018124:	4632      	mov	r2, r6
 8018126:	463b      	mov	r3, r7
 8018128:	4628      	mov	r0, r5
 801812a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801812e:	f000 b817 	b.w	8018160 <_write_r>

08018132 <__sseek>:
 8018132:	b510      	push	{r4, lr}
 8018134:	460c      	mov	r4, r1
 8018136:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801813a:	f000 f925 	bl	8018388 <_lseek_r>
 801813e:	1c43      	adds	r3, r0, #1
 8018140:	89a3      	ldrh	r3, [r4, #12]
 8018142:	bf15      	itete	ne
 8018144:	6560      	strne	r0, [r4, #84]	; 0x54
 8018146:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801814a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801814e:	81a3      	strheq	r3, [r4, #12]
 8018150:	bf18      	it	ne
 8018152:	81a3      	strhne	r3, [r4, #12]
 8018154:	bd10      	pop	{r4, pc}

08018156 <__sclose>:
 8018156:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801815a:	f000 b831 	b.w	80181c0 <_close_r>
	...

08018160 <_write_r>:
 8018160:	b538      	push	{r3, r4, r5, lr}
 8018162:	4d07      	ldr	r5, [pc, #28]	; (8018180 <_write_r+0x20>)
 8018164:	4604      	mov	r4, r0
 8018166:	4608      	mov	r0, r1
 8018168:	4611      	mov	r1, r2
 801816a:	2200      	movs	r2, #0
 801816c:	602a      	str	r2, [r5, #0]
 801816e:	461a      	mov	r2, r3
 8018170:	f7e9 fff1 	bl	8002156 <_write>
 8018174:	1c43      	adds	r3, r0, #1
 8018176:	d102      	bne.n	801817e <_write_r+0x1e>
 8018178:	682b      	ldr	r3, [r5, #0]
 801817a:	b103      	cbz	r3, 801817e <_write_r+0x1e>
 801817c:	6023      	str	r3, [r4, #0]
 801817e:	bd38      	pop	{r3, r4, r5, pc}
 8018180:	2000d7a0 	.word	0x2000d7a0

08018184 <__assert_func>:
 8018184:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8018186:	4614      	mov	r4, r2
 8018188:	461a      	mov	r2, r3
 801818a:	4b09      	ldr	r3, [pc, #36]	; (80181b0 <__assert_func+0x2c>)
 801818c:	681b      	ldr	r3, [r3, #0]
 801818e:	4605      	mov	r5, r0
 8018190:	68d8      	ldr	r0, [r3, #12]
 8018192:	b14c      	cbz	r4, 80181a8 <__assert_func+0x24>
 8018194:	4b07      	ldr	r3, [pc, #28]	; (80181b4 <__assert_func+0x30>)
 8018196:	9100      	str	r1, [sp, #0]
 8018198:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801819c:	4906      	ldr	r1, [pc, #24]	; (80181b8 <__assert_func+0x34>)
 801819e:	462b      	mov	r3, r5
 80181a0:	f000 f8e0 	bl	8018364 <fiprintf>
 80181a4:	f000 fcce 	bl	8018b44 <abort>
 80181a8:	4b04      	ldr	r3, [pc, #16]	; (80181bc <__assert_func+0x38>)
 80181aa:	461c      	mov	r4, r3
 80181ac:	e7f3      	b.n	8018196 <__assert_func+0x12>
 80181ae:	bf00      	nop
 80181b0:	20000020 	.word	0x20000020
 80181b4:	0801c4fa 	.word	0x0801c4fa
 80181b8:	0801c507 	.word	0x0801c507
 80181bc:	0801c535 	.word	0x0801c535

080181c0 <_close_r>:
 80181c0:	b538      	push	{r3, r4, r5, lr}
 80181c2:	4d06      	ldr	r5, [pc, #24]	; (80181dc <_close_r+0x1c>)
 80181c4:	2300      	movs	r3, #0
 80181c6:	4604      	mov	r4, r0
 80181c8:	4608      	mov	r0, r1
 80181ca:	602b      	str	r3, [r5, #0]
 80181cc:	f7e9 ffdf 	bl	800218e <_close>
 80181d0:	1c43      	adds	r3, r0, #1
 80181d2:	d102      	bne.n	80181da <_close_r+0x1a>
 80181d4:	682b      	ldr	r3, [r5, #0]
 80181d6:	b103      	cbz	r3, 80181da <_close_r+0x1a>
 80181d8:	6023      	str	r3, [r4, #0]
 80181da:	bd38      	pop	{r3, r4, r5, pc}
 80181dc:	2000d7a0 	.word	0x2000d7a0

080181e0 <__sflush_r>:
 80181e0:	898a      	ldrh	r2, [r1, #12]
 80181e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80181e6:	4605      	mov	r5, r0
 80181e8:	0710      	lsls	r0, r2, #28
 80181ea:	460c      	mov	r4, r1
 80181ec:	d458      	bmi.n	80182a0 <__sflush_r+0xc0>
 80181ee:	684b      	ldr	r3, [r1, #4]
 80181f0:	2b00      	cmp	r3, #0
 80181f2:	dc05      	bgt.n	8018200 <__sflush_r+0x20>
 80181f4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80181f6:	2b00      	cmp	r3, #0
 80181f8:	dc02      	bgt.n	8018200 <__sflush_r+0x20>
 80181fa:	2000      	movs	r0, #0
 80181fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018200:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8018202:	2e00      	cmp	r6, #0
 8018204:	d0f9      	beq.n	80181fa <__sflush_r+0x1a>
 8018206:	2300      	movs	r3, #0
 8018208:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801820c:	682f      	ldr	r7, [r5, #0]
 801820e:	602b      	str	r3, [r5, #0]
 8018210:	d032      	beq.n	8018278 <__sflush_r+0x98>
 8018212:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8018214:	89a3      	ldrh	r3, [r4, #12]
 8018216:	075a      	lsls	r2, r3, #29
 8018218:	d505      	bpl.n	8018226 <__sflush_r+0x46>
 801821a:	6863      	ldr	r3, [r4, #4]
 801821c:	1ac0      	subs	r0, r0, r3
 801821e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8018220:	b10b      	cbz	r3, 8018226 <__sflush_r+0x46>
 8018222:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8018224:	1ac0      	subs	r0, r0, r3
 8018226:	2300      	movs	r3, #0
 8018228:	4602      	mov	r2, r0
 801822a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801822c:	6a21      	ldr	r1, [r4, #32]
 801822e:	4628      	mov	r0, r5
 8018230:	47b0      	blx	r6
 8018232:	1c43      	adds	r3, r0, #1
 8018234:	89a3      	ldrh	r3, [r4, #12]
 8018236:	d106      	bne.n	8018246 <__sflush_r+0x66>
 8018238:	6829      	ldr	r1, [r5, #0]
 801823a:	291d      	cmp	r1, #29
 801823c:	d82c      	bhi.n	8018298 <__sflush_r+0xb8>
 801823e:	4a2a      	ldr	r2, [pc, #168]	; (80182e8 <__sflush_r+0x108>)
 8018240:	40ca      	lsrs	r2, r1
 8018242:	07d6      	lsls	r6, r2, #31
 8018244:	d528      	bpl.n	8018298 <__sflush_r+0xb8>
 8018246:	2200      	movs	r2, #0
 8018248:	6062      	str	r2, [r4, #4]
 801824a:	04d9      	lsls	r1, r3, #19
 801824c:	6922      	ldr	r2, [r4, #16]
 801824e:	6022      	str	r2, [r4, #0]
 8018250:	d504      	bpl.n	801825c <__sflush_r+0x7c>
 8018252:	1c42      	adds	r2, r0, #1
 8018254:	d101      	bne.n	801825a <__sflush_r+0x7a>
 8018256:	682b      	ldr	r3, [r5, #0]
 8018258:	b903      	cbnz	r3, 801825c <__sflush_r+0x7c>
 801825a:	6560      	str	r0, [r4, #84]	; 0x54
 801825c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801825e:	602f      	str	r7, [r5, #0]
 8018260:	2900      	cmp	r1, #0
 8018262:	d0ca      	beq.n	80181fa <__sflush_r+0x1a>
 8018264:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018268:	4299      	cmp	r1, r3
 801826a:	d002      	beq.n	8018272 <__sflush_r+0x92>
 801826c:	4628      	mov	r0, r5
 801826e:	f7ff fdb7 	bl	8017de0 <_free_r>
 8018272:	2000      	movs	r0, #0
 8018274:	6360      	str	r0, [r4, #52]	; 0x34
 8018276:	e7c1      	b.n	80181fc <__sflush_r+0x1c>
 8018278:	6a21      	ldr	r1, [r4, #32]
 801827a:	2301      	movs	r3, #1
 801827c:	4628      	mov	r0, r5
 801827e:	47b0      	blx	r6
 8018280:	1c41      	adds	r1, r0, #1
 8018282:	d1c7      	bne.n	8018214 <__sflush_r+0x34>
 8018284:	682b      	ldr	r3, [r5, #0]
 8018286:	2b00      	cmp	r3, #0
 8018288:	d0c4      	beq.n	8018214 <__sflush_r+0x34>
 801828a:	2b1d      	cmp	r3, #29
 801828c:	d001      	beq.n	8018292 <__sflush_r+0xb2>
 801828e:	2b16      	cmp	r3, #22
 8018290:	d101      	bne.n	8018296 <__sflush_r+0xb6>
 8018292:	602f      	str	r7, [r5, #0]
 8018294:	e7b1      	b.n	80181fa <__sflush_r+0x1a>
 8018296:	89a3      	ldrh	r3, [r4, #12]
 8018298:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801829c:	81a3      	strh	r3, [r4, #12]
 801829e:	e7ad      	b.n	80181fc <__sflush_r+0x1c>
 80182a0:	690f      	ldr	r7, [r1, #16]
 80182a2:	2f00      	cmp	r7, #0
 80182a4:	d0a9      	beq.n	80181fa <__sflush_r+0x1a>
 80182a6:	0793      	lsls	r3, r2, #30
 80182a8:	680e      	ldr	r6, [r1, #0]
 80182aa:	bf08      	it	eq
 80182ac:	694b      	ldreq	r3, [r1, #20]
 80182ae:	600f      	str	r7, [r1, #0]
 80182b0:	bf18      	it	ne
 80182b2:	2300      	movne	r3, #0
 80182b4:	eba6 0807 	sub.w	r8, r6, r7
 80182b8:	608b      	str	r3, [r1, #8]
 80182ba:	f1b8 0f00 	cmp.w	r8, #0
 80182be:	dd9c      	ble.n	80181fa <__sflush_r+0x1a>
 80182c0:	6a21      	ldr	r1, [r4, #32]
 80182c2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80182c4:	4643      	mov	r3, r8
 80182c6:	463a      	mov	r2, r7
 80182c8:	4628      	mov	r0, r5
 80182ca:	47b0      	blx	r6
 80182cc:	2800      	cmp	r0, #0
 80182ce:	dc06      	bgt.n	80182de <__sflush_r+0xfe>
 80182d0:	89a3      	ldrh	r3, [r4, #12]
 80182d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80182d6:	81a3      	strh	r3, [r4, #12]
 80182d8:	f04f 30ff 	mov.w	r0, #4294967295
 80182dc:	e78e      	b.n	80181fc <__sflush_r+0x1c>
 80182de:	4407      	add	r7, r0
 80182e0:	eba8 0800 	sub.w	r8, r8, r0
 80182e4:	e7e9      	b.n	80182ba <__sflush_r+0xda>
 80182e6:	bf00      	nop
 80182e8:	20400001 	.word	0x20400001

080182ec <_fflush_r>:
 80182ec:	b538      	push	{r3, r4, r5, lr}
 80182ee:	690b      	ldr	r3, [r1, #16]
 80182f0:	4605      	mov	r5, r0
 80182f2:	460c      	mov	r4, r1
 80182f4:	b913      	cbnz	r3, 80182fc <_fflush_r+0x10>
 80182f6:	2500      	movs	r5, #0
 80182f8:	4628      	mov	r0, r5
 80182fa:	bd38      	pop	{r3, r4, r5, pc}
 80182fc:	b118      	cbz	r0, 8018306 <_fflush_r+0x1a>
 80182fe:	6983      	ldr	r3, [r0, #24]
 8018300:	b90b      	cbnz	r3, 8018306 <_fflush_r+0x1a>
 8018302:	f7ff fc7f 	bl	8017c04 <__sinit>
 8018306:	4b14      	ldr	r3, [pc, #80]	; (8018358 <_fflush_r+0x6c>)
 8018308:	429c      	cmp	r4, r3
 801830a:	d11b      	bne.n	8018344 <_fflush_r+0x58>
 801830c:	686c      	ldr	r4, [r5, #4]
 801830e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018312:	2b00      	cmp	r3, #0
 8018314:	d0ef      	beq.n	80182f6 <_fflush_r+0xa>
 8018316:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8018318:	07d0      	lsls	r0, r2, #31
 801831a:	d404      	bmi.n	8018326 <_fflush_r+0x3a>
 801831c:	0599      	lsls	r1, r3, #22
 801831e:	d402      	bmi.n	8018326 <_fflush_r+0x3a>
 8018320:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018322:	f7ea f9b7 	bl	8002694 <__retarget_lock_acquire_recursive>
 8018326:	4628      	mov	r0, r5
 8018328:	4621      	mov	r1, r4
 801832a:	f7ff ff59 	bl	80181e0 <__sflush_r>
 801832e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018330:	07da      	lsls	r2, r3, #31
 8018332:	4605      	mov	r5, r0
 8018334:	d4e0      	bmi.n	80182f8 <_fflush_r+0xc>
 8018336:	89a3      	ldrh	r3, [r4, #12]
 8018338:	059b      	lsls	r3, r3, #22
 801833a:	d4dd      	bmi.n	80182f8 <_fflush_r+0xc>
 801833c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801833e:	f7ea f9bd 	bl	80026bc <__retarget_lock_release_recursive>
 8018342:	e7d9      	b.n	80182f8 <_fflush_r+0xc>
 8018344:	4b05      	ldr	r3, [pc, #20]	; (801835c <_fflush_r+0x70>)
 8018346:	429c      	cmp	r4, r3
 8018348:	d101      	bne.n	801834e <_fflush_r+0x62>
 801834a:	68ac      	ldr	r4, [r5, #8]
 801834c:	e7df      	b.n	801830e <_fflush_r+0x22>
 801834e:	4b04      	ldr	r3, [pc, #16]	; (8018360 <_fflush_r+0x74>)
 8018350:	429c      	cmp	r4, r3
 8018352:	bf08      	it	eq
 8018354:	68ec      	ldreq	r4, [r5, #12]
 8018356:	e7da      	b.n	801830e <_fflush_r+0x22>
 8018358:	0801c440 	.word	0x0801c440
 801835c:	0801c460 	.word	0x0801c460
 8018360:	0801c420 	.word	0x0801c420

08018364 <fiprintf>:
 8018364:	b40e      	push	{r1, r2, r3}
 8018366:	b503      	push	{r0, r1, lr}
 8018368:	4601      	mov	r1, r0
 801836a:	ab03      	add	r3, sp, #12
 801836c:	4805      	ldr	r0, [pc, #20]	; (8018384 <fiprintf+0x20>)
 801836e:	f853 2b04 	ldr.w	r2, [r3], #4
 8018372:	6800      	ldr	r0, [r0, #0]
 8018374:	9301      	str	r3, [sp, #4]
 8018376:	f000 f84f 	bl	8018418 <_vfiprintf_r>
 801837a:	b002      	add	sp, #8
 801837c:	f85d eb04 	ldr.w	lr, [sp], #4
 8018380:	b003      	add	sp, #12
 8018382:	4770      	bx	lr
 8018384:	20000020 	.word	0x20000020

08018388 <_lseek_r>:
 8018388:	b538      	push	{r3, r4, r5, lr}
 801838a:	4d07      	ldr	r5, [pc, #28]	; (80183a8 <_lseek_r+0x20>)
 801838c:	4604      	mov	r4, r0
 801838e:	4608      	mov	r0, r1
 8018390:	4611      	mov	r1, r2
 8018392:	2200      	movs	r2, #0
 8018394:	602a      	str	r2, [r5, #0]
 8018396:	461a      	mov	r2, r3
 8018398:	f7e9 ff20 	bl	80021dc <_lseek>
 801839c:	1c43      	adds	r3, r0, #1
 801839e:	d102      	bne.n	80183a6 <_lseek_r+0x1e>
 80183a0:	682b      	ldr	r3, [r5, #0]
 80183a2:	b103      	cbz	r3, 80183a6 <_lseek_r+0x1e>
 80183a4:	6023      	str	r3, [r4, #0]
 80183a6:	bd38      	pop	{r3, r4, r5, pc}
 80183a8:	2000d7a0 	.word	0x2000d7a0

080183ac <__malloc_lock>:
 80183ac:	4801      	ldr	r0, [pc, #4]	; (80183b4 <__malloc_lock+0x8>)
 80183ae:	f7ea b971 	b.w	8002694 <__retarget_lock_acquire_recursive>
 80183b2:	bf00      	nop
 80183b4:	2000037c 	.word	0x2000037c

080183b8 <__malloc_unlock>:
 80183b8:	4801      	ldr	r0, [pc, #4]	; (80183c0 <__malloc_unlock+0x8>)
 80183ba:	f7ea b97f 	b.w	80026bc <__retarget_lock_release_recursive>
 80183be:	bf00      	nop
 80183c0:	2000037c 	.word	0x2000037c

080183c4 <__sfputc_r>:
 80183c4:	6893      	ldr	r3, [r2, #8]
 80183c6:	3b01      	subs	r3, #1
 80183c8:	2b00      	cmp	r3, #0
 80183ca:	b410      	push	{r4}
 80183cc:	6093      	str	r3, [r2, #8]
 80183ce:	da08      	bge.n	80183e2 <__sfputc_r+0x1e>
 80183d0:	6994      	ldr	r4, [r2, #24]
 80183d2:	42a3      	cmp	r3, r4
 80183d4:	db01      	blt.n	80183da <__sfputc_r+0x16>
 80183d6:	290a      	cmp	r1, #10
 80183d8:	d103      	bne.n	80183e2 <__sfputc_r+0x1e>
 80183da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80183de:	f000 baf1 	b.w	80189c4 <__swbuf_r>
 80183e2:	6813      	ldr	r3, [r2, #0]
 80183e4:	1c58      	adds	r0, r3, #1
 80183e6:	6010      	str	r0, [r2, #0]
 80183e8:	7019      	strb	r1, [r3, #0]
 80183ea:	4608      	mov	r0, r1
 80183ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80183f0:	4770      	bx	lr

080183f2 <__sfputs_r>:
 80183f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80183f4:	4606      	mov	r6, r0
 80183f6:	460f      	mov	r7, r1
 80183f8:	4614      	mov	r4, r2
 80183fa:	18d5      	adds	r5, r2, r3
 80183fc:	42ac      	cmp	r4, r5
 80183fe:	d101      	bne.n	8018404 <__sfputs_r+0x12>
 8018400:	2000      	movs	r0, #0
 8018402:	e007      	b.n	8018414 <__sfputs_r+0x22>
 8018404:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018408:	463a      	mov	r2, r7
 801840a:	4630      	mov	r0, r6
 801840c:	f7ff ffda 	bl	80183c4 <__sfputc_r>
 8018410:	1c43      	adds	r3, r0, #1
 8018412:	d1f3      	bne.n	80183fc <__sfputs_r+0xa>
 8018414:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08018418 <_vfiprintf_r>:
 8018418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801841c:	460d      	mov	r5, r1
 801841e:	b09d      	sub	sp, #116	; 0x74
 8018420:	4614      	mov	r4, r2
 8018422:	4698      	mov	r8, r3
 8018424:	4606      	mov	r6, r0
 8018426:	b118      	cbz	r0, 8018430 <_vfiprintf_r+0x18>
 8018428:	6983      	ldr	r3, [r0, #24]
 801842a:	b90b      	cbnz	r3, 8018430 <_vfiprintf_r+0x18>
 801842c:	f7ff fbea 	bl	8017c04 <__sinit>
 8018430:	4b89      	ldr	r3, [pc, #548]	; (8018658 <_vfiprintf_r+0x240>)
 8018432:	429d      	cmp	r5, r3
 8018434:	d11b      	bne.n	801846e <_vfiprintf_r+0x56>
 8018436:	6875      	ldr	r5, [r6, #4]
 8018438:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801843a:	07d9      	lsls	r1, r3, #31
 801843c:	d405      	bmi.n	801844a <_vfiprintf_r+0x32>
 801843e:	89ab      	ldrh	r3, [r5, #12]
 8018440:	059a      	lsls	r2, r3, #22
 8018442:	d402      	bmi.n	801844a <_vfiprintf_r+0x32>
 8018444:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018446:	f7ea f925 	bl	8002694 <__retarget_lock_acquire_recursive>
 801844a:	89ab      	ldrh	r3, [r5, #12]
 801844c:	071b      	lsls	r3, r3, #28
 801844e:	d501      	bpl.n	8018454 <_vfiprintf_r+0x3c>
 8018450:	692b      	ldr	r3, [r5, #16]
 8018452:	b9eb      	cbnz	r3, 8018490 <_vfiprintf_r+0x78>
 8018454:	4629      	mov	r1, r5
 8018456:	4630      	mov	r0, r6
 8018458:	f000 fb06 	bl	8018a68 <__swsetup_r>
 801845c:	b1c0      	cbz	r0, 8018490 <_vfiprintf_r+0x78>
 801845e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018460:	07dc      	lsls	r4, r3, #31
 8018462:	d50e      	bpl.n	8018482 <_vfiprintf_r+0x6a>
 8018464:	f04f 30ff 	mov.w	r0, #4294967295
 8018468:	b01d      	add	sp, #116	; 0x74
 801846a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801846e:	4b7b      	ldr	r3, [pc, #492]	; (801865c <_vfiprintf_r+0x244>)
 8018470:	429d      	cmp	r5, r3
 8018472:	d101      	bne.n	8018478 <_vfiprintf_r+0x60>
 8018474:	68b5      	ldr	r5, [r6, #8]
 8018476:	e7df      	b.n	8018438 <_vfiprintf_r+0x20>
 8018478:	4b79      	ldr	r3, [pc, #484]	; (8018660 <_vfiprintf_r+0x248>)
 801847a:	429d      	cmp	r5, r3
 801847c:	bf08      	it	eq
 801847e:	68f5      	ldreq	r5, [r6, #12]
 8018480:	e7da      	b.n	8018438 <_vfiprintf_r+0x20>
 8018482:	89ab      	ldrh	r3, [r5, #12]
 8018484:	0598      	lsls	r0, r3, #22
 8018486:	d4ed      	bmi.n	8018464 <_vfiprintf_r+0x4c>
 8018488:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801848a:	f7ea f917 	bl	80026bc <__retarget_lock_release_recursive>
 801848e:	e7e9      	b.n	8018464 <_vfiprintf_r+0x4c>
 8018490:	2300      	movs	r3, #0
 8018492:	9309      	str	r3, [sp, #36]	; 0x24
 8018494:	2320      	movs	r3, #32
 8018496:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801849a:	f8cd 800c 	str.w	r8, [sp, #12]
 801849e:	2330      	movs	r3, #48	; 0x30
 80184a0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8018664 <_vfiprintf_r+0x24c>
 80184a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80184a8:	f04f 0901 	mov.w	r9, #1
 80184ac:	4623      	mov	r3, r4
 80184ae:	469a      	mov	sl, r3
 80184b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80184b4:	b10a      	cbz	r2, 80184ba <_vfiprintf_r+0xa2>
 80184b6:	2a25      	cmp	r2, #37	; 0x25
 80184b8:	d1f9      	bne.n	80184ae <_vfiprintf_r+0x96>
 80184ba:	ebba 0b04 	subs.w	fp, sl, r4
 80184be:	d00b      	beq.n	80184d8 <_vfiprintf_r+0xc0>
 80184c0:	465b      	mov	r3, fp
 80184c2:	4622      	mov	r2, r4
 80184c4:	4629      	mov	r1, r5
 80184c6:	4630      	mov	r0, r6
 80184c8:	f7ff ff93 	bl	80183f2 <__sfputs_r>
 80184cc:	3001      	adds	r0, #1
 80184ce:	f000 80aa 	beq.w	8018626 <_vfiprintf_r+0x20e>
 80184d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80184d4:	445a      	add	r2, fp
 80184d6:	9209      	str	r2, [sp, #36]	; 0x24
 80184d8:	f89a 3000 	ldrb.w	r3, [sl]
 80184dc:	2b00      	cmp	r3, #0
 80184de:	f000 80a2 	beq.w	8018626 <_vfiprintf_r+0x20e>
 80184e2:	2300      	movs	r3, #0
 80184e4:	f04f 32ff 	mov.w	r2, #4294967295
 80184e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80184ec:	f10a 0a01 	add.w	sl, sl, #1
 80184f0:	9304      	str	r3, [sp, #16]
 80184f2:	9307      	str	r3, [sp, #28]
 80184f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80184f8:	931a      	str	r3, [sp, #104]	; 0x68
 80184fa:	4654      	mov	r4, sl
 80184fc:	2205      	movs	r2, #5
 80184fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018502:	4858      	ldr	r0, [pc, #352]	; (8018664 <_vfiprintf_r+0x24c>)
 8018504:	f7e7 fe64 	bl	80001d0 <memchr>
 8018508:	9a04      	ldr	r2, [sp, #16]
 801850a:	b9d8      	cbnz	r0, 8018544 <_vfiprintf_r+0x12c>
 801850c:	06d1      	lsls	r1, r2, #27
 801850e:	bf44      	itt	mi
 8018510:	2320      	movmi	r3, #32
 8018512:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018516:	0713      	lsls	r3, r2, #28
 8018518:	bf44      	itt	mi
 801851a:	232b      	movmi	r3, #43	; 0x2b
 801851c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018520:	f89a 3000 	ldrb.w	r3, [sl]
 8018524:	2b2a      	cmp	r3, #42	; 0x2a
 8018526:	d015      	beq.n	8018554 <_vfiprintf_r+0x13c>
 8018528:	9a07      	ldr	r2, [sp, #28]
 801852a:	4654      	mov	r4, sl
 801852c:	2000      	movs	r0, #0
 801852e:	f04f 0c0a 	mov.w	ip, #10
 8018532:	4621      	mov	r1, r4
 8018534:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018538:	3b30      	subs	r3, #48	; 0x30
 801853a:	2b09      	cmp	r3, #9
 801853c:	d94e      	bls.n	80185dc <_vfiprintf_r+0x1c4>
 801853e:	b1b0      	cbz	r0, 801856e <_vfiprintf_r+0x156>
 8018540:	9207      	str	r2, [sp, #28]
 8018542:	e014      	b.n	801856e <_vfiprintf_r+0x156>
 8018544:	eba0 0308 	sub.w	r3, r0, r8
 8018548:	fa09 f303 	lsl.w	r3, r9, r3
 801854c:	4313      	orrs	r3, r2
 801854e:	9304      	str	r3, [sp, #16]
 8018550:	46a2      	mov	sl, r4
 8018552:	e7d2      	b.n	80184fa <_vfiprintf_r+0xe2>
 8018554:	9b03      	ldr	r3, [sp, #12]
 8018556:	1d19      	adds	r1, r3, #4
 8018558:	681b      	ldr	r3, [r3, #0]
 801855a:	9103      	str	r1, [sp, #12]
 801855c:	2b00      	cmp	r3, #0
 801855e:	bfbb      	ittet	lt
 8018560:	425b      	neglt	r3, r3
 8018562:	f042 0202 	orrlt.w	r2, r2, #2
 8018566:	9307      	strge	r3, [sp, #28]
 8018568:	9307      	strlt	r3, [sp, #28]
 801856a:	bfb8      	it	lt
 801856c:	9204      	strlt	r2, [sp, #16]
 801856e:	7823      	ldrb	r3, [r4, #0]
 8018570:	2b2e      	cmp	r3, #46	; 0x2e
 8018572:	d10c      	bne.n	801858e <_vfiprintf_r+0x176>
 8018574:	7863      	ldrb	r3, [r4, #1]
 8018576:	2b2a      	cmp	r3, #42	; 0x2a
 8018578:	d135      	bne.n	80185e6 <_vfiprintf_r+0x1ce>
 801857a:	9b03      	ldr	r3, [sp, #12]
 801857c:	1d1a      	adds	r2, r3, #4
 801857e:	681b      	ldr	r3, [r3, #0]
 8018580:	9203      	str	r2, [sp, #12]
 8018582:	2b00      	cmp	r3, #0
 8018584:	bfb8      	it	lt
 8018586:	f04f 33ff 	movlt.w	r3, #4294967295
 801858a:	3402      	adds	r4, #2
 801858c:	9305      	str	r3, [sp, #20]
 801858e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8018674 <_vfiprintf_r+0x25c>
 8018592:	7821      	ldrb	r1, [r4, #0]
 8018594:	2203      	movs	r2, #3
 8018596:	4650      	mov	r0, sl
 8018598:	f7e7 fe1a 	bl	80001d0 <memchr>
 801859c:	b140      	cbz	r0, 80185b0 <_vfiprintf_r+0x198>
 801859e:	2340      	movs	r3, #64	; 0x40
 80185a0:	eba0 000a 	sub.w	r0, r0, sl
 80185a4:	fa03 f000 	lsl.w	r0, r3, r0
 80185a8:	9b04      	ldr	r3, [sp, #16]
 80185aa:	4303      	orrs	r3, r0
 80185ac:	3401      	adds	r4, #1
 80185ae:	9304      	str	r3, [sp, #16]
 80185b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80185b4:	482c      	ldr	r0, [pc, #176]	; (8018668 <_vfiprintf_r+0x250>)
 80185b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80185ba:	2206      	movs	r2, #6
 80185bc:	f7e7 fe08 	bl	80001d0 <memchr>
 80185c0:	2800      	cmp	r0, #0
 80185c2:	d03f      	beq.n	8018644 <_vfiprintf_r+0x22c>
 80185c4:	4b29      	ldr	r3, [pc, #164]	; (801866c <_vfiprintf_r+0x254>)
 80185c6:	bb1b      	cbnz	r3, 8018610 <_vfiprintf_r+0x1f8>
 80185c8:	9b03      	ldr	r3, [sp, #12]
 80185ca:	3307      	adds	r3, #7
 80185cc:	f023 0307 	bic.w	r3, r3, #7
 80185d0:	3308      	adds	r3, #8
 80185d2:	9303      	str	r3, [sp, #12]
 80185d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80185d6:	443b      	add	r3, r7
 80185d8:	9309      	str	r3, [sp, #36]	; 0x24
 80185da:	e767      	b.n	80184ac <_vfiprintf_r+0x94>
 80185dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80185e0:	460c      	mov	r4, r1
 80185e2:	2001      	movs	r0, #1
 80185e4:	e7a5      	b.n	8018532 <_vfiprintf_r+0x11a>
 80185e6:	2300      	movs	r3, #0
 80185e8:	3401      	adds	r4, #1
 80185ea:	9305      	str	r3, [sp, #20]
 80185ec:	4619      	mov	r1, r3
 80185ee:	f04f 0c0a 	mov.w	ip, #10
 80185f2:	4620      	mov	r0, r4
 80185f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80185f8:	3a30      	subs	r2, #48	; 0x30
 80185fa:	2a09      	cmp	r2, #9
 80185fc:	d903      	bls.n	8018606 <_vfiprintf_r+0x1ee>
 80185fe:	2b00      	cmp	r3, #0
 8018600:	d0c5      	beq.n	801858e <_vfiprintf_r+0x176>
 8018602:	9105      	str	r1, [sp, #20]
 8018604:	e7c3      	b.n	801858e <_vfiprintf_r+0x176>
 8018606:	fb0c 2101 	mla	r1, ip, r1, r2
 801860a:	4604      	mov	r4, r0
 801860c:	2301      	movs	r3, #1
 801860e:	e7f0      	b.n	80185f2 <_vfiprintf_r+0x1da>
 8018610:	ab03      	add	r3, sp, #12
 8018612:	9300      	str	r3, [sp, #0]
 8018614:	462a      	mov	r2, r5
 8018616:	4b16      	ldr	r3, [pc, #88]	; (8018670 <_vfiprintf_r+0x258>)
 8018618:	a904      	add	r1, sp, #16
 801861a:	4630      	mov	r0, r6
 801861c:	f3af 8000 	nop.w
 8018620:	4607      	mov	r7, r0
 8018622:	1c78      	adds	r0, r7, #1
 8018624:	d1d6      	bne.n	80185d4 <_vfiprintf_r+0x1bc>
 8018626:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018628:	07d9      	lsls	r1, r3, #31
 801862a:	d405      	bmi.n	8018638 <_vfiprintf_r+0x220>
 801862c:	89ab      	ldrh	r3, [r5, #12]
 801862e:	059a      	lsls	r2, r3, #22
 8018630:	d402      	bmi.n	8018638 <_vfiprintf_r+0x220>
 8018632:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018634:	f7ea f842 	bl	80026bc <__retarget_lock_release_recursive>
 8018638:	89ab      	ldrh	r3, [r5, #12]
 801863a:	065b      	lsls	r3, r3, #25
 801863c:	f53f af12 	bmi.w	8018464 <_vfiprintf_r+0x4c>
 8018640:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018642:	e711      	b.n	8018468 <_vfiprintf_r+0x50>
 8018644:	ab03      	add	r3, sp, #12
 8018646:	9300      	str	r3, [sp, #0]
 8018648:	462a      	mov	r2, r5
 801864a:	4b09      	ldr	r3, [pc, #36]	; (8018670 <_vfiprintf_r+0x258>)
 801864c:	a904      	add	r1, sp, #16
 801864e:	4630      	mov	r0, r6
 8018650:	f000 f880 	bl	8018754 <_printf_i>
 8018654:	e7e4      	b.n	8018620 <_vfiprintf_r+0x208>
 8018656:	bf00      	nop
 8018658:	0801c440 	.word	0x0801c440
 801865c:	0801c460 	.word	0x0801c460
 8018660:	0801c420 	.word	0x0801c420
 8018664:	0801c536 	.word	0x0801c536
 8018668:	0801c540 	.word	0x0801c540
 801866c:	00000000 	.word	0x00000000
 8018670:	080183f3 	.word	0x080183f3
 8018674:	0801c53c 	.word	0x0801c53c

08018678 <_printf_common>:
 8018678:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801867c:	4616      	mov	r6, r2
 801867e:	4699      	mov	r9, r3
 8018680:	688a      	ldr	r2, [r1, #8]
 8018682:	690b      	ldr	r3, [r1, #16]
 8018684:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8018688:	4293      	cmp	r3, r2
 801868a:	bfb8      	it	lt
 801868c:	4613      	movlt	r3, r2
 801868e:	6033      	str	r3, [r6, #0]
 8018690:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8018694:	4607      	mov	r7, r0
 8018696:	460c      	mov	r4, r1
 8018698:	b10a      	cbz	r2, 801869e <_printf_common+0x26>
 801869a:	3301      	adds	r3, #1
 801869c:	6033      	str	r3, [r6, #0]
 801869e:	6823      	ldr	r3, [r4, #0]
 80186a0:	0699      	lsls	r1, r3, #26
 80186a2:	bf42      	ittt	mi
 80186a4:	6833      	ldrmi	r3, [r6, #0]
 80186a6:	3302      	addmi	r3, #2
 80186a8:	6033      	strmi	r3, [r6, #0]
 80186aa:	6825      	ldr	r5, [r4, #0]
 80186ac:	f015 0506 	ands.w	r5, r5, #6
 80186b0:	d106      	bne.n	80186c0 <_printf_common+0x48>
 80186b2:	f104 0a19 	add.w	sl, r4, #25
 80186b6:	68e3      	ldr	r3, [r4, #12]
 80186b8:	6832      	ldr	r2, [r6, #0]
 80186ba:	1a9b      	subs	r3, r3, r2
 80186bc:	42ab      	cmp	r3, r5
 80186be:	dc26      	bgt.n	801870e <_printf_common+0x96>
 80186c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80186c4:	1e13      	subs	r3, r2, #0
 80186c6:	6822      	ldr	r2, [r4, #0]
 80186c8:	bf18      	it	ne
 80186ca:	2301      	movne	r3, #1
 80186cc:	0692      	lsls	r2, r2, #26
 80186ce:	d42b      	bmi.n	8018728 <_printf_common+0xb0>
 80186d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80186d4:	4649      	mov	r1, r9
 80186d6:	4638      	mov	r0, r7
 80186d8:	47c0      	blx	r8
 80186da:	3001      	adds	r0, #1
 80186dc:	d01e      	beq.n	801871c <_printf_common+0xa4>
 80186de:	6823      	ldr	r3, [r4, #0]
 80186e0:	68e5      	ldr	r5, [r4, #12]
 80186e2:	6832      	ldr	r2, [r6, #0]
 80186e4:	f003 0306 	and.w	r3, r3, #6
 80186e8:	2b04      	cmp	r3, #4
 80186ea:	bf08      	it	eq
 80186ec:	1aad      	subeq	r5, r5, r2
 80186ee:	68a3      	ldr	r3, [r4, #8]
 80186f0:	6922      	ldr	r2, [r4, #16]
 80186f2:	bf0c      	ite	eq
 80186f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80186f8:	2500      	movne	r5, #0
 80186fa:	4293      	cmp	r3, r2
 80186fc:	bfc4      	itt	gt
 80186fe:	1a9b      	subgt	r3, r3, r2
 8018700:	18ed      	addgt	r5, r5, r3
 8018702:	2600      	movs	r6, #0
 8018704:	341a      	adds	r4, #26
 8018706:	42b5      	cmp	r5, r6
 8018708:	d11a      	bne.n	8018740 <_printf_common+0xc8>
 801870a:	2000      	movs	r0, #0
 801870c:	e008      	b.n	8018720 <_printf_common+0xa8>
 801870e:	2301      	movs	r3, #1
 8018710:	4652      	mov	r2, sl
 8018712:	4649      	mov	r1, r9
 8018714:	4638      	mov	r0, r7
 8018716:	47c0      	blx	r8
 8018718:	3001      	adds	r0, #1
 801871a:	d103      	bne.n	8018724 <_printf_common+0xac>
 801871c:	f04f 30ff 	mov.w	r0, #4294967295
 8018720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018724:	3501      	adds	r5, #1
 8018726:	e7c6      	b.n	80186b6 <_printf_common+0x3e>
 8018728:	18e1      	adds	r1, r4, r3
 801872a:	1c5a      	adds	r2, r3, #1
 801872c:	2030      	movs	r0, #48	; 0x30
 801872e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8018732:	4422      	add	r2, r4
 8018734:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8018738:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801873c:	3302      	adds	r3, #2
 801873e:	e7c7      	b.n	80186d0 <_printf_common+0x58>
 8018740:	2301      	movs	r3, #1
 8018742:	4622      	mov	r2, r4
 8018744:	4649      	mov	r1, r9
 8018746:	4638      	mov	r0, r7
 8018748:	47c0      	blx	r8
 801874a:	3001      	adds	r0, #1
 801874c:	d0e6      	beq.n	801871c <_printf_common+0xa4>
 801874e:	3601      	adds	r6, #1
 8018750:	e7d9      	b.n	8018706 <_printf_common+0x8e>
	...

08018754 <_printf_i>:
 8018754:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018758:	460c      	mov	r4, r1
 801875a:	4691      	mov	r9, r2
 801875c:	7e27      	ldrb	r7, [r4, #24]
 801875e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8018760:	2f78      	cmp	r7, #120	; 0x78
 8018762:	4680      	mov	r8, r0
 8018764:	469a      	mov	sl, r3
 8018766:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801876a:	d807      	bhi.n	801877c <_printf_i+0x28>
 801876c:	2f62      	cmp	r7, #98	; 0x62
 801876e:	d80a      	bhi.n	8018786 <_printf_i+0x32>
 8018770:	2f00      	cmp	r7, #0
 8018772:	f000 80d8 	beq.w	8018926 <_printf_i+0x1d2>
 8018776:	2f58      	cmp	r7, #88	; 0x58
 8018778:	f000 80a3 	beq.w	80188c2 <_printf_i+0x16e>
 801877c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8018780:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8018784:	e03a      	b.n	80187fc <_printf_i+0xa8>
 8018786:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801878a:	2b15      	cmp	r3, #21
 801878c:	d8f6      	bhi.n	801877c <_printf_i+0x28>
 801878e:	a001      	add	r0, pc, #4	; (adr r0, 8018794 <_printf_i+0x40>)
 8018790:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8018794:	080187ed 	.word	0x080187ed
 8018798:	08018801 	.word	0x08018801
 801879c:	0801877d 	.word	0x0801877d
 80187a0:	0801877d 	.word	0x0801877d
 80187a4:	0801877d 	.word	0x0801877d
 80187a8:	0801877d 	.word	0x0801877d
 80187ac:	08018801 	.word	0x08018801
 80187b0:	0801877d 	.word	0x0801877d
 80187b4:	0801877d 	.word	0x0801877d
 80187b8:	0801877d 	.word	0x0801877d
 80187bc:	0801877d 	.word	0x0801877d
 80187c0:	0801890d 	.word	0x0801890d
 80187c4:	08018831 	.word	0x08018831
 80187c8:	080188ef 	.word	0x080188ef
 80187cc:	0801877d 	.word	0x0801877d
 80187d0:	0801877d 	.word	0x0801877d
 80187d4:	0801892f 	.word	0x0801892f
 80187d8:	0801877d 	.word	0x0801877d
 80187dc:	08018831 	.word	0x08018831
 80187e0:	0801877d 	.word	0x0801877d
 80187e4:	0801877d 	.word	0x0801877d
 80187e8:	080188f7 	.word	0x080188f7
 80187ec:	680b      	ldr	r3, [r1, #0]
 80187ee:	1d1a      	adds	r2, r3, #4
 80187f0:	681b      	ldr	r3, [r3, #0]
 80187f2:	600a      	str	r2, [r1, #0]
 80187f4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80187f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80187fc:	2301      	movs	r3, #1
 80187fe:	e0a3      	b.n	8018948 <_printf_i+0x1f4>
 8018800:	6825      	ldr	r5, [r4, #0]
 8018802:	6808      	ldr	r0, [r1, #0]
 8018804:	062e      	lsls	r6, r5, #24
 8018806:	f100 0304 	add.w	r3, r0, #4
 801880a:	d50a      	bpl.n	8018822 <_printf_i+0xce>
 801880c:	6805      	ldr	r5, [r0, #0]
 801880e:	600b      	str	r3, [r1, #0]
 8018810:	2d00      	cmp	r5, #0
 8018812:	da03      	bge.n	801881c <_printf_i+0xc8>
 8018814:	232d      	movs	r3, #45	; 0x2d
 8018816:	426d      	negs	r5, r5
 8018818:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801881c:	485e      	ldr	r0, [pc, #376]	; (8018998 <_printf_i+0x244>)
 801881e:	230a      	movs	r3, #10
 8018820:	e019      	b.n	8018856 <_printf_i+0x102>
 8018822:	f015 0f40 	tst.w	r5, #64	; 0x40
 8018826:	6805      	ldr	r5, [r0, #0]
 8018828:	600b      	str	r3, [r1, #0]
 801882a:	bf18      	it	ne
 801882c:	b22d      	sxthne	r5, r5
 801882e:	e7ef      	b.n	8018810 <_printf_i+0xbc>
 8018830:	680b      	ldr	r3, [r1, #0]
 8018832:	6825      	ldr	r5, [r4, #0]
 8018834:	1d18      	adds	r0, r3, #4
 8018836:	6008      	str	r0, [r1, #0]
 8018838:	0628      	lsls	r0, r5, #24
 801883a:	d501      	bpl.n	8018840 <_printf_i+0xec>
 801883c:	681d      	ldr	r5, [r3, #0]
 801883e:	e002      	b.n	8018846 <_printf_i+0xf2>
 8018840:	0669      	lsls	r1, r5, #25
 8018842:	d5fb      	bpl.n	801883c <_printf_i+0xe8>
 8018844:	881d      	ldrh	r5, [r3, #0]
 8018846:	4854      	ldr	r0, [pc, #336]	; (8018998 <_printf_i+0x244>)
 8018848:	2f6f      	cmp	r7, #111	; 0x6f
 801884a:	bf0c      	ite	eq
 801884c:	2308      	moveq	r3, #8
 801884e:	230a      	movne	r3, #10
 8018850:	2100      	movs	r1, #0
 8018852:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8018856:	6866      	ldr	r6, [r4, #4]
 8018858:	60a6      	str	r6, [r4, #8]
 801885a:	2e00      	cmp	r6, #0
 801885c:	bfa2      	ittt	ge
 801885e:	6821      	ldrge	r1, [r4, #0]
 8018860:	f021 0104 	bicge.w	r1, r1, #4
 8018864:	6021      	strge	r1, [r4, #0]
 8018866:	b90d      	cbnz	r5, 801886c <_printf_i+0x118>
 8018868:	2e00      	cmp	r6, #0
 801886a:	d04d      	beq.n	8018908 <_printf_i+0x1b4>
 801886c:	4616      	mov	r6, r2
 801886e:	fbb5 f1f3 	udiv	r1, r5, r3
 8018872:	fb03 5711 	mls	r7, r3, r1, r5
 8018876:	5dc7      	ldrb	r7, [r0, r7]
 8018878:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801887c:	462f      	mov	r7, r5
 801887e:	42bb      	cmp	r3, r7
 8018880:	460d      	mov	r5, r1
 8018882:	d9f4      	bls.n	801886e <_printf_i+0x11a>
 8018884:	2b08      	cmp	r3, #8
 8018886:	d10b      	bne.n	80188a0 <_printf_i+0x14c>
 8018888:	6823      	ldr	r3, [r4, #0]
 801888a:	07df      	lsls	r7, r3, #31
 801888c:	d508      	bpl.n	80188a0 <_printf_i+0x14c>
 801888e:	6923      	ldr	r3, [r4, #16]
 8018890:	6861      	ldr	r1, [r4, #4]
 8018892:	4299      	cmp	r1, r3
 8018894:	bfde      	ittt	le
 8018896:	2330      	movle	r3, #48	; 0x30
 8018898:	f806 3c01 	strble.w	r3, [r6, #-1]
 801889c:	f106 36ff 	addle.w	r6, r6, #4294967295
 80188a0:	1b92      	subs	r2, r2, r6
 80188a2:	6122      	str	r2, [r4, #16]
 80188a4:	f8cd a000 	str.w	sl, [sp]
 80188a8:	464b      	mov	r3, r9
 80188aa:	aa03      	add	r2, sp, #12
 80188ac:	4621      	mov	r1, r4
 80188ae:	4640      	mov	r0, r8
 80188b0:	f7ff fee2 	bl	8018678 <_printf_common>
 80188b4:	3001      	adds	r0, #1
 80188b6:	d14c      	bne.n	8018952 <_printf_i+0x1fe>
 80188b8:	f04f 30ff 	mov.w	r0, #4294967295
 80188bc:	b004      	add	sp, #16
 80188be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80188c2:	4835      	ldr	r0, [pc, #212]	; (8018998 <_printf_i+0x244>)
 80188c4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80188c8:	6823      	ldr	r3, [r4, #0]
 80188ca:	680e      	ldr	r6, [r1, #0]
 80188cc:	061f      	lsls	r7, r3, #24
 80188ce:	f856 5b04 	ldr.w	r5, [r6], #4
 80188d2:	600e      	str	r6, [r1, #0]
 80188d4:	d514      	bpl.n	8018900 <_printf_i+0x1ac>
 80188d6:	07d9      	lsls	r1, r3, #31
 80188d8:	bf44      	itt	mi
 80188da:	f043 0320 	orrmi.w	r3, r3, #32
 80188de:	6023      	strmi	r3, [r4, #0]
 80188e0:	b91d      	cbnz	r5, 80188ea <_printf_i+0x196>
 80188e2:	6823      	ldr	r3, [r4, #0]
 80188e4:	f023 0320 	bic.w	r3, r3, #32
 80188e8:	6023      	str	r3, [r4, #0]
 80188ea:	2310      	movs	r3, #16
 80188ec:	e7b0      	b.n	8018850 <_printf_i+0xfc>
 80188ee:	6823      	ldr	r3, [r4, #0]
 80188f0:	f043 0320 	orr.w	r3, r3, #32
 80188f4:	6023      	str	r3, [r4, #0]
 80188f6:	2378      	movs	r3, #120	; 0x78
 80188f8:	4828      	ldr	r0, [pc, #160]	; (801899c <_printf_i+0x248>)
 80188fa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80188fe:	e7e3      	b.n	80188c8 <_printf_i+0x174>
 8018900:	065e      	lsls	r6, r3, #25
 8018902:	bf48      	it	mi
 8018904:	b2ad      	uxthmi	r5, r5
 8018906:	e7e6      	b.n	80188d6 <_printf_i+0x182>
 8018908:	4616      	mov	r6, r2
 801890a:	e7bb      	b.n	8018884 <_printf_i+0x130>
 801890c:	680b      	ldr	r3, [r1, #0]
 801890e:	6826      	ldr	r6, [r4, #0]
 8018910:	6960      	ldr	r0, [r4, #20]
 8018912:	1d1d      	adds	r5, r3, #4
 8018914:	600d      	str	r5, [r1, #0]
 8018916:	0635      	lsls	r5, r6, #24
 8018918:	681b      	ldr	r3, [r3, #0]
 801891a:	d501      	bpl.n	8018920 <_printf_i+0x1cc>
 801891c:	6018      	str	r0, [r3, #0]
 801891e:	e002      	b.n	8018926 <_printf_i+0x1d2>
 8018920:	0671      	lsls	r1, r6, #25
 8018922:	d5fb      	bpl.n	801891c <_printf_i+0x1c8>
 8018924:	8018      	strh	r0, [r3, #0]
 8018926:	2300      	movs	r3, #0
 8018928:	6123      	str	r3, [r4, #16]
 801892a:	4616      	mov	r6, r2
 801892c:	e7ba      	b.n	80188a4 <_printf_i+0x150>
 801892e:	680b      	ldr	r3, [r1, #0]
 8018930:	1d1a      	adds	r2, r3, #4
 8018932:	600a      	str	r2, [r1, #0]
 8018934:	681e      	ldr	r6, [r3, #0]
 8018936:	6862      	ldr	r2, [r4, #4]
 8018938:	2100      	movs	r1, #0
 801893a:	4630      	mov	r0, r6
 801893c:	f7e7 fc48 	bl	80001d0 <memchr>
 8018940:	b108      	cbz	r0, 8018946 <_printf_i+0x1f2>
 8018942:	1b80      	subs	r0, r0, r6
 8018944:	6060      	str	r0, [r4, #4]
 8018946:	6863      	ldr	r3, [r4, #4]
 8018948:	6123      	str	r3, [r4, #16]
 801894a:	2300      	movs	r3, #0
 801894c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8018950:	e7a8      	b.n	80188a4 <_printf_i+0x150>
 8018952:	6923      	ldr	r3, [r4, #16]
 8018954:	4632      	mov	r2, r6
 8018956:	4649      	mov	r1, r9
 8018958:	4640      	mov	r0, r8
 801895a:	47d0      	blx	sl
 801895c:	3001      	adds	r0, #1
 801895e:	d0ab      	beq.n	80188b8 <_printf_i+0x164>
 8018960:	6823      	ldr	r3, [r4, #0]
 8018962:	079b      	lsls	r3, r3, #30
 8018964:	d413      	bmi.n	801898e <_printf_i+0x23a>
 8018966:	68e0      	ldr	r0, [r4, #12]
 8018968:	9b03      	ldr	r3, [sp, #12]
 801896a:	4298      	cmp	r0, r3
 801896c:	bfb8      	it	lt
 801896e:	4618      	movlt	r0, r3
 8018970:	e7a4      	b.n	80188bc <_printf_i+0x168>
 8018972:	2301      	movs	r3, #1
 8018974:	4632      	mov	r2, r6
 8018976:	4649      	mov	r1, r9
 8018978:	4640      	mov	r0, r8
 801897a:	47d0      	blx	sl
 801897c:	3001      	adds	r0, #1
 801897e:	d09b      	beq.n	80188b8 <_printf_i+0x164>
 8018980:	3501      	adds	r5, #1
 8018982:	68e3      	ldr	r3, [r4, #12]
 8018984:	9903      	ldr	r1, [sp, #12]
 8018986:	1a5b      	subs	r3, r3, r1
 8018988:	42ab      	cmp	r3, r5
 801898a:	dcf2      	bgt.n	8018972 <_printf_i+0x21e>
 801898c:	e7eb      	b.n	8018966 <_printf_i+0x212>
 801898e:	2500      	movs	r5, #0
 8018990:	f104 0619 	add.w	r6, r4, #25
 8018994:	e7f5      	b.n	8018982 <_printf_i+0x22e>
 8018996:	bf00      	nop
 8018998:	0801c547 	.word	0x0801c547
 801899c:	0801c558 	.word	0x0801c558

080189a0 <_read_r>:
 80189a0:	b538      	push	{r3, r4, r5, lr}
 80189a2:	4d07      	ldr	r5, [pc, #28]	; (80189c0 <_read_r+0x20>)
 80189a4:	4604      	mov	r4, r0
 80189a6:	4608      	mov	r0, r1
 80189a8:	4611      	mov	r1, r2
 80189aa:	2200      	movs	r2, #0
 80189ac:	602a      	str	r2, [r5, #0]
 80189ae:	461a      	mov	r2, r3
 80189b0:	f7e9 fbb4 	bl	800211c <_read>
 80189b4:	1c43      	adds	r3, r0, #1
 80189b6:	d102      	bne.n	80189be <_read_r+0x1e>
 80189b8:	682b      	ldr	r3, [r5, #0]
 80189ba:	b103      	cbz	r3, 80189be <_read_r+0x1e>
 80189bc:	6023      	str	r3, [r4, #0]
 80189be:	bd38      	pop	{r3, r4, r5, pc}
 80189c0:	2000d7a0 	.word	0x2000d7a0

080189c4 <__swbuf_r>:
 80189c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80189c6:	460e      	mov	r6, r1
 80189c8:	4614      	mov	r4, r2
 80189ca:	4605      	mov	r5, r0
 80189cc:	b118      	cbz	r0, 80189d6 <__swbuf_r+0x12>
 80189ce:	6983      	ldr	r3, [r0, #24]
 80189d0:	b90b      	cbnz	r3, 80189d6 <__swbuf_r+0x12>
 80189d2:	f7ff f917 	bl	8017c04 <__sinit>
 80189d6:	4b21      	ldr	r3, [pc, #132]	; (8018a5c <__swbuf_r+0x98>)
 80189d8:	429c      	cmp	r4, r3
 80189da:	d12b      	bne.n	8018a34 <__swbuf_r+0x70>
 80189dc:	686c      	ldr	r4, [r5, #4]
 80189de:	69a3      	ldr	r3, [r4, #24]
 80189e0:	60a3      	str	r3, [r4, #8]
 80189e2:	89a3      	ldrh	r3, [r4, #12]
 80189e4:	071a      	lsls	r2, r3, #28
 80189e6:	d52f      	bpl.n	8018a48 <__swbuf_r+0x84>
 80189e8:	6923      	ldr	r3, [r4, #16]
 80189ea:	b36b      	cbz	r3, 8018a48 <__swbuf_r+0x84>
 80189ec:	6923      	ldr	r3, [r4, #16]
 80189ee:	6820      	ldr	r0, [r4, #0]
 80189f0:	1ac0      	subs	r0, r0, r3
 80189f2:	6963      	ldr	r3, [r4, #20]
 80189f4:	b2f6      	uxtb	r6, r6
 80189f6:	4283      	cmp	r3, r0
 80189f8:	4637      	mov	r7, r6
 80189fa:	dc04      	bgt.n	8018a06 <__swbuf_r+0x42>
 80189fc:	4621      	mov	r1, r4
 80189fe:	4628      	mov	r0, r5
 8018a00:	f7ff fc74 	bl	80182ec <_fflush_r>
 8018a04:	bb30      	cbnz	r0, 8018a54 <__swbuf_r+0x90>
 8018a06:	68a3      	ldr	r3, [r4, #8]
 8018a08:	3b01      	subs	r3, #1
 8018a0a:	60a3      	str	r3, [r4, #8]
 8018a0c:	6823      	ldr	r3, [r4, #0]
 8018a0e:	1c5a      	adds	r2, r3, #1
 8018a10:	6022      	str	r2, [r4, #0]
 8018a12:	701e      	strb	r6, [r3, #0]
 8018a14:	6963      	ldr	r3, [r4, #20]
 8018a16:	3001      	adds	r0, #1
 8018a18:	4283      	cmp	r3, r0
 8018a1a:	d004      	beq.n	8018a26 <__swbuf_r+0x62>
 8018a1c:	89a3      	ldrh	r3, [r4, #12]
 8018a1e:	07db      	lsls	r3, r3, #31
 8018a20:	d506      	bpl.n	8018a30 <__swbuf_r+0x6c>
 8018a22:	2e0a      	cmp	r6, #10
 8018a24:	d104      	bne.n	8018a30 <__swbuf_r+0x6c>
 8018a26:	4621      	mov	r1, r4
 8018a28:	4628      	mov	r0, r5
 8018a2a:	f7ff fc5f 	bl	80182ec <_fflush_r>
 8018a2e:	b988      	cbnz	r0, 8018a54 <__swbuf_r+0x90>
 8018a30:	4638      	mov	r0, r7
 8018a32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018a34:	4b0a      	ldr	r3, [pc, #40]	; (8018a60 <__swbuf_r+0x9c>)
 8018a36:	429c      	cmp	r4, r3
 8018a38:	d101      	bne.n	8018a3e <__swbuf_r+0x7a>
 8018a3a:	68ac      	ldr	r4, [r5, #8]
 8018a3c:	e7cf      	b.n	80189de <__swbuf_r+0x1a>
 8018a3e:	4b09      	ldr	r3, [pc, #36]	; (8018a64 <__swbuf_r+0xa0>)
 8018a40:	429c      	cmp	r4, r3
 8018a42:	bf08      	it	eq
 8018a44:	68ec      	ldreq	r4, [r5, #12]
 8018a46:	e7ca      	b.n	80189de <__swbuf_r+0x1a>
 8018a48:	4621      	mov	r1, r4
 8018a4a:	4628      	mov	r0, r5
 8018a4c:	f000 f80c 	bl	8018a68 <__swsetup_r>
 8018a50:	2800      	cmp	r0, #0
 8018a52:	d0cb      	beq.n	80189ec <__swbuf_r+0x28>
 8018a54:	f04f 37ff 	mov.w	r7, #4294967295
 8018a58:	e7ea      	b.n	8018a30 <__swbuf_r+0x6c>
 8018a5a:	bf00      	nop
 8018a5c:	0801c440 	.word	0x0801c440
 8018a60:	0801c460 	.word	0x0801c460
 8018a64:	0801c420 	.word	0x0801c420

08018a68 <__swsetup_r>:
 8018a68:	4b32      	ldr	r3, [pc, #200]	; (8018b34 <__swsetup_r+0xcc>)
 8018a6a:	b570      	push	{r4, r5, r6, lr}
 8018a6c:	681d      	ldr	r5, [r3, #0]
 8018a6e:	4606      	mov	r6, r0
 8018a70:	460c      	mov	r4, r1
 8018a72:	b125      	cbz	r5, 8018a7e <__swsetup_r+0x16>
 8018a74:	69ab      	ldr	r3, [r5, #24]
 8018a76:	b913      	cbnz	r3, 8018a7e <__swsetup_r+0x16>
 8018a78:	4628      	mov	r0, r5
 8018a7a:	f7ff f8c3 	bl	8017c04 <__sinit>
 8018a7e:	4b2e      	ldr	r3, [pc, #184]	; (8018b38 <__swsetup_r+0xd0>)
 8018a80:	429c      	cmp	r4, r3
 8018a82:	d10f      	bne.n	8018aa4 <__swsetup_r+0x3c>
 8018a84:	686c      	ldr	r4, [r5, #4]
 8018a86:	89a3      	ldrh	r3, [r4, #12]
 8018a88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8018a8c:	0719      	lsls	r1, r3, #28
 8018a8e:	d42c      	bmi.n	8018aea <__swsetup_r+0x82>
 8018a90:	06dd      	lsls	r5, r3, #27
 8018a92:	d411      	bmi.n	8018ab8 <__swsetup_r+0x50>
 8018a94:	2309      	movs	r3, #9
 8018a96:	6033      	str	r3, [r6, #0]
 8018a98:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8018a9c:	81a3      	strh	r3, [r4, #12]
 8018a9e:	f04f 30ff 	mov.w	r0, #4294967295
 8018aa2:	e03e      	b.n	8018b22 <__swsetup_r+0xba>
 8018aa4:	4b25      	ldr	r3, [pc, #148]	; (8018b3c <__swsetup_r+0xd4>)
 8018aa6:	429c      	cmp	r4, r3
 8018aa8:	d101      	bne.n	8018aae <__swsetup_r+0x46>
 8018aaa:	68ac      	ldr	r4, [r5, #8]
 8018aac:	e7eb      	b.n	8018a86 <__swsetup_r+0x1e>
 8018aae:	4b24      	ldr	r3, [pc, #144]	; (8018b40 <__swsetup_r+0xd8>)
 8018ab0:	429c      	cmp	r4, r3
 8018ab2:	bf08      	it	eq
 8018ab4:	68ec      	ldreq	r4, [r5, #12]
 8018ab6:	e7e6      	b.n	8018a86 <__swsetup_r+0x1e>
 8018ab8:	0758      	lsls	r0, r3, #29
 8018aba:	d512      	bpl.n	8018ae2 <__swsetup_r+0x7a>
 8018abc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018abe:	b141      	cbz	r1, 8018ad2 <__swsetup_r+0x6a>
 8018ac0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018ac4:	4299      	cmp	r1, r3
 8018ac6:	d002      	beq.n	8018ace <__swsetup_r+0x66>
 8018ac8:	4630      	mov	r0, r6
 8018aca:	f7ff f989 	bl	8017de0 <_free_r>
 8018ace:	2300      	movs	r3, #0
 8018ad0:	6363      	str	r3, [r4, #52]	; 0x34
 8018ad2:	89a3      	ldrh	r3, [r4, #12]
 8018ad4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8018ad8:	81a3      	strh	r3, [r4, #12]
 8018ada:	2300      	movs	r3, #0
 8018adc:	6063      	str	r3, [r4, #4]
 8018ade:	6923      	ldr	r3, [r4, #16]
 8018ae0:	6023      	str	r3, [r4, #0]
 8018ae2:	89a3      	ldrh	r3, [r4, #12]
 8018ae4:	f043 0308 	orr.w	r3, r3, #8
 8018ae8:	81a3      	strh	r3, [r4, #12]
 8018aea:	6923      	ldr	r3, [r4, #16]
 8018aec:	b94b      	cbnz	r3, 8018b02 <__swsetup_r+0x9a>
 8018aee:	89a3      	ldrh	r3, [r4, #12]
 8018af0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8018af4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8018af8:	d003      	beq.n	8018b02 <__swsetup_r+0x9a>
 8018afa:	4621      	mov	r1, r4
 8018afc:	4630      	mov	r0, r6
 8018afe:	f000 f84d 	bl	8018b9c <__smakebuf_r>
 8018b02:	89a0      	ldrh	r0, [r4, #12]
 8018b04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8018b08:	f010 0301 	ands.w	r3, r0, #1
 8018b0c:	d00a      	beq.n	8018b24 <__swsetup_r+0xbc>
 8018b0e:	2300      	movs	r3, #0
 8018b10:	60a3      	str	r3, [r4, #8]
 8018b12:	6963      	ldr	r3, [r4, #20]
 8018b14:	425b      	negs	r3, r3
 8018b16:	61a3      	str	r3, [r4, #24]
 8018b18:	6923      	ldr	r3, [r4, #16]
 8018b1a:	b943      	cbnz	r3, 8018b2e <__swsetup_r+0xc6>
 8018b1c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8018b20:	d1ba      	bne.n	8018a98 <__swsetup_r+0x30>
 8018b22:	bd70      	pop	{r4, r5, r6, pc}
 8018b24:	0781      	lsls	r1, r0, #30
 8018b26:	bf58      	it	pl
 8018b28:	6963      	ldrpl	r3, [r4, #20]
 8018b2a:	60a3      	str	r3, [r4, #8]
 8018b2c:	e7f4      	b.n	8018b18 <__swsetup_r+0xb0>
 8018b2e:	2000      	movs	r0, #0
 8018b30:	e7f7      	b.n	8018b22 <__swsetup_r+0xba>
 8018b32:	bf00      	nop
 8018b34:	20000020 	.word	0x20000020
 8018b38:	0801c440 	.word	0x0801c440
 8018b3c:	0801c460 	.word	0x0801c460
 8018b40:	0801c420 	.word	0x0801c420

08018b44 <abort>:
 8018b44:	b508      	push	{r3, lr}
 8018b46:	2006      	movs	r0, #6
 8018b48:	f000 f890 	bl	8018c6c <raise>
 8018b4c:	2001      	movs	r0, #1
 8018b4e:	f7e9 fadb 	bl	8002108 <_exit>

08018b52 <__swhatbuf_r>:
 8018b52:	b570      	push	{r4, r5, r6, lr}
 8018b54:	460e      	mov	r6, r1
 8018b56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018b5a:	2900      	cmp	r1, #0
 8018b5c:	b096      	sub	sp, #88	; 0x58
 8018b5e:	4614      	mov	r4, r2
 8018b60:	461d      	mov	r5, r3
 8018b62:	da07      	bge.n	8018b74 <__swhatbuf_r+0x22>
 8018b64:	2300      	movs	r3, #0
 8018b66:	602b      	str	r3, [r5, #0]
 8018b68:	89b3      	ldrh	r3, [r6, #12]
 8018b6a:	061a      	lsls	r2, r3, #24
 8018b6c:	d410      	bmi.n	8018b90 <__swhatbuf_r+0x3e>
 8018b6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8018b72:	e00e      	b.n	8018b92 <__swhatbuf_r+0x40>
 8018b74:	466a      	mov	r2, sp
 8018b76:	f000 f895 	bl	8018ca4 <_fstat_r>
 8018b7a:	2800      	cmp	r0, #0
 8018b7c:	dbf2      	blt.n	8018b64 <__swhatbuf_r+0x12>
 8018b7e:	9a01      	ldr	r2, [sp, #4]
 8018b80:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8018b84:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8018b88:	425a      	negs	r2, r3
 8018b8a:	415a      	adcs	r2, r3
 8018b8c:	602a      	str	r2, [r5, #0]
 8018b8e:	e7ee      	b.n	8018b6e <__swhatbuf_r+0x1c>
 8018b90:	2340      	movs	r3, #64	; 0x40
 8018b92:	2000      	movs	r0, #0
 8018b94:	6023      	str	r3, [r4, #0]
 8018b96:	b016      	add	sp, #88	; 0x58
 8018b98:	bd70      	pop	{r4, r5, r6, pc}
	...

08018b9c <__smakebuf_r>:
 8018b9c:	898b      	ldrh	r3, [r1, #12]
 8018b9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8018ba0:	079d      	lsls	r5, r3, #30
 8018ba2:	4606      	mov	r6, r0
 8018ba4:	460c      	mov	r4, r1
 8018ba6:	d507      	bpl.n	8018bb8 <__smakebuf_r+0x1c>
 8018ba8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8018bac:	6023      	str	r3, [r4, #0]
 8018bae:	6123      	str	r3, [r4, #16]
 8018bb0:	2301      	movs	r3, #1
 8018bb2:	6163      	str	r3, [r4, #20]
 8018bb4:	b002      	add	sp, #8
 8018bb6:	bd70      	pop	{r4, r5, r6, pc}
 8018bb8:	ab01      	add	r3, sp, #4
 8018bba:	466a      	mov	r2, sp
 8018bbc:	f7ff ffc9 	bl	8018b52 <__swhatbuf_r>
 8018bc0:	9900      	ldr	r1, [sp, #0]
 8018bc2:	4605      	mov	r5, r0
 8018bc4:	4630      	mov	r0, r6
 8018bc6:	f7ff f95b 	bl	8017e80 <_malloc_r>
 8018bca:	b948      	cbnz	r0, 8018be0 <__smakebuf_r+0x44>
 8018bcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018bd0:	059a      	lsls	r2, r3, #22
 8018bd2:	d4ef      	bmi.n	8018bb4 <__smakebuf_r+0x18>
 8018bd4:	f023 0303 	bic.w	r3, r3, #3
 8018bd8:	f043 0302 	orr.w	r3, r3, #2
 8018bdc:	81a3      	strh	r3, [r4, #12]
 8018bde:	e7e3      	b.n	8018ba8 <__smakebuf_r+0xc>
 8018be0:	4b0d      	ldr	r3, [pc, #52]	; (8018c18 <__smakebuf_r+0x7c>)
 8018be2:	62b3      	str	r3, [r6, #40]	; 0x28
 8018be4:	89a3      	ldrh	r3, [r4, #12]
 8018be6:	6020      	str	r0, [r4, #0]
 8018be8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018bec:	81a3      	strh	r3, [r4, #12]
 8018bee:	9b00      	ldr	r3, [sp, #0]
 8018bf0:	6163      	str	r3, [r4, #20]
 8018bf2:	9b01      	ldr	r3, [sp, #4]
 8018bf4:	6120      	str	r0, [r4, #16]
 8018bf6:	b15b      	cbz	r3, 8018c10 <__smakebuf_r+0x74>
 8018bf8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018bfc:	4630      	mov	r0, r6
 8018bfe:	f000 f863 	bl	8018cc8 <_isatty_r>
 8018c02:	b128      	cbz	r0, 8018c10 <__smakebuf_r+0x74>
 8018c04:	89a3      	ldrh	r3, [r4, #12]
 8018c06:	f023 0303 	bic.w	r3, r3, #3
 8018c0a:	f043 0301 	orr.w	r3, r3, #1
 8018c0e:	81a3      	strh	r3, [r4, #12]
 8018c10:	89a0      	ldrh	r0, [r4, #12]
 8018c12:	4305      	orrs	r5, r0
 8018c14:	81a5      	strh	r5, [r4, #12]
 8018c16:	e7cd      	b.n	8018bb4 <__smakebuf_r+0x18>
 8018c18:	08017b9d 	.word	0x08017b9d

08018c1c <_raise_r>:
 8018c1c:	291f      	cmp	r1, #31
 8018c1e:	b538      	push	{r3, r4, r5, lr}
 8018c20:	4604      	mov	r4, r0
 8018c22:	460d      	mov	r5, r1
 8018c24:	d904      	bls.n	8018c30 <_raise_r+0x14>
 8018c26:	2316      	movs	r3, #22
 8018c28:	6003      	str	r3, [r0, #0]
 8018c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8018c2e:	bd38      	pop	{r3, r4, r5, pc}
 8018c30:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8018c32:	b112      	cbz	r2, 8018c3a <_raise_r+0x1e>
 8018c34:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8018c38:	b94b      	cbnz	r3, 8018c4e <_raise_r+0x32>
 8018c3a:	4620      	mov	r0, r4
 8018c3c:	f000 f830 	bl	8018ca0 <_getpid_r>
 8018c40:	462a      	mov	r2, r5
 8018c42:	4601      	mov	r1, r0
 8018c44:	4620      	mov	r0, r4
 8018c46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018c4a:	f000 b817 	b.w	8018c7c <_kill_r>
 8018c4e:	2b01      	cmp	r3, #1
 8018c50:	d00a      	beq.n	8018c68 <_raise_r+0x4c>
 8018c52:	1c59      	adds	r1, r3, #1
 8018c54:	d103      	bne.n	8018c5e <_raise_r+0x42>
 8018c56:	2316      	movs	r3, #22
 8018c58:	6003      	str	r3, [r0, #0]
 8018c5a:	2001      	movs	r0, #1
 8018c5c:	e7e7      	b.n	8018c2e <_raise_r+0x12>
 8018c5e:	2400      	movs	r4, #0
 8018c60:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8018c64:	4628      	mov	r0, r5
 8018c66:	4798      	blx	r3
 8018c68:	2000      	movs	r0, #0
 8018c6a:	e7e0      	b.n	8018c2e <_raise_r+0x12>

08018c6c <raise>:
 8018c6c:	4b02      	ldr	r3, [pc, #8]	; (8018c78 <raise+0xc>)
 8018c6e:	4601      	mov	r1, r0
 8018c70:	6818      	ldr	r0, [r3, #0]
 8018c72:	f7ff bfd3 	b.w	8018c1c <_raise_r>
 8018c76:	bf00      	nop
 8018c78:	20000020 	.word	0x20000020

08018c7c <_kill_r>:
 8018c7c:	b538      	push	{r3, r4, r5, lr}
 8018c7e:	4d07      	ldr	r5, [pc, #28]	; (8018c9c <_kill_r+0x20>)
 8018c80:	2300      	movs	r3, #0
 8018c82:	4604      	mov	r4, r0
 8018c84:	4608      	mov	r0, r1
 8018c86:	4611      	mov	r1, r2
 8018c88:	602b      	str	r3, [r5, #0]
 8018c8a:	f7e9 fa2b 	bl	80020e4 <_kill>
 8018c8e:	1c43      	adds	r3, r0, #1
 8018c90:	d102      	bne.n	8018c98 <_kill_r+0x1c>
 8018c92:	682b      	ldr	r3, [r5, #0]
 8018c94:	b103      	cbz	r3, 8018c98 <_kill_r+0x1c>
 8018c96:	6023      	str	r3, [r4, #0]
 8018c98:	bd38      	pop	{r3, r4, r5, pc}
 8018c9a:	bf00      	nop
 8018c9c:	2000d7a0 	.word	0x2000d7a0

08018ca0 <_getpid_r>:
 8018ca0:	f7e9 ba18 	b.w	80020d4 <_getpid>

08018ca4 <_fstat_r>:
 8018ca4:	b538      	push	{r3, r4, r5, lr}
 8018ca6:	4d07      	ldr	r5, [pc, #28]	; (8018cc4 <_fstat_r+0x20>)
 8018ca8:	2300      	movs	r3, #0
 8018caa:	4604      	mov	r4, r0
 8018cac:	4608      	mov	r0, r1
 8018cae:	4611      	mov	r1, r2
 8018cb0:	602b      	str	r3, [r5, #0]
 8018cb2:	f7e9 fa78 	bl	80021a6 <_fstat>
 8018cb6:	1c43      	adds	r3, r0, #1
 8018cb8:	d102      	bne.n	8018cc0 <_fstat_r+0x1c>
 8018cba:	682b      	ldr	r3, [r5, #0]
 8018cbc:	b103      	cbz	r3, 8018cc0 <_fstat_r+0x1c>
 8018cbe:	6023      	str	r3, [r4, #0]
 8018cc0:	bd38      	pop	{r3, r4, r5, pc}
 8018cc2:	bf00      	nop
 8018cc4:	2000d7a0 	.word	0x2000d7a0

08018cc8 <_isatty_r>:
 8018cc8:	b538      	push	{r3, r4, r5, lr}
 8018cca:	4d06      	ldr	r5, [pc, #24]	; (8018ce4 <_isatty_r+0x1c>)
 8018ccc:	2300      	movs	r3, #0
 8018cce:	4604      	mov	r4, r0
 8018cd0:	4608      	mov	r0, r1
 8018cd2:	602b      	str	r3, [r5, #0]
 8018cd4:	f7e9 fa77 	bl	80021c6 <_isatty>
 8018cd8:	1c43      	adds	r3, r0, #1
 8018cda:	d102      	bne.n	8018ce2 <_isatty_r+0x1a>
 8018cdc:	682b      	ldr	r3, [r5, #0]
 8018cde:	b103      	cbz	r3, 8018ce2 <_isatty_r+0x1a>
 8018ce0:	6023      	str	r3, [r4, #0]
 8018ce2:	bd38      	pop	{r3, r4, r5, pc}
 8018ce4:	2000d7a0 	.word	0x2000d7a0

08018ce8 <_init>:
 8018ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018cea:	bf00      	nop
 8018cec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018cee:	bc08      	pop	{r3}
 8018cf0:	469e      	mov	lr, r3
 8018cf2:	4770      	bx	lr

08018cf4 <_fini>:
 8018cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018cf6:	bf00      	nop
 8018cf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018cfa:	bc08      	pop	{r3}
 8018cfc:	469e      	mov	lr, r3
 8018cfe:	4770      	bx	lr
