// Seed: 4183852917
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input id_4,
    output id_5,
    input id_6
);
  assign id_0 = id_1#(.id_2(id_4 * id_6 - id_6));
  assign id_0 = id_2;
  logic id_7;
endmodule
