{
  "module_name": "acx.h",
  "hash_id": "7e3c724096dbb564cd3b99c36dc2a5ff33942e358673207bbf4ed99e17517d9d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ti/wl1251/acx.h",
  "human_readable_source": " \n \n\n#ifndef __WL1251_ACX_H__\n#define __WL1251_ACX_H__\n\n#include \"wl1251.h\"\n#include \"cmd.h\"\n\n \nstruct acx_header {\n\tstruct wl1251_cmd_header cmd;\n\n\t \n\tu16 id;\n\n\t \n\tu16 len;\n} __packed;\n\nstruct acx_error_counter {\n\tstruct acx_header header;\n\n\t \n\t \n\t \n\tu32 PLCP_error;\n\n\t \n\t \n\t \n\tu32 FCS_error;\n\n\t \n\t \n\t \n\tu32 valid_frame;\n\n\t \n\t \n\tu32 seq_num_miss;\n} __packed;\n\nstruct acx_revision {\n\tstruct acx_header header;\n\n\t \n\tchar fw_version[20];\n\n\t \n\tu32 hw_version;\n} __packed;\n\nenum wl1251_psm_mode {\n\t \n\tWL1251_PSM_CAM = 0,\n\n\t \n\tWL1251_PSM_PS = 1,\n\n\t \n\tWL1251_PSM_ELP = 2,\n};\n\nstruct acx_sleep_auth {\n\tstruct acx_header header;\n\n\t \n\t \n\t \n\t \n\tu8  sleep_auth;\n\tu8  padding[3];\n} __packed;\n\nenum {\n\tHOSTIF_PCI_MASTER_HOST_INDIRECT,\n\tHOSTIF_PCI_MASTER_HOST_DIRECT,\n\tHOSTIF_SLAVE,\n\tHOSTIF_PKT_RING,\n\tHOSTIF_DONTCARE = 0xFF\n};\n\n#define DEFAULT_UCAST_PRIORITY          0\n#define DEFAULT_RX_Q_PRIORITY           0\n#define DEFAULT_NUM_STATIONS            1\n#define DEFAULT_RXQ_PRIORITY            0  \n#define DEFAULT_RXQ_TYPE                0x07     \n#define TRACE_BUFFER_MAX_SIZE           256\n\n#define  DP_RX_PACKET_RING_CHUNK_SIZE 1600\n#define  DP_TX_PACKET_RING_CHUNK_SIZE 1600\n#define  DP_RX_PACKET_RING_CHUNK_NUM 2\n#define  DP_TX_PACKET_RING_CHUNK_NUM 2\n#define  DP_TX_COMPLETE_TIME_OUT 20\n#define  FW_TX_CMPLT_BLOCK_SIZE 16\n\nstruct acx_data_path_params {\n\tstruct acx_header header;\n\n\tu16 rx_packet_ring_chunk_size;\n\tu16 tx_packet_ring_chunk_size;\n\n\tu8 rx_packet_ring_chunk_num;\n\tu8 tx_packet_ring_chunk_num;\n\n\t \n\tu8 tx_complete_threshold;\n\n\t \n\tu8 tx_complete_ring_depth;\n\n\t \n\tu32 tx_complete_timeout;\n} __packed;\n\n\nstruct acx_data_path_params_resp {\n\tstruct acx_header header;\n\n\tu16 rx_packet_ring_chunk_size;\n\tu16 tx_packet_ring_chunk_size;\n\n\tu8 rx_packet_ring_chunk_num;\n\tu8 tx_packet_ring_chunk_num;\n\n\tu8 pad[2];\n\n\tu32 rx_packet_ring_addr;\n\tu32 tx_packet_ring_addr;\n\n\tu32 rx_control_addr;\n\tu32 tx_control_addr;\n\n\tu32 tx_complete_addr;\n} __packed;\n\n#define TX_MSDU_LIFETIME_MIN       0\n#define TX_MSDU_LIFETIME_MAX       3000\n#define TX_MSDU_LIFETIME_DEF       512\n#define RX_MSDU_LIFETIME_MIN       0\n#define RX_MSDU_LIFETIME_MAX       0xFFFFFFFF\n#define RX_MSDU_LIFETIME_DEF       512000\n\nstruct acx_rx_msdu_lifetime {\n\tstruct acx_header header;\n\n\t \n\tu32 lifetime;\n} __packed;\n\n \nstruct acx_rx_config {\n\tstruct acx_header header;\n\n\tu32 config_options;\n\tu32 filter_options;\n} __packed;\n\nenum {\n\tQOS_AC_BE = 0,\n\tQOS_AC_BK,\n\tQOS_AC_VI,\n\tQOS_AC_VO,\n\tQOS_HIGHEST_AC_INDEX = QOS_AC_VO,\n};\n\n#define MAX_NUM_OF_AC             (QOS_HIGHEST_AC_INDEX+1)\n#define FIRST_AC_INDEX            QOS_AC_BE\n#define MAX_NUM_OF_802_1d_TAGS    8\n#define AC_PARAMS_MAX_TSID        15\n#define MAX_APSD_CONF             0xffff\n\n#define  QOS_TX_HIGH_MIN      (0)\n#define  QOS_TX_HIGH_MAX      (100)\n\n#define  QOS_TX_HIGH_BK_DEF   (25)\n#define  QOS_TX_HIGH_BE_DEF   (35)\n#define  QOS_TX_HIGH_VI_DEF   (35)\n#define  QOS_TX_HIGH_VO_DEF   (35)\n\n#define  QOS_TX_LOW_BK_DEF    (15)\n#define  QOS_TX_LOW_BE_DEF    (25)\n#define  QOS_TX_LOW_VI_DEF    (25)\n#define  QOS_TX_LOW_VO_DEF    (25)\n\nstruct acx_tx_queue_qos_config {\n\tstruct acx_header header;\n\n\tu8 qid;\n\tu8 pad[3];\n\n\t \n\tu16 high_threshold;\n\n\t \n\tu16 low_threshold;\n} __packed;\n\nstruct acx_packet_detection {\n\tstruct acx_header header;\n\n\tu32 threshold;\n} __packed;\n\n\nenum acx_slot_type {\n\tSLOT_TIME_LONG = 0,\n\tSLOT_TIME_SHORT = 1,\n\tDEFAULT_SLOT_TIME = SLOT_TIME_SHORT,\n\tMAX_SLOT_TIMES = 0xFF\n};\n\n#define STATION_WONE_INDEX 0\n\nstruct acx_slot {\n\tstruct acx_header header;\n\n\tu8 wone_index;  \n\tu8 slot_time;\n\tu8 reserved[6];\n} __packed;\n\n\n#define ACX_MC_ADDRESS_GROUP_MAX\t(8)\n#define ACX_MC_ADDRESS_GROUP_MAX_LEN\t(ETH_ALEN * ACX_MC_ADDRESS_GROUP_MAX)\n\nstruct acx_dot11_grp_addr_tbl {\n\tstruct acx_header header;\n\n\tu8 enabled;\n\tu8 num_groups;\n\tu8 pad[2];\n\tu8 mac_table[ACX_MC_ADDRESS_GROUP_MAX_LEN];\n} __packed;\n\n\n#define  RX_TIMEOUT_PS_POLL_MIN    0\n#define  RX_TIMEOUT_PS_POLL_MAX    (200000)\n#define  RX_TIMEOUT_PS_POLL_DEF    (15)\n#define  RX_TIMEOUT_UPSD_MIN       0\n#define  RX_TIMEOUT_UPSD_MAX       (200000)\n#define  RX_TIMEOUT_UPSD_DEF       (15)\n\nstruct acx_rx_timeout {\n\tstruct acx_header header;\n\n\t \n\tu16 ps_poll_timeout;\n\n\t \n\tu16 upsd_timeout;\n} __packed;\n\n#define RTS_THRESHOLD_MIN              0\n#define RTS_THRESHOLD_MAX              4096\n#define RTS_THRESHOLD_DEF              2347\n\nstruct acx_rts_threshold {\n\tstruct acx_header header;\n\n\tu16 threshold;\n\tu8 pad[2];\n} __packed;\n\nenum wl1251_acx_low_rssi_type {\n\t \n\tWL1251_ACX_LOW_RSSI_TYPE_LEVEL = 0,\n\n\t \n\tWL1251_ACX_LOW_RSSI_TYPE_EDGE = 1,\n};\n\nstruct acx_low_rssi {\n\tstruct acx_header header;\n\n\t \n\ts8 threshold;\n\n\t \n\tu8 weight;\n\n\t \n\tu8 depth;\n\n\t \n\tu8 type;\n} __packed;\n\nstruct acx_beacon_filter_option {\n\tstruct acx_header header;\n\n\tu8 enable;\n\n\t \n\tu8 max_num_beacons;\n\tu8 pad[2];\n} __packed;\n\n \n#define\tBEACON_FILTER_TABLE_MAX_IE_NUM\t\t       (32)\n#define BEACON_FILTER_TABLE_MAX_VENDOR_SPECIFIC_IE_NUM (6)\n#define BEACON_FILTER_TABLE_IE_ENTRY_SIZE\t       (2)\n#define BEACON_FILTER_TABLE_EXTRA_VENDOR_SPECIFIC_IE_SIZE (6)\n#define BEACON_FILTER_TABLE_MAX_SIZE ((BEACON_FILTER_TABLE_MAX_IE_NUM * \\\n\t\t\t    BEACON_FILTER_TABLE_IE_ENTRY_SIZE) + \\\n\t\t\t   (BEACON_FILTER_TABLE_MAX_VENDOR_SPECIFIC_IE_NUM * \\\n\t\t\t    BEACON_FILTER_TABLE_EXTRA_VENDOR_SPECIFIC_IE_SIZE))\n\n#define BEACON_RULE_PASS_ON_CHANGE                     BIT(0)\n#define BEACON_RULE_PASS_ON_APPEARANCE                 BIT(1)\n\n#define BEACON_FILTER_IE_ID_CHANNEL_SWITCH_ANN         (37)\n\nstruct acx_beacon_filter_ie_table {\n\tstruct acx_header header;\n\n\tu8 num_ie;\n\tu8 pad[3];\n\tu8 table[BEACON_FILTER_TABLE_MAX_SIZE];\n} __packed;\n\n#define SYNCH_FAIL_DEFAULT_THRESHOLD    10      \n#define NO_BEACON_DEFAULT_TIMEOUT       (500)  \n\nstruct acx_conn_monit_params {\n\tstruct acx_header header;\n\n\tu32 synch_fail_thold;  \n\tu32 bss_lose_timeout;  \n} __packed;\n\nenum {\n\tSG_ENABLE = 0,\n\tSG_DISABLE,\n\tSG_SENSE_NO_ACTIVITY,\n\tSG_SENSE_ACTIVE\n};\n\nstruct acx_bt_wlan_coex {\n\tstruct acx_header header;\n\n\t \n\tu8 enable;\n\tu8 pad[3];\n} __packed;\n\n#define PTA_ANTENNA_TYPE_DEF\t\t  (0)\n#define PTA_BT_HP_MAXTIME_DEF\t\t  (2000)\n#define PTA_WLAN_HP_MAX_TIME_DEF\t  (5000)\n#define PTA_SENSE_DISABLE_TIMER_DEF\t  (1350)\n#define PTA_PROTECTIVE_RX_TIME_DEF\t  (1500)\n#define PTA_PROTECTIVE_TX_TIME_DEF\t  (1500)\n#define PTA_TIMEOUT_NEXT_BT_LP_PACKET_DEF (3000)\n#define PTA_SIGNALING_TYPE_DEF\t\t  (1)\n#define PTA_AFH_LEVERAGE_ON_DEF\t\t  (0)\n#define PTA_NUMBER_QUIET_CYCLE_DEF\t  (0)\n#define PTA_MAX_NUM_CTS_DEF\t\t  (3)\n#define PTA_NUMBER_OF_WLAN_PACKETS_DEF\t  (2)\n#define PTA_NUMBER_OF_BT_PACKETS_DEF\t  (2)\n#define PTA_PROTECTIVE_RX_TIME_FAST_DEF\t  (1500)\n#define PTA_PROTECTIVE_TX_TIME_FAST_DEF\t  (3000)\n#define PTA_CYCLE_TIME_FAST_DEF\t\t  (8700)\n#define PTA_RX_FOR_AVALANCHE_DEF\t  (5)\n#define PTA_ELP_HP_DEF\t\t\t  (0)\n#define PTA_ANTI_STARVE_PERIOD_DEF\t  (500)\n#define PTA_ANTI_STARVE_NUM_CYCLE_DEF\t  (4)\n#define PTA_ALLOW_PA_SD_DEF\t\t  (1)\n#define PTA_TIME_BEFORE_BEACON_DEF\t  (6300)\n#define PTA_HPDM_MAX_TIME_DEF\t\t  (1600)\n#define PTA_TIME_OUT_NEXT_WLAN_DEF\t  (2550)\n#define PTA_AUTO_MODE_NO_CTS_DEF\t  (0)\n#define PTA_BT_HP_RESPECTED_DEF\t\t  (3)\n#define PTA_WLAN_RX_MIN_RATE_DEF\t  (24)\n#define PTA_ACK_MODE_DEF\t\t  (1)\n\nstruct acx_bt_wlan_coex_param {\n\tstruct acx_header header;\n\n\t \n\tu32 min_rate;\n\n\t \n\tu16 bt_hp_max_time;\n\n\t \n\tu16 wlan_hp_max_time;\n\n\t \n\tu16 sense_disable_timer;\n\n\t \n\tu16 rx_time_bt_hp;\n\tu16 tx_time_bt_hp;\n\n\t \n\tu16 rx_time_bt_hp_fast;\n\tu16 tx_time_bt_hp_fast;\n\n\t \n\tu16 wlan_cycle_fast;\n\n\t \n\tu16 bt_anti_starvation_period;\n\n\t \n\tu16 next_bt_lp_packet;\n\n\t \n\tu16 wake_up_beacon;\n\n\t \n\tu16 hp_dm_max_guard_time;\n\n\t \n\tu16 next_wlan_packet;\n\n\t \n\tu8 antenna_type;\n\n\t \n\tu8 signal_type;\n\n\t \n\tu8 afh_leverage_on;\n\n\t \n\tu8 quiet_cycle_num;\n\n\t \n\tu8 max_cts;\n\n\t \n\tu8 wlan_packets_num;\n\n\t \n\tu8 bt_packets_num;\n\n\t \n\tu8 missed_rx_avalanche;\n\n\t \n\tu8 wlan_elp_hp;\n\n\t \n\tu8 bt_anti_starvation_cycles;\n\n\tu8 ack_mode_dual_ant;\n\n\t \n\tu8 pa_sd_enable;\n\n\t \n\tu8 pta_auto_mode_enable;\n\n\t \n\tu8 bt_hp_respected_num;\n} __packed;\n\n#define CCA_THRSH_ENABLE_ENERGY_D       0x140A\n#define CCA_THRSH_DISABLE_ENERGY_D      0xFFEF\n\nstruct acx_energy_detection {\n\tstruct acx_header header;\n\n\t \n\tu16 rx_cca_threshold;\n\tu8 tx_energy_detection;\n\tu8 pad;\n} __packed;\n\n#define BCN_RX_TIMEOUT_DEF_VALUE        10000\n#define BROADCAST_RX_TIMEOUT_DEF_VALUE  20000\n#define RX_BROADCAST_IN_PS_DEF_VALUE    1\n#define CONSECUTIVE_PS_POLL_FAILURE_DEF 4\n\nstruct acx_beacon_broadcast {\n\tstruct acx_header header;\n\n\tu16 beacon_rx_timeout;\n\tu16 broadcast_timeout;\n\n\t \n\tu8 rx_broadcast_in_ps;\n\n\t \n\tu8 ps_poll_threshold;\n\tu8 pad[2];\n} __packed;\n\nstruct acx_event_mask {\n\tstruct acx_header header;\n\n\tu32 event_mask;\n\tu32 high_event_mask;  \n} __packed;\n\n#define CFG_RX_FCS\t\tBIT(2)\n#define CFG_RX_ALL_GOOD\t\tBIT(3)\n#define CFG_UNI_FILTER_EN\tBIT(4)\n#define CFG_BSSID_FILTER_EN\tBIT(5)\n#define CFG_MC_FILTER_EN\tBIT(6)\n#define CFG_MC_ADDR0_EN\t\tBIT(7)\n#define CFG_MC_ADDR1_EN\t\tBIT(8)\n#define CFG_BC_REJECT_EN\tBIT(9)\n#define CFG_SSID_FILTER_EN\tBIT(10)\n#define CFG_RX_INT_FCS_ERROR\tBIT(11)\n#define CFG_RX_INT_ENCRYPTED\tBIT(12)\n#define CFG_RX_WR_RX_STATUS\tBIT(13)\n#define CFG_RX_FILTER_NULTI\tBIT(14)\n#define CFG_RX_RESERVE\t\tBIT(15)\n#define CFG_RX_TIMESTAMP_TSF\tBIT(16)\n\n#define CFG_RX_RSV_EN\t\tBIT(0)\n#define CFG_RX_RCTS_ACK\t\tBIT(1)\n#define CFG_RX_PRSP_EN\t\tBIT(2)\n#define CFG_RX_PREQ_EN\t\tBIT(3)\n#define CFG_RX_MGMT_EN\t\tBIT(4)\n#define CFG_RX_FCS_ERROR\tBIT(5)\n#define CFG_RX_DATA_EN\t\tBIT(6)\n#define CFG_RX_CTL_EN\t\tBIT(7)\n#define CFG_RX_CF_EN\t\tBIT(8)\n#define CFG_RX_BCN_EN\t\tBIT(9)\n#define CFG_RX_AUTH_EN\t\tBIT(10)\n#define CFG_RX_ASSOC_EN\t\tBIT(11)\n\n#define SCAN_PASSIVE\t\tBIT(0)\n#define SCAN_5GHZ_BAND\t\tBIT(1)\n#define SCAN_TRIGGERED\t\tBIT(2)\n#define SCAN_PRIORITY_HIGH\tBIT(3)\n\nstruct acx_fw_gen_frame_rates {\n\tstruct acx_header header;\n\n\tu8 tx_ctrl_frame_rate;  \n\tu8 tx_ctrl_frame_mod;  \n\tu8 tx_mgt_frame_rate;\n\tu8 tx_mgt_frame_mod;\n} __packed;\n\n \nstruct acx_dot11_station_id {\n\tstruct acx_header header;\n\n\tu8 mac[ETH_ALEN];\n\tu8 pad[2];\n} __packed;\n\nstruct acx_feature_config {\n\tstruct acx_header header;\n\n\tu32 options;\n\tu32 data_flow_options;\n} __packed;\n\nstruct acx_current_tx_power {\n\tstruct acx_header header;\n\n\tu8  current_tx_power;\n\tu8  padding[3];\n} __packed;\n\nstruct acx_dot11_default_key {\n\tstruct acx_header header;\n\n\tu8 id;\n\tu8 pad[3];\n} __packed;\n\nstruct acx_tsf_info {\n\tstruct acx_header header;\n\n\tu32 current_tsf_msb;\n\tu32 current_tsf_lsb;\n\tu32 last_TBTT_msb;\n\tu32 last_TBTT_lsb;\n\tu8 last_dtim_count;\n\tu8 pad[3];\n} __packed;\n\nenum acx_wake_up_event {\n\tWAKE_UP_EVENT_BEACON_BITMAP\t= 0x01,  \n\tWAKE_UP_EVENT_DTIM_BITMAP\t= 0x02,\t \n\tWAKE_UP_EVENT_N_DTIM_BITMAP\t= 0x04,  \n\tWAKE_UP_EVENT_N_BEACONS_BITMAP\t= 0x08,  \n\tWAKE_UP_EVENT_BITS_MASK\t\t= 0x0F\n};\n\nstruct acx_wake_up_condition {\n\tstruct acx_header header;\n\n\tu8 wake_up_event;  \n\tu8 listen_interval;\n\tu8 pad[2];\n} __packed;\n\nstruct acx_aid {\n\tstruct acx_header header;\n\n\t \n\tu16 aid;\n\tu8 pad[2];\n} __packed;\n\nenum acx_preamble_type {\n\tACX_PREAMBLE_LONG = 0,\n\tACX_PREAMBLE_SHORT = 1\n};\n\nstruct acx_preamble {\n\tstruct acx_header header;\n\n\t \n\tu8 preamble;\n\tu8 padding[3];\n} __packed;\n\nenum acx_ctsprotect_type {\n\tCTSPROTECT_DISABLE = 0,\n\tCTSPROTECT_ENABLE = 1\n};\n\nstruct acx_ctsprotect {\n\tstruct acx_header header;\n\tu8 ctsprotect;\n\tu8 padding[3];\n} __packed;\n\nstruct acx_tx_statistics {\n\tu32 internal_desc_overflow;\n}  __packed;\n\nstruct acx_rx_statistics {\n\tu32 out_of_mem;\n\tu32 hdr_overflow;\n\tu32 hw_stuck;\n\tu32 dropped;\n\tu32 fcs_err;\n\tu32 xfr_hint_trig;\n\tu32 path_reset;\n\tu32 reset_counter;\n} __packed;\n\nstruct acx_dma_statistics {\n\tu32 rx_requested;\n\tu32 rx_errors;\n\tu32 tx_requested;\n\tu32 tx_errors;\n}  __packed;\n\nstruct acx_isr_statistics {\n\t \n\tu32 cmd_cmplt;\n\n\t \n\tu32 fiqs;\n\n\t \n\tu32 rx_headers;\n\n\t \n\tu32 rx_completes;\n\n\t \n\tu32 rx_mem_overflow;\n\n\t \n\tu32 rx_rdys;\n\n\t \n\tu32 irqs;\n\n\t \n\tu32 tx_procs;\n\n\t \n\tu32 decrypt_done;\n\n\t \n\tu32 dma0_done;\n\n\t \n\tu32 dma1_done;\n\n\t \n\tu32 tx_exch_complete;\n\n\t \n\tu32 commands;\n\n\t \n\tu32 rx_procs;\n\n\t \n\tu32 hw_pm_mode_changes;\n\n\t \n\tu32 host_acknowledges;\n\n\t \n\tu32 pci_pm;\n\n\t \n\tu32 wakeups;\n\n\t \n\tu32 low_rssi;\n} __packed;\n\nstruct acx_wep_statistics {\n\t \n\tu32 addr_key_count;\n\n\t \n\tu32 default_key_count;\n\n\tu32 reserved;\n\n\t \n\tu32 key_not_found;\n\n\t \n\tu32 decrypt_fail;\n\n\t \n\tu32 packets;\n\n\t \n\tu32 interrupt;\n} __packed;\n\n#define ACX_MISSED_BEACONS_SPREAD 10\n\nstruct acx_pwr_statistics {\n\t \n\tu32 ps_enter;\n\n\t \n\tu32 elp_enter;\n\n\t \n\tu32 missing_bcns;\n\n\t \n\tu32 wake_on_host;\n\n\t \n\tu32 wake_on_timer_exp;\n\n\t \n\tu32 tx_with_ps;\n\n\t \n\tu32 tx_without_ps;\n\n\t \n\tu32 rcvd_beacons;\n\n\t \n\tu32 power_save_off;\n\n\t \n\tu16 enable_ps;\n\n\t \n\tu16 disable_ps;\n\n\t \n\tu32 fix_tsf_ps;\n\n\t \n\tu32 cont_miss_bcns_spread[ACX_MISSED_BEACONS_SPREAD];\n\n\t \n\tu32 rcvd_awake_beacons;\n} __packed;\n\nstruct acx_mic_statistics {\n\tu32 rx_pkts;\n\tu32 calc_failure;\n} __packed;\n\nstruct acx_aes_statistics {\n\tu32 encrypt_fail;\n\tu32 decrypt_fail;\n\tu32 encrypt_packets;\n\tu32 decrypt_packets;\n\tu32 encrypt_interrupt;\n\tu32 decrypt_interrupt;\n} __packed;\n\nstruct acx_event_statistics {\n\tu32 heart_beat;\n\tu32 calibration;\n\tu32 rx_mismatch;\n\tu32 rx_mem_empty;\n\tu32 rx_pool;\n\tu32 oom_late;\n\tu32 phy_transmit_error;\n\tu32 tx_stuck;\n} __packed;\n\nstruct acx_ps_statistics {\n\tu32 pspoll_timeouts;\n\tu32 upsd_timeouts;\n\tu32 upsd_max_sptime;\n\tu32 upsd_max_apturn;\n\tu32 pspoll_max_apturn;\n\tu32 pspoll_utilization;\n\tu32 upsd_utilization;\n} __packed;\n\nstruct acx_rxpipe_statistics {\n\tu32 rx_prep_beacon_drop;\n\tu32 descr_host_int_trig_rx_data;\n\tu32 beacon_buffer_thres_host_int_trig_rx_data;\n\tu32 missed_beacon_host_int_trig_rx_data;\n\tu32 tx_xfr_host_int_trig_rx_data;\n} __packed;\n\nstruct acx_statistics {\n\tstruct acx_header header;\n\n\tstruct acx_tx_statistics tx;\n\tstruct acx_rx_statistics rx;\n\tstruct acx_dma_statistics dma;\n\tstruct acx_isr_statistics isr;\n\tstruct acx_wep_statistics wep;\n\tstruct acx_pwr_statistics pwr;\n\tstruct acx_aes_statistics aes;\n\tstruct acx_mic_statistics mic;\n\tstruct acx_event_statistics event;\n\tstruct acx_ps_statistics ps;\n\tstruct acx_rxpipe_statistics rxpipe;\n} __packed;\n\n#define ACX_MAX_RATE_CLASSES       8\n#define ACX_RATE_MASK_UNSPECIFIED  0\n#define ACX_RATE_RETRY_LIMIT      10\n\nstruct acx_rate_class {\n\tu32 enabled_rates;\n\tu8 short_retry_limit;\n\tu8 long_retry_limit;\n\tu8 aflags;\n\tu8 reserved;\n} __packed;\n\nstruct acx_rate_policy {\n\tstruct acx_header header;\n\n\tu32 rate_class_cnt;\n\tstruct acx_rate_class rate_class[ACX_MAX_RATE_CLASSES];\n} __packed;\n\nstruct wl1251_acx_memory {\n\t__le16 num_stations;  \n\tu16 reserved_1;\n\n\t \n\tu8 rx_mem_block_num;\n\tu8 reserved_2;\n\tu8 num_tx_queues;  \n\tu8 host_if_options;  \n\tu8 tx_min_mem_block_num;\n\tu8 num_ssid_profiles;\n\t__le16 debug_buffer_size;\n} __packed;\n\n\n#define ACX_RX_DESC_MIN                1\n#define ACX_RX_DESC_MAX                127\n#define ACX_RX_DESC_DEF                32\nstruct wl1251_acx_rx_queue_config {\n\tu8 num_descs;\n\tu8 pad;\n\tu8 type;\n\tu8 priority;\n\t__le32 dma_address;\n} __packed;\n\n#define ACX_TX_DESC_MIN                1\n#define ACX_TX_DESC_MAX                127\n#define ACX_TX_DESC_DEF                16\nstruct wl1251_acx_tx_queue_config {\n    u8 num_descs;\n    u8 pad[2];\n    u8 attributes;\n} __packed;\n\n#define MAX_TX_QUEUE_CONFIGS 5\n#define MAX_TX_QUEUES 4\nstruct wl1251_acx_config_memory {\n\tstruct acx_header header;\n\n\tstruct wl1251_acx_memory mem_config;\n\tstruct wl1251_acx_rx_queue_config rx_queue_config;\n\tstruct wl1251_acx_tx_queue_config tx_queue_config[MAX_TX_QUEUE_CONFIGS];\n} __packed;\n\nstruct wl1251_acx_mem_map {\n\tstruct acx_header header;\n\n\tvoid *code_start;\n\tvoid *code_end;\n\n\tvoid *wep_defkey_start;\n\tvoid *wep_defkey_end;\n\n\tvoid *sta_table_start;\n\tvoid *sta_table_end;\n\n\tvoid *packet_template_start;\n\tvoid *packet_template_end;\n\n\tvoid *queue_memory_start;\n\tvoid *queue_memory_end;\n\n\tvoid *packet_memory_pool_start;\n\tvoid *packet_memory_pool_end;\n\n\tvoid *debug_buffer1_start;\n\tvoid *debug_buffer1_end;\n\n\tvoid *debug_buffer2_start;\n\tvoid *debug_buffer2_end;\n\n\t \n\tu32 num_tx_mem_blocks;\n\n\t \n\tu32 num_rx_mem_blocks;\n} __packed;\n\n\nstruct wl1251_acx_wr_tbtt_and_dtim {\n\n\tstruct acx_header header;\n\n\t \n\tu16 tbtt;\n\n\t \n\tu8  dtim;\n\tu8  padding;\n} __packed;\n\nenum wl1251_acx_bet_mode {\n\tWL1251_ACX_BET_DISABLE = 0,\n\tWL1251_ACX_BET_ENABLE = 1,\n};\n\nstruct wl1251_acx_bet_enable {\n\tstruct acx_header header;\n\n\t \n\tu8 enable;\n\n\t \n\tu8 max_consecutive;\n\n\tu8 padding[2];\n} __packed;\n\n#define ACX_IPV4_VERSION 4\n#define ACX_IPV6_VERSION 6\n#define ACX_IPV4_ADDR_SIZE 4\nstruct wl1251_acx_arp_filter {\n\tstruct acx_header header;\n\tu8 version;\t \n\tu8 enable;\t \n\tu8 padding[2];\n\tu8 address[16];\t \n} __attribute__((packed));\n\nstruct wl1251_acx_ac_cfg {\n\tstruct acx_header header;\n\n\t \n\tu8 ac;\n\n\t \n\tu8 cw_min;\n\n\t \n\tu16 cw_max;\n\n\t \n\tu8 aifsn;\n\n\tu8 reserved;\n\n\t \n\tu16 txop_limit;\n} __packed;\n\n\nenum wl1251_acx_channel_type {\n\tCHANNEL_TYPE_DCF\t= 0,\n\tCHANNEL_TYPE_EDCF\t= 1,\n\tCHANNEL_TYPE_HCCA\t= 2,\n};\n\nenum wl1251_acx_ps_scheme {\n\t \n\tWL1251_ACX_PS_SCHEME_LEGACY\t= 0,\n\n\t \n\tWL1251_ACX_PS_SCHEME_UPSD_TRIGGER\t= 1,\n\n\t \n\tWL1251_ACX_PS_SCHEME_LEGACY_PSPOLL\t= 2,\n\n\t \n\tWL1251_ACX_PS_SCHEME_SAPSD\t\t= 3,\n};\n\nenum wl1251_acx_ack_policy {\n\tWL1251_ACX_ACK_POLICY_LEGACY\t= 0,\n\tWL1251_ACX_ACK_POLICY_NO_ACK\t= 1,\n\tWL1251_ACX_ACK_POLICY_BLOCK\t= 2,\n};\n\nstruct wl1251_acx_tid_cfg {\n\tstruct acx_header header;\n\n\t \n\tu8 queue;\n\n\t \n\tu8 type;\n\n\t \n\tu8 tsid;\n\n\t \n\tu8 ps_scheme;\n\n\t \n\tu8 ack_policy;\n\n\tu8 padding[3];\n\n\t \n\tu32 apsdconf[2];\n} __packed;\n\n \n\n \n#define WL1251_ACX_INTR_RX0_DATA      BIT(0)\n\n \n#define WL1251_ACX_INTR_TX_RESULT\tBIT(1)\n\n \n#define WL1251_ACX_INTR_TX_XFR\t\tBIT(2)\n\n \n#define WL1251_ACX_INTR_RX1_DATA\tBIT(3)\n\n \n#define WL1251_ACX_INTR_EVENT_A\t\tBIT(4)\n\n \n#define WL1251_ACX_INTR_EVENT_B\t\tBIT(5)\n\n \n#define WL1251_ACX_INTR_WAKE_ON_HOST\tBIT(6)\n\n \n#define WL1251_ACX_INTR_TRACE_A\t\tBIT(7)\n\n \n#define WL1251_ACX_INTR_TRACE_B\t\tBIT(8)\n\n \n#define WL1251_ACX_INTR_CMD_COMPLETE\tBIT(9)\n\n \n#define WL1251_ACX_INTR_INIT_COMPLETE\tBIT(14)\n\n#define WL1251_ACX_INTR_ALL           0xFFFFFFFF\n\nenum {\n\tACX_WAKE_UP_CONDITIONS      = 0x0002,\n\tACX_MEM_CFG                 = 0x0003,\n\tACX_SLOT                    = 0x0004,\n\tACX_QUEUE_HEAD              = 0x0005,  \n\tACX_AC_CFG                  = 0x0007,\n\tACX_MEM_MAP                 = 0x0008,\n\tACX_AID                     = 0x000A,\n\tACX_RADIO_PARAM             = 0x000B,  \n\tACX_CFG                     = 0x000C,  \n\tACX_FW_REV                  = 0x000D,\n\tACX_MEDIUM_USAGE            = 0x000F,\n\tACX_RX_CFG                  = 0x0010,\n\tACX_TX_QUEUE_CFG            = 0x0011,  \n\tACX_BSS_IN_PS               = 0x0012,  \n\tACX_STATISTICS              = 0x0013,  \n\tACX_FEATURE_CFG             = 0x0015,\n\tACX_MISC_CFG                = 0x0017,  \n\tACX_TID_CFG                 = 0x001A,\n\tACX_BEACON_FILTER_OPT       = 0x001F,\n\tACX_LOW_RSSI                = 0x0020,\n\tACX_NOISE_HIST              = 0x0021,\n\tACX_HDK_VERSION             = 0x0022,  \n\tACX_PD_THRESHOLD            = 0x0023,\n\tACX_DATA_PATH_PARAMS        = 0x0024,  \n\tACX_DATA_PATH_RESP_PARAMS   = 0x0024,  \n\tACX_CCA_THRESHOLD           = 0x0025,\n\tACX_EVENT_MBOX_MASK         = 0x0026,\n#ifdef FW_RUNNING_AS_AP\n\tACX_DTIM_PERIOD             = 0x0027,  \n#else\n\tACX_WR_TBTT_AND_DTIM        = 0x0027,  \n#endif\n\tACX_ACI_OPTION_CFG          = 0x0029,  \n\tACX_GPIO_CFG                = 0x002A,  \n\tACX_GPIO_SET                = 0x002B,  \n\tACX_PM_CFG                  = 0x002C,  \n\tACX_CONN_MONIT_PARAMS       = 0x002D,\n\tACX_AVERAGE_RSSI            = 0x002E,  \n\tACX_CONS_TX_FAILURE         = 0x002F,\n\tACX_BCN_DTIM_OPTIONS        = 0x0031,\n\tACX_SG_ENABLE               = 0x0032,\n\tACX_SG_CFG                  = 0x0033,\n\tACX_ANTENNA_DIVERSITY_CFG   = 0x0035,  \n\tACX_LOW_SNR\t\t    = 0x0037,  \n\tACX_BEACON_FILTER_TABLE     = 0x0038,\n\tACX_ARP_IP_FILTER           = 0x0039,\n\tACX_ROAMING_STATISTICS_TBL  = 0x003B,\n\tACX_RATE_POLICY             = 0x003D,\n\tACX_CTS_PROTECTION          = 0x003E,\n\tACX_SLEEP_AUTH              = 0x003F,\n\tACX_PREAMBLE_TYPE\t    = 0x0040,\n\tACX_ERROR_CNT               = 0x0041,\n\tACX_FW_GEN_FRAME_RATES      = 0x0042,\n\tACX_IBSS_FILTER\t\t    = 0x0044,\n\tACX_SERVICE_PERIOD_TIMEOUT  = 0x0045,\n\tACX_TSF_INFO                = 0x0046,\n\tACX_CONFIG_PS_WMM           = 0x0049,\n\tACX_ENABLE_RX_DATA_FILTER   = 0x004A,\n\tACX_SET_RX_DATA_FILTER      = 0x004B,\n\tACX_GET_DATA_FILTER_STATISTICS = 0x004C,\n\tACX_POWER_LEVEL_TABLE       = 0x004D,\n\tACX_BET_ENABLE              = 0x0050,\n\tDOT11_STATION_ID            = 0x1001,\n\tDOT11_RX_MSDU_LIFE_TIME     = 0x1004,\n\tDOT11_CUR_TX_PWR            = 0x100D,\n\tDOT11_DEFAULT_KEY           = 0x1010,\n\tDOT11_RX_DOT11_MODE         = 0x1012,\n\tDOT11_RTS_THRESHOLD         = 0x1013,\n\tDOT11_GROUP_ADDRESS_TBL     = 0x1014,\n\n\tMAX_DOT11_IE = DOT11_GROUP_ADDRESS_TBL,\n\n\tMAX_IE = 0xFFFF\n};\n\n\nint wl1251_acx_frame_rates(struct wl1251 *wl, u8 ctrl_rate, u8 ctrl_mod,\n\t\t\t   u8 mgt_rate, u8 mgt_mod);\nint wl1251_acx_station_id(struct wl1251 *wl);\nint wl1251_acx_default_key(struct wl1251 *wl, u8 key_id);\nint wl1251_acx_wake_up_conditions(struct wl1251 *wl, u8 wake_up_event,\n\t\t\t\t  u8 listen_interval);\nint wl1251_acx_sleep_auth(struct wl1251 *wl, u8 sleep_auth);\nint wl1251_acx_fw_version(struct wl1251 *wl, char *buf, size_t len);\nint wl1251_acx_tx_power(struct wl1251 *wl, int power);\nint wl1251_acx_feature_cfg(struct wl1251 *wl, u32 data_flow_options);\nint wl1251_acx_mem_map(struct wl1251 *wl,\n\t\t       struct acx_header *mem_map, size_t len);\nint wl1251_acx_data_path_params(struct wl1251 *wl,\n\t\t\t\tstruct acx_data_path_params_resp *data_path);\nint wl1251_acx_rx_msdu_life_time(struct wl1251 *wl, u32 life_time);\nint wl1251_acx_rx_config(struct wl1251 *wl, u32 config, u32 filter);\nint wl1251_acx_pd_threshold(struct wl1251 *wl);\nint wl1251_acx_slot(struct wl1251 *wl, enum acx_slot_type slot_time);\nint wl1251_acx_group_address_tbl(struct wl1251 *wl, bool enable,\n\t\t\t\t void *mc_list, u32 mc_list_len);\nint wl1251_acx_service_period_timeout(struct wl1251 *wl);\nint wl1251_acx_rts_threshold(struct wl1251 *wl, u16 rts_threshold);\nint wl1251_acx_beacon_filter_opt(struct wl1251 *wl, bool enable_filter);\nint wl1251_acx_beacon_filter_table(struct wl1251 *wl);\nint wl1251_acx_conn_monit_params(struct wl1251 *wl);\nint wl1251_acx_sg_enable(struct wl1251 *wl);\nint wl1251_acx_sg_cfg(struct wl1251 *wl);\nint wl1251_acx_cca_threshold(struct wl1251 *wl);\nint wl1251_acx_bcn_dtim_options(struct wl1251 *wl);\nint wl1251_acx_aid(struct wl1251 *wl, u16 aid);\nint wl1251_acx_event_mbox_mask(struct wl1251 *wl, u32 event_mask);\nint wl1251_acx_low_rssi(struct wl1251 *wl, s8 threshold, u8 weight,\n\t\t\tu8 depth, enum wl1251_acx_low_rssi_type type);\nint wl1251_acx_set_preamble(struct wl1251 *wl, enum acx_preamble_type preamble);\nint wl1251_acx_cts_protect(struct wl1251 *wl,\n\t\t\t    enum acx_ctsprotect_type ctsprotect);\nint wl1251_acx_statistics(struct wl1251 *wl, struct acx_statistics *stats);\nint wl1251_acx_tsf_info(struct wl1251 *wl, u64 *mactime);\nint wl1251_acx_rate_policies(struct wl1251 *wl);\nint wl1251_acx_mem_cfg(struct wl1251 *wl);\nint wl1251_acx_wr_tbtt_and_dtim(struct wl1251 *wl, u16 tbtt, u8 dtim);\nint wl1251_acx_bet_enable(struct wl1251 *wl, enum wl1251_acx_bet_mode mode,\n\t\t\t  u8 max_consecutive);\nint wl1251_acx_arp_ip_filter(struct wl1251 *wl, bool enable, __be32 address);\nint wl1251_acx_ac_cfg(struct wl1251 *wl, u8 ac, u8 cw_min, u16 cw_max,\n\t\t      u8 aifs, u16 txop);\nint wl1251_acx_tid_cfg(struct wl1251 *wl, u8 queue,\n\t\t       enum wl1251_acx_channel_type type,\n\t\t       u8 tsid, enum wl1251_acx_ps_scheme ps_scheme,\n\t\t       enum wl1251_acx_ack_policy ack_policy);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}