Fitter report for NCO_quartus
Mon Sep 18 13:08:15 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|altsyncram:Mux6_rtl_0|altsyncram_8h01:auto_generated|ALTSYNCRAM
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Estimated Delay Added for Hold Timing Summary
 43. Estimated Delay Added for Hold Timing Details
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Mon Sep 18 13:08:15 2023       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; NCO_quartus                                 ;
; Top-level Entity Name              ; NCO_quartus                                 ;
; Family                             ; Cyclone III                                 ;
; Device                             ; EP3C40F484C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,200 / 39,600 ( 3 % )                      ;
;     Total combinational functions  ; 1,029 / 39,600 ( 3 % )                      ;
;     Dedicated logic registers      ; 860 / 39,600 ( 2 % )                        ;
; Total registers                    ; 860                                         ;
; Total pins                         ; 35 / 332 ( 11 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 7,460 / 1,161,216 ( < 1 % )                 ;
; Embedded Multiplier 9-bit elements ; 6 / 252 ( 2 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C40F484C6                          ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.38        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  12.5%      ;
;     Processors 5-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; I/O Assignment Warnings                            ;
+-------------+--------------------------------------+
; Pin Name    ; Reason                               ;
+-------------+--------------------------------------+
; VLD_OUT     ; Missing drive strength and slew rate ;
; DAC_CLK_OUT ; Missing drive strength and slew rate ;
; DAT_DAC[11] ; Missing drive strength and slew rate ;
; DAT_DAC[10] ; Missing drive strength and slew rate ;
; DAT_DAC[9]  ; Missing drive strength and slew rate ;
; DAT_DAC[8]  ; Missing drive strength and slew rate ;
; DAT_DAC[7]  ; Missing drive strength and slew rate ;
; DAT_DAC[6]  ; Missing drive strength and slew rate ;
; DAT_DAC[5]  ; Missing drive strength and slew rate ;
; DAT_DAC[4]  ; Missing drive strength and slew rate ;
; DAT_DAC[3]  ; Missing drive strength and slew rate ;
; DAT_DAC[2]  ; Missing drive strength and slew rate ;
; DAT_DAC[1]  ; Missing drive strength and slew rate ;
; DAT_DAC[0]  ; Missing drive strength and slew rate ;
; NCO_OUT[7]  ; Missing drive strength and slew rate ;
; NCO_OUT[6]  ; Missing drive strength and slew rate ;
; NCO_OUT[5]  ; Missing drive strength and slew rate ;
; NCO_OUT[4]  ; Missing drive strength and slew rate ;
; NCO_OUT[3]  ; Missing drive strength and slew rate ;
; NCO_OUT[2]  ; Missing drive strength and slew rate ;
; NCO_OUT[1]  ; Missing drive strength and slew rate ;
; NCO_OUT[0]  ; Missing drive strength and slew rate ;
+-------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                     ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|lpm_mult:Mult0|mult_u1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_1                   ; Q                ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|lpm_mult:Mult0|mult_u1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_2                   ; Q                ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|lpm_mult:Mult0|mult_u1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_3                   ; Q                ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|lpm_mult:Mult0|mult_u1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_4                   ; Q                ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|lpm_mult:Mult0|mult_s1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_5                   ; Q                ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|lpm_mult:Mult0|mult_s1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_6                   ; Q                ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|lpm_mult:Mult0|mult_s1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_7                   ; Q                ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|lpm_mult:Mult0|mult_s1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_7  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_8                   ; Q                ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_8  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|lpm_mult:Mult0|mult_q1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_8  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_9                   ; Q                ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_9  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|lpm_mult:Mult0|mult_q1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_9  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_10                  ; Q                ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_10 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|lpm_mult:Mult0|mult_q1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_10 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_11                  ; Q                ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_11 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|lpm_mult:Mult0|mult_q1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_11 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_12                  ; Q                ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_12 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|lpm_mult:Mult0|mult_q1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_12 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_13                  ; Q                ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_13 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|lpm_mult:Mult0|mult_02t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_13 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_14                  ; Q                ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_14 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|lpm_mult:Mult0|mult_02t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_14 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_15                  ; Q                ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_15 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|lpm_mult:Mult0|mult_02t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_15 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_16                  ; Q                ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_16 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|lpm_mult:Mult0|mult_q1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_16 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_17                  ; Q                ;                       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|altsyncram:Mux6_rtl_0|altsyncram_8h01:auto_generated|ram_block1a0                                              ; PORTADATAOUT     ;                       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|altsyncram:Mux6_rtl_0|altsyncram_8h01:auto_generated|ram_block1a1                                              ; PORTADATAOUT     ;                       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|altsyncram:Mux6_rtl_0|altsyncram_8h01:auto_generated|ram_block1a2                                              ; PORTADATAOUT     ;                       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|altsyncram:Mux6_rtl_0|altsyncram_8h01:auto_generated|ram_block1a3                                              ; PORTADATAOUT     ;                       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|altsyncram:Mux6_rtl_0|altsyncram_8h01:auto_generated|ram_block1a4                                              ; PORTADATAOUT     ;                       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|altsyncram:Mux6_rtl_0|altsyncram_8h01:auto_generated|ram_block1a5                                              ; PORTADATAOUT     ;                       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|altsyncram:Mux6_rtl_0|altsyncram_8h01:auto_generated|ram_block1a6                                              ; PORTADATAOUT     ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                      ;
+----------+----------------+--------------+--------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To   ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+--------------+---------------+----------------+
; Location ;                ;              ; BUTTON [0]   ; PIN_H2        ; QSF Assignment ;
; Location ;                ;              ; BUTTON [1]   ; PIN_G3        ; QSF Assignment ;
; Location ;                ;              ; BUTTON [2]   ; PIN_F1        ; QSF Assignment ;
; Location ;                ;              ; BUTTON[0]    ; PIN_H2        ; QSF Assignment ;
; Location ;                ;              ; BUTTON[1]    ; PIN_G3        ; QSF Assignment ;
; Location ;                ;              ; BUTTON[2]    ; PIN_F1        ; QSF Assignment ;
; Location ;                ;              ; CLK_ADC      ; PIN_R16       ; QSF Assignment ;
; Location ;                ;              ; CLK_DAC      ; PIN_T16       ; QSF Assignment ;
; Location ;                ;              ; CLOCK_50_2   ; PIN_B12       ; QSF Assignment ;
; Location ;                ;              ; DATA0        ; PIN_K1        ; QSF Assignment ;
; Location ;                ;              ; DATA1_ASDO   ; PIN_D1        ; QSF Assignment ;
; Location ;                ;              ; DAT_ADC[0]   ; PIN_W17       ; QSF Assignment ;
; Location ;                ;              ; DAT_ADC[1]   ; PIN_Y17       ; QSF Assignment ;
; Location ;                ;              ; DAT_ADC[2]   ; PIN_T15       ; QSF Assignment ;
; Location ;                ;              ; DAT_ADC[3]   ; PIN_U15       ; QSF Assignment ;
; Location ;                ;              ; DAT_ADC[4]   ; PIN_V15       ; QSF Assignment ;
; Location ;                ;              ; DAT_ADC[5]   ; PIN_W15       ; QSF Assignment ;
; Location ;                ;              ; DAT_ADC[6]   ; PIN_AB9       ; QSF Assignment ;
; Location ;                ;              ; DAT_ADC[7]   ; PIN_AA9       ; QSF Assignment ;
; Location ;                ;              ; DAT_ADC[8]   ; PIN_AA7       ; QSF Assignment ;
; Location ;                ;              ; DAT_ADC[9]   ; PIN_AB7       ; QSF Assignment ;
; Location ;                ;              ; DCLK         ; PIN_K2        ; QSF Assignment ;
; Location ;                ;              ; FLASH_nCE    ; PIN_E2        ; QSF Assignment ;
; Location ;                ;              ; HEX0_DP      ; PIN_D13       ; QSF Assignment ;
; Location ;                ;              ; HEX0_D[0]    ; PIN_E11       ; QSF Assignment ;
; Location ;                ;              ; HEX0_D[1]    ; PIN_F11       ; QSF Assignment ;
; Location ;                ;              ; HEX0_D[2]    ; PIN_H12       ; QSF Assignment ;
; Location ;                ;              ; HEX0_D[3]    ; PIN_H13       ; QSF Assignment ;
; Location ;                ;              ; HEX0_D[4]    ; PIN_G12       ; QSF Assignment ;
; Location ;                ;              ; HEX0_D[5]    ; PIN_F12       ; QSF Assignment ;
; Location ;                ;              ; HEX0_D[6]    ; PIN_F13       ; QSF Assignment ;
; Location ;                ;              ; HEX1_DP      ; PIN_B15       ; QSF Assignment ;
; Location ;                ;              ; HEX1_D[0]    ; PIN_A13       ; QSF Assignment ;
; Location ;                ;              ; HEX1_D[1]    ; PIN_B13       ; QSF Assignment ;
; Location ;                ;              ; HEX1_D[2]    ; PIN_C13       ; QSF Assignment ;
; Location ;                ;              ; HEX1_D[3]    ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; HEX1_D[4]    ; PIN_B14       ; QSF Assignment ;
; Location ;                ;              ; HEX1_D[5]    ; PIN_E14       ; QSF Assignment ;
; Location ;                ;              ; HEX1_D[6]    ; PIN_A15       ; QSF Assignment ;
; Location ;                ;              ; HEX2_DP      ; PIN_A18       ; QSF Assignment ;
; Location ;                ;              ; HEX2_D[0]    ; PIN_D15       ; QSF Assignment ;
; Location ;                ;              ; HEX2_D[1]    ; PIN_A16       ; QSF Assignment ;
; Location ;                ;              ; HEX2_D[2]    ; PIN_B16       ; QSF Assignment ;
; Location ;                ;              ; HEX2_D[3]    ; PIN_E15       ; QSF Assignment ;
; Location ;                ;              ; HEX2_D[4]    ; PIN_A17       ; QSF Assignment ;
; Location ;                ;              ; HEX2_D[5]    ; PIN_B17       ; QSF Assignment ;
; Location ;                ;              ; HEX2_D[6]    ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; HEX3_DP      ; PIN_G16       ; QSF Assignment ;
; Location ;                ;              ; HEX3_D[0]    ; PIN_B18       ; QSF Assignment ;
; Location ;                ;              ; HEX3_D[1]    ; PIN_F15       ; QSF Assignment ;
; Location ;                ;              ; HEX3_D[2]    ; PIN_A19       ; QSF Assignment ;
; Location ;                ;              ; HEX3_D[3]    ; PIN_B19       ; QSF Assignment ;
; Location ;                ;              ; HEX3_D[4]    ; PIN_C19       ; QSF Assignment ;
; Location ;                ;              ; HEX3_D[5]    ; PIN_D19       ; QSF Assignment ;
; Location ;                ;              ; HEX3_D[6]    ; PIN_G15       ; QSF Assignment ;
; Location ;                ;              ; LEDG[0]      ; PIN_J1        ; QSF Assignment ;
; Location ;                ;              ; LEDG[1]      ; PIN_J2        ; QSF Assignment ;
; Location ;                ;              ; LEDG[2]      ; PIN_J3        ; QSF Assignment ;
; Location ;                ;              ; LEDG[3]      ; PIN_H1        ; QSF Assignment ;
; Location ;                ;              ; LEDG[4]      ; PIN_F2        ; QSF Assignment ;
; Location ;                ;              ; LEDG[5]      ; PIN_E1        ; QSF Assignment ;
; Location ;                ;              ; LEDG[6]      ; PIN_C1        ; QSF Assignment ;
; Location ;                ;              ; LEDG[7]      ; PIN_C2        ; QSF Assignment ;
; Location ;                ;              ; LEDG[8]      ; PIN_B2        ; QSF Assignment ;
; Location ;                ;              ; LEDG[9]      ; PIN_B1        ; QSF Assignment ;
; Location ;                ;              ; LRCK_CS4334  ; PIN_AA17      ; QSF Assignment ;
; Location ;                ;              ; MCLK_CS4334  ; PIN_AB17      ; QSF Assignment ;
; Location ;                ;              ; OTR_ADC      ; PIN_T14       ; QSF Assignment ;
; Location ;                ;              ; SCLK_CS4334  ; PIN_AA18      ; QSF Assignment ;
; Location ;                ;              ; SDATA_CS4334 ; PIN_AB18      ; QSF Assignment ;
; Location ;                ;              ; STBY_ADC     ; PIN_R14       ; QSF Assignment ;
+----------+----------------+--------------+--------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2023 ) ; 0.00 % ( 0 / 2023 )        ; 0.00 % ( 0 / 2023 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2023 ) ; 0.00 % ( 0 / 2023 )        ; 0.00 % ( 0 / 2023 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2011 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/Git_Repository/FPGA_myself/DDS/DDS_NEW/hdlsrc/quartus_prj/NCO_quartus.pin.


+---------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                             ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Total logic elements                        ; 1,200 / 39,600 ( 3 % )      ;
;     -- Combinational with no register       ; 340                         ;
;     -- Register only                        ; 171                         ;
;     -- Combinational with a register        ; 689                         ;
;                                             ;                             ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 15                          ;
;     -- 3 input functions                    ; 738                         ;
;     -- <=2 input functions                  ; 276                         ;
;     -- Register only                        ; 171                         ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 283                         ;
;     -- arithmetic mode                      ; 746                         ;
;                                             ;                             ;
; Total registers*                            ; 860 / 41,185 ( 2 % )        ;
;     -- Dedicated logic registers            ; 860 / 39,600 ( 2 % )        ;
;     -- I/O registers                        ; 0 / 1,585 ( 0 % )           ;
;                                             ;                             ;
; Total LABs:  partially or completely used   ; 92 / 2,475 ( 4 % )          ;
; Virtual pins                                ; 0                           ;
; I/O pins                                    ; 35 / 332 ( 11 % )           ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )              ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )               ;
;                                             ;                             ;
; Global signals                              ; 2                           ;
; M9Ks                                        ; 3 / 126 ( 2 % )             ;
; Total block memory bits                     ; 7,460 / 1,161,216 ( < 1 % ) ;
; Total block memory implementation bits      ; 27,648 / 1,161,216 ( 2 % )  ;
; Embedded Multiplier 9-bit elements          ; 6 / 252 ( 2 % )             ;
; PLLs                                        ; 1 / 4 ( 25 % )              ;
; Global clocks                               ; 2 / 20 ( 10 % )             ;
; JTAGs                                       ; 0 / 1 ( 0 % )               ;
; CRC blocks                                  ; 0 / 1 ( 0 % )               ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )               ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )               ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 0%                ;
; Peak interconnect usage (total/H/V)         ; 14% / 16% / 12%             ;
; Maximum fan-out                             ; 850                         ;
; Highest non-global fan-out                  ; 261                         ;
; Total fan-out                               ; 4844                        ;
; Average fan-out                             ; 2.29                        ;
+---------------------------------------------+-----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1200 / 39600 ( 3 % ) ; 0 / 39600 ( 0 % )              ;
;     -- Combinational with no register       ; 340                  ; 0                              ;
;     -- Register only                        ; 171                  ; 0                              ;
;     -- Combinational with a register        ; 689                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 15                   ; 0                              ;
;     -- 3 input functions                    ; 738                  ; 0                              ;
;     -- <=2 input functions                  ; 276                  ; 0                              ;
;     -- Register only                        ; 171                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 283                  ; 0                              ;
;     -- arithmetic mode                      ; 746                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 860                  ; 0                              ;
;     -- Dedicated logic registers            ; 860 / 39600 ( 2 % )  ; 0 / 39600 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 92 / 2475 ( 4 % )    ; 0 / 2475 ( 0 % )               ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 35                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 6 / 252 ( 2 % )      ; 0 / 252 ( 0 % )                ;
; Total memory bits                           ; 7460                 ; 0                              ;
; Total RAM block bits                        ; 27648                ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 3 / 126 ( 2 % )      ; 0 / 126 ( 0 % )                ;
; Clock control block                         ; 1 / 24 ( 4 % )       ; 1 / 24 ( 4 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 20                   ; 1                              ;
;     -- Registered Input Connections         ; 19                   ; 0                              ;
;     -- Output Connections                   ; 1                    ; 20                             ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 4956                 ; 28                             ;
;     -- Registered Connections               ; 1723                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 21                             ;
;     -- hard_block:auto_generated_inst       ; 21                   ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 13                   ; 1                              ;
;     -- Output Ports                         ; 22                   ; 1                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK_50 ; G21   ; 6        ; 67           ; 22           ; 0            ; 851                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; EN       ; M6    ; 2        ; 0            ; 20           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; RST      ; P4    ; 2        ; 0            ; 16           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; SW[0]    ; J6    ; 1        ; 0            ; 36           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[1]    ; H5    ; 1        ; 0            ; 31           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[2]    ; H6    ; 1        ; 0            ; 37           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[3]    ; G4    ; 1        ; 0            ; 41           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[4]    ; G5    ; 1        ; 0            ; 40           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[5]    ; J7    ; 1        ; 0            ; 30           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[6]    ; H7    ; 1        ; 0            ; 37           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[7]    ; E3    ; 1        ; 0            ; 39           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[8]    ; E4    ; 1        ; 0            ; 39           ; 0            ; 13                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[9]    ; D2    ; 1        ; 0            ; 37           ; 0            ; 11                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DAC_CLK_OUT ; T16   ; 4        ; 63           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[0]  ; V6    ; 3        ; 1            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[10] ; U12   ; 4        ; 43           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[11] ; T12   ; 4        ; 45           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[1]  ; V7    ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[2]  ; Y7    ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[3]  ; U8    ; 3        ; 3            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[4]  ; U9    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[5]  ; T9    ; 3        ; 14           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[6]  ; U10   ; 3        ; 22           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[7]  ; T10   ; 3        ; 18           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[8]  ; V9    ; 3        ; 20           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAT_DAC[9]  ; W7    ; 3        ; 14           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; NCO_OUT[0]  ; Y8    ; 3        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; NCO_OUT[1]  ; W8    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; NCO_OUT[2]  ; AB7   ; 3        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; NCO_OUT[3]  ; T8    ; 3        ; 14           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; NCO_OUT[4]  ; AA4   ; 3        ; 9            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; NCO_OUT[5]  ; AA7   ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; NCO_OUT[6]  ; V8    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; NCO_OUT[7]  ; T11   ; 3        ; 18           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VLD_OUT     ; B5    ; 8        ; 11           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                          ;
+----------+------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                     ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------+--------------------------+-------------------------+---------------------------+
; E4       ; DIFFIO_L4p, nRESET           ; Use as regular IO        ; SW[8]                   ; Dual Purpose Pin          ;
; D1       ; DIFFIO_L8n, DATA1, ASDO      ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L10p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                      ; -                        ; -                       ; Dedicated Programming Pin ;
; K2       ; DCLK                         ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; K1       ; DATA0                        ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                      ; -                        ; -                       ; Dedicated Programming Pin ;
; L3       ; nCE                          ; -                        ; -                       ; Dedicated Programming Pin ;
; M18      ; CONF_DONE                    ; -                        ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                        ; -                        ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                        ; -                        ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                        ; -                        ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                        ; -                        ; -                       ; Dedicated Programming Pin ;
; K22      ; DIFFIO_R24n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 14 / 36 ( 39 % ) ; 2.5V          ; --           ;
; 2        ; 2 / 46 ( 4 % )   ; 2.5V          ; --           ;
; 3        ; 18 / 42 ( 43 % ) ; 2.5V          ; --           ;
; 4        ; 3 / 43 ( 7 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 42 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 2 / 37 ( 5 % )   ; 2.5V          ; --           ;
; 7        ; 0 / 43 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 1 / 43 ( 2 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 529        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 481        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 479        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 473        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 458        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA3      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA4      ; 158        ; 3        ; NCO_OUT[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA5      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA7      ; 173        ; 3        ; NCO_OUT[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA8      ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 202        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 204        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 206        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 220        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA19     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 274        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 273        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB5      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 174        ; 3        ; NCO_OUT[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB8      ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 203        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 205        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 207        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 523        ; 8        ; VLD_OUT                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 482        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 480        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 474        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 470        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 459        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B16      ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B21      ; 404        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 403        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 405        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 401        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 400        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 17         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 16         ; 1        ; SW[9]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D7       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 483        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D19      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 407        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; D21      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D22      ; 394        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 21         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 9          ; 1        ; SW[7]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ; 8          ; 1        ; SW[8]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E5       ; 546        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 545        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E9       ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E10      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 477        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 476        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E14      ; 453        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 544        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 478        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F13      ; 457        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F14      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 410        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 67         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 66         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G3       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 0          ; 1        ; SW[3]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G5       ; 5          ; 1        ; SW[4]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 547        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G16      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 411        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 345        ; 6        ; CLOCK_50                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G22      ; 344        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 52         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 42         ; 1        ; SW[1]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 19         ; 1        ; SW[2]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ; 18         ; 1        ; SW[6]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H8       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 399        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H19      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 55         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 54         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 53         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J4       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 20         ; 1        ; SW[0]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ; 45         ; 1        ; SW[5]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J8       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J17      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J21      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 59         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 58         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 60         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 41         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K20      ; 350        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 360        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 63         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ; 62         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 65         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 64         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 61         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ; 349        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 348        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 71         ; 2        ; EN                                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M7       ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ; 337        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M17      ; 347        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 346        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 336        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M20      ; 335        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ; 107        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N18      ; 330        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 88         ; 2        ; RST                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P5       ; 103        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P6       ; 131        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P7       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P15      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P21      ; 320        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 319        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R5       ; 135        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R6       ; 136        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 137        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 269        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R17      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R18      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R20      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 316        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 69         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 68         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T4       ; 134        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 133        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 138        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T8       ; 166        ; 3        ; NCO_OUT[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ; 167        ; 3        ; DAT_DAC[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 176        ; 3        ; DAT_DAC[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 177        ; 3        ; NCO_OUT[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 226        ; 4        ; DAT_DAC[11]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 266        ; 4        ; DAC_CLK_OUT                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T17      ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 343        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 342        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ; 146        ; 3        ; DAT_DAC[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U9       ; 170        ; 3        ; DAT_DAC[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U10      ; 182        ; 3        ; DAT_DAC[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U11      ; 191        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; U12      ; 222        ; 4        ; DAT_DAC[10]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U13      ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U14      ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U15      ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ; 262        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U17      ; 263        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 130        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 129        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 141        ; 3        ; DAT_DAC[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V7       ; 157        ; 3        ; DAT_DAC[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V8       ; 171        ; 3        ; NCO_OUT[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V9       ; 178        ; 3        ; DAT_DAC[8]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V10      ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 199        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V13      ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 237        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 111        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 110        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 168        ; 3        ; DAT_DAC[9]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; W8       ; 172        ; 3        ; NCO_OUT[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 200        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W15      ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 257        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; W20      ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 113        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 112        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 169        ; 3        ; DAT_DAC[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y8       ; 175        ; 3        ; NCO_OUT[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 201        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                      ;
+-------------------------------+----------------------------------------------------------------------------------+
; Name                          ; pll_DAC_ADC:inst3|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|pll1 ;
+-------------------------------+----------------------------------------------------------------------------------+
; SDC pin name                  ; inst3|altpll_component|auto_generated|pll1                                       ;
; PLL mode                      ; Normal                                                                           ;
; Compensate clock              ; clock0                                                                           ;
; Compensated input/output pins ; --                                                                               ;
; Switchover type               ; --                                                                               ;
; Input frequency 0             ; 50.0 MHz                                                                         ;
; Input frequency 1             ; --                                                                               ;
; Nominal PFD frequency         ; 50.0 MHz                                                                         ;
; Nominal VCO frequency         ; 400.0 MHz                                                                        ;
; VCO post scale K counter      ; 2                                                                                ;
; VCO frequency control         ; Auto                                                                             ;
; VCO phase shift step          ; 312 ps                                                                           ;
; VCO multiply                  ; --                                                                               ;
; VCO divide                    ; --                                                                               ;
; Freq min lock                 ; 37.5 MHz                                                                         ;
; Freq max lock                 ; 81.27 MHz                                                                        ;
; M VCO Tap                     ; 0                                                                                ;
; M Initial                     ; 1                                                                                ;
; M value                       ; 8                                                                                ;
; N value                       ; 1                                                                                ;
; Charge pump current           ; setting 1                                                                        ;
; Loop filter resistance        ; setting 27                                                                       ;
; Loop filter capacitance       ; setting 0                                                                        ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                             ;
; Bandwidth type                ; Medium                                                                           ;
; Real time reconfigurable      ; Off                                                                              ;
; Scan chain MIF file           ; --                                                                               ;
; Preserve PLL counter order    ; Off                                                                              ;
; PLL location                  ; PLL_2                                                                            ;
; Inclk0 signal                 ; CLOCK_50                                                                         ;
; Inclk1 signal                 ; --                                                                               ;
; Inclk0 signal type            ; Dedicated Pin                                                                    ;
; Inclk1 signal type            ; --                                                                               ;
+-------------------------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                                         ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+----------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; pll_DAC_ADC:inst3|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 8    ; 5   ; 80.0 MHz         ; 0 (0 ps)    ; 9.00 (312 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+----------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                         ; Library Name ;
+-----------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |NCO_quartus                                                    ; 1200 (0)    ; 860 (0)                   ; 0 (0)         ; 7460        ; 3    ; 6            ; 6       ; 0         ; 35   ; 0            ; 340 (0)      ; 171 (0)           ; 689 (0)          ; |NCO_quartus                                                                                                                                                                                                                                                                                ; work         ;
;    |DAC_interface:inst2|                                        ; 23 (23)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 9 (9)             ; 10 (10)          ; |NCO_quartus|DAC_interface:inst2                                                                                                                                                                                                                                                            ; work         ;
;    |NCO:inst|                                                   ; 1177 (0)    ; 841 (0)                   ; 0 (0)         ; 7460        ; 3    ; 6            ; 6       ; 0         ; 0    ; 0            ; 336 (0)      ; 162 (0)           ; 679 (0)          ; |NCO_quartus|NCO:inst                                                                                                                                                                                                                                                                       ; work         ;
;       |Subsystem:u_Subsystem|                                   ; 1177 (0)    ; 841 (0)                   ; 0 (0)         ; 7460        ; 3    ; 6            ; 6       ; 0         ; 0    ; 0            ; 336 (0)      ; 162 (0)           ; 679 (0)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem                                                                                                                                                                                                                                                 ; work         ;
;          |Discrete_FIR_Filter:u_Discrete_FIR_Filter|            ; 1077 (0)    ; 761 (0)                   ; 0 (0)         ; 36          ; 1    ; 6            ; 6       ; 0         ; 0    ; 0            ; 316 (0)      ; 135 (0)           ; 626 (0)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter                                                                                                                                                                                                       ; work         ;
;             |Filter:u_FilterBank|                               ; 1077 (0)    ; 761 (0)                   ; 0 (0)         ; 36          ; 1    ; 6            ; 6       ; 0         ; 0    ; 0            ; 316 (0)      ; 135 (0)           ; 626 (0)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank                                                                                                                                                                                   ; work         ;
;                |subFilter:u_subFilter_1_re|                     ; 1077 (10)   ; 761 (16)                  ; 0 (0)         ; 36          ; 1    ; 6            ; 6       ; 0         ; 0    ; 0            ; 316 (0)      ; 135 (10)          ; 626 (0)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re                                                                                                                                                        ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_15| ; 22 (21)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (9)       ; 0 (0)             ; 12 (12)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|lpm_mult:Mult0                                                                                             ; work         ;
;                         |multcore:mult_core|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|lpm_mult:Mult0|multcore:mult_core                                                                          ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_16| ; 38 (27)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (7)       ; 7 (7)             ; 13 (13)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|lpm_mult:Mult0                                                                                             ; work         ;
;                         |multcore:mult_core|                    ; 11 (1)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (1)       ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|lpm_mult:Mult0|multcore:mult_core                                                                          ; work         ;
;                            |lpm_add_sub:adder|                  ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder                                                        ; work         ;
;                               |add_sub_j4h:auto_generated|      ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|add_sub_j4h:auto_generated                             ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_17| ; 19 (19)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 12 (12)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17                                                                                                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_18| ; 30 (21)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 28 (20)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 8 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0                                                                                             ; work         ;
;                         |multcore:mult_core|                    ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 8 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|multcore:mult_core                                                                          ; work         ;
;                            |mul_lfrg:$00030|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030                                                          ; work         ;
;                            |mul_lfrg:$00032|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00032                                                          ; work         ;
;                            |mul_lfrg:mul_lfrg_first_mod|        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                              ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_19| ; 33 (24)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 31 (24)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 7 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0                                                                                             ; work         ;
;                         |multcore:mult_core|                    ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 7 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|multcore:mult_core                                                                          ; work         ;
;                            |mul_lfrg:$00030|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030                                                          ; work         ;
;                            |mul_lfrg:$00032|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00032                                                          ; work         ;
;                            |mul_lfrg:mul_lfrg_first_mod|        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                              ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_20| ; 47 (38)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (5)        ; 1 (1)             ; 38 (32)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 6 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0                                                                                             ; work         ;
;                         |multcore:mult_core|                    ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 6 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|multcore:mult_core                                                                          ; work         ;
;                            |mul_lfrg:$00030|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030                                                          ; work         ;
;                            |mul_lfrg:$00032|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00032                                                          ; work         ;
;                            |mul_lfrg:mul_lfrg_first_mod|        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                              ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_21| ; 46 (35)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (9)       ; 1 (1)             ; 35 (25)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 10 (0)           ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|lpm_mult:Mult0                                                                                             ; work         ;
;                         |multcore:mult_core|                    ; 11 (1)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 10 (1)           ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|lpm_mult:Mult0|multcore:mult_core                                                                          ; work         ;
;                            |lpm_add_sub:adder|                  ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 9 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder                                                        ; work         ;
;                               |add_sub_j4h:auto_generated|      ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|add_sub_j4h:auto_generated                             ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_22| ; 50 (39)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (7)       ; 7 (7)             ; 25 (25)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|lpm_mult:Mult0                                                                                             ; work         ;
;                         |multcore:mult_core|                    ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|lpm_mult:Mult0|multcore:mult_core                                                                          ; work         ;
;                            |mpar_add:padder|                    ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                          ; work         ;
;                               |lpm_add_sub:adder[0]|            ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                     ; work         ;
;                                  |add_sub_ffh:auto_generated|   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ffh:auto_generated          ; work         ;
;                            |mul_lfrg:mul_lfrg_first_mod|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                              ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_23| ; 47 (36)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 7 (7)             ; 30 (29)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 1 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|lpm_mult:Mult0                                                                                             ; work         ;
;                         |multcore:mult_core|                    ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 1 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|lpm_mult:Mult0|multcore:mult_core                                                                          ; work         ;
;                            |mpar_add:padder|                    ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                          ; work         ;
;                               |lpm_add_sub:adder[0]|            ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                     ; work         ;
;                                  |add_sub_ffh:auto_generated|   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ffh:auto_generated          ; work         ;
;                            |mul_lfrg:mul_lfrg_first_mod|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                              ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_24| ; 44 (35)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 5 (5)             ; 35 (28)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 7 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0                                                                                             ; work         ;
;                         |multcore:mult_core|                    ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 7 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|multcore:mult_core                                                                          ; work         ;
;                            |mul_lfrg:$00030|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030                                                          ; work         ;
;                            |mul_lfrg:$00032|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00032                                                          ; work         ;
;                            |mul_lfrg:mul_lfrg_first_mod|        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                              ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_25| ; 67 (38)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 7 (7)             ; 38 (31)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 29 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 7 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0                                                                                             ; work         ;
;                         |multcore:mult_core|                    ; 29 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 7 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core                                                                          ; work         ;
;                            |mpar_add:padder|                    ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                          ; work         ;
;                               |lpm_add_sub:adder[0]|            ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                     ; work         ;
;                                  |add_sub_m4h:auto_generated|   ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m4h:auto_generated          ; work         ;
;                            |mul_lfrg:$00031|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031                                                          ; work         ;
;                            |mul_lfrg:$00033|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00033                                                          ; work         ;
;                            |mul_lfrg:$00035|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035                                                          ; work         ;
;                            |mul_lfrg:$00037|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00037                                                          ; work         ;
;                            |mul_lfrg:mul_lfrg_first_mod|        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                              ; work         ;
;                            |mul_lfrg:mul_lfrg_last_mod|         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                               ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_26| ; 67 (38)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (4)       ; 0 (0)             ; 41 (34)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 29 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 7 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0                                                                                             ; work         ;
;                         |multcore:mult_core|                    ; 29 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 7 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core                                                                          ; work         ;
;                            |mpar_add:padder|                    ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                          ; work         ;
;                               |lpm_add_sub:adder[0]|            ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                     ; work         ;
;                                  |add_sub_m4h:auto_generated|   ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m4h:auto_generated          ; work         ;
;                            |mul_lfrg:$00031|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031                                                          ; work         ;
;                            |mul_lfrg:$00033|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00033                                                          ; work         ;
;                            |mul_lfrg:$00035|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035                                                          ; work         ;
;                            |mul_lfrg:$00037|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00037                                                          ; work         ;
;                            |mul_lfrg:mul_lfrg_first_mod|        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                              ; work         ;
;                            |mul_lfrg:mul_lfrg_last_mod|         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                               ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_27| ; 26 (25)     ; 26 (25)                   ; 0 (0)         ; 36          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 11 (10)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27                                                                                                            ; work         ;
;                      |altshift_taps:fTap_din1_reg2_rtl_0|       ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 36          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0                                                                         ; work         ;
;                         |shift_taps_65m:auto_generated|         ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 36          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated                                           ; work         ;
;                            |altsyncram_pc81:altsyncram2|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated|altsyncram_pc81:altsyncram2               ; work         ;
;                            |cntr_rnf:cntr1|                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated|cntr_rnf:cntr1                            ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_28| ; 57 (26)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 35 (26)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 31 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 9 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0                                                                                             ; work         ;
;                         |multcore:mult_core|                    ; 31 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 9 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core                                                                          ; work         ;
;                            |mpar_add:padder|                    ; 19 (3)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (2)       ; 0 (0)             ; 1 (1)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                          ; work         ;
;                               |lpm_add_sub:adder[0]|            ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                     ; work         ;
;                                  |add_sub_m4h:auto_generated|   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m4h:auto_generated          ; work         ;
;                               |lpm_add_sub:booth_adder_right|   ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                            ; work         ;
;                                  |add_sub_tmf:auto_generated|   ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_tmf:auto_generated ; work         ;
;                            |mul_lfrg:$00031|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031                                                          ; work         ;
;                            |mul_lfrg:$00035|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035                                                          ; work         ;
;                            |mul_lfrg:$00037|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00037                                                          ; work         ;
;                            |mul_lfrg:mul_lfrg_first_mod|        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                              ; work         ;
;                            |mul_lfrg:mul_lfrg_last_mod|         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                               ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_29| ; 75 (31)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 0 (0)             ; 39 (31)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 44 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 0 (0)             ; 8 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0                                                                                             ; work         ;
;                         |mult_o1t:auto_generated|               ; 44 (44)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 8 (8)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated                                                                     ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_30| ; 72 (41)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (5)       ; 2 (2)             ; 39 (34)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 31 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 0 (0)             ; 5 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0                                                                                             ; work         ;
;                         |multcore:mult_core|                    ; 31 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 0 (0)             ; 5 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core                                                                          ; work         ;
;                            |mpar_add:padder|                    ; 19 (3)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (2)       ; 0 (0)             ; 1 (1)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                          ; work         ;
;                               |lpm_add_sub:adder[0]|            ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                     ; work         ;
;                                  |add_sub_m4h:auto_generated|   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m4h:auto_generated          ; work         ;
;                               |lpm_add_sub:booth_adder_right|   ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                            ; work         ;
;                                  |add_sub_tmf:auto_generated|   ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_tmf:auto_generated ; work         ;
;                            |mul_lfrg:$00031|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031                                                          ; work         ;
;                            |mul_lfrg:$00035|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035                                                          ; work         ;
;                            |mul_lfrg:$00037|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00037                                                          ; work         ;
;                            |mul_lfrg:mul_lfrg_first_mod|        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                              ; work         ;
;                            |mul_lfrg:mul_lfrg_last_mod|         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                               ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_31| ; 70 (41)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (7)       ; 7 (7)             ; 37 (27)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 29 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 10 (0)           ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0                                                                                             ; work         ;
;                         |multcore:mult_core|                    ; 29 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 10 (0)           ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core                                                                          ; work         ;
;                            |mpar_add:padder|                    ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 1 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                          ; work         ;
;                               |lpm_add_sub:adder[0]|            ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 1 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                     ; work         ;
;                                  |add_sub_m4h:auto_generated|   ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 1 (1)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m4h:auto_generated          ; work         ;
;                            |mul_lfrg:$00031|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031                                                          ; work         ;
;                            |mul_lfrg:$00033|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00033                                                          ; work         ;
;                            |mul_lfrg:$00035|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035                                                          ; work         ;
;                            |mul_lfrg:$00037|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00037                                                          ; work         ;
;                            |mul_lfrg:mul_lfrg_first_mod|        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                              ; work         ;
;                            |mul_lfrg:mul_lfrg_last_mod|         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                               ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_32| ; 40 (40)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 36 (36)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|lpm_mult:Mult0                                                                                             ; work         ;
;                         |mult_q1t:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|lpm_mult:Mult0|mult_q1t:auto_generated                                                                     ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_33| ; 75 (40)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (4)       ; 7 (7)             ; 36 (29)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 35 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 0 (0)             ; 7 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0                                                                                             ; work         ;
;                         |mult_o1t:auto_generated|               ; 35 (35)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 7 (7)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o1t:auto_generated                                                                     ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_34| ; 52 (41)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (6)       ; 1 (1)             ; 34 (34)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|lpm_mult:Mult0                                                                                             ; work         ;
;                         |multcore:mult_core|                    ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|lpm_mult:Mult0|multcore:mult_core                                                                          ; work         ;
;                            |mpar_add:padder|                    ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                          ; work         ;
;                               |lpm_add_sub:adder[0]|            ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                     ; work         ;
;                                  |add_sub_ffh:auto_generated|   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ffh:auto_generated          ; work         ;
;                            |mul_lfrg:mul_lfrg_first_mod|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                              ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_35| ; 35 (35)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 28 (28)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|lpm_mult:Mult0                                                                                             ; work         ;
;                         |mult_q1t:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|lpm_mult:Mult0|mult_q1t:auto_generated                                                                     ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_36| ; 35 (35)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 28 (28)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|lpm_mult:Mult0                                                                                             ; work         ;
;                         |mult_q1t:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|lpm_mult:Mult0|mult_q1t:auto_generated                                                                     ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_37| ; 71 (40)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 7 (7)             ; 45 (33)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 31 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 12 (0)           ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0                                                                                             ; work         ;
;                         |multcore:mult_core|                    ; 31 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 12 (0)           ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core                                                                          ; work         ;
;                            |mpar_add:padder|                    ; 19 (3)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (2)       ; 0 (0)             ; 5 (1)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                          ; work         ;
;                               |lpm_add_sub:adder[0]|            ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 3 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                     ; work         ;
;                                  |add_sub_m4h:auto_generated|   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m4h:auto_generated          ; work         ;
;                               |lpm_add_sub:booth_adder_right|   ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 1 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                            ; work         ;
;                                  |add_sub_tmf:auto_generated|   ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_tmf:auto_generated ; work         ;
;                            |mul_lfrg:$00031|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031                                                          ; work         ;
;                            |mul_lfrg:$00035|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035                                                          ; work         ;
;                            |mul_lfrg:$00037|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00037                                                          ; work         ;
;                            |mul_lfrg:mul_lfrg_first_mod|        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                              ; work         ;
;                            |mul_lfrg:mul_lfrg_last_mod|         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                               ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_38| ; 39 (39)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 38 (38)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|lpm_mult:Mult0                                                                                             ; work         ;
;                         |mult_s1t:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|lpm_mult:Mult0|mult_s1t:auto_generated                                                                     ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_39| ; 46 (46)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 1 (1)        ; 9 (9)             ; 36 (36)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|lpm_mult:Mult0                                                                                             ; work         ;
;                         |mult_u1t:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|lpm_mult:Mult0|mult_u1t:auto_generated                                                                     ; work         ;
;                   |FilterTapSystolicPreAddWvlIn:u_FilterTap_40| ; 47 (47)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 2 (2)        ; 16 (16)           ; 29 (29)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40                                                                                                            ; work         ;
;                      |lpm_mult:Mult0|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|lpm_mult:Mult0                                                                                             ; work         ;
;                         |mult_02t:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|lpm_mult:Mult0|mult_02t:auto_generated                                                                     ; work         ;
;          |NCO_block:u_NCO|                                      ; 100 (32)    ; 80 (36)                   ; 0 (0)         ; 7424        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 27 (16)           ; 53 (16)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO                                                                                                                                                                                                                                 ; work         ;
;             |DitherGen:u_dither_inst|                           ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 7 (7)             ; 4 (4)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|DitherGen:u_dither_inst                                                                                                                                                                                                         ; work         ;
;             |WaveformGen:u_Wave_inst|                           ; 50 (40)     ; 28 (18)                   ; 0 (0)         ; 7168        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 4 (4)             ; 28 (18)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst                                                                                                                                                                                                         ; work         ;
;                |LookUpTableGen:u_SineWave_inst|                 ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 7168        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst                                                                                                                                                                          ; work         ;
;                   |altsyncram:Mux6_rtl_0|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7168        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|altsyncram:Mux6_rtl_0                                                                                                                                                    ; work         ;
;                      |altsyncram_8h01:auto_generated|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7168        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|altsyncram:Mux6_rtl_0|altsyncram_8h01:auto_generated                                                                                                                     ; work         ;
;             |altshift_taps:sine_1_rtl_0|                        ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0                                                                                                                                                                                                      ; work         ;
;                |shift_taps_85m:auto_generated|                  ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated                                                                                                                                                                        ; work         ;
;                   |altsyncram_5d81:altsyncram2|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|altsyncram_5d81:altsyncram2                                                                                                                                            ; work         ;
;                   |cntr_ipf:cntr1|                              ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|cntr_ipf:cntr1                                                                                                                                                         ; work         ;
;    |pll_DAC_ADC:inst3|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|pll_DAC_ADC:inst3                                                                                                                                                                                                                                                              ; work         ;
;       |altpll:altpll_component|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|pll_DAC_ADC:inst3|altpll:altpll_component                                                                                                                                                                                                                                      ; work         ;
;          |pll_DAC_ADC_altpll:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NCO_quartus|pll_DAC_ADC:inst3|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated                                                                                                                                                                                                    ; work         ;
+-----------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; VLD_OUT     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_CLK_OUT ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAT_DAC[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; NCO_OUT[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; NCO_OUT[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; NCO_OUT[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; NCO_OUT[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; NCO_OUT[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; NCO_OUT[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; NCO_OUT[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; NCO_OUT[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RST         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; EN          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; CLOCK_50    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; SW[9]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[8]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[7]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[6]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[5]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[4]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[3]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[2]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[1]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[0]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                         ;
+--------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                      ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------+-------------------+---------+
; RST                                                                      ;                   ;         ;
; EN                                                                       ;                   ;         ;
; CLOCK_50                                                                 ;                   ;         ;
; SW[9]                                                                    ;                   ;         ;
;      - DAC_interface:inst2|DAT2DAC[9]                                    ; 0                 ; 6       ;
;      - DAC_interface:inst2|DAT2DAC[8]                                    ; 0                 ; 6       ;
;      - DAC_interface:inst2|DAT2DAC[7]                                    ; 0                 ; 6       ;
;      - DAC_interface:inst2|DAT2DAC[6]                                    ; 0                 ; 6       ;
;      - DAC_interface:inst2|DAT2DAC[5]                                    ; 0                 ; 6       ;
;      - DAC_interface:inst2|DAT2DAC[4]                                    ; 0                 ; 6       ;
;      - DAC_interface:inst2|ShiftRight0~0                                 ; 0                 ; 6       ;
;      - DAC_interface:inst2|ShiftRight0~1                                 ; 0                 ; 6       ;
;      - DAC_interface:inst2|ShiftRight0~4                                 ; 0                 ; 6       ;
;      - DAC_interface:inst2|ShiftRight0~5                                 ; 0                 ; 6       ;
;      - DAC_interface:inst2|ShiftRight0~6                                 ; 0                 ; 6       ;
; SW[8]                                                                    ;                   ;         ;
;      - DAC_interface:inst2|DAT2DAC[9]~0                                  ; 0                 ; 6       ;
;      - DAC_interface:inst2|DAT2DAC[8]~1                                  ; 0                 ; 6       ;
;      - DAC_interface:inst2|DAT2DAC[7]~2                                  ; 0                 ; 6       ;
;      - DAC_interface:inst2|DAT2DAC[6]~3                                  ; 0                 ; 6       ;
;      - DAC_interface:inst2|DAT2DAC[5]~4                                  ; 0                 ; 6       ;
;      - DAC_interface:inst2|DAT2DAC[4]~5                                  ; 0                 ; 6       ;
;      - DAC_interface:inst2|ShiftRight0~0                                 ; 0                 ; 6       ;
;      - DAC_interface:inst2|ShiftRight0~1                                 ; 0                 ; 6       ;
;      - DAC_interface:inst2|ShiftRight0~2                                 ; 0                 ; 6       ;
;      - DAC_interface:inst2|ShiftRight0~3                                 ; 0                 ; 6       ;
;      - DAC_interface:inst2|ShiftRight0~4                                 ; 0                 ; 6       ;
;      - DAC_interface:inst2|ShiftRight0~5                                 ; 0                 ; 6       ;
;      - DAC_interface:inst2|ShiftRight0~6                                 ; 0                 ; 6       ;
; SW[7]                                                                    ;                   ;         ;
;      - NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[7]~30 ; 1                 ; 6       ;
; SW[6]                                                                    ;                   ;         ;
;      - NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[6]~28 ; 0                 ; 6       ;
; SW[5]                                                                    ;                   ;         ;
;      - NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[5]~26 ; 1                 ; 6       ;
; SW[4]                                                                    ;                   ;         ;
;      - NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[4]~24 ; 0                 ; 6       ;
; SW[3]                                                                    ;                   ;         ;
;      - NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[3]~22 ; 0                 ; 6       ;
; SW[2]                                                                    ;                   ;         ;
;      - NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[2]~20 ; 1                 ; 6       ;
; SW[1]                                                                    ;                   ;         ;
;      - NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[1]~18 ; 0                 ; 6       ;
; SW[0]                                                                    ;                   ;         ;
;      - NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[0]~16 ; 0                 ; 6       ;
+--------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------+----------+---------+------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                         ; Location ; Fan-Out ; Usage      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------+----------+---------+------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                     ; PIN_G21  ; 2       ; Clock      ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                                     ; PIN_G21  ; 850     ; Clock      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; SW[9]                                                                                        ; PIN_D2   ; 11      ; Sync. load ; no     ; --                   ; --               ; --                        ;
; pll_DAC_ADC:inst3|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2    ; 20      ; Clock      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
+----------------------------------------------------------------------------------------------+----------+---------+------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                         ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                     ; PIN_G21  ; 850     ; 167                                  ; Global Clock         ; GCLK9            ; --                        ;
; pll_DAC_ADC:inst3|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2    ; 20      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
+----------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                   ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg2[0]~_Duplicate_17                                                                                    ; 261     ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]                                                                                                  ; 48      ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[6]                                                                                                  ; 24      ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]                                                                                                  ; 24      ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[4]                                                                                                  ; 24      ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]                                                                                                  ; 24      ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]                                                                                                  ; 24      ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]                                                                                                  ; 24      ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]                                                                                                  ; 24      ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg1[0]                                                                                                  ; 18      ;
; SW[8]~input                                                                                                                                                                                                                                                                            ; 13      ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[10]                                                                                                                                                                                                 ; 12      ;
; SW[9]~input                                                                                                                                                                                                                                                                            ; 11      ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated|~QUARTUS_CREATED_GND~I                                                      ; 11      ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|SelsignRegister_reg[2]                                                                                                                                                                                          ; 9       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00032|left_bit[0]~0                                                    ; 9       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[2]                                                                                                                                                                                     ; 7       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ffh:auto_generated|op_1~18          ; 7       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ffh:auto_generated|op_1~18          ; 7       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00032|left_bit[0]~0                                                    ; 6       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|add_sub_j4h:auto_generated|op_1~18                             ; 6       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ffh:auto_generated|op_1~18          ; 6       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m4h:auto_generated|op_1~22          ; 6       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m4h:auto_generated|op_1~22          ; 6       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m4h:auto_generated|op_1~18          ; 6       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m4h:auto_generated|op_1~18          ; 6       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m4h:auto_generated|op_1~22          ; 6       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m4h:auto_generated|op_1~18          ; 6       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00032|left_bit[0]~0                                                    ; 5       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated|add6_result[12]~24                                                          ; 5       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o1t:auto_generated|add6_result[12]~24                                                          ; 5       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|DitherGen:u_dither_inst|pn_reg[18]                                                                                                                                                                                                      ; 4       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|DitherGen:u_dither_inst|pn_reg[14]                                                                                                                                                                                                      ; 4       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00032|left_bit[0]~0                                                    ; 4       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00033|left_bit[0]~0                                                    ; 4       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00033|left_bit[0]~0                                                    ; 4       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00033|left_bit[0]~0                                                    ; 4       ;
; DAC_interface:inst2|datin_R1[4]                                                                                                                                                                                                                                                        ; 4       ;
; DAC_interface:inst2|datin_R1[11]                                                                                                                                                                                                                                                       ; 4       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|Add0~16                                                                                                            ; 4       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|Add0~6                                                                                                             ; 4       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|Add0~4                                                                                                             ; 4       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a16         ; 4       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|Add0~16                                                                                                            ; 4       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|Add0~16                                                                                                            ; 4       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|Add0~6                                                                                                             ; 4       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|Add0~4                                                                                                             ; 4       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|lpm_mult:Mult0|mult_q1t:auto_generated|mac_out2~DATAOUT13                                                          ; 4       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|lpm_mult:Mult0|mult_q1t:auto_generated|mac_out2~DATAOUT13                                                          ; 4       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|lpm_mult:Mult0|mult_q1t:auto_generated|mac_out2~DATAOUT13                                                          ; 4       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|Add0~16                                                                                                            ; 4       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|Add0~6                                                                                                             ; 4       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|Add0~4                                                                                                             ; 4       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|DitherGen:u_dither_inst|pn_reg[17]                                                                                                                                                                                                      ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|DitherGen:u_dither_inst|pn_reg[16]                                                                                                                                                                                                      ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|DitherGen:u_dither_inst|pn_reg[2]                                                                                                                                                                                                       ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                                                                                                                                              ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                                                                                                                                              ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                                                                                                                                              ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                                                                                                                                              ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                                                                                                                                              ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[7]                                                                                                  ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[7]                                                                                                  ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[7]                                                                                                  ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[7]                                                                                                  ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[7]                                                                                                  ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[7]                                                                                                  ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[7]                                                                                                  ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[7]                                                                                                  ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated|cntr_rnf:cntr1|counter_reg_bit[0]                 ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[7]                                                                                                  ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[7]                                                                                                  ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[7]                                                                                                  ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[7]                                                                                                  ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[7]                                                                                                  ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[7]                                                                                                  ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[7]                                                                                                  ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[7]                                                                                                  ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[7]                                                                                                  ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[7]                                                                                                  ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[7]                                                                                                  ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[7]                                                                                                  ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[7]                                                                                                  ; 3       ;
; DAC_interface:inst2|datin_R1[5]                                                                                                                                                                                                                                                        ; 3       ;
; DAC_interface:inst2|datin_R1[10]                                                                                                                                                                                                                                                       ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|altsyncram_5d81:altsyncram2|ram_block3a0                                                                                                                                       ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|Add0~8                                                                                                             ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a8          ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a0          ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|Add0~8                                                                                                             ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|Add0~16                                                                                                            ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|Add0~8                                                                                                             ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|lpm_mult:Mult0|mult_s1t:auto_generated|mac_out2~DATAOUT14                                                          ; 3       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|DitherGen:u_dither_inst|pn_newvalue4[16]~0                                                                                                                                                                                              ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|DitherGen:u_dither_inst|pn_reg[15]                                                                                                                                                                                                      ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|DitherGen:u_dither_inst|pn_reg[3]                                                                                                                                                                                                       ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[0]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[1]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[2]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[3]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[4]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[5]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_din1_reg1[6]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_addout_reg[10]                                                                                                ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[0]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[1]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[2]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[3]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[4]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[5]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[6]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[0]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[1]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[2]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[3]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[4]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[5]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg1[6]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[0]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[1]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[2]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[3]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[4]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[5]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg1[6]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[0]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[1]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[2]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[3]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[4]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[5]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[6]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[15]                                                                                                ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[0]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[1]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[2]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[3]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[4]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[5]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg1[6]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[0]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[1]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[2]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[3]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[4]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[5]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg1[6]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00037|left_bit[0]~0                                                    ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[0]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[1]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[2]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[3]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[4]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[5]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg1[6]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00037|left_bit[0]~0                                                    ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[0]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[1]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[2]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[3]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[4]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[5]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_din1_reg1[6]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[1]~5                                         ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00037|left_bit[0]~0                                                    ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[0]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[1]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[2]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[3]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[4]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[5]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg1[6]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[1]~5                                         ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00037|left_bit[0]~0                                                    ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[0]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[1]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[2]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[3]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[4]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[5]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[6]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[0]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[1]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[2]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[3]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[4]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[5]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[6]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00037|left_bit[0]~0                                                    ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[0]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[1]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[2]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[3]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[4]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[5]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg1[6]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[0]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[1]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[2]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[3]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[4]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[5]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg1[6]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[0]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[1]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[2]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[3]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[4]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[5]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg1[6]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[0]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[1]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[2]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[3]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[4]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[5]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg1[6]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[0]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[1]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[2]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[3]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[4]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[5]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[6]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[6]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[5]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[4]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[3]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[2]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[1]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg1[0]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[1]~5                                         ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00037|left_bit[0]~0                                                    ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[0]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[1]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[2]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[3]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[4]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[5]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg1[6]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[6]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[5]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[4]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[3]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[2]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[1]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg1[0]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[6]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[5]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[4]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[3]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[2]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[1]                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din2_reg1[0]                                                                                                  ; 2       ;
; DAC_interface:inst2|datin_R1[6]                                                                                                                                                                                                                                                        ; 2       ;
; DAC_interface:inst2|datin_R1[7]                                                                                                                                                                                                                                                        ; 2       ;
; DAC_interface:inst2|datin_R1[8]                                                                                                                                                                                                                                                        ; 2       ;
; DAC_interface:inst2|datin_R1[9]                                                                                                                                                                                                                                                        ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[0]                                                                                                                                                 ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[1]                                                                                                                                                 ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[2]                                                                                                                                                 ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[3]                                                                                                                                                 ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[4]                                                                                                                                                 ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[5]                                                                                                                                                 ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[6]                                                                                                                                                 ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[7]                                                                                                                                                 ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[0]                                                                                                                                                                                                                         ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[1]                                                                                                                                                                                                                         ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[2]                                                                                                                                                                                                                         ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[3]                                                                                                                                                                                                                         ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[4]                                                                                                                                                                                                                         ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[5]                                                                                                                                                                                                                         ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[6]                                                                                                                                                                                                                         ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[7]                                                                                                                                                                                                                         ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[8]                                                                                                                                                                                                                         ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[9]                                                                                                                                                                                                                         ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[10]                                                                                                                                                                                                                        ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[11]                                                                                                                                                                                                                        ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[12]                                                                                                                                                                                                                        ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[13]                                                                                                                                                                                                                        ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[14]                                                                                                                                                                                                                        ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[15]                                                                                                                                                                                                                        ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[9]                                                                                                                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[8]                                                                                                                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[7]                                                                                                                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[6]                                                                                                                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[5]                                                                                                                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[4]                                                                                                                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[3]                                                                                                                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[2]                                                                                                                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[1]                                                                                                                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[0]                                                                                                                                                                                                  ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|Add0~16                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|altsyncram_5d81:altsyncram2|ram_block3a1                                                                                                                                       ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|altsyncram_5d81:altsyncram2|ram_block3a2                                                                                                                                       ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|altsyncram_5d81:altsyncram2|ram_block3a3                                                                                                                                       ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|altsyncram_5d81:altsyncram2|ram_block3a4                                                                                                                                       ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|altsyncram_5d81:altsyncram2|ram_block3a5                                                                                                                                       ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|altsyncram_5d81:altsyncram2|ram_block3a6                                                                                                                                       ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|altsyncram_5d81:altsyncram2|ram_block3a7                                                                                                                                       ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[16]                                                                                                ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|add_sub_j4h:auto_generated|op_1~18                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|Add0~16                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_addout_reg[11]                                                                                                ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_addout_reg[12]                                                                                                ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_addout_reg[13]                                                                                                ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|Add0~16                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[14]                                                                                                ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|Add0~16                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|Add0~16                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|Add0~16                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|Add0~14                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|Add0~12                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|Add0~10                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|Add0~8                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|Add0~6                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|Add0~4                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|Add0~2                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|Add0~0                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|Add0~16                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|Add0~14                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|Add0~12                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|Add0~10                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|Add0~8                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|Add0~6                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|Add0~4                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|Add0~2                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|Add0~0                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_tmf:auto_generated|op_1~10 ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|Add0~14                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|Add0~12                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|Add0~10                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|Add0~2                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|Add0~0                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a1          ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a2          ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a3          ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a4          ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a5          ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a6          ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a7          ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a9          ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a10         ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a11         ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a12         ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a13         ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a14         ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a15         ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a17         ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|Add0~14                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|Add0~12                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|Add0~10                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|Add0~8                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|Add0~6                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|Add0~4                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|Add0~2                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|Add0~0                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_tmf:auto_generated|op_1~10 ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|Add0~14                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|Add0~12                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|Add0~10                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|Add0~2                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|Add0~0                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|Add0~16                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|Add0~14                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|Add0~12                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|Add0~10                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|Add0~8                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|Add0~6                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|Add0~4                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|Add0~2                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|Add0~0                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|Add0~14                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|Add0~12                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|Add0~10                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|Add0~8                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|Add0~6                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|Add0~4                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|Add0~2                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|Add0~0                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|Add0~16                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_tmf:auto_generated|op_1~10 ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|Add0~14                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|Add0~12                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|Add0~10                                                                                                            ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|Add0~2                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|Add0~0                                                                                                             ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|lpm_mult:Mult0|mult_u1t:auto_generated|mac_out2~DATAOUT15                                                          ; 2       ;
; DAC_interface:inst2|DAT2DAC[5]~4                                                                                                                                                                                                                                                       ; 2       ;
; DAC_interface:inst2|DAT2DAC[6]~3                                                                                                                                                                                                                                                       ; 2       ;
; DAC_interface:inst2|DAT2DAC[7]~2                                                                                                                                                                                                                                                       ; 2       ;
; DAC_interface:inst2|DAT2DAC[8]~1                                                                                                                                                                                                                                                       ; 2       ;
; DAC_interface:inst2|DAT2DAC[9]~0                                                                                                                                                                                                                                                       ; 2       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_coef_reg1[0]~feeder                                                                                           ; 1       ;
; SW[0]~input                                                                                                                                                                                                                                                                            ; 1       ;
; SW[1]~input                                                                                                                                                                                                                                                                            ; 1       ;
; SW[2]~input                                                                                                                                                                                                                                                                            ; 1       ;
; SW[3]~input                                                                                                                                                                                                                                                                            ; 1       ;
; SW[4]~input                                                                                                                                                                                                                                                                            ; 1       ;
; SW[5]~input                                                                                                                                                                                                                                                                            ; 1       ;
; SW[6]~input                                                                                                                                                                                                                                                                            ; 1       ;
; SW[7]~input                                                                                                                                                                                                                                                                            ; 1       ;
; CLOCK_50~input                                                                                                                                                                                                                                                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated|le5a[8]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o1t:auto_generated|le5a[8]                                                                     ; 1       ;
; DAC_interface:inst2|datin_R1[11]~0                                                                                                                                                                                                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|DitherGen:u_dither_inst|xorout3~1                                                                                                                                                                                                       ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|DitherGen:u_dither_inst|xorout3~0                                                                                                                                                                                                       ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|DitherGen:u_dither_inst|pn_newvalue4[15]                                                                                                                                                                                                ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|DitherGen:u_dither_inst|pn_reg[11]                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|DitherGen:u_dither_inst|pn_reg[10]                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|DitherGen:u_dither_inst|pn_newvalue4[17]~2                                                                                                                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|DitherGen:u_dither_inst|pn_newvalue4[16]~1                                                                                                                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|DitherGen:u_dither_inst|pn_reg[7]                                                                                                                                                                                                       ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|DitherGen:u_dither_inst|pn_reg[6]                                                                                                                                                                                                       ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accoffsete_reg[0]                                                                                                                                                                                                                       ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|dither_reg[0]                                                                                                                                                                                                                           ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accoffsete_reg[1]                                                                                                                                                                                                                       ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|dither_reg[1]                                                                                                                                                                                                                           ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accoffsete_reg[2]                                                                                                                                                                                                                       ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|dither_reg[2]                                                                                                                                                                                                                           ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accoffsete_reg[3]                                                                                                                                                                                                                       ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|dither_reg[3]                                                                                                                                                                                                                           ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accoffsete_reg[4]                                                                                                                                                                                                                       ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accoffsete_reg[5]                                                                                                                                                                                                                       ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accoffsete_reg[6]                                                                                                                                                                                                                       ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accoffsete_reg[7]                                                                                                                                                                                                                       ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accoffsete_reg[8]                                                                                                                                                                                                                       ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accoffsete_reg[9]                                                                                                                                                                                                                       ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accoffsete_reg[10]                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accoffsete_reg[11]                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accoffsete_reg[12]                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accoffsete_reg[13]                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accoffsete_reg[14]                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accoffsete_reg[15]                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|Add0~0                                                                                                                                                                                                          ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|Equal0~3                                                                                                                                                                                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|Equal0~2                                                                                                                                                                                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|Equal0~1                                                                                                                                                                                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|Equal0~0                                                                                                                                                                                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                                                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|SelsignRegister_reg[0]                                                                                                                                                                                          ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[1]                                                                                                                                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|SelsignRegister_reg[1]                                                                                                                                                                                          ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|Add1~0                                                                                                                                                                                                          ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|uminus_cast[1]~5                                                                                                                                                                                                ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|uminus_cast[2]~4                                                                                                                                                                                                ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|uminus_cast[3]~3                                                                                                                                                                                                ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|uminus_cast[4]~2                                                                                                                                                                                                ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|uminus_cast[5]~1                                                                                                                                                                                                ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|uminus_cast[6]~0                                                                                                                                                                                                ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|lpm_mult:Mult0|multcore:mult_core|_~0                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|lpm_mult:Mult0|multcore:mult_core|_~0                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg2[0]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg2[1]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg2[2]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg2[3]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg2[4]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg2[5]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg2[6]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_din1_reg2[7]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_addout_reg[0]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030|left_bit[0]~0                                                    ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_addout_reg[1]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[0]~6                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_addout_reg[2]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[1]~5                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_addout_reg[3]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[2]~4                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_addout_reg[4]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[3]~3                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_addout_reg[5]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[4]~2                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_addout_reg[6]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[5]~1                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_addout_reg[7]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[6]~0                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_addout_reg[8]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_addout_reg[9]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg2[0]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg2[1]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg2[2]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg2[3]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg2[4]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg2[5]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg2[6]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg2[7]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030|left_bit[0]~0                                                    ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[0]~6                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[1]~5                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[2]~4                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[3]~3                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[4]~2                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[5]~1                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[6]~0                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg2[0]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg2[1]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg2[2]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg2[3]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg2[4]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg2[5]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg2[6]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg2[7]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030|left_bit[0]~0                                                    ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[0]~6                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[1]~5                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[2]~4                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[3]~3                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[4]~2                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[5]~1                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[6]~0                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg2[0]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg2[1]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg2[2]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg2[3]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg2[4]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg2[5]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg2[6]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_din1_reg2[7]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|lpm_mult:Mult0|multcore:mult_core|_~0                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg2[0]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg2[1]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg2[2]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg2[3]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg2[4]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg2[5]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg2[6]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg2[7]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|right_bit[0]~0                                       ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg2[0]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg2[1]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg2[2]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg2[3]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg2[4]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg2[5]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg2[6]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg2[7]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[0]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[1]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[2]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[3]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[4]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[5]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[6]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[7]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[8]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[9]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[10]                                                                                                ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[11]                                                                                                ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[12]                                                                                                ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[13]                                                                                                ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[14]                                                                                                ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|right_bit[0]~0                                       ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg2[0]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg2[1]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg2[2]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg2[3]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg2[4]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg2[5]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg2[6]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_din1_reg2[7]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[0]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00030|left_bit[0]~0                                                    ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[0]~6                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[1]~5                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[2]~4                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[3]~3                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[4]~2                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[5]~1                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[6]~0                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg2[0]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg2[1]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg2[2]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg2[3]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg2[4]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg2[5]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg2[6]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_din1_reg2[7]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031|left_bit[0]~0                                                    ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[1]~5                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035|left_bit[0]~0                                                    ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[2]~4                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[0]~6                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[3]~3                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[1]~5                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[4]~2                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[2]~4                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[5]~1                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[3]~3                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[6]~0                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[4]~2                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[5]~1                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[6]~0                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031|left_bit[0]~0                                                    ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[1]~5                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035|left_bit[0]~0                                                    ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[2]~4                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[0]~6                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[3]~3                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[1]~5                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[4]~2                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[2]~4                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[5]~1                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[3]~3                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[6]~0                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[4]~2                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[5]~1                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[6]~0                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg2[0]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg2[1]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg2[2]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg2[3]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg2[4]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg2[5]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg2[6]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_26|fTap_din1_reg2[7]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg2[0]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg2[1]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg2[2]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg2[3]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg2[4]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg2[5]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg2[6]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|fTap_din1_reg2[7]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[0]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031|left_bit[0]~0                                                    ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[1]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[0]~1                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[2]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[3]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[4]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[5]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[6]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[7]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[8]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[9]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[10]                                                                                                ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[11]                                                                                                ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[12]                                                                                                ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[13]                                                                                                ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[14]                                                                                                ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[15]                                                                                                ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[16]                                                                                                ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035|left_bit[0]~0                                                    ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[0]~6                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|_~2                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|_~1                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[2]~4                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[3]~3                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[4]~2                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[5]~1                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[6]~0                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[4]~0                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|_~0                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated|le5a[0]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated|le5a[1]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated|le4a[0]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated|le4a[1]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated|le4a[2]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated|le4a[3]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated|le4a[4]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated|le4a[5]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated|le4a[6]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated|le4a[7]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated|le4a[8]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated|le4a[9]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated|le5a[2]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated|le5a[3]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated|le5a[4]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated|le5a[5]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated|le5a[6]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated|le5a[7]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_29|lpm_mult:Mult0|mult_o1t:auto_generated|le5a[9]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg2[0]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg2[1]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg2[2]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg2[3]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg2[4]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg2[5]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg2[6]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|fTap_din1_reg2[7]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg2[0]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg2[1]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg2[2]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg2[3]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg2[4]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg2[5]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg2[6]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg2[7]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031|left_bit[0]~0                                                    ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[0]~1                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035|left_bit[0]~0                                                    ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[0]~6                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|_~2                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|_~1                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[2]~4                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[3]~3                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[4]~2                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[5]~1                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[6]~0                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[4]~0                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|_~0                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg2[0]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg2[1]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg2[2]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg2[3]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg2[4]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg2[5]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg2[6]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg2[7]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031|left_bit[0]~0                                                    ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[1]~5                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035|left_bit[0]~0                                                    ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[2]~4                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[0]~6                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[3]~3                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[1]~5                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[4]~2                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[2]~4                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[5]~1                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[3]~3                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[6]~0                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[4]~2                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[5]~1                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[6]~0                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o1t:auto_generated|le2a[1]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o1t:auto_generated|le2a[2]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o1t:auto_generated|le2a[3]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o1t:auto_generated|le2a[4]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o1t:auto_generated|le2a[5]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o1t:auto_generated|le2a[6]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o1t:auto_generated|le2a[7]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o1t:auto_generated|le2a[8]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o1t:auto_generated|le2a[9]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg2[0]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg2[1]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg2[2]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg2[3]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg2[4]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg2[5]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg2[6]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg2[7]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o1t:auto_generated|le5a[0]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o1t:auto_generated|le5a[1]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o1t:auto_generated|le5a[2]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o1t:auto_generated|le5a[3]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o1t:auto_generated|le5a[4]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o1t:auto_generated|le5a[5]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o1t:auto_generated|le5a[6]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o1t:auto_generated|le5a[7]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|lpm_mult:Mult0|mult_o1t:auto_generated|le5a[9]                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg2[0]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg2[1]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg2[2]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg2[3]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg2[4]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg2[5]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg2[6]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_din1_reg2[7]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_addout_reg[0]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_addout_reg[1]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_addout_reg[2]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg2[0]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg2[1]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg2[2]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg2[3]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg2[4]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg2[5]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg2[6]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_din1_reg2[7]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|right_bit[0]~0                                       ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg2[0]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg2[1]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg2[2]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg2[3]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg2[4]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg2[5]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg2[6]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|fTap_din1_reg2[7]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_addout_reg[0]                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg2[7]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg2[6]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg2[5]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg2[4]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg2[3]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg2[2]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg2[1]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_din1_reg2[0]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg2[0]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg2[1]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg2[2]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg2[3]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg2[4]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg2[5]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg2[6]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg2[7]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg2[7]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg2[6]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg2[5]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg2[4]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg2[3]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg2[2]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg2[1]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din1_reg2[0]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031|left_bit[0]~0                                                    ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[0]~1                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035|left_bit[0]~0                                                    ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[0]~6                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|_~2                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|_~1                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[2]~4                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[3]~3                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[4]~2                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[5]~1                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod|left_bit[6]~0                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[4]~0                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|_~0                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg2[7]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg2[6]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg2[5]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg2[4]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg2[3]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg2[2]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg2[1]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_din1_reg2[0]                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[9]                                                                                                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[10]                                                                                                                                                    ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[11]                                                                                                                                                    ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[12]                                                                                                                                                    ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[13]                                                                                                                                                    ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[14]                                                                                                                                                    ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[15]                                                                                                                                                    ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[16]                                                                                                                                                    ; 1       ;
; DAC_interface:inst2|ShiftRight0~6                                                                                                                                                                                                                                                      ; 1       ;
; DAC_interface:inst2|ShiftRight0~5                                                                                                                                                                                                                                                      ; 1       ;
; DAC_interface:inst2|ShiftRight0~4                                                                                                                                                                                                                                                      ; 1       ;
; DAC_interface:inst2|ShiftRight0~3                                                                                                                                                                                                                                                      ; 1       ;
; DAC_interface:inst2|ShiftRight0~2                                                                                                                                                                                                                                                      ; 1       ;
; DAC_interface:inst2|ShiftRight0~1                                                                                                                                                                                                                                                      ; 1       ;
; DAC_interface:inst2|ShiftRight0~0                                                                                                                                                                                                                                                      ; 1       ;
; DAC_interface:inst2|DAT2DAC[1]                                                                                                                                                                                                                                                         ; 1       ;
; DAC_interface:inst2|DAT2DAC[2]                                                                                                                                                                                                                                                         ; 1       ;
; DAC_interface:inst2|DAT2DAC[3]                                                                                                                                                                                                                                                         ; 1       ;
; DAC_interface:inst2|DAT2DAC[10]                                                                                                                                                                                                                                                        ; 1       ;
; DAC_interface:inst2|DAT2DAC[11]                                                                                                                                                                                                                                                        ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[15]~46                                                                                                                                                                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[14]~45                                                                                                                                                                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[14]~44                                                                                                                                                                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[13]~43                                                                                                                                                                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[13]~42                                                                                                                                                                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[12]~41                                                                                                                                                                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[12]~40                                                                                                                                                                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[11]~39                                                                                                                                                                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[11]~38                                                                                                                                                                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[10]~37                                                                                                                                                                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[10]~36                                                                                                                                                                                                                     ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[9]~35                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[9]~34                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[8]~33                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[8]~32                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[7]~31                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[7]~30                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[6]~29                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[6]~28                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[5]~27                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[5]~26                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[4]~25                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[4]~24                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[3]~23                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[3]~22                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[2]~21                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[2]~20                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[1]~19                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[1]~18                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[0]~17                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|accphase_reg[0]~16                                                                                                                                                                                                                      ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[11]~42                                                                                                                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[10]~41                                                                                                                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[10]~40                                                                                                                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[9]~39                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[9]~38                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[8]~37                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[8]~36                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[7]~35                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[7]~34                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[6]~33                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[6]~32                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[5]~31                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[5]~30                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[4]~29                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[4]~28                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[3]~27                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[3]~26                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[2]~25                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[2]~24                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[1]~23                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[1]~22                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[0]~21                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[0]~20                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[0]~19                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[0]~17                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[0]~15                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[0]~13                                                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[9]~28                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[8]~27                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[8]~26                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[7]~25                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[7]~24                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[6]~23                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[6]~22                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[5]~21                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[5]~20                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[4]~19                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[4]~18                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[3]~17                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[3]~16                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[2]~15                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[2]~14                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[1]~13                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[1]~12                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[0]~11                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[0]~10                                                                                                                                                               ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[11]                                                                                                                                                                                                 ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[9]                                                                                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[8]                                                                                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[7]                                                                                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[6]                                                                                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[5]                                                                                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[4]                                                                                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[3]                                                                                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[2]                                                                                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[1]                                                                                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutaddrInReg[0]                                                                                                                                                                  ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|cntr_ipf:cntr1|counter_comb_bita4                                                                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|cntr_ipf:cntr1|counter_comb_bita3~COUT                                                                                                                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|cntr_ipf:cntr1|counter_comb_bita3                                                                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|cntr_ipf:cntr1|counter_comb_bita2~COUT                                                                                                                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|cntr_ipf:cntr1|counter_comb_bita2                                                                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|cntr_ipf:cntr1|counter_comb_bita1~COUT                                                                                                                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|cntr_ipf:cntr1|counter_comb_bita1                                                                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|cntr_ipf:cntr1|counter_comb_bita0~COUT                                                                                                                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|cntr_ipf:cntr1|counter_comb_bita0                                                                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[1]                                                                                                                                                                   ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[2]                                                                                                                                                                   ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[3]                                                                                                                                                                   ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[4]                                                                                                                                                                   ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[5]                                                                                                                                                                   ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[6]                                                                                                                                                                   ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[0]                                                                                                                                                                   ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|Add1~15                                                                                                                                                                                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|Add1~14                                                                                                                                                                                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|Add1~13                                                                                                                                                                                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|Add1~12                                                                                                                                                                                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|Add1~11                                                                                                                                                                                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|Add1~10                                                                                                                                                                                                         ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|Add1~9                                                                                                                                                                                                          ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|Add1~8                                                                                                                                                                                                          ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|Add1~7                                                                                                                                                                                                          ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|Add1~6                                                                                                                                                                                                          ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|Add1~5                                                                                                                                                                                                          ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|Add1~4                                                                                                                                                                                                          ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|Add1~3                                                                                                                                                                                                          ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|Add1~2                                                                                                                                                                                                          ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|Add1~1                                                                                                                                                                                                          ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[16]~28                                                                                             ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[8]~27                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[8]~26                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[7]~25                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[7]~24                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[6]~23                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[6]~22                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[5]~21                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[5]~20                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[4]~19                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[4]~18                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[3]~17                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[3]~16                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[2]~15                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[2]~14                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[1]~13                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[1]~12                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[0]~11                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[0]~10                                                                                              ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|Add0~15                                                                                                            ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|Add0~14                                                                                                            ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|Add0~13                                                                                                            ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|Add0~12                                                                                                            ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|Add0~11                                                                                                            ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|Add0~10                                                                                                            ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|Add0~9                                                                                                             ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|Add0~8                                                                                                             ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|Add0~7                                                                                                             ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|Add0~6                                                                                                             ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|Add0~5                                                                                                             ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|Add0~4                                                                                                             ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|Add0~3                                                                                                             ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|Add0~2                                                                                                             ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|Add0~1                                                                                                             ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|Add0~0                                                                                                             ; 1       ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_addout_reg[10]~31                                                                                             ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                              ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|altshift_taps:fTap_din1_reg2_rtl_0|shift_taps_65m:auto_generated|altsyncram_pc81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 18           ; 2            ; 18           ; yes                    ; no                      ; yes                    ; yes                     ; 36   ; 2                           ; 18                          ; 2                           ; 18                          ; 36                  ; 1    ; None                             ; M9K_X40_Y25_N0 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|altsyncram:Mux6_rtl_0|altsyncram_8h01:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; ROM              ; Single Clock ; 1024         ; 7            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 7168 ; 1024                        ; 7                           ; --                          ; --                          ; 7168                ; 1    ; NCO_quartus.NCO_quartus0.rtl.mif ; M9K_X24_Y29_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_85m:auto_generated|altsyncram_5d81:altsyncram2|ALTSYNCRAM                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 256  ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; None                             ; M9K_X24_Y26_N0 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |NCO_quartus|NCO:inst|Subsystem:u_Subsystem|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|altsyncram:Mux6_rtl_0|altsyncram_8h01:auto_generated|ALTSYNCRAM                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000) (0) (0) (00)    ;(0000000) (0) (0) (00)   ;(0000000) (0) (0) (00)   ;(0000001) (1) (1) (01)   ;(0000001) (1) (1) (01)   ;(0000001) (1) (1) (01)   ;(0000001) (1) (1) (01)   ;(0000001) (1) (1) (01)   ;
;8;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;16;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000101) (5) (5) (05)   ;
;24;(0000101) (5) (5) (05)    ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;
;32;(0000110) (6) (6) (06)    ;(0000110) (6) (6) (06)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0001000) (10) (8) (08)   ;
;40;(0001000) (10) (8) (08)    ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;
;48;(0001001) (11) (9) (09)    ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;
;56;(0001011) (13) (11) (0B)    ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;
;64;(0001101) (15) (13) (0D)    ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;
;72;(0001110) (16) (14) (0E)    ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;
;80;(0010000) (20) (16) (10)    ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;
;88;(0010001) (21) (17) (11)    ;(0010001) (21) (17) (11)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010011) (23) (19) (13)   ;
;96;(0010011) (23) (19) (13)    ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;
;104;(0010100) (24) (20) (14)    ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010110) (26) (22) (16)   ;
;112;(0010110) (26) (22) (16)    ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;
;120;(0010111) (27) (23) (17)    ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;
;128;(0011001) (31) (25) (19)    ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;
;136;(0011011) (33) (27) (1B)    ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;
;144;(0011100) (34) (28) (1C)    ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;
;152;(0011110) (36) (30) (1E)    ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;
;160;(0011111) (37) (31) (1F)    ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;
;168;(0100001) (41) (33) (21)    ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;
;176;(0100010) (42) (34) (22)    ;(0100010) (42) (34) (22)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;
;184;(0100100) (44) (36) (24)    ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;
;192;(0100101) (45) (37) (25)    ;(0100101) (45) (37) (25)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;
;200;(0100111) (47) (39) (27)    ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;
;208;(0101000) (50) (40) (28)    ;(0101000) (50) (40) (28)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;
;216;(0101010) (52) (42) (2A)    ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;
;224;(0101011) (53) (43) (2B)    ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;
;232;(0101101) (55) (45) (2D)    ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;
;240;(0101110) (56) (46) (2E)    ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;
;248;(0110000) (60) (48) (30)    ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;
;256;(0110001) (61) (49) (31)    ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;
;264;(0110010) (62) (50) (32)    ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;
;272;(0110100) (64) (52) (34)    ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;
;280;(0110101) (65) (53) (35)    ;(0110101) (65) (53) (35)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110111) (67) (55) (37)   ;
;288;(0110111) (67) (55) (37)    ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;
;296;(0111000) (70) (56) (38)    ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;
;304;(0111010) (72) (58) (3A)    ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;
;312;(0111011) (73) (59) (3B)    ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;
;320;(0111100) (74) (60) (3C)    ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111110) (76) (62) (3E)   ;
;328;(0111110) (76) (62) (3E)    ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;
;336;(0111111) (77) (63) (3F)    ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;344;(1000000) (100) (64) (40)    ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000010) (102) (66) (42)   ;
;352;(1000010) (102) (66) (42)    ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;
;360;(1000011) (103) (67) (43)    ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;
;368;(1000100) (104) (68) (44)    ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000110) (106) (70) (46)   ;
;376;(1000110) (106) (70) (46)    ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;
;384;(1000111) (107) (71) (47)    ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;
;392;(1001000) (110) (72) (48)    ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001010) (112) (74) (4A)   ;
;400;(1001010) (112) (74) (4A)    ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;
;408;(1001011) (113) (75) (4B)    ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;
;416;(1001100) (114) (76) (4C)    ;(1001100) (114) (76) (4C)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;
;424;(1001110) (116) (78) (4E)    ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001111) (117) (79) (4F)   ;
;432;(1001111) (117) (79) (4F)    ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;
;440;(1010000) (120) (80) (50)    ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;
;448;(1010001) (121) (81) (51)    ;(1010001) (121) (81) (51)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;
;456;(1010010) (122) (82) (52)    ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;
;464;(1010100) (124) (84) (54)    ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010101) (125) (85) (55)   ;
;472;(1010101) (125) (85) (55)    ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;
;480;(1010110) (126) (86) (56)    ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;
;488;(1010111) (127) (87) (57)    ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;
;496;(1011000) (130) (88) (58)    ;(1011000) (130) (88) (58)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;
;504;(1011001) (131) (89) (59)    ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;
;512;(1011011) (133) (91) (5B)    ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;
;520;(1011100) (134) (92) (5C)    ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011101) (135) (93) (5D)   ;
;528;(1011101) (135) (93) (5D)    ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;
;536;(1011110) (136) (94) (5E)    ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;
;544;(1011111) (137) (95) (5F)    ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;
;552;(1100000) (140) (96) (60)    ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;
;560;(1100001) (141) (97) (61)    ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;
;568;(1100010) (142) (98) (62)    ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;
;576;(1100011) (143) (99) (63)    ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;
;584;(1100100) (144) (100) (64)    ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;
;592;(1100101) (145) (101) (65)    ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;
;600;(1100110) (146) (102) (66)    ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;
;608;(1100111) (147) (103) (67)    ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;
;616;(1101000) (150) (104) (68)    ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101001) (151) (105) (69)   ;
;624;(1101001) (151) (105) (69)    ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;
;632;(1101010) (152) (106) (6A)    ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;
;640;(1101010) (152) (106) (6A)    ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;
;648;(1101011) (153) (107) (6B)    ;(1101011) (153) (107) (6B)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;
;656;(1101100) (154) (108) (6C)    ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;
;664;(1101101) (155) (109) (6D)    ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;
;672;(1101110) (156) (110) (6E)    ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;
;680;(1101111) (157) (111) (6F)    ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;
;688;(1101111) (157) (111) (6F)    ;(1101111) (157) (111) (6F)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;
;696;(1110000) (160) (112) (70)    ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;
;704;(1110001) (161) (113) (71)    ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110010) (162) (114) (72)   ;
;712;(1110010) (162) (114) (72)    ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;
;720;(1110010) (162) (114) (72)    ;(1110010) (162) (114) (72)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;
;728;(1110011) (163) (115) (73)    ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;
;736;(1110100) (164) (116) (74)    ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;
;744;(1110100) (164) (116) (74)    ;(1110100) (164) (116) (74)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;
;752;(1110101) (165) (117) (75)    ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110110) (166) (118) (76)   ;
;760;(1110110) (166) (118) (76)    ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;
;768;(1110110) (166) (118) (76)    ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;
;776;(1110111) (167) (119) (77)    ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;
;784;(1110111) (167) (119) (77)    ;(1110111) (167) (119) (77)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;
;792;(1111000) (170) (120) (78)    ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;
;800;(1111001) (171) (121) (79)    ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;
;808;(1111001) (171) (121) (79)    ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;
;816;(1111010) (172) (122) (7A)    ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;
;824;(1111010) (172) (122) (7A)    ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;
;832;(1111010) (172) (122) (7A)    ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;
;840;(1111011) (173) (123) (7B)    ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;
;848;(1111011) (173) (123) (7B)    ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;856;(1111100) (174) (124) (7C)    ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;864;(1111100) (174) (124) (7C)    ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;872;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;880;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;888;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111110) (176) (126) (7E)   ;
;896;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;904;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;912;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;920;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;928;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;936;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;944;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;952;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;960;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;968;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;976;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;984;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;992;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1000;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1008;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1016;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 6           ; 2                   ; 252               ;
; Simple Multipliers (18-bit)           ; 0           ; 1                   ; 126               ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 126               ;
; Embedded Multiplier 9-bit elements    ; 6           ; 2                   ; 252               ;
; Signed Embedded Multipliers           ; 6           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                    ; Mode                      ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|lpm_mult:Mult0|mult_02t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X31_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|lpm_mult:Mult0|mult_02t:auto_generated|mac_mult1 ;                           ; DSPMULT_X31_Y24_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|lpm_mult:Mult0|mult_u1t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X47_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|lpm_mult:Mult0|mult_u1t:auto_generated|mac_mult1 ;                           ; DSPMULT_X47_Y25_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|lpm_mult:Mult0|mult_s1t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X47_Y25_N3  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|lpm_mult:Mult0|mult_s1t:auto_generated|mac_mult1 ;                           ; DSPMULT_X47_Y25_N1 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|lpm_mult:Mult0|mult_q1t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X31_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_36|lpm_mult:Mult0|mult_q1t:auto_generated|mac_mult1 ;                           ; DSPMULT_X31_Y25_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|lpm_mult:Mult0|mult_q1t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X31_Y24_N3  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|lpm_mult:Mult0|mult_q1t:auto_generated|mac_mult1 ;                           ; DSPMULT_X31_Y24_N1 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|lpm_mult:Mult0|mult_q1t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X31_Y25_N3  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    NCO:inst|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|lpm_mult:Mult0|mult_q1t:auto_generated|mac_mult1 ;                           ; DSPMULT_X31_Y25_N1 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 1,727 / 116,715 ( 1 % ) ;
; C16 interconnects     ; 17 / 3,886 ( < 1 % )    ;
; C4 interconnects      ; 736 / 73,752 ( < 1 % )  ;
; Direct links          ; 427 / 116,715 ( < 1 % ) ;
; Global clocks         ; 2 / 20 ( 10 % )         ;
; Local interconnects   ; 377 / 39,600 ( < 1 % )  ;
; R24 interconnects     ; 37 / 3,777 ( < 1 % )    ;
; R4 interconnects      ; 1,176 / 99,858 ( 1 % )  ;
+-----------------------+-------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.04) ; Number of LABs  (Total = 92) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 1                            ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 2                            ;
; 5                                           ; 2                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 6                            ;
; 9                                           ; 10                           ;
; 10                                          ; 2                            ;
; 11                                          ; 8                            ;
; 12                                          ; 3                            ;
; 13                                          ; 0                            ;
; 14                                          ; 4                            ;
; 15                                          ; 7                            ;
; 16                                          ; 46                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.87) ; Number of LABs  (Total = 92) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 76                           ;
; 1 Sync. load                       ; 1                            ;
; 2 Clocks                           ; 3                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 21.75) ; Number of LABs  (Total = 92) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 1                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 2                            ;
; 11                                           ; 3                            ;
; 12                                           ; 2                            ;
; 13                                           ; 1                            ;
; 14                                           ; 1                            ;
; 15                                           ; 2                            ;
; 16                                           ; 9                            ;
; 17                                           ; 1                            ;
; 18                                           ; 11                           ;
; 19                                           ; 1                            ;
; 20                                           ; 2                            ;
; 21                                           ; 4                            ;
; 22                                           ; 5                            ;
; 23                                           ; 3                            ;
; 24                                           ; 3                            ;
; 25                                           ; 3                            ;
; 26                                           ; 1                            ;
; 27                                           ; 2                            ;
; 28                                           ; 6                            ;
; 29                                           ; 3                            ;
; 30                                           ; 10                           ;
; 31                                           ; 5                            ;
; 32                                           ; 7                            ;
+----------------------------------------------+------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+--------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 12.97) ; Number of LABs  (Total = 92) ;
+--------------------------------------------------+------------------------------+
; 0                                                ; 0                            ;
; 1                                                ; 1                            ;
; 2                                                ; 2                            ;
; 3                                                ; 0                            ;
; 4                                                ; 1                            ;
; 5                                                ; 2                            ;
; 6                                                ; 1                            ;
; 7                                                ; 1                            ;
; 8                                                ; 10                           ;
; 9                                                ; 10                           ;
; 10                                               ; 7                            ;
; 11                                               ; 4                            ;
; 12                                               ; 8                            ;
; 13                                               ; 4                            ;
; 14                                               ; 8                            ;
; 15                                               ; 2                            ;
; 16                                               ; 11                           ;
; 17                                               ; 5                            ;
; 18                                               ; 2                            ;
; 19                                               ; 1                            ;
; 20                                               ; 0                            ;
; 21                                               ; 5                            ;
; 22                                               ; 1                            ;
; 23                                               ; 3                            ;
; 24                                               ; 2                            ;
; 25                                               ; 0                            ;
; 26                                               ; 0                            ;
; 27                                               ; 1                            ;
+--------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 16.89) ; Number of LABs  (Total = 92) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 1                            ;
; 3                                            ; 3                            ;
; 4                                            ; 1                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 1                            ;
; 8                                            ; 1                            ;
; 9                                            ; 3                            ;
; 10                                           ; 4                            ;
; 11                                           ; 1                            ;
; 12                                           ; 1                            ;
; 13                                           ; 4                            ;
; 14                                           ; 0                            ;
; 15                                           ; 5                            ;
; 16                                           ; 1                            ;
; 17                                           ; 22                           ;
; 18                                           ; 10                           ;
; 19                                           ; 3                            ;
; 20                                           ; 7                            ;
; 21                                           ; 5                            ;
; 22                                           ; 2                            ;
; 23                                           ; 2                            ;
; 24                                           ; 3                            ;
; 25                                           ; 4                            ;
; 26                                           ; 3                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 0                            ;
; 33                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 24           ; 0            ; 24           ; 0            ; 0            ; 35        ; 24           ; 0            ; 35        ; 35        ; 0            ; 22           ; 0            ; 0            ; 13           ; 0            ; 22           ; 13           ; 0            ; 0            ; 0            ; 22           ; 0            ; 0            ; 0            ; 0            ; 0            ; 35        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 11           ; 35           ; 11           ; 35           ; 35           ; 0         ; 11           ; 35           ; 0         ; 0         ; 35           ; 13           ; 35           ; 35           ; 22           ; 35           ; 13           ; 22           ; 35           ; 35           ; 35           ; 13           ; 35           ; 35           ; 35           ; 35           ; 35           ; 0         ; 35           ; 35           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; VLD_OUT            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_CLK_OUT        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAT_DAC[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NCO_OUT[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NCO_OUT[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NCO_OUT[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NCO_OUT[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NCO_OUT[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NCO_OUT[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NCO_OUT[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NCO_OUT[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RST                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EN                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; CLOCK_50        ; CLOCK_50             ; 1.5               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details              ;
+-----------------+----------------------+-------------------+
; Source Register ; Destination Register ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: This table only shows the top 0 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (119006): Selected device EP3C40F484C6 for design "NCO_quartus"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (15535): Implemented PLL "pll_DAC_ADC:inst3|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_DAC_ADC:inst3|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C16F484C6 is compatible
    Info (176445): Device EP3C55F484C6 is compatible
    Info (176445): Device EP3C80F484C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 13 pins of 35 total pins
    Info (169086): Pin VLD_OUT not assigned to an exact location on the device
    Info (169086): Pin DAT_DAC[9] not assigned to an exact location on the device
    Info (169086): Pin DAT_DAC[8] not assigned to an exact location on the device
    Info (169086): Pin NCO_OUT[7] not assigned to an exact location on the device
    Info (169086): Pin NCO_OUT[6] not assigned to an exact location on the device
    Info (169086): Pin NCO_OUT[5] not assigned to an exact location on the device
    Info (169086): Pin NCO_OUT[4] not assigned to an exact location on the device
    Info (169086): Pin NCO_OUT[3] not assigned to an exact location on the device
    Info (169086): Pin NCO_OUT[2] not assigned to an exact location on the device
    Info (169086): Pin NCO_OUT[1] not assigned to an exact location on the device
    Info (169086): Pin NCO_OUT[0] not assigned to an exact location on the device
    Info (169086): Pin RST not assigned to an exact location on the device
    Info (169086): Pin EN not assigned to an exact location on the device
Info (332104): Reading SDC File: '../hdlsrc/NCO/clock_constraint.sdc'
Warning (332174): Ignored filter at clock_constraint.sdc(4): clk could not be matched with a port
Warning (332049): Ignored create_clock at clock_constraint.sdc(4): Argument <targets> is an empty collection
    Info (332050): create_clock -name clk -period 20.000000ns -waveform {0.0ns 10.000000ns} [get_ports {clk}]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst3|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name {inst3|altpll_component|auto_generated|pll1|clk[0]} {inst3|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332144): No user constrained base clocks found in the design
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: inst3|altpll_component|auto_generated|pll1|clk[0] with master clock period: 1.000 found on PLL node: inst3|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000     CLOCK_50
    Info (332111):    0.625 inst3|altpll_component|auto_generated|pll1|clk[0]
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node pll_DAC_ADC:inst3|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 7 registers into blocks of type EC
    Extra Info (176218): Packed 17 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 17 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 13 (unused VREF, 2.5V VCCIO, 2 input, 11 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 14 total pin(s) used --  22 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  34 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  40 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  35 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
Warning (15064): PLL "pll_DAC_ADC:inst3|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|pll1" output port clk[0] feeds output pin "DAC_CLK_OUT~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "BUTTON [0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "BUTTON [1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "BUTTON [2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "BUTTON[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "BUTTON[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "BUTTON[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLK_ADC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLK_DAC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_50_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DATA0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DATA1_ASDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAT_ADC[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAT_ADC[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAT_ADC[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAT_ADC[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAT_ADC[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAT_ADC[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAT_ADC[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAT_ADC[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAT_ADC[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DAT_ADC[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_nCE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_DP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_DP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_DP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_DP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LRCK_CS4334" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MCLK_CS4334" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTR_ADC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SCLK_CS4334" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDATA_CS4334" is assigned to location or region, but does not exist in design
    Warning (15706): Node "STBY_ADC" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.31 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file F:/Git_Repository/FPGA_myself/DDS/DDS_NEW/hdlsrc/quartus_prj/NCO_quartus.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 80 warnings
    Info: Peak virtual memory: 5640 megabytes
    Info: Processing ended: Mon Sep 18 13:08:15 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:05


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/Git_Repository/FPGA_myself/DDS/DDS_NEW/hdlsrc/quartus_prj/NCO_quartus.fit.smsg.


