-- ----------------------------------------------------------------------
--  HLS HDL:        VHDL Netlister
--  HLS Version:    2011a.200 Production Release
--  HLS Date:       Mon Jun  2 22:10:04 PDT 2014
-- 
--  Generated by:   xph3sle512@cimeld21
--  Generated date: Wed Feb  1 14:05:31 2017
-- ----------------------------------------------------------------------

-- 
-- ------------------------------------------------------------------
--  Design Unit:    Main_Only_Comp_Decomp_Main_Fonction_core_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.funcs.ALL;
USE mgc_hls.mgc_ioport_comps.ALL;
USE mgc_hls.singleport_ram_be_pkg.ALL;
USE work.Main_Only_Comp_Decomp_Main_Fonction_mux_pkg.ALL;


ENTITY Main_Only_Comp_Decomp_Main_Fonction_core_wait_ctrl IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    core_wen : OUT STD_LOGIC;
    Src_rsc_singleport_re_core_sct : OUT STD_LOGIC;
    Comp_rsc_singleport_re_core_sct : OUT STD_LOGIC;
    Comp_rsc_singleport_we_core_sct : OUT STD_LOGIC;
    Vga_rsc_singleport_we_core_sct : OUT STD_LOGIC;
    mgc_start_sync_mgc_bsync_vld_vd : IN STD_LOGIC;
    mgc_done_sync_mgc_bsync_rdy_rd_core_sct : OUT STD_LOGIC;
    Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_sct : OUT
        STD_LOGIC;
    Vga_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    Comp_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    Src_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    nblevels_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    Src_rsc_singleport_oswt : IN STD_LOGIC;
    Src_rsc_singleport_iswt0 : IN STD_LOGIC;
    Src_rsc_singleport_bcwt : OUT STD_LOGIC;
    Src_rsc_singleport_re_core_psct : IN STD_LOGIC;
    Comp_rsc_singleport_oswt : IN STD_LOGIC;
    Comp_rsc_singleport_iswt0 : IN STD_LOGIC;
    Comp_rsc_singleport_bcwt : OUT STD_LOGIC;
    Comp_rsc_singleport_re_core_psct : IN STD_LOGIC;
    Comp_rsc_singleport_we_core_psct : IN STD_LOGIC;
    Vga_rsc_singleport_oswt : IN STD_LOGIC;
    Vga_rsc_singleport_iswt0 : IN STD_LOGIC;
    Vga_rsc_singleport_we_core_psct : IN STD_LOGIC;
    mgc_start_sync_mgc_bsync_vld_oswt : IN STD_LOGIC;
    mgc_start_sync_mgc_bsync_vld_iswt0 : IN STD_LOGIC;
    mgc_done_sync_mgc_bsync_rdy_rd_core_psct : IN STD_LOGIC;
    mgc_done_sync_mgc_bsync_rdy_oswt : IN STD_LOGIC;
    mgc_done_sync_mgc_bsync_rdy_iswt0 : IN STD_LOGIC;
    Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct :
        IN STD_LOGIC;
    Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
    Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
    Vga_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
    Vga_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
    Vga_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
    Comp_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
    Comp_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
    Comp_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
    Src_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
    Src_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
    Src_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
    nblevels_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
    nblevels_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
    nblevels_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
    Src_rsc_singleport_iswt0_pff : IN STD_LOGIC;
    Comp_rsc_singleport_iswt0_pff : IN STD_LOGIC;
    Vga_rsc_singleport_iswt0_pff : IN STD_LOGIC
  );
END Main_Only_Comp_Decomp_Main_Fonction_core_wait_ctrl;

ARCHITECTURE v1 OF Main_Only_Comp_Decomp_Main_Fonction_core_wait_ctrl IS
  -- Default Constants

  -- Output Reader Declarations
  SIGNAL core_wen_drv : STD_LOGIC;
  SIGNAL Src_rsc_singleport_bcwt_drv : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_bcwt_drv : STD_LOGIC;

  -- Interconnect Declarations
  SIGNAL Src_rsc_singleport_tiswt0 : STD_LOGIC;
  SIGNAL Src_rsc_singleport_biwt : STD_LOGIC;
  SIGNAL Src_rsc_singleport_icwt : STD_LOGIC;
  SIGNAL core_wten : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_tiswt0 : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_biwt : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_icwt : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_tiswt0 : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_biwt : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_icwt : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_bcwt : STD_LOGIC;
  SIGNAL mgc_start_sync_mgc_bsync_vld_pdswt0 : STD_LOGIC;
  SIGNAL mgc_start_sync_mgc_bsync_vld_biwt : STD_LOGIC;
  SIGNAL mgc_start_sync_mgc_bsync_vld_icwt : STD_LOGIC;
  SIGNAL mgc_start_sync_mgc_bsync_vld_bcwt : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_ogwt : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_pdswt0 : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_icwt : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_bcwt : STD_LOGIC;
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ogwt : STD_LOGIC;
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_pdswt0 : STD_LOGIC;
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_icwt : STD_LOGIC;
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_bcwt : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_ogwt : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_pdswt0 : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_icwt : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_bcwt : STD_LOGIC;
  SIGNAL Comp_triosy_mgc_io_sync_ogwt : STD_LOGIC;
  SIGNAL Comp_triosy_mgc_io_sync_pdswt0 : STD_LOGIC;
  SIGNAL Comp_triosy_mgc_io_sync_icwt : STD_LOGIC;
  SIGNAL Comp_triosy_mgc_io_sync_bcwt : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_ogwt : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_pdswt0 : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_icwt : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_bcwt : STD_LOGIC;
  SIGNAL nblevels_triosy_mgc_io_sync_ogwt : STD_LOGIC;
  SIGNAL nblevels_triosy_mgc_io_sync_pdswt0 : STD_LOGIC;
  SIGNAL nblevels_triosy_mgc_io_sync_icwt : STD_LOGIC;
  SIGNAL nblevels_triosy_mgc_io_sync_bcwt : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_tiswt0_pff : STD_LOGIC;

BEGIN
  -- Default Constant Signal Assignments

  -- Output Reader Assignments
  core_wen <= core_wen_drv;
  Src_rsc_singleport_bcwt <= Src_rsc_singleport_bcwt_drv;
  Comp_rsc_singleport_bcwt <= Comp_rsc_singleport_bcwt_drv;

  Src_rsc_singleport_tiswt0 <= (NOT core_wten) AND Src_rsc_singleport_iswt0;
  Src_rsc_singleport_biwt <= Src_rsc_singleport_tiswt0 OR Src_rsc_singleport_icwt;
  Comp_rsc_singleport_tiswt0 <= (NOT core_wten) AND Comp_rsc_singleport_iswt0;
  Comp_rsc_singleport_biwt <= Comp_rsc_singleport_tiswt0 OR Comp_rsc_singleport_icwt;
  Vga_rsc_singleport_tiswt0 <= (NOT core_wten) AND Vga_rsc_singleport_iswt0;
  Vga_rsc_singleport_biwt <= Vga_rsc_singleport_tiswt0 OR Vga_rsc_singleport_icwt;
  mgc_start_sync_mgc_bsync_vld_pdswt0 <= (NOT core_wten) AND mgc_start_sync_mgc_bsync_vld_iswt0;
  mgc_start_sync_mgc_bsync_vld_biwt <= (mgc_start_sync_mgc_bsync_vld_pdswt0 OR mgc_start_sync_mgc_bsync_vld_icwt)
      AND mgc_start_sync_mgc_bsync_vld_vd;
  mgc_done_sync_mgc_bsync_rdy_pdswt0 <= (NOT core_wten) AND mgc_done_sync_mgc_bsync_rdy_iswt0;
  mgc_done_sync_mgc_bsync_rdy_ogwt <= mgc_done_sync_mgc_bsync_rdy_pdswt0 OR mgc_done_sync_mgc_bsync_rdy_icwt;
  mgc_done_sync_mgc_bsync_rdy_rd_core_sct <= mgc_done_sync_mgc_bsync_rdy_rd_core_psct
      AND mgc_done_sync_mgc_bsync_rdy_ogwt;
  Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_pdswt0 <= (NOT core_wten)
      AND Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0;
  Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ogwt <= Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_pdswt0
      OR Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_icwt;
  Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_sct <= Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
      AND Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ogwt;
  Vga_triosy_mgc_io_sync_pdswt0 <= (NOT core_wten) AND Vga_triosy_mgc_io_sync_iswt0;
  Vga_triosy_mgc_io_sync_ogwt <= Vga_triosy_mgc_io_sync_pdswt0 OR Vga_triosy_mgc_io_sync_icwt;
  Vga_triosy_mgc_io_sync_ld_core_sct <= Vga_triosy_mgc_io_sync_ld_core_psct AND Vga_triosy_mgc_io_sync_ogwt;
  Comp_triosy_mgc_io_sync_pdswt0 <= (NOT core_wten) AND Comp_triosy_mgc_io_sync_iswt0;
  Comp_triosy_mgc_io_sync_ogwt <= Comp_triosy_mgc_io_sync_pdswt0 OR Comp_triosy_mgc_io_sync_icwt;
  Comp_triosy_mgc_io_sync_ld_core_sct <= Comp_triosy_mgc_io_sync_ld_core_psct AND
      Comp_triosy_mgc_io_sync_ogwt;
  Src_triosy_mgc_io_sync_pdswt0 <= (NOT core_wten) AND Src_triosy_mgc_io_sync_iswt0;
  Src_triosy_mgc_io_sync_ogwt <= Src_triosy_mgc_io_sync_pdswt0 OR Src_triosy_mgc_io_sync_icwt;
  Src_triosy_mgc_io_sync_ld_core_sct <= Src_triosy_mgc_io_sync_ld_core_psct AND Src_triosy_mgc_io_sync_ogwt;
  nblevels_triosy_mgc_io_sync_pdswt0 <= (NOT core_wten) AND nblevels_triosy_mgc_io_sync_iswt0;
  nblevels_triosy_mgc_io_sync_ogwt <= nblevels_triosy_mgc_io_sync_pdswt0 OR nblevels_triosy_mgc_io_sync_icwt;
  nblevels_triosy_mgc_io_sync_ld_core_sct <= nblevels_triosy_mgc_io_sync_ld_core_psct
      AND nblevels_triosy_mgc_io_sync_ogwt;
  core_wen_drv <= ((NOT Src_rsc_singleport_oswt) OR Src_rsc_singleport_biwt OR Src_rsc_singleport_bcwt_drv)
      AND ((NOT Comp_rsc_singleport_oswt) OR Comp_rsc_singleport_biwt OR Comp_rsc_singleport_bcwt_drv)
      AND ((NOT Vga_rsc_singleport_oswt) OR Vga_rsc_singleport_biwt OR Vga_rsc_singleport_bcwt)
      AND ((NOT mgc_start_sync_mgc_bsync_vld_oswt) OR mgc_start_sync_mgc_bsync_vld_biwt
      OR mgc_start_sync_mgc_bsync_vld_bcwt) AND ((NOT mgc_done_sync_mgc_bsync_rdy_oswt)
      OR mgc_done_sync_mgc_bsync_rdy_ogwt OR mgc_done_sync_mgc_bsync_rdy_bcwt) AND
      ((NOT Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt) OR
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ogwt OR Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_bcwt)
      AND ((NOT Vga_triosy_mgc_io_sync_oswt) OR Vga_triosy_mgc_io_sync_ogwt OR Vga_triosy_mgc_io_sync_bcwt)
      AND ((NOT Comp_triosy_mgc_io_sync_oswt) OR Comp_triosy_mgc_io_sync_ogwt OR
      Comp_triosy_mgc_io_sync_bcwt) AND ((NOT Src_triosy_mgc_io_sync_oswt) OR Src_triosy_mgc_io_sync_ogwt
      OR Src_triosy_mgc_io_sync_bcwt) AND ((NOT nblevels_triosy_mgc_io_sync_oswt)
      OR nblevels_triosy_mgc_io_sync_ogwt OR nblevels_triosy_mgc_io_sync_bcwt);
  Src_rsc_singleport_re_core_sct <= Src_rsc_singleport_re_core_psct AND core_wen_drv
      AND Src_rsc_singleport_iswt0_pff;
  Comp_rsc_singleport_re_core_sct <= Comp_rsc_singleport_re_core_psct AND Comp_rsc_singleport_tiswt0_pff;
  Comp_rsc_singleport_tiswt0_pff <= core_wen_drv AND Comp_rsc_singleport_iswt0_pff;
  Comp_rsc_singleport_we_core_sct <= Comp_rsc_singleport_we_core_psct AND Comp_rsc_singleport_tiswt0_pff;
  Vga_rsc_singleport_we_core_sct <= Vga_rsc_singleport_we_core_psct AND core_wen_drv
      AND Vga_rsc_singleport_iswt0_pff;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        Src_rsc_singleport_icwt <= '0';
        Src_rsc_singleport_bcwt_drv <= '0';
        Comp_rsc_singleport_icwt <= '0';
        Comp_rsc_singleport_bcwt_drv <= '0';
        Vga_rsc_singleport_icwt <= '0';
        Vga_rsc_singleport_bcwt <= '0';
        mgc_start_sync_mgc_bsync_vld_icwt <= '0';
        mgc_start_sync_mgc_bsync_vld_bcwt <= '0';
        mgc_done_sync_mgc_bsync_rdy_icwt <= '0';
        mgc_done_sync_mgc_bsync_rdy_bcwt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_icwt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_bcwt <= '0';
        Vga_triosy_mgc_io_sync_icwt <= '0';
        Vga_triosy_mgc_io_sync_bcwt <= '0';
        Comp_triosy_mgc_io_sync_icwt <= '0';
        Comp_triosy_mgc_io_sync_bcwt <= '0';
        Src_triosy_mgc_io_sync_icwt <= '0';
        Src_triosy_mgc_io_sync_bcwt <= '0';
        nblevels_triosy_mgc_io_sync_icwt <= '0';
        nblevels_triosy_mgc_io_sync_bcwt <= '0';
        core_wten <= '0';
      ELSE
        Src_rsc_singleport_icwt <= Src_rsc_singleport_icwt XOR Src_rsc_singleport_tiswt0
            XOR Src_rsc_singleport_biwt;
        Src_rsc_singleport_bcwt_drv <= Src_rsc_singleport_bcwt_drv XOR Src_rsc_singleport_biwt
            XOR (Src_rsc_singleport_oswt AND core_wen_drv);
        Comp_rsc_singleport_icwt <= Comp_rsc_singleport_icwt XOR Comp_rsc_singleport_tiswt0
            XOR Comp_rsc_singleport_biwt;
        Comp_rsc_singleport_bcwt_drv <= Comp_rsc_singleport_bcwt_drv XOR Comp_rsc_singleport_biwt
            XOR (Comp_rsc_singleport_oswt AND core_wen_drv);
        Vga_rsc_singleport_icwt <= Vga_rsc_singleport_icwt XOR Vga_rsc_singleport_tiswt0
            XOR Vga_rsc_singleport_biwt;
        Vga_rsc_singleport_bcwt <= Vga_rsc_singleport_bcwt XOR Vga_rsc_singleport_biwt
            XOR (Vga_rsc_singleport_oswt AND core_wen_drv);
        mgc_start_sync_mgc_bsync_vld_icwt <= mgc_start_sync_mgc_bsync_vld_icwt XOR
            mgc_start_sync_mgc_bsync_vld_pdswt0 XOR mgc_start_sync_mgc_bsync_vld_biwt;
        mgc_start_sync_mgc_bsync_vld_bcwt <= mgc_start_sync_mgc_bsync_vld_bcwt XOR
            mgc_start_sync_mgc_bsync_vld_biwt XOR (mgc_start_sync_mgc_bsync_vld_oswt
            AND core_wen_drv);
        mgc_done_sync_mgc_bsync_rdy_icwt <= mgc_done_sync_mgc_bsync_rdy_icwt XOR
            mgc_done_sync_mgc_bsync_rdy_pdswt0 XOR mgc_done_sync_mgc_bsync_rdy_ogwt;
        mgc_done_sync_mgc_bsync_rdy_bcwt <= mgc_done_sync_mgc_bsync_rdy_bcwt XOR
            mgc_done_sync_mgc_bsync_rdy_ogwt XOR (mgc_done_sync_mgc_bsync_rdy_oswt
            AND core_wen_drv);
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_icwt <= Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_icwt
            XOR Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_pdswt0
            XOR Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ogwt;
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_bcwt <= Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_bcwt
            XOR Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ogwt
            XOR (Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt
            AND core_wen_drv);
        Vga_triosy_mgc_io_sync_icwt <= Vga_triosy_mgc_io_sync_icwt XOR Vga_triosy_mgc_io_sync_pdswt0
            XOR Vga_triosy_mgc_io_sync_ogwt;
        Vga_triosy_mgc_io_sync_bcwt <= Vga_triosy_mgc_io_sync_bcwt XOR Vga_triosy_mgc_io_sync_ogwt
            XOR (Vga_triosy_mgc_io_sync_oswt AND core_wen_drv);
        Comp_triosy_mgc_io_sync_icwt <= Comp_triosy_mgc_io_sync_icwt XOR Comp_triosy_mgc_io_sync_pdswt0
            XOR Comp_triosy_mgc_io_sync_ogwt;
        Comp_triosy_mgc_io_sync_bcwt <= Comp_triosy_mgc_io_sync_bcwt XOR Comp_triosy_mgc_io_sync_ogwt
            XOR (Comp_triosy_mgc_io_sync_oswt AND core_wen_drv);
        Src_triosy_mgc_io_sync_icwt <= Src_triosy_mgc_io_sync_icwt XOR Src_triosy_mgc_io_sync_pdswt0
            XOR Src_triosy_mgc_io_sync_ogwt;
        Src_triosy_mgc_io_sync_bcwt <= Src_triosy_mgc_io_sync_bcwt XOR Src_triosy_mgc_io_sync_ogwt
            XOR (Src_triosy_mgc_io_sync_oswt AND core_wen_drv);
        nblevels_triosy_mgc_io_sync_icwt <= nblevels_triosy_mgc_io_sync_icwt XOR
            nblevels_triosy_mgc_io_sync_pdswt0 XOR nblevels_triosy_mgc_io_sync_ogwt;
        nblevels_triosy_mgc_io_sync_bcwt <= nblevels_triosy_mgc_io_sync_bcwt XOR
            nblevels_triosy_mgc_io_sync_ogwt XOR (nblevels_triosy_mgc_io_sync_oswt
            AND core_wen_drv);
        core_wten <= NOT core_wen_drv;
      END IF;
    END IF;
  END PROCESS;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    Main_Only_Comp_Decomp_Main_Fonction_core
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.funcs.ALL;
USE mgc_hls.mgc_ioport_comps.ALL;
USE mgc_hls.singleport_ram_be_pkg.ALL;
USE work.Main_Only_Comp_Decomp_Main_Fonction_mux_pkg.ALL;


ENTITY Main_Only_Comp_Decomp_Main_Fonction_core IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    Src_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    Comp_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    core_wen : OUT STD_LOGIC;
    Src_rsc_singleport_addr_core : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
    Src_rsc_singleport_re_core_sct : OUT STD_LOGIC;
    Comp_rsc_singleport_data_in_core : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    Comp_rsc_singleport_addr_core : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
    Comp_rsc_singleport_re_core_sct : OUT STD_LOGIC;
    Comp_rsc_singleport_we_core_sct : OUT STD_LOGIC;
    Vga_rsc_singleport_data_in_core : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    Vga_rsc_singleport_addr_core : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
    Vga_rsc_singleport_we_core_sct : OUT STD_LOGIC;
    Main_Only_Comp_Decomp_Main_Fonction_return_rsc_mgc_out_stdreg_d : OUT STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in
        : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr :
        OUT STD_LOGIC_VECTOR (8 DOWNTO 0);
    cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re : OUT
        STD_LOGIC;
    cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we : OUT
        STD_LOGIC;
    cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out
        : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in :
        OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr : OUT
        STD_LOGIC_VECTOR (8 DOWNTO 0);
    main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re : OUT STD_LOGIC;
    main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we : OUT STD_LOGIC;
    main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out :
        IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    mgc_start_sync_mgc_bsync_vld_vd : IN STD_LOGIC;
    mgc_done_sync_mgc_bsync_rdy_rd_core_sct : OUT STD_LOGIC;
    Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_sct : OUT
        STD_LOGIC;
    Vga_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    Comp_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    Src_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    nblevels_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    div_mgc_div_a : OUT STD_LOGIC_VECTOR (66 DOWNTO 0);
    div_mgc_div_b : OUT STD_LOGIC_VECTOR (32 DOWNTO 0);
    div_mgc_div_z : IN STD_LOGIC_VECTOR (66 DOWNTO 0);
    div_mgc_div_1_a : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    div_mgc_div_1_b : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    div_mgc_div_1_z : IN STD_LOGIC_VECTOR (63 DOWNTO 0)
  );
END Main_Only_Comp_Decomp_Main_Fonction_core;

ARCHITECTURE v1 OF Main_Only_Comp_Decomp_Main_Fonction_core IS
  -- Default Constants

  -- Output Reader Declarations
  SIGNAL core_wen_drv : STD_LOGIC;

  -- Interconnect Declarations
  SIGNAL Src_rsc_singleport_oswt : STD_LOGIC;
  SIGNAL Src_rsc_singleport_iswt0 : STD_LOGIC;
  SIGNAL Src_rsc_singleport_bcwt : STD_LOGIC;
  SIGNAL Src_rsc_singleport_re_core_psct : STD_LOGIC;
  SIGNAL Src_rsc_singleport_data_out_mxwt : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Src_rsc_singleport_data_out_bfwt : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Comp_rsc_singleport_oswt : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_iswt0 : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_bcwt : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_re_core_psct : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_we_core_psct : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_data_out_mxwt : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Comp_rsc_singleport_data_out_bfwt : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Vga_rsc_singleport_oswt : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_iswt0 : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_we_core_psct : STD_LOGIC;
  SIGNAL mgc_start_sync_mgc_bsync_vld_oswt : STD_LOGIC;
  SIGNAL mgc_start_sync_mgc_bsync_vld_iswt0 : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_rd_core_psct : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_oswt : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_iswt0 : STD_LOGIC;
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
      : STD_LOGIC;
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt : STD_LOGIC;
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_ld_core_psct : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_oswt : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_iswt0 : STD_LOGIC;
  SIGNAL Comp_triosy_mgc_io_sync_ld_core_psct : STD_LOGIC;
  SIGNAL Comp_triosy_mgc_io_sync_oswt : STD_LOGIC;
  SIGNAL Comp_triosy_mgc_io_sync_iswt0 : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_ld_core_psct : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_oswt : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_iswt0 : STD_LOGIC;
  SIGNAL nblevels_triosy_mgc_io_sync_ld_core_psct : STD_LOGIC;
  SIGNAL nblevels_triosy_mgc_io_sync_oswt : STD_LOGIC;
  SIGNAL nblevels_triosy_mgc_io_sync_iswt0 : STD_LOGIC;
  SIGNAL Src_rsc_singleport_addr_core_reg : STD_LOGIC_VECTOR (16 DOWNTO 0);
  SIGNAL Src_rsc_singleport_re_core_sct_reg : STD_LOGIC;
  SIGNAL Src_rsc_singleport_iswt0_pff : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_data_in_core_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Comp_rsc_singleport_addr_core_reg : STD_LOGIC_VECTOR (16 DOWNTO 0);
  SIGNAL Comp_rsc_singleport_re_core_sct_reg : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_iswt0_pff : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_we_core_sct_reg : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_data_in_core_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Vga_rsc_singleport_addr_core_reg : STD_LOGIC_VECTOR (16 DOWNTO 0);
  SIGNAL Vga_rsc_singleport_we_core_sct_reg : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_iswt0_pff : STD_LOGIC;
  SIGNAL cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
      : STD_LOGIC_VECTOR (8 DOWNTO 0);
  SIGNAL cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
      : STD_LOGIC;
  SIGNAL cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
      : STD_LOGIC;
  SIGNAL main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
      : STD_LOGIC_VECTOR (8 DOWNTO 0);
  SIGNAL main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
      : STD_LOGIC;
  SIGNAL main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
      : STD_LOGIC;

  COMPONENT Main_Only_Comp_Decomp_Main_Fonction_core_wait_ctrl
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      core_wen : OUT STD_LOGIC;
      Src_rsc_singleport_re_core_sct : OUT STD_LOGIC;
      Comp_rsc_singleport_re_core_sct : OUT STD_LOGIC;
      Comp_rsc_singleport_we_core_sct : OUT STD_LOGIC;
      Vga_rsc_singleport_we_core_sct : OUT STD_LOGIC;
      mgc_start_sync_mgc_bsync_vld_vd : IN STD_LOGIC;
      mgc_done_sync_mgc_bsync_rdy_rd_core_sct : OUT STD_LOGIC;
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_sct :
          OUT STD_LOGIC;
      Vga_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      Comp_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      Src_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      nblevels_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      Src_rsc_singleport_oswt : IN STD_LOGIC;
      Src_rsc_singleport_iswt0 : IN STD_LOGIC;
      Src_rsc_singleport_bcwt : OUT STD_LOGIC;
      Src_rsc_singleport_re_core_psct : IN STD_LOGIC;
      Comp_rsc_singleport_oswt : IN STD_LOGIC;
      Comp_rsc_singleport_iswt0 : IN STD_LOGIC;
      Comp_rsc_singleport_bcwt : OUT STD_LOGIC;
      Comp_rsc_singleport_re_core_psct : IN STD_LOGIC;
      Comp_rsc_singleport_we_core_psct : IN STD_LOGIC;
      Vga_rsc_singleport_oswt : IN STD_LOGIC;
      Vga_rsc_singleport_iswt0 : IN STD_LOGIC;
      Vga_rsc_singleport_we_core_psct : IN STD_LOGIC;
      mgc_start_sync_mgc_bsync_vld_oswt : IN STD_LOGIC;
      mgc_start_sync_mgc_bsync_vld_iswt0 : IN STD_LOGIC;
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct : IN STD_LOGIC;
      mgc_done_sync_mgc_bsync_rdy_oswt : IN STD_LOGIC;
      mgc_done_sync_mgc_bsync_rdy_iswt0 : IN STD_LOGIC;
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
          : IN STD_LOGIC;
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
      Vga_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
      Vga_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
      Vga_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
      Comp_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
      Comp_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
      Comp_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
      Src_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
      Src_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
      Src_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
      nblevels_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
      nblevels_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
      nblevels_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
      Src_rsc_singleport_iswt0_pff : IN STD_LOGIC;
      Comp_rsc_singleport_iswt0_pff : IN STD_LOGIC;
      Vga_rsc_singleport_iswt0_pff : IN STD_LOGIC
    );
  END COMPONENT;
BEGIN
  -- Default Constant Signal Assignments

  -- Output Reader Assignments
  core_wen <= core_wen_drv;

  Main_Only_Comp_Decomp_Main_Fonction_core_wait_ctrl_inst : Main_Only_Comp_Decomp_Main_Fonction_core_wait_ctrl
    PORT MAP(
      clk => clk,
      rst => rst,
      core_wen => core_wen_drv,
      Src_rsc_singleport_re_core_sct => Src_rsc_singleport_re_core_sct_reg,
      Comp_rsc_singleport_re_core_sct => Comp_rsc_singleport_re_core_sct_reg,
      Comp_rsc_singleport_we_core_sct => Comp_rsc_singleport_we_core_sct_reg,
      Vga_rsc_singleport_we_core_sct => Vga_rsc_singleport_we_core_sct_reg,
      mgc_start_sync_mgc_bsync_vld_vd => mgc_start_sync_mgc_bsync_vld_vd,
      mgc_done_sync_mgc_bsync_rdy_rd_core_sct => mgc_done_sync_mgc_bsync_rdy_rd_core_sct,
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_sct =>
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_sct,
      Vga_triosy_mgc_io_sync_ld_core_sct => Vga_triosy_mgc_io_sync_ld_core_sct,
      Comp_triosy_mgc_io_sync_ld_core_sct => Comp_triosy_mgc_io_sync_ld_core_sct,
      Src_triosy_mgc_io_sync_ld_core_sct => Src_triosy_mgc_io_sync_ld_core_sct,
      nblevels_triosy_mgc_io_sync_ld_core_sct => nblevels_triosy_mgc_io_sync_ld_core_sct,
      Src_rsc_singleport_oswt => Src_rsc_singleport_oswt,
      Src_rsc_singleport_iswt0 => Src_rsc_singleport_iswt0,
      Src_rsc_singleport_bcwt => Src_rsc_singleport_bcwt,
      Src_rsc_singleport_re_core_psct => Src_rsc_singleport_re_core_psct,
      Comp_rsc_singleport_oswt => Comp_rsc_singleport_oswt,
      Comp_rsc_singleport_iswt0 => Comp_rsc_singleport_iswt0,
      Comp_rsc_singleport_bcwt => Comp_rsc_singleport_bcwt,
      Comp_rsc_singleport_re_core_psct => Comp_rsc_singleport_re_core_psct,
      Comp_rsc_singleport_we_core_psct => Comp_rsc_singleport_we_core_psct,
      Vga_rsc_singleport_oswt => Vga_rsc_singleport_oswt,
      Vga_rsc_singleport_iswt0 => Vga_rsc_singleport_iswt0,
      Vga_rsc_singleport_we_core_psct => Vga_rsc_singleport_we_core_psct,
      mgc_start_sync_mgc_bsync_vld_oswt => mgc_start_sync_mgc_bsync_vld_oswt,
      mgc_start_sync_mgc_bsync_vld_iswt0 => mgc_start_sync_mgc_bsync_vld_iswt0,
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct => mgc_done_sync_mgc_bsync_rdy_rd_core_psct,
      mgc_done_sync_mgc_bsync_rdy_oswt => mgc_done_sync_mgc_bsync_rdy_oswt,
      mgc_done_sync_mgc_bsync_rdy_iswt0 => mgc_done_sync_mgc_bsync_rdy_iswt0,
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
          => Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct,
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt => Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt,
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 => Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0,
      Vga_triosy_mgc_io_sync_ld_core_psct => Vga_triosy_mgc_io_sync_ld_core_psct,
      Vga_triosy_mgc_io_sync_oswt => Vga_triosy_mgc_io_sync_oswt,
      Vga_triosy_mgc_io_sync_iswt0 => Vga_triosy_mgc_io_sync_iswt0,
      Comp_triosy_mgc_io_sync_ld_core_psct => Comp_triosy_mgc_io_sync_ld_core_psct,
      Comp_triosy_mgc_io_sync_oswt => Comp_triosy_mgc_io_sync_oswt,
      Comp_triosy_mgc_io_sync_iswt0 => Comp_triosy_mgc_io_sync_iswt0,
      Src_triosy_mgc_io_sync_ld_core_psct => Src_triosy_mgc_io_sync_ld_core_psct,
      Src_triosy_mgc_io_sync_oswt => Src_triosy_mgc_io_sync_oswt,
      Src_triosy_mgc_io_sync_iswt0 => Src_triosy_mgc_io_sync_iswt0,
      nblevels_triosy_mgc_io_sync_ld_core_psct => nblevels_triosy_mgc_io_sync_ld_core_psct,
      nblevels_triosy_mgc_io_sync_oswt => nblevels_triosy_mgc_io_sync_oswt,
      nblevels_triosy_mgc_io_sync_iswt0 => nblevels_triosy_mgc_io_sync_iswt0,
      Src_rsc_singleport_iswt0_pff => Src_rsc_singleport_iswt0_pff,
      Comp_rsc_singleport_iswt0_pff => Comp_rsc_singleport_iswt0_pff,
      Vga_rsc_singleport_iswt0_pff => Vga_rsc_singleport_iswt0_pff
    );
  core : PROCESS
    -- Interconnect Declarations
    VARIABLE ModelA_getChar_for_if_p_low_lpi_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE ModelA_getChar_for_if_p_high_lpi_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE ModelA_getChar_for_if_p_count_lpi_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva
        : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_cmodel_m_frozen_sva : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_sva : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_sva : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_index_range_sva : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_byte_to_encode_1_sva : STD_LOGIC_VECTOR
        (16 DOWNTO 0);
    VARIABLE comp_compress_pending_bits_1_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE comp_compress_high_1_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2 : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2 : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE comp_compress_pending_bits_1_lpi_2 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE comp_getByte_slc_mdf_sva : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_comp_byte_to_encode_1_sva_1 : STD_LOGIC_VECTOR
        (16 DOWNTO 0);
    VARIABLE comp_getByte_Compressor_getByte_return_1_sva_1 : STD_LOGIC_VECTOR (7
        DOWNTO 0);
    VARIABLE comp_getByte_Compressor_getByte_return_1_lpi_1_dfm : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE comp_compress_for_and_svs : STD_LOGIC;
    VARIABLE comp_compress_for_c_1_lpi_1_dfm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE comp_compress_for_c_sg1_2_lpi_1_dfm : STD_LOGIC;
    VARIABLE ModelA_getProbability_p_low_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE ModelA_getProbability_p_high_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE ModelA_getProbability_p_count_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE exit_ModelA_update_for_sva : STD_LOGIC;
    VARIABLE ModelA_update_for_i_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_cmodel_m_frozen_sva_1 : STD_LOGIC;
    VARIABLE comp_compress_for_range_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE comp_compress_high_1_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE comp_compress_low_1_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE comp_compress_for_for_slc_svs : STD_LOGIC;
    VARIABLE comp_m_output_putByte_slc_svs : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_1 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE unequal_tmp : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2_dfm_1 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2_dfm : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE comp_put_bit_plus_pending_for_i_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE exit_comp_put_bit_plus_pending_for_sva : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_4 : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_4 : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_4 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_sva_2 : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE comp_m_output_putByte_1_slc_svs : STD_LOGIC;
    VARIABLE unequal_tmp_1 : STD_LOGIC;
    VARIABLE comp_put_bit_plus_pending_for_i_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE comp_compress_for_for_else_slc_svs : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_sva_4 : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE comp_m_output_putByte_2_slc_svs : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_3 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE unequal_tmp_2 : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2_dfm_3 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2_dfm_1 :
        STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm_1 : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE comp_put_bit_plus_pending_1_for_i_sva : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE exit_comp_put_bit_plus_pending_1_for_sva : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_5 : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_5 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_5 : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE comp_m_output_putByte_3_slc_svs : STD_LOGIC;
    VARIABLE unequal_tmp_3 : STD_LOGIC;
    VARIABLE comp_put_bit_plus_pending_1_for_i_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE comp_compress_for_for_else_else_land_sva_1 : STD_LOGIC;
    VARIABLE comp_compress_pending_bits_1_lpi_2_dfm : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE comp_compress_pending_bits_1_lpi_2_dfm_1 : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE comp_compress_pending_bits_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE comp_m_output_putByte_4_slc_svs : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_5 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE unequal_tmp_4 : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_dfm_1 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_dfm : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_m_Mask_2_lpi_dfm : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE comp_put_bit_plus_pending_2_for_i_sva : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE exit_comp_put_bit_plus_pending_2_for_sva : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_6 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_sva_8 : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE comp_m_output_putByte_5_slc_svs : STD_LOGIC;
    VARIABLE unequal_tmp_5 : STD_LOGIC;
    VARIABLE comp_put_bit_plus_pending_2_for_i_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_sva : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE comp_m_output_putByte_6_slc_svs : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_7 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE unequal_tmp_6 : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_lpi_dfm : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_dfm_3 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE comp_put_bit_plus_pending_3_for_i_sva : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE exit_comp_put_bit_plus_pending_3_for_sva : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_7 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE comp_m_output_putByte_7_slc_svs : STD_LOGIC;
    VARIABLE unequal_tmp_7 : STD_LOGIC;
    VARIABLE comp_put_bit_plus_pending_3_for_i_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva :
        STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE main_decomp_Mn_Fonction_cmodel_m_frozen_sva : STD_LOGIC;
    VARIABLE main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE main_decomp_Mn_Fonction_dec_m_input_input_byte_1_sva : STD_LOGIC_VECTOR
        (16 DOWNTO 0);
    VARIABLE main_decomp_Mn_Fonction_dec_m_output_index_range_1_sva : STD_LOGIC_VECTOR
        (16 DOWNTO 0);
    VARIABLE dec_decompress_high_1_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE dec_decompress_value_1_sg7_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg6_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg8_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg5_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg9_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg4_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg10_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg3_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg11_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg2_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg12_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg1_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg13_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_3_sva : STD_LOGIC;
    VARIABLE exit_dec_decompress_for_sva : STD_LOGIC;
    VARIABLE main_decomp_Mn_Fonction_dec_m_input_input_byte_1_sva_1 : STD_LOGIC_VECTOR
        (16 DOWNTO 0);
    VARIABLE main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_1 : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE unequal_tmp_8 : STD_LOGIC;
    VARIABLE main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva_dfm : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_dfm : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE dec_decompress_for_i_1_sva_1 : STD_LOGIC_VECTOR (4 DOWNTO 0);
    VARIABLE main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva_dfm_1 : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_dfm_1 : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE main_decomp_Mn_Fonction_dec_m_input_input_byte_1_sva_dfm_1 : STD_LOGIC_VECTOR
        (16 DOWNTO 0);
    VARIABLE dec_decompress_value_1_sg13_sva_dfm : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg12_sva_dfm : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg11_sva_dfm : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg10_sva_dfm : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg9_sva_dfm : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg8_sva_dfm : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg7_sva_dfm : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg6_sva_dfm : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg5_sva_dfm : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg4_sva_dfm : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg3_sva_dfm : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg2_sva_dfm : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg1_sva_dfm : STD_LOGIC;
    VARIABLE dec_decompress_value_3_sva_dfm : STD_LOGIC;
    VARIABLE exit_dec_decompress_for_sva_dfm : STD_LOGIC;
    VARIABLE main_decomp_Mn_Fonction_dec_m_input_input_byte_1_lpi_3 : STD_LOGIC_VECTOR
        (16 DOWNTO 0);
    VARIABLE main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_lpi_3 : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3 : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE dec_decompress_value_1_sg13_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg12_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg11_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg10_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg9_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg8_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg7_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg6_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg5_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg4_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg3_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg2_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg1_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_3_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_for_1_range_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE dec_decompress_for_1_scaled_value_sva : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE ModelA_getChar_for_i_1_sva : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE ModelA_getChar_for_acc_2_psp_sva : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE ModelA_getChar_for_slc_2_cse_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE ModelA_getChar_for_if_p_low_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE ModelA_getChar_for_if_p_count_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE exit_ModelA_update_1_for_sva : STD_LOGIC;
    VARIABLE ModelA_update_1_for_i_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE main_decomp_Mn_Fonction_cmodel_m_frozen_sva_1 : STD_LOGIC;
    VARIABLE ModelA_getChar_for_not_sxt : STD_LOGIC;
    VARIABLE ModelA_getChar_for_if_p_low_lpi_1_dfm : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE ModelA_getChar_for_if_p_high_lpi_1_dfm : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE ModelA_getChar_for_if_p_count_lpi_1_dfm : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE ModelA_getChar_for_i_1_lpi_1_dfm : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE dec_m_output_putByte_slc_svs : STD_LOGIC;
    VARIABLE main_decomp_Mn_Fonction_dec_m_output_index_range_1_sva_1 : STD_LOGIC_VECTOR
        (16 DOWNTO 0);
    VARIABLE dec_decompress_high_1_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE dec_decompress_low_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE dec_decompress_for_1_for_slc_svs : STD_LOGIC;
    VARIABLE dec_decompress_for_1_for_else_slc_svs : STD_LOGIC;
    VARIABLE dec_decompress_for_1_for_else_else_land_sva_1 : STD_LOGIC;
    VARIABLE dec_decompress_for_1_for_else_else_land_lpi_2_dfm : STD_LOGIC;
    VARIABLE main_decomp_Mn_Fonction_dec_m_input_input_byte_1_sva_2 : STD_LOGIC_VECTOR
        (16 DOWNTO 0);
    VARIABLE main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_2 : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE unequal_tmp_9 : STD_LOGIC;
    VARIABLE main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3_dfm : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_lpi_3_dfm : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE ModelA_update_for_i_acc_psp : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE dec_decompress_for_1_scaled_value_acc_mut : STD_LOGIC_VECTOR (66 DOWNTO
        0);
    VARIABLE comp_compress_for_mul_mut : STD_LOGIC_VECTOR (63 DOWNTO 0);
    VARIABLE dec_decompress_for_1_mul_1_mut : STD_LOGIC_VECTOR (63 DOWNTO 0);
    VARIABLE cmodel_reset_for_acc_itm : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE slc_ModelA_update_for_i_itm : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE comp_compress_for_for_else_else_mux_3_itm : STD_LOGIC_VECTOR (13 DOWNTO
        0);
    VARIABLE comp_compress_for_for_else_else_mux_4_itm : STD_LOGIC_VECTOR (13 DOWNTO
        0);
    VARIABLE comp_compress_for_for_and_2_itm : STD_LOGIC;
    VARIABLE comp_compress_for_acc_3_itm : STD_LOGIC_VECTOR (15 DOWNTO 0);
    VARIABLE ModelA_getProbability_mux_itm : STD_LOGIC;
    VARIABLE comp_getByte_mux_2_itm : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE cmodel_reset_2_for_acc_itm : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE slc_ModelA_update_1_for_i_itm : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE ModelA_getChar_for_slc_1_itm : STD_LOGIC;
    VARIABLE ModelA_getChar_for_slc_itm : STD_LOGIC;
    VARIABLE dec_m_input_get_bit_1_asn_8_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE dec_decompress_for_1_acc_3_itm : STD_LOGIC_VECTOR (15 DOWNTO 0);
    VARIABLE comp_compress_low_1_sva_4 : STD_LOGIC_VECTOR (14 DOWNTO 0);
    VARIABLE ModelA_update_for_i_sva_sg1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
    VARIABLE ModelA_update_for_i_sva_2 : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_9 : STD_LOGIC_VECTOR
        (16 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_10 : STD_LOGIC_VECTOR
        (16 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_11 : STD_LOGIC_VECTOR
        (16 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_m_Mask_lpi_dfm_sg1 : STD_LOGIC_VECTOR
        (6 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_12 : STD_LOGIC_VECTOR
        (16 DOWNTO 0);
    VARIABLE dec_decompress_low_sva_5 : STD_LOGIC_VECTOR (14 DOWNTO 0);
    VARIABLE dec_decompress_value_1_sg14_sva_sg17 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg16 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg15 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg14 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg13 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg12 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg11 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg10 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg9 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg8 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg7 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg6 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg5 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg4 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg2 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg1 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_5 : STD_LOGIC;
    VARIABLE dec_decompress_for_i_1_sva_2 : STD_LOGIC_VECTOR (3 DOWNTO 0);
    VARIABLE dec_decompress_value_1_sg14_sva_dfm_sg17 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_dfm_sg16 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_dfm_sg15 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_dfm_sg14 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_dfm_sg13 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_dfm_sg12 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_dfm_sg11 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_dfm_sg10 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_dfm_sg9 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_dfm_sg8 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_dfm_sg7 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_dfm_sg6 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_dfm_sg5 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_dfm_sg4 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_dfm_sg3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_dfm_sg2 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_dfm_sg1 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_dfm_1 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg17 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg16 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg15 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg14 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg13 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg12 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg11 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg10 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg9 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg8 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg7 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg6 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg5 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg4 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg2 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg1 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_5 : STD_LOGIC;
    VARIABLE ModelA_update_1_for_i_sva_sg1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
    VARIABLE ModelA_update_1_for_i_sva_2 : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE dec_decompress_value_1_sg14_sva_2_sg1 : STD_LOGIC_VECTOR (15 DOWNTO
        0);
    VARIABLE dec_decompress_low_sva_2_sg1 : STD_LOGIC_VECTOR (15 DOWNTO 0);
    VARIABLE dec_decompress_high_1_sva_2_sg1 : STD_LOGIC_VECTOR (15 DOWNTO 0);
    VARIABLE dec_decompress_high_1_sva_1_dfm_sg1 : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE dec_decompress_value_1_sg14_lpi_3_dfm_3 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE comp_compress_for_for_else_else_mux_1_itm_1 : STD_LOGIC;
    VARIABLE comp_compress_for_for_else_else_mux_2_itm_1 : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg16 : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg15 : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg14 : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg13 : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg12 : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg11 : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg10 : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg9 : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg8 : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg7 : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg6 : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg5 : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg4 : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg3 : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg2 : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg1 : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_1 : STD_LOGIC;
    VARIABLE cmodel_reset_2_for_mux_19_itm_1 : STD_LOGIC_VECTOR (3 DOWNTO 0);
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg16
        : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg15
        : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg14
        : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg13
        : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg12
        : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg11
        : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg10
        : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg9 :
        STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg8 :
        STD_LOGIC;
    VARIABLE dec_decompress_for_1_scaled_value_acc_4_sdt : STD_LOGIC_VECTOR (32 DOWNTO
        0);
    VARIABLE comp_compress_for_for_nor_cse : STD_LOGIC;
    VARIABLE dec_decompress_for_1_for_nor_cse : STD_LOGIC;
    VARIABLE dec_decompress_for_1_for_and_1_cse : STD_LOGIC;
    VARIABLE comp_compress_for_mul_1_psp : STD_LOGIC_VECTOR (63 DOWNTO 0);
    VARIABLE dec_decompress_for_1_mul_psp : STD_LOGIC_VECTOR (63 DOWNTO 0);
    VARIABLE cmodel_reset_for_nor_itm_tcond : STD_LOGIC;
    VARIABLE exit_comp_compress_for : STD_LOGIC;
    VARIABLE comp_compress_for_for_else_else_aif_aif_nand_tcond : STD_LOGIC;
    VARIABLE cmodel_reset_2_for_and_tcond : STD_LOGIC;
    VARIABLE dec_m_output_putByte_slc_svs_tcond : STD_LOGIC;
    VARIABLE exit_dec_decompress_for_1 : STD_LOGIC;
    VARIABLE main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3_tcond : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE exit_dec_decompress_for_1_for_1 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE Src_rsc_singleport_re_core_psct_var : STD_LOGIC;
    VARIABLE Src_rsc_singleport_iswt0_pff_var : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_data_in_core_reg_var : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_addr_core_reg_var : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_re_core_psct_var : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_iswt0_pff_var : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_we_core_psct_var : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_data_in_core_reg_var : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_addr_core_reg_var : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE Vga_rsc_singleport_we_core_psct_var : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_iswt0_pff_var : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var
        : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var
        : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var
        : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var
        : STD_LOGIC;
    VARIABLE main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var
        : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var
        : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var
        : STD_LOGIC;
    VARIABLE main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var
        : STD_LOGIC;
    VARIABLE last_clk : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_1 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_re_core_psct_var_1 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_iswt0_pff_var_1 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_data_in_core_reg_var_1 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_addr_core_reg_var_1 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_re_core_psct_var_1 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_iswt0_pff_var_1 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_we_core_psct_var_1 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_data_in_core_reg_var_1 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_addr_core_reg_var_1 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_we_core_psct_var_1 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_iswt0_pff_var_1 : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_1
        : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_1
        : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var_1
        : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var_1
        : STD_LOGIC;
    VARIABLE main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_1
        : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_1
        : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var_1
        : STD_LOGIC;
    VARIABLE main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var_1
        : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_2 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_re_core_psct_var_2 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_iswt0_pff_var_2 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_data_in_core_reg_var_2 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_addr_core_reg_var_2 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_re_core_psct_var_2 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_iswt0_pff_var_2 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_we_core_psct_var_2 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_data_in_core_reg_var_2 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_addr_core_reg_var_2 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_we_core_psct_var_2 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_iswt0_pff_var_2 : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_2
        : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_2
        : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var_2
        : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var_2
        : STD_LOGIC;
    VARIABLE main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_2
        : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_2
        : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var_2
        : STD_LOGIC;
    VARIABLE main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var_2
        : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_3 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_re_core_psct_var_3 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_iswt0_pff_var_3 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_data_in_core_reg_var_3 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_addr_core_reg_var_3 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_re_core_psct_var_3 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_iswt0_pff_var_3 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_we_core_psct_var_3 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_data_in_core_reg_var_3 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_addr_core_reg_var_3 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_we_core_psct_var_3 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_iswt0_pff_var_3 : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_3
        : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_3
        : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var_3
        : STD_LOGIC;
    VARIABLE cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var_3
        : STD_LOGIC;
    VARIABLE main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_3
        : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_3
        : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var_3
        : STD_LOGIC;
    VARIABLE main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var_3
        : STD_LOGIC;
    VARIABLE last_clk_1 : STD_LOGIC;
    VARIABLE last_clk_2 : STD_LOGIC;
    VARIABLE last_clk_3 : STD_LOGIC;

    VARIABLE select_0 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_1 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_2 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_3 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_4 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_5 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_6 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_7 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE comp_compress_for_for_mux_7_nl : STD_LOGIC_VECTOR (14 DOWNTO 0);
    VARIABLE comp_compress_for_for_mux_8_nl : STD_LOGIC_VECTOR (14 DOWNTO 0);
    VARIABLE select_0_8 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_9 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_10 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_11 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_12 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_13 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE dec_decompress_for_1_for_mux1h_nl : STD_LOGIC_VECTOR (15 DOWNTO 0);
    VARIABLE dec_decompress_for_1_for_mux1h_19_nl : STD_LOGIC_VECTOR (14 DOWNTO 0);
    VARIABLE dec_decompress_for_1_for_else_else_mux_nl : STD_LOGIC ;
    VARIABLE dec_decompress_for_1_for_else_else_mux_3_nl : STD_LOGIC_VECTOR (13 DOWNTO
        0);
    VARIABLE dec_decompress_for_1_for_mux1h_1_nl : STD_LOGIC_VECTOR (15 DOWNTO 0);
    VARIABLE dec_decompress_for_1_for_mux1h_20_nl : STD_LOGIC_VECTOR (14 DOWNTO 0);
    VARIABLE dec_decompress_for_1_for_else_else_mux_4_nl : STD_LOGIC_VECTOR (13 DOWNTO
        0);
    VARIABLE ModelA_getChar_for_if_mux_nl : STD_LOGIC ;
  BEGIN
    main : LOOP
      -- C-Step 0 of Loop 'main'
      ModelA_getChar_for_if_p_count_lpi_1 := ModelA_getChar_for_if_p_count_lpi_1_dfm;
      ModelA_getChar_for_if_p_high_lpi_1 := ModelA_getChar_for_if_p_high_lpi_1_dfm;
      ModelA_getChar_for_if_p_low_lpi_1 := ModelA_getChar_for_if_p_low_lpi_1_dfm;
      Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Src_rsc_singleport_iswt0_pff <= '0';
      Src_rsc_singleport_re_core_psct <= '0';
      Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Comp_rsc_singleport_iswt0_pff <= '0';
      Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Comp_rsc_singleport_re_core_psct <= '0';
      Comp_rsc_singleport_we_core_psct <= '0';
      Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Vga_rsc_singleport_iswt0_pff <= '0';
      Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Vga_rsc_singleport_we_core_psct <= '0';
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
          <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
          <= STD_LOGIC_VECTOR'("000000000");
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
          <= '1';
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
          <= '1';
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
          <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
          <= STD_LOGIC_VECTOR'("000000000");
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg <=
          '1';
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg <=
          '1';
      WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR ( rst
          = '1' ) ) ;
      EXIT main WHEN ( rst = '1' );
      -- C-Step 1 of Loop 'main'
      Src_rsc_singleport_oswt <= '0';
      Comp_rsc_singleport_oswt <= '0';
      Vga_rsc_singleport_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
      mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
      mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
          <= '0';
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
      Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
      Vga_triosy_mgc_io_sync_oswt <= '0';
      Vga_triosy_mgc_io_sync_iswt0 <= '0';
      Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
      Comp_triosy_mgc_io_sync_oswt <= '0';
      Comp_triosy_mgc_io_sync_iswt0 <= '0';
      Src_triosy_mgc_io_sync_ld_core_psct <= '0';
      Src_triosy_mgc_io_sync_oswt <= '0';
      Src_triosy_mgc_io_sync_iswt0 <= '0';
      nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
      nblevels_triosy_mgc_io_sync_oswt <= '0';
      nblevels_triosy_mgc_io_sync_iswt0 <= '0';
      div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
      div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      mgc_start_sync_mgc_bsync_vld_iswt0 <= '1';
      mgc_start_sync_mgc_bsync_vld_oswt <= '1';
      Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Src_rsc_singleport_iswt0_pff <= '0';
      Src_rsc_singleport_re_core_psct <= '0';
      Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Comp_rsc_singleport_iswt0_pff <= '0';
      Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Comp_rsc_singleport_re_core_psct <= '0';
      Comp_rsc_singleport_we_core_psct <= '0';
      Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Vga_rsc_singleport_iswt0_pff <= '0';
      Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Vga_rsc_singleport_we_core_psct <= '0';
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
          <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
          <= STD_LOGIC_VECTOR'("000000000");
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
          <= '1';
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
          <= '1';
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
          <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
          <= STD_LOGIC_VECTOR'("000000000");
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg <=
          '1';
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg <=
          '1';
      WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR ( rst
          = '1' ) ) ;
      EXIT main WHEN ( rst = '1' );
      -- C-Step 2 of Loop 'main'
      Src_rsc_singleport_oswt <= '0';
      Comp_rsc_singleport_oswt <= '0';
      Vga_rsc_singleport_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
      mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
      mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
          <= '0';
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
      Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
      Vga_triosy_mgc_io_sync_oswt <= '0';
      Vga_triosy_mgc_io_sync_iswt0 <= '0';
      Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
      Comp_triosy_mgc_io_sync_oswt <= '0';
      Comp_triosy_mgc_io_sync_iswt0 <= '0';
      Src_triosy_mgc_io_sync_ld_core_psct <= '0';
      Src_triosy_mgc_io_sync_oswt <= '0';
      Src_triosy_mgc_io_sync_iswt0 <= '0';
      nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
      nblevels_triosy_mgc_io_sync_oswt <= '0';
      nblevels_triosy_mgc_io_sync_iswt0 <= '0';
      div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
      div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva := STD_LOGIC_VECTOR'("100000001");
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit : LOOP
        -- C-Step 0 of Loop 'cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit'
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva;
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000") & TO_STDLOGICVECTOR(cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(8))
            & TO_STDLOGICVECTOR((cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(7))
            AND (NOT (cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(8))))
            & TO_STDLOGICVECTOR((cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(6))
            AND (NOT (cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(8))))
            & TO_STDLOGICVECTOR((cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(5))
            AND (NOT (cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(8))))
            & TO_STDLOGICVECTOR((cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(4))
            AND (NOT (cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(8))))
            & TO_STDLOGICVECTOR((cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(3))
            AND (NOT (cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(8))))
            & TO_STDLOGICVECTOR((cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(2))
            AND (NOT (cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(8))))
            & TO_STDLOGICVECTOR((cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(1))
            AND (NOT (cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(8))))
            & TO_STDLOGICVECTOR(cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(0));
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 1 of Loop 'cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_reset_for_acc_itm := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva)
            + CONV_UNSIGNED(CONV_SIGNED('1', 1), 9), 9));
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        cmodel_reset_for_nor_itm_tcond := NOT((cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(8))
            OR (cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(7))
            OR (cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(6))
            OR (cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(5))
            OR (cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(4))
            OR (cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(3))
            OR (cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(2))
            OR (cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(1))
            OR (cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(0)));
        IF ( cmodel_reset_for_nor_itm_tcond = '1' ) THEN
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '0';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("100000001");
        END IF;
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 2 of Loop 'cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        EXIT cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit WHEN (
            cmodel_reset_for_nor_itm_tcond = '1' );
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva := cmodel_reset_for_acc_itm;
      END LOOP cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_vinit;

      cod_entropique_Mn_Fonction_cmodel_m_frozen_sva := '0';
      cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_sva := STD_LOGIC_VECTOR'("00000000");
      cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_sva := STD_LOGIC_VECTOR'("10000000");
      cod_entropique_Mn_Fonction_comp_m_output_index_range_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      cod_entropique_Mn_Fonction_comp_byte_to_encode_1_sva := STD_LOGIC_VECTOR'("00000000000000000");
      comp_compress_pending_bits_1_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      comp_compress_low_1_sva_4 := STD_LOGIC_VECTOR'("000000000000000");
      comp_compress_high_1_sva := STD_LOGIC_VECTOR'("00000000000000001111111111111111");
      comp_compress_for : LOOP
        -- C-Step 0 of Loop 'comp_compress_for'
        comp_compress_pending_bits_1_lpi_2 := comp_compress_pending_bits_1_sva;
        cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2 := cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_sva;
        cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2 := cod_entropique_Mn_Fonction_comp_m_output_index_range_sva;
        cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2 := cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_sva;
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        comp_getByte_slc_mdf_sva := readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(cod_entropique_Mn_Fonction_comp_byte_to_encode_1_sva(16
            DOWNTO 10)), 8) + SIGNED'("10110101"), 8)), 7);
        IF ( comp_getByte_slc_mdf_sva = '1' ) THEN
          Src_rsc_singleport_re_core_psct <= '1';
          Src_rsc_singleport_addr_core_reg <= cod_entropique_Mn_Fonction_comp_byte_to_encode_1_sva;
          Src_rsc_singleport_iswt0_pff <= '1';
        END IF;
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 1 of Loop 'comp_compress_for'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_comp_byte_to_encode_1_sva_1 := STD_LOGIC_VECTOR'("00000000000000000");
        IF ( comp_getByte_slc_mdf_sva = '1' ) THEN
          cod_entropique_Mn_Fonction_comp_byte_to_encode_1_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(cod_entropique_Mn_Fonction_comp_byte_to_encode_1_sva)
              + CONV_SIGNED(CONV_UNSIGNED('1', 1), 17), 17));
          Src_rsc_singleport_oswt <= '1';
        END IF;
        ModelA_getProbability_p_count_sva := cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out;
        comp_getByte_mux_2_itm := MUX_v_17_2_2(STD_LOGIC_VECTOR'("10010110000000000")
            & cod_entropique_Mn_Fonction_comp_byte_to_encode_1_sva_1, comp_getByte_slc_mdf_sva);
        Src_rsc_singleport_addr_core_reg_var := Src_rsc_singleport_addr_core_reg;
        Src_rsc_singleport_re_core_psct_var := Src_rsc_singleport_re_core_psct;
        Src_rsc_singleport_iswt0_pff_var := Src_rsc_singleport_iswt0_pff;
        Comp_rsc_singleport_data_in_core_reg_var := Comp_rsc_singleport_data_in_core_reg;
        Comp_rsc_singleport_addr_core_reg_var := Comp_rsc_singleport_addr_core_reg;
        Comp_rsc_singleport_re_core_psct_var := Comp_rsc_singleport_re_core_psct;
        Comp_rsc_singleport_iswt0_pff_var := Comp_rsc_singleport_iswt0_pff;
        Comp_rsc_singleport_we_core_psct_var := Comp_rsc_singleport_we_core_psct;
        Vga_rsc_singleport_data_in_core_reg_var := Vga_rsc_singleport_data_in_core_reg;
        Vga_rsc_singleport_addr_core_reg_var := Vga_rsc_singleport_addr_core_reg;
        Vga_rsc_singleport_we_core_psct_var := Vga_rsc_singleport_we_core_psct;
        Vga_rsc_singleport_iswt0_pff_var := Vga_rsc_singleport_iswt0_pff;
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var
            := cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var
            := cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg;
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var
            := cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg;
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var
            := cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg;
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var
            := main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var
            := main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg;
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var
            := main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg;
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var
            := main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg;
        unreg_outs_lp_5 : LOOP
          -- C-Step 0 of Loop 'unreg_outs_lp_5'
          Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_we_core_psct <= '0';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          comp_getByte_Compressor_getByte_return_1_sva_1 := STD_LOGIC_VECTOR'("00000000");
          IF ( comp_getByte_slc_mdf_sva = '1' ) THEN
            comp_getByte_Compressor_getByte_return_1_sva_1 := Src_rsc_singleport_data_out_mxwt;
          END IF;
          comp_getByte_Compressor_getByte_return_1_lpi_1_dfm := comp_getByte_Compressor_getByte_return_1_sva_1
              OR STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(NOT comp_getByte_slc_mdf_sva,
              1),8));
          comp_compress_for_and_svs := (NOT comp_getByte_slc_mdf_sva) AND (comp_getByte_Compressor_getByte_return_1_lpi_1_dfm(7))
              AND (comp_getByte_Compressor_getByte_return_1_lpi_1_dfm(6)) AND (comp_getByte_Compressor_getByte_return_1_lpi_1_dfm(5))
              AND (comp_getByte_Compressor_getByte_return_1_lpi_1_dfm(4)) AND (comp_getByte_Compressor_getByte_return_1_lpi_1_dfm(3))
              AND (comp_getByte_Compressor_getByte_return_1_lpi_1_dfm(2)) AND (comp_getByte_Compressor_getByte_return_1_lpi_1_dfm(1))
              AND (comp_getByte_Compressor_getByte_return_1_lpi_1_dfm(0));
          comp_compress_for_c_1_lpi_1_dfm := comp_getByte_Compressor_getByte_return_1_lpi_1_dfm
              AND STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(NOT comp_compress_for_and_svs,
              1),8));
          comp_compress_for_c_sg1_2_lpi_1_dfm := (NOT comp_getByte_slc_mdf_sva) OR
              comp_compress_for_and_svs;
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '0';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(TO_STDLOGICVECTOR(comp_compress_for_c_sg1_2_lpi_1_dfm)
              & comp_compress_for_c_1_lpi_1_dfm) + CONV_UNSIGNED(CONV_UNSIGNED('1',
              1), 9), 9));
          last_clk_1 := clk;
          WAIT UNTIL clk'EVENT OR Src_rsc_singleport_data_out_mxwt'EVENT;
          EXIT unreg_outs_lp_5 WHEN ( ((NOT last_clk_1) AND clk AND (core_wen_drv
              OR rst)) = '1' );
          Src_rsc_singleport_addr_core_reg <= Src_rsc_singleport_addr_core_reg_var;
          Src_rsc_singleport_re_core_psct <= Src_rsc_singleport_re_core_psct_var;
          Src_rsc_singleport_iswt0_pff <= Src_rsc_singleport_iswt0_pff_var;
          Comp_rsc_singleport_data_in_core_reg <= Comp_rsc_singleport_data_in_core_reg_var;
          Comp_rsc_singleport_addr_core_reg <= Comp_rsc_singleport_addr_core_reg_var;
          Comp_rsc_singleport_re_core_psct <= Comp_rsc_singleport_re_core_psct_var;
          Comp_rsc_singleport_iswt0_pff <= Comp_rsc_singleport_iswt0_pff_var;
          Comp_rsc_singleport_we_core_psct <= Comp_rsc_singleport_we_core_psct_var;
          Vga_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_in_core_reg_var;
          Vga_rsc_singleport_addr_core_reg <= Vga_rsc_singleport_addr_core_reg_var;
          Vga_rsc_singleport_we_core_psct <= Vga_rsc_singleport_we_core_psct_var;
          Vga_rsc_singleport_iswt0_pff <= Vga_rsc_singleport_iswt0_pff_var;
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var;
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var;
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var;
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var;
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var;
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var;
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var;
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var;
        END LOOP unreg_outs_lp_5;

        EXIT main WHEN ( rst = '1' );
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        IF ( cod_entropique_Mn_Fonction_cmodel_m_frozen_sva = '1' ) THEN
        ELSE
          ModelA_update_for_i_acc_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(TO_STDLOGICVECTOR(comp_compress_for_c_sg1_2_lpi_1_dfm)
              & comp_compress_for_c_1_lpi_1_dfm) + CONV_UNSIGNED(CONV_UNSIGNED('1',
              1), 9), 9));
          ModelA_update_for_i_sva_2 := ModelA_update_for_i_acc_psp;
          ModelA_update_for_i_sva_sg1 := STD_LOGIC_VECTOR'("00000000000000000000000");
          exit_ModelA_update_for_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(ModelA_update_for_i_acc_psp(8
              DOWNTO 1)), 9) + SIGNED'("101111111"), 9)), 8));
        END IF;
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= TO_STDLOGICVECTOR(comp_compress_for_c_sg1_2_lpi_1_dfm) & comp_compress_for_c_1_lpi_1_dfm;
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 2 of Loop 'comp_compress_for'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        ModelA_getProbability_p_high_sva := cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out;
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 3 of Loop 'comp_compress_for'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        ModelA_getProbability_p_low_sva := cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out;
        IF ( cod_entropique_Mn_Fonction_cmodel_m_frozen_sva = '1' ) THEN
        ELSE
          ModelA_update_for : LOOP
            -- C-Step 0 of Loop 'ModelA_update_for'
            EXIT ModelA_update_for WHEN ( exit_ModelA_update_for_sva = '1' );
            slc_ModelA_update_for_i_itm := ModelA_update_for_i_sva_2;
            Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_we_core_psct <= '0';
            cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                <= STD_LOGIC_VECTOR'("000000000");
            cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                <= '1';
            cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                <= '1';
            main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                <= STD_LOGIC_VECTOR'("000000000");
            main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                <= '1';
            main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                <= '1';
            cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                <= '0';
            cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                <= ModelA_update_for_i_sva_2;
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 1 of Loop 'ModelA_update_for'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            ModelA_update_for_i_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(ModelA_update_for_i_sva_sg1
                & ModelA_update_for_i_sva_2) + CONV_SIGNED(CONV_UNSIGNED('1', 1),
                32), 32));
            ModelA_update_for_i_sva_2 := ModelA_update_for_i_sva_1(8 DOWNTO 0);
            ModelA_update_for_i_sva_sg1 := ModelA_update_for_i_sva_1(31 DOWNTO 9);
            exit_ModelA_update_for_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(ModelA_update_for_i_sva_1(31
                DOWNTO 1)) + CONV_SIGNED(SIGNED'("101111111"), 31), 31)), 30));
            Src_rsc_singleport_addr_core_reg_var_1 := Src_rsc_singleport_addr_core_reg;
            Src_rsc_singleport_re_core_psct_var_1 := Src_rsc_singleport_re_core_psct;
            Src_rsc_singleport_iswt0_pff_var_1 := Src_rsc_singleport_iswt0_pff;
            Comp_rsc_singleport_data_in_core_reg_var_1 := Comp_rsc_singleport_data_in_core_reg;
            Comp_rsc_singleport_addr_core_reg_var_1 := Comp_rsc_singleport_addr_core_reg;
            Comp_rsc_singleport_re_core_psct_var_1 := Comp_rsc_singleport_re_core_psct;
            Comp_rsc_singleport_iswt0_pff_var_1 := Comp_rsc_singleport_iswt0_pff;
            Comp_rsc_singleport_we_core_psct_var_1 := Comp_rsc_singleport_we_core_psct;
            Vga_rsc_singleport_data_in_core_reg_var_1 := Vga_rsc_singleport_data_in_core_reg;
            Vga_rsc_singleport_addr_core_reg_var_1 := Vga_rsc_singleport_addr_core_reg;
            Vga_rsc_singleport_we_core_psct_var_1 := Vga_rsc_singleport_we_core_psct;
            Vga_rsc_singleport_iswt0_pff_var_1 := Vga_rsc_singleport_iswt0_pff;
            cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_1
                := cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
            cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_1
                := cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg;
            cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var_1
                := cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg;
            cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var_1
                := cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg;
            main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_1
                := main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
            main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_1
                := main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg;
            main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var_1
                := main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg;
            main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var_1
                := main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg;
            unreg_outs_lp_9 : LOOP
              -- C-Step 0 of Loop 'unreg_outs_lp_9'
              Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_we_core_psct <= '0';
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                  <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                  <= STD_LOGIC_VECTOR'("000000000");
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                  <= '1';
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                  <= '1';
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                  <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                  <= STD_LOGIC_VECTOR'("000000000");
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                  <= '1';
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                  <= '1';
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                  <= '0';
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                  <= slc_ModelA_update_for_i_itm;
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                  <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out)
                  + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 32), 32));
              last_clk_2 := clk;
              WAIT UNTIL clk'EVENT OR cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out'EVENT;
              EXIT unreg_outs_lp_9 WHEN ( ((NOT last_clk_2) AND clk AND (core_wen_drv
                  OR rst)) = '1' );
              Src_rsc_singleport_addr_core_reg <= Src_rsc_singleport_addr_core_reg_var_1;
              Src_rsc_singleport_re_core_psct <= Src_rsc_singleport_re_core_psct_var_1;
              Src_rsc_singleport_iswt0_pff <= Src_rsc_singleport_iswt0_pff_var_1;
              Comp_rsc_singleport_data_in_core_reg <= Comp_rsc_singleport_data_in_core_reg_var_1;
              Comp_rsc_singleport_addr_core_reg <= Comp_rsc_singleport_addr_core_reg_var_1;
              Comp_rsc_singleport_re_core_psct <= Comp_rsc_singleport_re_core_psct_var_1;
              Comp_rsc_singleport_iswt0_pff <= Comp_rsc_singleport_iswt0_pff_var_1;
              Comp_rsc_singleport_we_core_psct <= Comp_rsc_singleport_we_core_psct_var_1;
              Vga_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_in_core_reg_var_1;
              Vga_rsc_singleport_addr_core_reg <= Vga_rsc_singleport_addr_core_reg_var_1;
              Vga_rsc_singleport_we_core_psct <= Vga_rsc_singleport_we_core_psct_var_1;
              Vga_rsc_singleport_iswt0_pff <= Vga_rsc_singleport_iswt0_pff_var_1;
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                  <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_1;
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                  <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_1;
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                  <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var_1;
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                  <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var_1;
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                  <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_1;
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                  <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_1;
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                  <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var_1;
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                  <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var_1;
            END LOOP unreg_outs_lp_9;

            EXIT main WHEN ( rst = '1' );
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_we_core_psct <= '0';
            cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                <= STD_LOGIC_VECTOR'("000000000");
            cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                <= '1';
            cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                <= '1';
            main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                <= STD_LOGIC_VECTOR'("000000000");
            main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                <= '1';
            main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 2 of Loop 'ModelA_update_for'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          END LOOP ModelA_update_for;

        END IF;
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        IF ( cod_entropique_Mn_Fonction_cmodel_m_frozen_sva = '1' ) THEN
        ELSE
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '0';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("100000001");
        END IF;
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 4 of Loop 'comp_compress_for'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        comp_compress_for_range_sva := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(TO_STDLOGICVECTOR('1')
            & (NOT (comp_compress_low_1_sva_4(14 DOWNTO 1)))) + SIGNED'("000000000000001"),
            15)) & TO_STDLOGICVECTOR(NOT (comp_compress_low_1_sva_4(0)))), 32) +
            UNSIGNED(comp_compress_high_1_sva), 32));
        comp_compress_for_acc_3_itm := STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(comp_compress_low_1_sva_4),
            16) + CONV_SIGNED(CONV_SIGNED('1', 1), 16), 16));
        comp_compress_for_mul_mut := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED'(UNSIGNED(comp_compress_for_range_sva)
            * UNSIGNED(ModelA_getProbability_p_high_sva)), 64));
        div_mgc_div_1_a <= comp_compress_for_mul_mut;
        div_mgc_div_1_b <= ModelA_getProbability_p_count_sva;
        comp_compress_for_mul_1_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED'(UNSIGNED(comp_compress_for_range_sva)
            * UNSIGNED(ModelA_getProbability_p_low_sva)), 64));
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(comp_compress_for_mul_1_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getProbability_p_count_sva));
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 5 of Loop 'comp_compress_for'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_m_frozen_sva_1 := '0';
        IF ( cod_entropique_Mn_Fonction_cmodel_m_frozen_sva = '1' ) THEN
        ELSE
          cod_entropique_Mn_Fonction_cmodel_m_frozen_sva_1 := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out),
              33) + CONV_SIGNED(SIGNED'("100000000000001"), 33), 33)), 32));
        END IF;
        div_mgc_div_1_a <= comp_compress_for_mul_mut;
        div_mgc_div_1_b <= ModelA_getProbability_p_count_sva;
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(comp_compress_for_mul_1_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getProbability_p_count_sva));
        ModelA_getProbability_mux_itm := cod_entropique_Mn_Fonction_cmodel_m_frozen_sva_1
            OR cod_entropique_Mn_Fonction_cmodel_m_frozen_sva;
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 6 of Loop 'comp_compress_for'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_1_a <= comp_compress_for_mul_mut;
        div_mgc_div_1_b <= ModelA_getProbability_p_count_sva;
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(comp_compress_for_mul_1_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getProbability_p_count_sva));
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 7 of Loop 'comp_compress_for'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_1_a <= comp_compress_for_mul_mut;
        div_mgc_div_1_b <= ModelA_getProbability_p_count_sva;
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(comp_compress_for_mul_1_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getProbability_p_count_sva));
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 8 of Loop 'comp_compress_for'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_1_a <= comp_compress_for_mul_mut;
        div_mgc_div_1_b <= ModelA_getProbability_p_count_sva;
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(comp_compress_for_mul_1_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getProbability_p_count_sva));
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 9 of Loop 'comp_compress_for'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        comp_compress_high_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(comp_compress_for_acc_3_itm),
            32) + UNSIGNED(div_mgc_div_1_z(31 DOWNTO 0)), 32));
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(comp_compress_for_mul_1_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getProbability_p_count_sva));
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 10 of Loop 'comp_compress_for'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        comp_compress_low_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(comp_compress_low_1_sva_4),
            32) + UNSIGNED(div_mgc_div_z(31 DOWNTO 0)), 32));
        comp_compress_for_for : LOOP
          -- C-Step 0 of Loop 'comp_compress_for_for'
          Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_we_core_psct <= '0';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          comp_compress_for_for_else_slc_svs := '0';
          comp_m_output_putByte_2_slc_svs := '0';
          comp_m_output_putByte_slc_svs := '0';
          comp_compress_for_for_else_else_land_sva_1 := '0';
          comp_compress_for_for_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(comp_compress_high_1_sva_1(31
              DOWNTO 15)), 18) + CONV_UNSIGNED(CONV_SIGNED('1', 1), 18), 18)), 17);
          IF ( comp_compress_for_for_slc_svs = '1' ) THEN
            select_0 := cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(7
                DOWNTO 1);
            CASE select_0 IS
              WHEN "0000000" =>
                comp_m_output_putByte_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2(31
                    DOWNTO 10)), 23) + CONV_UNSIGNED(SIGNED'("10110101"), 23), 23)),
                    22);
                IF ( comp_m_output_putByte_slc_svs = '1' ) THEN
                  Comp_rsc_singleport_we_core_psct <= '1';
                  Comp_rsc_singleport_addr_core_reg <= cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2(16
                      DOWNTO 0);
                  Comp_rsc_singleport_data_in_core_reg <= cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2;
                  Comp_rsc_singleport_iswt0_pff <= '1';
                END IF;
              WHEN OTHERS =>
                -- NOP
            END CASE;
          ELSE
            comp_compress_for_for_else_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(comp_compress_low_1_sva_1(31
                DOWNTO 15)), 18) + CONV_UNSIGNED(CONV_SIGNED('1', 1), 18), 18)),
                17);
            IF ( comp_compress_for_for_else_slc_svs = '1' ) THEN
              IF ( (comp_compress_low_1_sva_1(14)) = '1' ) THEN
                comp_compress_for_for_else_else_land_sva_1 := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(comp_compress_high_1_sva_1(31
                    DOWNTO 14)), 19) + CONV_UNSIGNED(SIGNED'("101"), 19), 19)), 18);
              END IF;
              comp_compress_for_for_else_else_aif_aif_nand_tcond := NOT(comp_compress_for_for_else_else_land_sva_1
                  AND (comp_compress_low_1_sva_1(14)));
              IF ( comp_compress_for_for_else_else_aif_aif_nand_tcond = '1' ) THEN
                exit_comp_compress_for := comp_compress_for_c_sg1_2_lpi_1_dfm AND
                    (NOT((comp_compress_for_c_1_lpi_1_dfm(7)) OR (comp_compress_for_c_1_lpi_1_dfm(6))
                    OR (comp_compress_for_c_1_lpi_1_dfm(5)) OR (comp_compress_for_c_1_lpi_1_dfm(4))
                    OR (comp_compress_for_c_1_lpi_1_dfm(3)) OR (comp_compress_for_c_1_lpi_1_dfm(2))
                    OR (comp_compress_for_c_1_lpi_1_dfm(1)) OR (comp_compress_for_c_1_lpi_1_dfm(0))));
                IF ( exit_comp_compress_for = '1' ) THEN
                ELSE
                  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                      <= '0';
                  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                      <= STD_LOGIC_VECTOR'("100000001");
                END IF;
              END IF;
            ELSE
              cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_sva_4 := cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2
                  OR cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2;
              select_0_1 := cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(7
                  DOWNTO 1);
              CASE select_0_1 IS
                WHEN "0000000" =>
                  comp_m_output_putByte_2_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2(31
                      DOWNTO 10)), 23) + CONV_UNSIGNED(SIGNED'("10110101"), 23),
                      23)), 22);
                  IF ( comp_m_output_putByte_2_slc_svs = '1' ) THEN
                    Comp_rsc_singleport_we_core_psct <= '1';
                    Comp_rsc_singleport_addr_core_reg <= cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2(16
                        DOWNTO 0);
                    Comp_rsc_singleport_data_in_core_reg <= cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_sva_4;
                    Comp_rsc_singleport_iswt0_pff <= '1';
                  END IF;
                WHEN OTHERS =>
                  -- NOP
              END CASE;
            END IF;
          END IF;
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 1 of Loop 'comp_compress_for_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
              '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          comp_compress_pending_bits_1_lpi_2_dfm := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_3 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_1 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          IF ( comp_compress_for_for_slc_svs = '1' ) THEN
            unequal_tmp := (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(7))
                OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(6)) OR
                (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(5)) OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(4))
                OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(3)) OR
                (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(2)) OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(1));
            select_0_2 := cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(7
                DOWNTO 1);
            CASE select_0_2 IS
              WHEN "0000000" =>
                IF ( comp_m_output_putByte_slc_svs = '1' ) THEN
                  Comp_rsc_singleport_oswt <= '1';
                  cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2)
                      + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 32), 32));
                END IF;
              WHEN OTHERS =>
                -- NOP
            END CASE;
            cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2_dfm_1 := MUX_v_32_2_2(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2
                & cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_1, comp_m_output_putByte_slc_svs
                AND (NOT unequal_tmp));
            cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2_dfm := cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2
                AND STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(unequal_tmp, 1),8));
            cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm := MUX_v_8_2_2(STD_LOGIC_VECTOR'("10000000")
                & STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(7
                DOWNTO 1))), unequal_tmp);
            comp_put_bit_plus_pending_for_i_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            exit_comp_put_bit_plus_pending_for_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(NOT
                comp_compress_pending_bits_1_lpi_2), 33) + CONV_UNSIGNED(CONV_UNSIGNED('1',
                1), 33), 33)), 32));
          ELSIF ( comp_compress_for_for_else_slc_svs = '1' ) THEN
            EXIT comp_compress_for_for WHEN ( comp_compress_for_for_else_else_aif_aif_nand_tcond
                = '1' );
            comp_compress_pending_bits_1_lpi_2_dfm := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(comp_compress_pending_bits_1_lpi_2)
                + CONV_SIGNED(CONV_UNSIGNED('1', 1), 32), 32));
            comp_compress_for_for_else_else_mux_1_itm_1 := NOT (comp_compress_low_1_sva_1(14));
            comp_compress_for_for_else_else_mux_3_itm := comp_compress_low_1_sva_1(13
                DOWNTO 0);
            comp_compress_for_for_else_else_mux_2_itm_1 := NOT (comp_compress_high_1_sva_1(14));
            comp_compress_for_for_else_else_mux_4_itm := comp_compress_high_1_sva_1(13
                DOWNTO 0);
          ELSE
            unequal_tmp_2 := (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(7))
                OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(6)) OR
                (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(5)) OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(4))
                OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(3)) OR
                (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(2)) OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(1));
            select_0_3 := cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(7
                DOWNTO 1);
            CASE select_0_3 IS
              WHEN "0000000" =>
                IF ( comp_m_output_putByte_2_slc_svs = '1' ) THEN
                  Comp_rsc_singleport_oswt <= '1';
                  cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_3 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2)
                      + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 32), 32));
                END IF;
              WHEN OTHERS =>
                -- NOP
            END CASE;
            cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2_dfm_3 := MUX_v_32_2_2(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2
                & cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_3, comp_m_output_putByte_2_slc_svs
                AND (NOT unequal_tmp_2));
            cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2_dfm_1 :=
                cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_sva_4 AND STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(unequal_tmp_2,
                1),8));
            cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm_1 := MUX_v_8_2_2(STD_LOGIC_VECTOR'("10000000")
                & STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(7
                DOWNTO 1))), unequal_tmp_2);
            comp_put_bit_plus_pending_1_for_i_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            exit_comp_put_bit_plus_pending_1_for_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(NOT
                comp_compress_pending_bits_1_lpi_2), 33) + CONV_UNSIGNED(CONV_UNSIGNED('1',
                1), 33), 33)), 32));
          END IF;
          Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_we_core_psct <= '0';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 2 of Loop 'comp_compress_for_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
              '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          IF ( comp_compress_for_for_slc_svs = '1' ) THEN
            comp_put_bit_plus_pending_for : LOOP
              -- C-Step 0 of Loop 'comp_put_bit_plus_pending_for'
              cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_4 := cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2_dfm_1;
              cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_4 := cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm;
              cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_4 := cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2_dfm;
              EXIT comp_put_bit_plus_pending_for WHEN ( exit_comp_put_bit_plus_pending_for_sva
                  = '1' );
              Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_we_core_psct <= '0';
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                  <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                  <= STD_LOGIC_VECTOR'("000000000");
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                  <= '1';
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                  <= '1';
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                  <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                  <= STD_LOGIC_VECTOR'("000000000");
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                  <= '1';
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                  <= '1';
              comp_m_output_putByte_1_slc_svs := '0';
              cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_sva_2 := cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2_dfm
                  OR cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm;
              select_0_4 := cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm(7
                  DOWNTO 1);
              CASE select_0_4 IS
                WHEN "0000000" =>
                  comp_m_output_putByte_1_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2_dfm_1(31
                      DOWNTO 10)), 23) + CONV_UNSIGNED(SIGNED'("10110101"), 23),
                      23)), 22);
                  IF ( comp_m_output_putByte_1_slc_svs = '1' ) THEN
                    Comp_rsc_singleport_we_core_psct <= '1';
                    Comp_rsc_singleport_addr_core_reg <= cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2_dfm_1(16
                        DOWNTO 0);
                    Comp_rsc_singleport_data_in_core_reg <= cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_sva_2;
                    Comp_rsc_singleport_iswt0_pff <= '1';
                  END IF;
                WHEN OTHERS =>
                  -- NOP
              END CASE;
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 1 of Loop 'comp_put_bit_plus_pending_for'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt
                  <= '0';
              Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_9 := STD_LOGIC_VECTOR'("00000000000000000");
              unequal_tmp_1 := (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm(7))
                  OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm(6))
                  OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm(5))
                  OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm(4))
                  OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm(3))
                  OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm(2))
                  OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm(1));
              select_0_5 := cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm(7
                  DOWNTO 1);
              CASE select_0_5 IS
                WHEN "0000000" =>
                  IF ( comp_m_output_putByte_1_slc_svs = '1' ) THEN
                    Comp_rsc_singleport_oswt <= '1';
                    cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_9 :=
                        STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2_dfm_1(16
                        DOWNTO 0)) + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 17), 17));
                  END IF;
                WHEN OTHERS =>
                  -- NOP
              END CASE;
              comp_put_bit_plus_pending_for_i_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(comp_put_bit_plus_pending_for_i_sva)
                  + CONV_SIGNED(CONV_UNSIGNED('1', 1), 32), 32));
              cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2_dfm_1 :=
                  MUX_v_32_2_2(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2_dfm_1
                  & STD_LOGIC_VECTOR(UNSIGNED'("000000000000000") & UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_9)),
                  comp_m_output_putByte_1_slc_svs AND (NOT unequal_tmp_1));
              comp_put_bit_plus_pending_for_i_sva := comp_put_bit_plus_pending_for_i_sva_1;
              cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2_dfm :=
                  cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_sva_2 AND
                  STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(unequal_tmp_1, 1),8));
              cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm := MUX_v_8_2_2(STD_LOGIC_VECTOR'("10000000")
                  & STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm(7
                  DOWNTO 1))), unequal_tmp_1);
              exit_comp_put_bit_plus_pending_for_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(comp_put_bit_plus_pending_for_i_sva_1
                  & TO_STDLOGICVECTOR('1')), 34) + CONV_UNSIGNED(SIGNED((NOT comp_compress_pending_bits_1_lpi_2)
                  & TO_STDLOGICVECTOR('1')), 34), 34)), 33));
              Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_we_core_psct <= '0';
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                  <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                  <= STD_LOGIC_VECTOR'("000000000");
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                  <= '1';
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                  <= '1';
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                  <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                  <= STD_LOGIC_VECTOR'("000000000");
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                  <= '1';
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                  <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 2 of Loop 'comp_put_bit_plus_pending_for'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt
                  <= '0';
              Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            END LOOP comp_put_bit_plus_pending_for;

          ELSIF ( comp_compress_for_for_else_slc_svs = '1' ) THEN
          ELSE
            comp_put_bit_plus_pending_1_for : LOOP
              -- C-Step 0 of Loop 'comp_put_bit_plus_pending_1_for'
              cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_5 := cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2_dfm_1;
              cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_5 := cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2_dfm_3;
              cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_5 := cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm_1;
              EXIT comp_put_bit_plus_pending_1_for WHEN ( exit_comp_put_bit_plus_pending_1_for_sva
                  = '1' );
              Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_we_core_psct <= '0';
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                  <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                  <= STD_LOGIC_VECTOR'("000000000");
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                  <= '1';
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                  <= '1';
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                  <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                  <= STD_LOGIC_VECTOR'("000000000");
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                  <= '1';
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                  <= '1';
              comp_m_output_putByte_3_slc_svs := '0';
              select_0_6 := cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm_1(7
                  DOWNTO 1);
              CASE select_0_6 IS
                WHEN "0000000" =>
                  comp_m_output_putByte_3_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2_dfm_3(31
                      DOWNTO 10)), 23) + CONV_UNSIGNED(SIGNED'("10110101"), 23),
                      23)), 22);
                  IF ( comp_m_output_putByte_3_slc_svs = '1' ) THEN
                    Comp_rsc_singleport_we_core_psct <= '1';
                    Comp_rsc_singleport_addr_core_reg <= cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2_dfm_3(16
                        DOWNTO 0);
                    Comp_rsc_singleport_data_in_core_reg <= cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2_dfm_1;
                    Comp_rsc_singleport_iswt0_pff <= '1';
                  END IF;
                WHEN OTHERS =>
                  -- NOP
              END CASE;
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 1 of Loop 'comp_put_bit_plus_pending_1_for'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt
                  <= '0';
              Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_10 := STD_LOGIC_VECTOR'("00000000000000000");
              unequal_tmp_3 := (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm_1(7))
                  OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm_1(6))
                  OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm_1(5))
                  OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm_1(4))
                  OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm_1(3))
                  OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm_1(2))
                  OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm_1(1));
              select_0_7 := cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm_1(7
                  DOWNTO 1);
              CASE select_0_7 IS
                WHEN "0000000" =>
                  IF ( comp_m_output_putByte_3_slc_svs = '1' ) THEN
                    Comp_rsc_singleport_oswt <= '1';
                    cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_10 :=
                        STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2_dfm_3(16
                        DOWNTO 0)) + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 17), 17));
                  END IF;
                WHEN OTHERS =>
                  -- NOP
              END CASE;
              comp_put_bit_plus_pending_1_for_i_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(comp_put_bit_plus_pending_1_for_i_sva)
                  + CONV_SIGNED(CONV_UNSIGNED('1', 1), 32), 32));
              cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2_dfm_3 :=
                  MUX_v_32_2_2(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2_dfm_3
                  & STD_LOGIC_VECTOR(UNSIGNED'("000000000000000") & UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_10)),
                  comp_m_output_putByte_3_slc_svs AND (NOT unequal_tmp_3));
              comp_put_bit_plus_pending_1_for_i_sva := comp_put_bit_plus_pending_1_for_i_sva_1;
              cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2_dfm_1 :=
                  cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2_dfm_1
                  AND STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(unequal_tmp_3, 1),8));
              cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm_1 := MUX_v_8_2_2(STD_LOGIC_VECTOR'("10000000")
                  & STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm_1(7
                  DOWNTO 1))), unequal_tmp_3);
              exit_comp_put_bit_plus_pending_1_for_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(comp_put_bit_plus_pending_1_for_i_sva_1
                  & TO_STDLOGICVECTOR('1')), 34) + CONV_UNSIGNED(SIGNED((NOT comp_compress_pending_bits_1_lpi_2)
                  & TO_STDLOGICVECTOR('1')), 34), 34)), 33));
              Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_we_core_psct <= '0';
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                  <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                  <= STD_LOGIC_VECTOR'("000000000");
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                  <= '1';
              cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                  <= '1';
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                  <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                  <= STD_LOGIC_VECTOR'("000000000");
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                  <= '1';
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                  <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 2 of Loop 'comp_put_bit_plus_pending_1_for'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt
                  <= '0';
              Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            END LOOP comp_put_bit_plus_pending_1_for;

          END IF;
          comp_compress_for_for_and_2_itm := comp_compress_for_for_else_slc_svs AND
              (NOT comp_compress_for_for_slc_svs);
          Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_we_core_psct <= '0';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 3 of Loop 'comp_compress_for_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
              '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          comp_compress_pending_bits_1_lpi_2_dfm_1 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          IF ( comp_compress_for_for_slc_svs = '1' ) THEN
          ELSE
            comp_compress_pending_bits_1_lpi_2_dfm_1 := comp_compress_pending_bits_1_lpi_2_dfm
                AND STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(comp_compress_for_for_else_slc_svs,
                1),32));
          END IF;
          comp_compress_for_for_nor_cse := NOT(comp_compress_for_for_else_slc_svs
              OR comp_compress_for_for_slc_svs);
          cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2 := MUX1HOT_v_32_3_2(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_5
              & cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2 & cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_4,
              STD_LOGIC_VECTOR'(comp_compress_for_for_nor_cse & comp_compress_for_for_and_2_itm
              & comp_compress_for_for_slc_svs));
          cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2 := MUX1HOT_v_8_3_2(cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_5
              & cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2 & cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_4,
              STD_LOGIC_VECTOR'(comp_compress_for_for_nor_cse & comp_compress_for_for_and_2_itm
              & comp_compress_for_for_slc_svs));
          cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2 := MUX1HOT_v_8_3_2(cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_5
              & cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2 & cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_4,
              STD_LOGIC_VECTOR'(comp_compress_for_for_nor_cse & comp_compress_for_for_and_2_itm
              & comp_compress_for_for_slc_svs));
          comp_compress_pending_bits_1_lpi_2 := comp_compress_pending_bits_1_lpi_2_dfm_1
              AND STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(NOT comp_compress_for_for_slc_svs,
              1),32));
          comp_compress_for_for_mux_7_nl := MUX_v_15_2_2((comp_compress_low_1_sva_1(14
              DOWNTO 0)) & (TO_STDLOGICVECTOR(comp_compress_for_for_else_else_mux_1_itm_1)
              & comp_compress_for_for_else_else_mux_3_itm), comp_compress_for_for_and_2_itm);
          comp_compress_low_1_sva_1 := STD_LOGIC_VECTOR'("0000000000000000") & (comp_compress_for_for_mux_7_nl)
              & TO_STDLOGICVECTOR('0');
          comp_compress_for_for_mux_8_nl := MUX_v_15_2_2((comp_compress_high_1_sva_1(14
              DOWNTO 0)) & (TO_STDLOGICVECTOR(comp_compress_for_for_else_else_mux_2_itm_1)
              & comp_compress_for_for_else_else_mux_4_itm), comp_compress_for_for_and_2_itm);
          comp_compress_high_1_sva_1 := STD_LOGIC_VECTOR'("0000000000000000") & (comp_compress_for_for_mux_8_nl)
              & TO_STDLOGICVECTOR('1');
        END LOOP comp_compress_for_for;

        EXIT comp_compress_for WHEN ( exit_comp_compress_for = '1' );
        cod_entropique_Mn_Fonction_cmodel_m_frozen_sva := ModelA_getProbability_mux_itm;
        cod_entropique_Mn_Fonction_comp_m_output_index_range_sva := cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2;
        cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_sva := cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2;
        cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_sva := cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2;
        comp_compress_pending_bits_1_sva := comp_compress_pending_bits_1_lpi_2;
        comp_compress_low_1_sva_4 := comp_compress_low_1_sva_1(14 DOWNTO 0);
        comp_compress_high_1_sva := comp_compress_high_1_sva_1;
        cod_entropique_Mn_Fonction_comp_byte_to_encode_1_sva := comp_getByte_mux_2_itm;
      END LOOP comp_compress_for;

      IF ( (comp_compress_low_1_sva_1(14)) = '1' ) THEN
        unequal_tmp_6 := (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(7))
            OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(6)) OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(5))
            OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(4)) OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(3))
            OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(2)) OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(1));
        comp_put_bit_plus_pending_3_for_i_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      ELSE
        unequal_tmp_4 := (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(7))
            OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(6)) OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(5))
            OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(4)) OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(3))
            OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(2)) OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(1));
        comp_put_bit_plus_pending_2_for_i_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      END IF;
      Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Src_rsc_singleport_iswt0_pff <= '0';
      Src_rsc_singleport_re_core_psct <= '0';
      Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Comp_rsc_singleport_iswt0_pff <= '0';
      Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Comp_rsc_singleport_re_core_psct <= '0';
      Comp_rsc_singleport_we_core_psct <= '0';
      Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Vga_rsc_singleport_iswt0_pff <= '0';
      Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Vga_rsc_singleport_we_core_psct <= '0';
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
          <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
          <= STD_LOGIC_VECTOR'("000000000");
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
          <= '1';
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
          <= '1';
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
          <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
          <= STD_LOGIC_VECTOR'("000000000");
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg <=
          '1';
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg <=
          '1';
      comp_m_output_putByte_6_slc_svs := '0';
      comp_m_output_putByte_4_slc_svs := '0';
      IF ( (comp_compress_low_1_sva_1(14)) = '1' ) THEN
        cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_sva := cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2
            OR cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2;
        select_0_9 := cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(7 DOWNTO
            1);
        CASE select_0_9 IS
          WHEN "0000000" =>
            comp_m_output_putByte_6_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2(31
                DOWNTO 10)), 23) + CONV_UNSIGNED(SIGNED'("10110101"), 23), 23)),
                22);
            IF ( comp_m_output_putByte_6_slc_svs = '1' ) THEN
              Comp_rsc_singleport_we_core_psct <= '1';
              Comp_rsc_singleport_addr_core_reg <= cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2(16
                  DOWNTO 0);
              Comp_rsc_singleport_data_in_core_reg <= cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_sva;
              Comp_rsc_singleport_iswt0_pff <= '1';
            END IF;
          WHEN OTHERS =>
            -- NOP
        END CASE;
      ELSE
        select_0_8 := cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(7 DOWNTO
            1);
        CASE select_0_8 IS
          WHEN "0000000" =>
            comp_m_output_putByte_4_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2(31
                DOWNTO 10)), 23) + CONV_UNSIGNED(SIGNED'("10110101"), 23), 23)),
                22);
            IF ( comp_m_output_putByte_4_slc_svs = '1' ) THEN
              Comp_rsc_singleport_we_core_psct <= '1';
              Comp_rsc_singleport_addr_core_reg <= cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2(16
                  DOWNTO 0);
              Comp_rsc_singleport_data_in_core_reg <= cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2;
              Comp_rsc_singleport_iswt0_pff <= '1';
            END IF;
          WHEN OTHERS =>
            -- NOP
        END CASE;
      END IF;
      WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR ( rst
          = '1' ) ) ;
      EXIT main WHEN ( rst = '1' );
      -- C-Step 3 of Loop 'main'
      Src_rsc_singleport_oswt <= '0';
      Comp_rsc_singleport_oswt <= '0';
      Vga_rsc_singleport_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
      mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
      mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
          <= '0';
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
      Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
      Vga_triosy_mgc_io_sync_oswt <= '0';
      Vga_triosy_mgc_io_sync_iswt0 <= '0';
      Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
      Comp_triosy_mgc_io_sync_oswt <= '0';
      Comp_triosy_mgc_io_sync_iswt0 <= '0';
      Src_triosy_mgc_io_sync_ld_core_psct <= '0';
      Src_triosy_mgc_io_sync_oswt <= '0';
      Src_triosy_mgc_io_sync_iswt0 <= '0';
      nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
      nblevels_triosy_mgc_io_sync_oswt <= '0';
      nblevels_triosy_mgc_io_sync_iswt0 <= '0';
      div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
      div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_7 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_5 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      comp_compress_pending_bits_sva := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(comp_compress_pending_bits_1_lpi_2)
          + CONV_SIGNED(CONV_UNSIGNED('1', 1), 32), 32));
      IF ( (comp_compress_low_1_sva_1(14)) = '1' ) THEN
        select_0_11 := cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(7
            DOWNTO 1);
        CASE select_0_11 IS
          WHEN "0000000" =>
            IF ( comp_m_output_putByte_6_slc_svs = '1' ) THEN
              Comp_rsc_singleport_oswt <= '1';
              cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_7 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2)
                  + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 32), 32));
            END IF;
          WHEN OTHERS =>
            -- NOP
        END CASE;
        cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_lpi_dfm := cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_sva
            AND STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(unequal_tmp_6, 1),8));
        cod_entropique_Mn_Fonction_comp_m_output_m_Mask_lpi_dfm_sg1 := MUX_v_7_2_2(STD_LOGIC_VECTOR'("1000000")
            & STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(7
            DOWNTO 2))), unequal_tmp_6);
        cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_dfm_3 := MUX_v_32_2_2(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2
            & cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_7, comp_m_output_putByte_6_slc_svs
            AND (NOT unequal_tmp_6));
        exit_comp_put_bit_plus_pending_3_for_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(NOT
            comp_compress_pending_bits_sva), 33) + CONV_UNSIGNED(CONV_UNSIGNED('1',
            1), 33), 33)), 32));
      ELSE
        select_0_10 := cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(7
            DOWNTO 1);
        CASE select_0_10 IS
          WHEN "0000000" =>
            IF ( comp_m_output_putByte_4_slc_svs = '1' ) THEN
              Comp_rsc_singleport_oswt <= '1';
              cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_5 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2)
                  + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 32), 32));
            END IF;
          WHEN OTHERS =>
            -- NOP
        END CASE;
        cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_dfm_1 := MUX_v_32_2_2(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2
            & cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_5, comp_m_output_putByte_4_slc_svs
            AND (NOT unequal_tmp_4));
        cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_dfm := cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2
            AND STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(unequal_tmp_4, 1),8));
        cod_entropique_Mn_Fonction_comp_m_output_m_Mask_2_lpi_dfm := MUX_v_8_2_2(STD_LOGIC_VECTOR'("10000000")
            & STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2(7
            DOWNTO 1))), unequal_tmp_4);
        exit_comp_put_bit_plus_pending_2_for_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(NOT
            comp_compress_pending_bits_sva), 33) + CONV_UNSIGNED(CONV_UNSIGNED('1',
            1), 33), 33)), 32));
      END IF;
      Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Src_rsc_singleport_iswt0_pff <= '0';
      Src_rsc_singleport_re_core_psct <= '0';
      Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Comp_rsc_singleport_iswt0_pff <= '0';
      Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Comp_rsc_singleport_re_core_psct <= '0';
      Comp_rsc_singleport_we_core_psct <= '0';
      Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Vga_rsc_singleport_iswt0_pff <= '0';
      Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Vga_rsc_singleport_we_core_psct <= '0';
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
          <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
          <= STD_LOGIC_VECTOR'("000000000");
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
          <= '1';
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
          <= '1';
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
          <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
          <= STD_LOGIC_VECTOR'("000000000");
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg <=
          '1';
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg <=
          '1';
      WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR ( rst
          = '1' ) ) ;
      EXIT main WHEN ( rst = '1' );
      -- C-Step 4 of Loop 'main'
      Src_rsc_singleport_oswt <= '0';
      Comp_rsc_singleport_oswt <= '0';
      Vga_rsc_singleport_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
      mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
      mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
          <= '0';
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
      Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
      Vga_triosy_mgc_io_sync_oswt <= '0';
      Vga_triosy_mgc_io_sync_iswt0 <= '0';
      Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
      Comp_triosy_mgc_io_sync_oswt <= '0';
      Comp_triosy_mgc_io_sync_iswt0 <= '0';
      Src_triosy_mgc_io_sync_ld_core_psct <= '0';
      Src_triosy_mgc_io_sync_oswt <= '0';
      Src_triosy_mgc_io_sync_iswt0 <= '0';
      nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
      nblevels_triosy_mgc_io_sync_oswt <= '0';
      nblevels_triosy_mgc_io_sync_iswt0 <= '0';
      div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
      div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      IF ( (comp_compress_low_1_sva_1(14)) = '1' ) THEN
        comp_put_bit_plus_pending_3_for : LOOP
          -- C-Step 0 of Loop 'comp_put_bit_plus_pending_3_for'
          cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_7 := cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_dfm_3;
          EXIT comp_put_bit_plus_pending_3_for WHEN ( exit_comp_put_bit_plus_pending_3_for_sva
              = '1' );
          Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_we_core_psct <= '0';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          comp_m_output_putByte_7_slc_svs := '0';
          CASE cod_entropique_Mn_Fonction_comp_m_output_m_Mask_lpi_dfm_sg1 IS
            WHEN "0000000" =>
              comp_m_output_putByte_7_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_dfm_3(31
                  DOWNTO 10)), 23) + CONV_UNSIGNED(SIGNED'("10110101"), 23), 23)),
                  22);
              IF ( comp_m_output_putByte_7_slc_svs = '1' ) THEN
                Comp_rsc_singleport_we_core_psct <= '1';
                Comp_rsc_singleport_addr_core_reg <= cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_dfm_3(16
                    DOWNTO 0);
                Comp_rsc_singleport_data_in_core_reg <= cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_lpi_dfm;
                Comp_rsc_singleport_iswt0_pff <= '1';
              END IF;
            WHEN OTHERS =>
              -- NOP
          END CASE;
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 1 of Loop 'comp_put_bit_plus_pending_3_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
              '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_12 := STD_LOGIC_VECTOR'("00000000000000000");
          unequal_tmp_7 := (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_lpi_dfm_sg1(6))
              OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_lpi_dfm_sg1(5))
              OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_lpi_dfm_sg1(4))
              OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_lpi_dfm_sg1(3))
              OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_lpi_dfm_sg1(2))
              OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_lpi_dfm_sg1(1))
              OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_lpi_dfm_sg1(0));
          CASE cod_entropique_Mn_Fonction_comp_m_output_m_Mask_lpi_dfm_sg1 IS
            WHEN "0000000" =>
              IF ( comp_m_output_putByte_7_slc_svs = '1' ) THEN
                Comp_rsc_singleport_oswt <= '1';
                cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_12 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_dfm_3(16
                    DOWNTO 0)) + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 17), 17));
              END IF;
            WHEN OTHERS =>
              -- NOP
          END CASE;
          comp_put_bit_plus_pending_3_for_i_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(comp_put_bit_plus_pending_3_for_i_sva)
              + CONV_SIGNED(CONV_UNSIGNED('1', 1), 32), 32));
          cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_lpi_dfm := cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_lpi_dfm
              AND STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(unequal_tmp_7, 1),8));
          cod_entropique_Mn_Fonction_comp_m_output_m_Mask_lpi_dfm_sg1 := MUX_v_7_2_2(STD_LOGIC_VECTOR'("1000000")
              & STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_m_Mask_lpi_dfm_sg1(6
              DOWNTO 1))), unequal_tmp_7);
          cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_dfm_3 := MUX_v_32_2_2(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_dfm_3
              & STD_LOGIC_VECTOR(UNSIGNED'("000000000000000") & UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_12)),
              comp_m_output_putByte_7_slc_svs AND (NOT unequal_tmp_7));
          comp_put_bit_plus_pending_3_for_i_sva := comp_put_bit_plus_pending_3_for_i_sva_1;
          exit_comp_put_bit_plus_pending_3_for_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(comp_put_bit_plus_pending_3_for_i_sva_1
              & TO_STDLOGICVECTOR('1')), 34) + CONV_UNSIGNED(SIGNED((NOT comp_compress_pending_bits_sva)
              & TO_STDLOGICVECTOR('1')), 34), 34)), 33));
          Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_we_core_psct <= '0';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 2 of Loop 'comp_put_bit_plus_pending_3_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
              '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        END LOOP comp_put_bit_plus_pending_3_for;

      ELSE
        comp_put_bit_plus_pending_2_for : LOOP
          -- C-Step 0 of Loop 'comp_put_bit_plus_pending_2_for'
          cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_6 := cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_dfm_1;
          EXIT comp_put_bit_plus_pending_2_for WHEN ( exit_comp_put_bit_plus_pending_2_for_sva
              = '1' );
          Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_we_core_psct <= '0';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          comp_m_output_putByte_5_slc_svs := '0';
          cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_sva_8 := cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_dfm
              OR cod_entropique_Mn_Fonction_comp_m_output_m_Mask_2_lpi_dfm;
          select_0_12 := cod_entropique_Mn_Fonction_comp_m_output_m_Mask_2_lpi_dfm(7
              DOWNTO 1);
          CASE select_0_12 IS
            WHEN "0000000" =>
              comp_m_output_putByte_5_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_dfm_1(31
                  DOWNTO 10)), 23) + CONV_UNSIGNED(SIGNED'("10110101"), 23), 23)),
                  22);
              IF ( comp_m_output_putByte_5_slc_svs = '1' ) THEN
                Comp_rsc_singleport_we_core_psct <= '1';
                Comp_rsc_singleport_addr_core_reg <= cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_dfm_1(16
                    DOWNTO 0);
                Comp_rsc_singleport_data_in_core_reg <= cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_sva_8;
                Comp_rsc_singleport_iswt0_pff <= '1';
              END IF;
            WHEN OTHERS =>
              -- NOP
          END CASE;
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 1 of Loop 'comp_put_bit_plus_pending_2_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
              '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_11 := STD_LOGIC_VECTOR'("00000000000000000");
          unequal_tmp_5 := (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_2_lpi_dfm(7))
              OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_2_lpi_dfm(6)) OR
              (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_2_lpi_dfm(5)) OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_2_lpi_dfm(4))
              OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_2_lpi_dfm(3)) OR
              (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_2_lpi_dfm(2)) OR (cod_entropique_Mn_Fonction_comp_m_output_m_Mask_2_lpi_dfm(1));
          select_0_13 := cod_entropique_Mn_Fonction_comp_m_output_m_Mask_2_lpi_dfm(7
              DOWNTO 1);
          CASE select_0_13 IS
            WHEN "0000000" =>
              IF ( comp_m_output_putByte_5_slc_svs = '1' ) THEN
                Comp_rsc_singleport_oswt <= '1';
                cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_11 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_dfm_1(16
                    DOWNTO 0)) + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 17), 17));
              END IF;
            WHEN OTHERS =>
              -- NOP
          END CASE;
          comp_put_bit_plus_pending_2_for_i_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(comp_put_bit_plus_pending_2_for_i_sva)
              + CONV_SIGNED(CONV_UNSIGNED('1', 1), 32), 32));
          cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_dfm_1 := MUX_v_32_2_2(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_dfm_1
              & STD_LOGIC_VECTOR(UNSIGNED'("000000000000000") & UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_index_range_sva_11)),
              comp_m_output_putByte_5_slc_svs AND (NOT unequal_tmp_5));
          comp_put_bit_plus_pending_2_for_i_sva := comp_put_bit_plus_pending_2_for_i_sva_1;
          cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_dfm := cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_sva_8
              AND STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(unequal_tmp_5, 1),8));
          cod_entropique_Mn_Fonction_comp_m_output_m_Mask_2_lpi_dfm := MUX_v_8_2_2(STD_LOGIC_VECTOR'("10000000")
              & STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(cod_entropique_Mn_Fonction_comp_m_output_m_Mask_2_lpi_dfm(7
              DOWNTO 1))), unequal_tmp_5);
          exit_comp_put_bit_plus_pending_2_for_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(comp_put_bit_plus_pending_2_for_i_sva_1
              & TO_STDLOGICVECTOR('1')), 34) + CONV_UNSIGNED(SIGNED((NOT comp_compress_pending_bits_sva)
              & TO_STDLOGICVECTOR('1')), 34), 34)), 33));
          Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_we_core_psct <= '0';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 2 of Loop 'comp_put_bit_plus_pending_2_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
              '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        END LOOP comp_put_bit_plus_pending_2_for;

      END IF;
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva := STD_LOGIC_VECTOR'("100000001");
      main_decomp_Mn_Fonction_cmodel_m_frozen_sva := '0';
      main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva := STD_LOGIC_VECTOR'("00000000");
      main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva := STD_LOGIC_VECTOR'("00000001");
      main_decomp_Mn_Fonction_dec_m_input_input_byte_1_sva := STD_LOGIC_VECTOR'("00000000000000000");
      main_decomp_Mn_Fonction_dec_m_output_index_range_1_sva := STD_LOGIC_VECTOR'("00000000000000000");
      dec_decompress_high_1_sva := STD_LOGIC_VECTOR'("00000000000000001111111111111111");
      dec_decompress_low_sva_5 := STD_LOGIC_VECTOR'("000000000000000");
      dec_decompress_value_1_sg7_sva := '0';
      dec_decompress_value_1_sg6_sva := '0';
      dec_decompress_value_1_sg8_sva := '0';
      dec_decompress_value_1_sg5_sva := '0';
      dec_decompress_value_1_sg9_sva := '0';
      dec_decompress_value_1_sg4_sva := '0';
      dec_decompress_value_1_sg10_sva := '0';
      dec_decompress_value_1_sg3_sva := '0';
      dec_decompress_value_1_sg11_sva := '0';
      dec_decompress_value_1_sg2_sva := '0';
      dec_decompress_value_1_sg12_sva := '0';
      dec_decompress_value_1_sg1_sva := '0';
      dec_decompress_value_1_sg13_sva := '0';
      dec_decompress_value_3_sva := '0';
      dec_decompress_value_1_sg14_sva_sg8 := '0';
      dec_decompress_value_1_sg14_sva_sg9 := '0';
      dec_decompress_value_1_sg14_sva_sg7 := '0';
      dec_decompress_value_1_sg14_sva_sg10 := '0';
      dec_decompress_value_1_sg14_sva_sg6 := '0';
      dec_decompress_value_1_sg14_sva_sg11 := '0';
      dec_decompress_value_1_sg14_sva_sg5 := '0';
      dec_decompress_value_1_sg14_sva_sg12 := '0';
      dec_decompress_value_1_sg14_sva_sg4 := '0';
      dec_decompress_value_1_sg14_sva_sg13 := '0';
      dec_decompress_value_1_sg14_sva_sg3 := '0';
      dec_decompress_value_1_sg14_sva_sg14 := '0';
      dec_decompress_value_1_sg14_sva_sg2 := '0';
      dec_decompress_value_1_sg14_sva_sg15 := '0';
      dec_decompress_value_1_sg14_sva_sg1 := '0';
      dec_decompress_value_1_sg14_sva_sg16 := '0';
      dec_decompress_value_1_sg14_sva_5 := '0';
      dec_decompress_value_1_sg14_sva_sg17 := '0';
      dec_decompress_for_i_1_sva_2 := STD_LOGIC_VECTOR'("0000");
      exit_dec_decompress_for_sva := '0';
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit : LOOP
        -- C-Step 0 of Loop 'main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit'
        IF ( exit_dec_decompress_for_sva = '1' ) THEN
        ELSE
          dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg8 := dec_decompress_value_1_sg14_sva_sg8;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg7 := dec_decompress_value_1_sg14_sva_sg7;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg9 := dec_decompress_value_1_sg14_sva_sg9;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg6 := dec_decompress_value_1_sg14_sva_sg6;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg10 := dec_decompress_value_1_sg14_sva_sg10;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg5 := dec_decompress_value_1_sg14_sva_sg5;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg11 := dec_decompress_value_1_sg14_sva_sg11;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg4 := dec_decompress_value_1_sg14_sva_sg4;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg12 := dec_decompress_value_1_sg14_sva_sg12;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg3 := dec_decompress_value_1_sg14_sva_sg3;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg13 := dec_decompress_value_1_sg14_sva_sg13;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg2 := dec_decompress_value_1_sg14_sva_sg2;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg14 := dec_decompress_value_1_sg14_sva_sg14;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg1 := dec_decompress_value_1_sg14_sva_sg1;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg15 := dec_decompress_value_1_sg14_sva_sg15;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_1 := dec_decompress_value_1_sg14_sva_5;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg16 := dec_decompress_value_1_sg14_sva_sg16;
        END IF;
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '0';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva;
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000") & TO_STDLOGICVECTOR(main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(8))
            & TO_STDLOGICVECTOR((main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(7))
            AND (NOT (main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(8))))
            & TO_STDLOGICVECTOR((main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(6))
            AND (NOT (main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(8))))
            & TO_STDLOGICVECTOR((main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(5))
            AND (NOT (main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(8))))
            & TO_STDLOGICVECTOR((main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(4))
            AND (NOT (main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(8))))
            & TO_STDLOGICVECTOR((main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(3))
            AND (NOT (main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(8))))
            & TO_STDLOGICVECTOR((main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(2))
            AND (NOT (main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(8))))
            & TO_STDLOGICVECTOR((main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(1))
            AND (NOT (main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(8))))
            & TO_STDLOGICVECTOR(main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(0));
        IF ( exit_dec_decompress_for_sva = '1' ) THEN
        ELSE
          CASE main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva IS
            WHEN "00000001" =>
              Comp_rsc_singleport_re_core_psct <= '1';
              Comp_rsc_singleport_addr_core_reg <= main_decomp_Mn_Fonction_dec_m_input_input_byte_1_sva;
              Comp_rsc_singleport_iswt0_pff <= '1';
            WHEN OTHERS =>
              -- NOP
          END CASE;
        END IF;
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 1 of Loop 'main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        unequal_tmp_8 := '0';
        dec_decompress_for_i_1_sva_1 := STD_LOGIC_VECTOR'("00000");
        main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva_dfm := STD_LOGIC_VECTOR'("00000000");
        main_decomp_Mn_Fonction_dec_m_input_input_byte_1_sva_1 := STD_LOGIC_VECTOR'("00000000000000000");
        IF ( exit_dec_decompress_for_sva = '1' ) THEN
          main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva_dfm_1 := main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva;
        ELSE
          unequal_tmp_8 := NOT((main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva(0))
              AND (NOT((main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva(7)) OR
              (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva(6)) OR (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva(5))
              OR (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva(4)) OR (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva(3))
              OR (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva(2)) OR (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva(1)))));
          CASE main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva IS
            WHEN "00000001" =>
              main_decomp_Mn_Fonction_dec_m_input_input_byte_1_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(main_decomp_Mn_Fonction_dec_m_input_input_byte_1_sva)
                  + CONV_SIGNED(CONV_UNSIGNED('1', 1), 17), 17));
              Comp_rsc_singleport_oswt <= '1';
            WHEN OTHERS =>
              -- NOP
          END CASE;
          main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva_dfm := MUX_v_8_2_2(STD_LOGIC_VECTOR'("10000000")
              & STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva(7
              DOWNTO 1))), unequal_tmp_8);
          dec_decompress_for_i_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(dec_decompress_for_i_1_sva_2),
              5) + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 5), 5));
          main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva_dfm_1 := main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva_dfm;
        END IF;
        main_decomp_Mn_Fonction_dec_m_input_input_byte_1_sva_dfm_1 := MUX_v_17_2_2(main_decomp_Mn_Fonction_dec_m_input_input_byte_1_sva_1
            & main_decomp_Mn_Fonction_dec_m_input_input_byte_1_sva, unequal_tmp_8
            OR exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg14_sva_dfm_sg8 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg7
            & dec_decompress_value_1_sg14_sva_sg8), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg14_sva_dfm_sg9 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg8
            & dec_decompress_value_1_sg14_sva_sg9), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg14_sva_dfm_sg7 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg6
            & dec_decompress_value_1_sg14_sva_sg7), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg14_sva_dfm_sg10 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg9
            & dec_decompress_value_1_sg14_sva_sg10), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg14_sva_dfm_sg6 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg5
            & dec_decompress_value_1_sg14_sva_sg6), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg14_sva_dfm_sg11 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg10
            & dec_decompress_value_1_sg14_sva_sg11), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg14_sva_dfm_sg5 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg4
            & dec_decompress_value_1_sg14_sva_sg5), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg14_sva_dfm_sg12 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg11
            & dec_decompress_value_1_sg14_sva_sg12), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg14_sva_dfm_sg4 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg3
            & dec_decompress_value_1_sg14_sva_sg4), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg14_sva_dfm_sg13 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg12
            & dec_decompress_value_1_sg14_sva_sg13), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg14_sva_dfm_sg3 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg2
            & dec_decompress_value_1_sg14_sva_sg3), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg14_sva_dfm_sg14 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg13
            & dec_decompress_value_1_sg14_sva_sg14), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg14_sva_dfm_sg2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg1
            & dec_decompress_value_1_sg14_sva_sg2), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg14_sva_dfm_sg15 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg14
            & dec_decompress_value_1_sg14_sva_sg15), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg14_sva_dfm_sg1 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_1
            & dec_decompress_value_1_sg14_sva_sg1), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg14_sva_dfm_sg16 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg15
            & dec_decompress_value_1_sg14_sva_sg16), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg14_sva_dfm_1 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_1_sg13_sva
            & dec_decompress_value_1_sg14_sva_5), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg14_sva_dfm_sg17 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg16
            & dec_decompress_value_1_sg14_sva_sg17), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg13_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_1_sg12_sva
            & dec_decompress_value_1_sg13_sva), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg12_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_1_sg11_sva
            & dec_decompress_value_1_sg12_sva), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg11_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_1_sg10_sva
            & dec_decompress_value_1_sg11_sva), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg10_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_1_sg9_sva
            & dec_decompress_value_1_sg10_sva), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg9_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_1_sg8_sva
            & dec_decompress_value_1_sg9_sva), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg8_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_1_sg7_sva
            & dec_decompress_value_1_sg8_sva), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg7_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_1_sg6_sva
            & dec_decompress_value_1_sg7_sva), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg6_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_1_sg5_sva
            & dec_decompress_value_1_sg6_sva), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg5_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_1_sg4_sva
            & dec_decompress_value_1_sg5_sva), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg4_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_1_sg3_sva
            & dec_decompress_value_1_sg4_sva), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg3_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_1_sg2_sva
            & dec_decompress_value_1_sg3_sva), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg2_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_1_sg1_sva
            & dec_decompress_value_1_sg2_sva), exit_dec_decompress_for_sva);
        dec_decompress_value_1_sg1_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_3_sva
            & dec_decompress_value_1_sg1_sva), exit_dec_decompress_for_sva);
        exit_dec_decompress_for_sva_dfm := (dec_decompress_for_i_1_sva_1(4)) OR exit_dec_decompress_for_sva;
        cmodel_reset_2_for_mux_19_itm_1 := MUX_v_4_2_2((dec_decompress_for_i_1_sva_1(3
            DOWNTO 0)) & dec_decompress_for_i_1_sva_2, exit_dec_decompress_for_sva);
        cmodel_reset_2_for_acc_itm := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva)
            + CONV_UNSIGNED(CONV_SIGNED('1', 1), 9), 9));
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        cmodel_reset_2_for_and_tcond := (NOT((main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(8))
            OR (main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(7))
            OR (main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(6))
            OR (main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(5))
            OR (main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(4))
            OR (main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(3))
            OR (main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(2))
            OR (main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(1))
            OR (main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva(0))))
            AND exit_dec_decompress_for_sva_dfm;
        IF ( cmodel_reset_2_for_and_tcond = '1' ) THEN
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '0';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("100000001");
        END IF;
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 2 of Loop 'main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_dfm := STD_LOGIC_VECTOR'("00000000");
        main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_1 := STD_LOGIC_VECTOR'("00000000");
        IF ( exit_dec_decompress_for_sva = '1' ) THEN
        ELSE
          CASE main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva IS
            WHEN "00000001" =>
              main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_1 := Comp_rsc_singleport_data_out_mxwt;
            WHEN OTHERS =>
              -- NOP
          END CASE;
          main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_dfm := MUX_v_8_2_2(main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_1
              & main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva, unequal_tmp_8);
        END IF;
        main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_dfm_1 := MUX_v_8_2_2(main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_1
            & main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva, unequal_tmp_8
            OR exit_dec_decompress_for_sva);
        dec_decompress_value_3_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'((((main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_dfm(7))
            AND (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva_dfm(7))) OR ((main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_dfm(6))
            AND (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva_dfm(6))) OR ((main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_dfm(5))
            AND (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva_dfm(5))) OR ((main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_dfm(4))
            AND (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva_dfm(4))) OR ((main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_dfm(3))
            AND (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva_dfm(3))) OR ((main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_dfm(2))
            AND (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva_dfm(2))) OR ((main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_dfm(1))
            AND (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva_dfm(1))) OR ((main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_dfm(0))
            AND (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva_dfm(0)))) & dec_decompress_value_3_sva),
            exit_dec_decompress_for_sva);
        EXIT main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit WHEN ( cmodel_reset_2_for_and_tcond
            = '1' );
        main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva := main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva_dfm_1;
        main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva := main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_dfm_1;
        main_decomp_Mn_Fonction_dec_m_input_input_byte_1_sva := main_decomp_Mn_Fonction_dec_m_input_input_byte_1_sva_dfm_1;
        dec_decompress_value_1_sg14_sva_sg8 := dec_decompress_value_1_sg14_sva_dfm_sg8;
        dec_decompress_value_1_sg14_sva_sg9 := dec_decompress_value_1_sg14_sva_dfm_sg9;
        dec_decompress_value_1_sg14_sva_sg7 := dec_decompress_value_1_sg14_sva_dfm_sg7;
        dec_decompress_value_1_sg14_sva_sg10 := dec_decompress_value_1_sg14_sva_dfm_sg10;
        dec_decompress_value_1_sg14_sva_sg6 := dec_decompress_value_1_sg14_sva_dfm_sg6;
        dec_decompress_value_1_sg14_sva_sg11 := dec_decompress_value_1_sg14_sva_dfm_sg11;
        dec_decompress_value_1_sg14_sva_sg5 := dec_decompress_value_1_sg14_sva_dfm_sg5;
        dec_decompress_value_1_sg14_sva_sg12 := dec_decompress_value_1_sg14_sva_dfm_sg12;
        dec_decompress_value_1_sg14_sva_sg4 := dec_decompress_value_1_sg14_sva_dfm_sg4;
        dec_decompress_value_1_sg14_sva_sg13 := dec_decompress_value_1_sg14_sva_dfm_sg13;
        dec_decompress_value_1_sg14_sva_sg3 := dec_decompress_value_1_sg14_sva_dfm_sg3;
        dec_decompress_value_1_sg14_sva_sg14 := dec_decompress_value_1_sg14_sva_dfm_sg14;
        dec_decompress_value_1_sg14_sva_sg2 := dec_decompress_value_1_sg14_sva_dfm_sg2;
        dec_decompress_value_1_sg14_sva_sg15 := dec_decompress_value_1_sg14_sva_dfm_sg15;
        dec_decompress_value_1_sg14_sva_sg1 := dec_decompress_value_1_sg14_sva_dfm_sg1;
        dec_decompress_value_1_sg14_sva_sg16 := dec_decompress_value_1_sg14_sva_dfm_sg16;
        dec_decompress_value_1_sg14_sva_5 := dec_decompress_value_1_sg14_sva_dfm_1;
        dec_decompress_value_1_sg14_sva_sg17 := dec_decompress_value_1_sg14_sva_dfm_sg17;
        dec_decompress_value_1_sg13_sva := dec_decompress_value_1_sg13_sva_dfm;
        dec_decompress_value_1_sg12_sva := dec_decompress_value_1_sg12_sva_dfm;
        dec_decompress_value_1_sg11_sva := dec_decompress_value_1_sg11_sva_dfm;
        dec_decompress_value_1_sg10_sva := dec_decompress_value_1_sg10_sva_dfm;
        dec_decompress_value_1_sg9_sva := dec_decompress_value_1_sg9_sva_dfm;
        dec_decompress_value_1_sg8_sva := dec_decompress_value_1_sg8_sva_dfm;
        dec_decompress_value_1_sg7_sva := dec_decompress_value_1_sg7_sva_dfm;
        dec_decompress_value_1_sg6_sva := dec_decompress_value_1_sg6_sva_dfm;
        dec_decompress_value_1_sg5_sva := dec_decompress_value_1_sg5_sva_dfm;
        dec_decompress_value_1_sg4_sva := dec_decompress_value_1_sg4_sva_dfm;
        dec_decompress_value_1_sg3_sva := dec_decompress_value_1_sg3_sva_dfm;
        dec_decompress_value_1_sg2_sva := dec_decompress_value_1_sg2_sva_dfm;
        dec_decompress_value_1_sg1_sva := dec_decompress_value_1_sg1_sva_dfm;
        dec_decompress_value_3_sva := dec_decompress_value_3_sva_dfm;
        dec_decompress_for_i_1_sva_2 := cmodel_reset_2_for_mux_19_itm_1;
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit_ndx_sva := cmodel_reset_2_for_acc_itm;
        exit_dec_decompress_for_sva := exit_dec_decompress_for_sva_dfm;
      END LOOP main_decomp_Mn_Fonction_cmodel_cumulative_frequency_vinit;

      dec_decompress_for_1 : LOOP
        -- C-Step 0 of Loop 'dec_decompress_for_1'
        dec_decompress_value_3_lpi_3 := dec_decompress_value_3_sva_dfm;
        dec_decompress_value_1_sg1_lpi_3 := dec_decompress_value_1_sg1_sva_dfm;
        dec_decompress_value_1_sg2_lpi_3 := dec_decompress_value_1_sg2_sva_dfm;
        dec_decompress_value_1_sg3_lpi_3 := dec_decompress_value_1_sg3_sva_dfm;
        dec_decompress_value_1_sg4_lpi_3 := dec_decompress_value_1_sg4_sva_dfm;
        dec_decompress_value_1_sg5_lpi_3 := dec_decompress_value_1_sg5_sva_dfm;
        dec_decompress_value_1_sg6_lpi_3 := dec_decompress_value_1_sg6_sva_dfm;
        dec_decompress_value_1_sg7_lpi_3 := dec_decompress_value_1_sg7_sva_dfm;
        dec_decompress_value_1_sg8_lpi_3 := dec_decompress_value_1_sg8_sva_dfm;
        dec_decompress_value_1_sg9_lpi_3 := dec_decompress_value_1_sg9_sva_dfm;
        dec_decompress_value_1_sg10_lpi_3 := dec_decompress_value_1_sg10_sva_dfm;
        dec_decompress_value_1_sg11_lpi_3 := dec_decompress_value_1_sg11_sva_dfm;
        dec_decompress_value_1_sg12_lpi_3 := dec_decompress_value_1_sg12_sva_dfm;
        dec_decompress_value_1_sg13_lpi_3 := dec_decompress_value_1_sg13_sva_dfm;
        main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3 := main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva_dfm_1;
        main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_lpi_3 := main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_dfm_1;
        main_decomp_Mn_Fonction_dec_m_input_input_byte_1_lpi_3 := main_decomp_Mn_Fonction_dec_m_input_input_byte_1_sva_dfm_1;
        dec_decompress_value_1_sg14_lpi_3_sg8 := dec_decompress_value_1_sg14_sva_dfm_sg8;
        dec_decompress_value_1_sg14_lpi_3_sg9 := dec_decompress_value_1_sg14_sva_dfm_sg9;
        dec_decompress_value_1_sg14_lpi_3_sg7 := dec_decompress_value_1_sg14_sva_dfm_sg7;
        dec_decompress_value_1_sg14_lpi_3_sg10 := dec_decompress_value_1_sg14_sva_dfm_sg10;
        dec_decompress_value_1_sg14_lpi_3_sg6 := dec_decompress_value_1_sg14_sva_dfm_sg6;
        dec_decompress_value_1_sg14_lpi_3_sg11 := dec_decompress_value_1_sg14_sva_dfm_sg11;
        dec_decompress_value_1_sg14_lpi_3_sg5 := dec_decompress_value_1_sg14_sva_dfm_sg5;
        dec_decompress_value_1_sg14_lpi_3_sg12 := dec_decompress_value_1_sg14_sva_dfm_sg12;
        dec_decompress_value_1_sg14_lpi_3_sg4 := dec_decompress_value_1_sg14_sva_dfm_sg4;
        dec_decompress_value_1_sg14_lpi_3_sg13 := dec_decompress_value_1_sg14_sva_dfm_sg13;
        dec_decompress_value_1_sg14_lpi_3_sg3 := dec_decompress_value_1_sg14_sva_dfm_sg3;
        dec_decompress_value_1_sg14_lpi_3_sg14 := dec_decompress_value_1_sg14_sva_dfm_sg14;
        dec_decompress_value_1_sg14_lpi_3_sg2 := dec_decompress_value_1_sg14_sva_dfm_sg2;
        dec_decompress_value_1_sg14_lpi_3_sg15 := dec_decompress_value_1_sg14_sva_dfm_sg15;
        dec_decompress_value_1_sg14_lpi_3_sg1 := dec_decompress_value_1_sg14_sva_dfm_sg1;
        dec_decompress_value_1_sg14_lpi_3_sg16 := dec_decompress_value_1_sg14_sva_dfm_sg16;
        dec_decompress_value_1_sg14_lpi_5 := dec_decompress_value_1_sg14_sva_dfm_1;
        dec_decompress_value_1_sg14_lpi_3_sg17 := dec_decompress_value_1_sg14_sva_dfm_sg17;
        ModelA_getChar_for_i_1_sva := STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 1 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_dec_m_output_index_range_1_sva_1 := STD_LOGIC_VECTOR'("00000000000000000");
        dec_decompress_for_1_range_sva := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(TO_STDLOGICVECTOR('1')
            & (NOT (dec_decompress_low_sva_5(14 DOWNTO 1)))) + SIGNED'("000000000000001"),
            15)) & TO_STDLOGICVECTOR(NOT (dec_decompress_low_sva_5(0)))), 32) + UNSIGNED(dec_decompress_high_1_sva),
            32));
        dec_decompress_for_1_scaled_value_acc_4_sdt := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED'(dec_decompress_value_1_sg14_sva_dfm_sg17
            & dec_decompress_value_1_sg14_sva_dfm_sg16 & dec_decompress_value_1_sg14_sva_dfm_sg15
            & dec_decompress_value_1_sg14_sva_dfm_sg14 & dec_decompress_value_1_sg14_sva_dfm_sg13
            & dec_decompress_value_1_sg14_sva_dfm_sg12 & dec_decompress_value_1_sg14_sva_dfm_sg11
            & dec_decompress_value_1_sg14_sva_dfm_sg10 & dec_decompress_value_1_sg14_sva_dfm_sg9
            & dec_decompress_value_1_sg14_sva_dfm_sg8 & dec_decompress_value_1_sg14_sva_dfm_sg7
            & dec_decompress_value_1_sg14_sva_dfm_sg6 & dec_decompress_value_1_sg14_sva_dfm_sg5
            & dec_decompress_value_1_sg14_sva_dfm_sg4 & dec_decompress_value_1_sg14_sva_dfm_sg3
            & dec_decompress_value_1_sg14_sva_dfm_sg2 & dec_decompress_value_1_sg14_sva_dfm_sg1
            & dec_decompress_value_1_sg14_sva_dfm_1 & dec_decompress_value_1_sg13_sva_dfm
            & dec_decompress_value_1_sg12_sva_dfm & dec_decompress_value_1_sg11_sva_dfm
            & dec_decompress_value_1_sg10_sva_dfm & dec_decompress_value_1_sg9_sva_dfm
            & dec_decompress_value_1_sg8_sva_dfm & dec_decompress_value_1_sg7_sva_dfm
            & dec_decompress_value_1_sg6_sva_dfm & dec_decompress_value_1_sg5_sva_dfm
            & dec_decompress_value_1_sg4_sva_dfm & dec_decompress_value_1_sg3_sva_dfm
            & dec_decompress_value_1_sg2_sva_dfm & dec_decompress_value_1_sg1_sva_dfm
            & dec_decompress_value_3_sva_dfm), 33) + CONV_UNSIGNED(UNSIGNED(STD_LOGIC_VECTOR'("11111111111111111")
            & (NOT dec_decompress_low_sva_5)), 33), 33));
        dec_decompress_for_1_scaled_value_acc_mut := STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(SIGNED'(SIGNED(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(dec_decompress_for_1_scaled_value_acc_4_sdt(32
            DOWNTO 1)), 33) + UNSIGNED'("110000000000000000000000000000001"), 33))
            & TO_STDLOGICVECTOR(dec_decompress_for_1_scaled_value_acc_4_sdt(0)))
            * CONV_SIGNED(UNSIGNED(main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out),
            33)), 67) + CONV_SIGNED(CONV_SIGNED('1', 1), 67), 67));
        div_mgc_div_a <= dec_decompress_for_1_scaled_value_acc_mut;
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(dec_decompress_for_1_range_sva));
        dec_m_output_putByte_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(main_decomp_Mn_Fonction_dec_m_output_index_range_1_sva(16
            DOWNTO 10)), 8) + SIGNED'("10110101"), 8)), 7);
        IF ( dec_m_output_putByte_slc_svs = '1' ) THEN
          main_decomp_Mn_Fonction_dec_m_output_index_range_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(main_decomp_Mn_Fonction_dec_m_output_index_range_1_sva)
              + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 17), 17));
        END IF;
        dec_decompress_for_1_acc_3_itm := STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(dec_decompress_low_sva_5),
            16) + CONV_SIGNED(CONV_SIGNED('1', 1), 16), 16));
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 2 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_a <= dec_decompress_for_1_scaled_value_acc_mut;
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(dec_decompress_for_1_range_sva));
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 3 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_a <= dec_decompress_for_1_scaled_value_acc_mut;
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(dec_decompress_for_1_range_sva));
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 4 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_a <= dec_decompress_for_1_scaled_value_acc_mut;
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(dec_decompress_for_1_range_sva));
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 5 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_a <= dec_decompress_for_1_scaled_value_acc_mut;
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(dec_decompress_for_1_range_sva));
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 6 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_a <= dec_decompress_for_1_scaled_value_acc_mut;
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(dec_decompress_for_1_range_sva));
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 7 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        dec_decompress_for_1_scaled_value_sva := div_mgc_div_z(31 DOWNTO 0);
        ModelA_getChar_for : LOOP
          -- C-Step 0 of Loop 'ModelA_getChar_for'
          ModelA_getChar_for_not_sxt := '0';
          Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_we_core_psct <= '0';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          ModelA_getChar_for_acc_2_psp_sva := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(ModelA_getChar_for_i_1_sva)
              + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 9), 9));
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '0';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= ModelA_getChar_for_acc_2_psp_sva;
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 1 of Loop 'ModelA_getChar_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
              '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          ModelA_getChar_for_slc_itm := readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(ModelA_getChar_for_acc_2_psp_sva)
              + CONV_SIGNED(UNSIGNED'("11111111"), 9), 9)), 8);
          Src_rsc_singleport_addr_core_reg_var_2 := Src_rsc_singleport_addr_core_reg;
          Src_rsc_singleport_re_core_psct_var_2 := Src_rsc_singleport_re_core_psct;
          Src_rsc_singleport_iswt0_pff_var_2 := Src_rsc_singleport_iswt0_pff;
          Comp_rsc_singleport_data_in_core_reg_var_2 := Comp_rsc_singleport_data_in_core_reg;
          Comp_rsc_singleport_addr_core_reg_var_2 := Comp_rsc_singleport_addr_core_reg;
          Comp_rsc_singleport_re_core_psct_var_2 := Comp_rsc_singleport_re_core_psct;
          Comp_rsc_singleport_iswt0_pff_var_2 := Comp_rsc_singleport_iswt0_pff;
          Comp_rsc_singleport_we_core_psct_var_2 := Comp_rsc_singleport_we_core_psct;
          Vga_rsc_singleport_data_in_core_reg_var_2 := Vga_rsc_singleport_data_in_core_reg;
          Vga_rsc_singleport_addr_core_reg_var_2 := Vga_rsc_singleport_addr_core_reg;
          Vga_rsc_singleport_we_core_psct_var_2 := Vga_rsc_singleport_we_core_psct;
          Vga_rsc_singleport_iswt0_pff_var_2 := Vga_rsc_singleport_iswt0_pff;
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_2
              := cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_2
              := cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg;
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var_2
              := cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg;
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var_2
              := cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg;
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_2
              := main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_2
              := main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg;
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var_2
              := main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg;
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var_2
              := main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg;
          unreg_outs_lp_41 : LOOP
            -- C-Step 0 of Loop 'unreg_outs_lp_41'
            Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_we_core_psct <= '0';
            cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                <= STD_LOGIC_VECTOR'("000000000");
            cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                <= '1';
            cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                <= '1';
            main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                <= STD_LOGIC_VECTOR'("000000000");
            main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                <= '1';
            main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                <= '1';
            ModelA_getChar_for_slc_2_cse_sva := main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out;
            ModelA_getChar_for_slc_1_itm := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(TO_STDLOGICVECTOR('1')
                & dec_decompress_for_1_scaled_value_sva & TO_STDLOGICVECTOR('1'))
                + CONV_UNSIGNED(UNSIGNED((NOT ModelA_getChar_for_slc_2_cse_sva) &
                TO_STDLOGICVECTOR('1')), 34), 34)), 33);
            IF ( ModelA_getChar_for_slc_1_itm = '1' ) THEN
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                  <= '0';
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                  <= STD_LOGIC_VECTOR'("100000001");
            END IF;
            last_clk_3 := clk;
            WAIT UNTIL clk'EVENT OR main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out'EVENT;
            EXIT unreg_outs_lp_41 WHEN ( ((NOT last_clk_3) AND clk AND (core_wen_drv
                OR rst)) = '1' );
            Src_rsc_singleport_addr_core_reg <= Src_rsc_singleport_addr_core_reg_var_2;
            Src_rsc_singleport_re_core_psct <= Src_rsc_singleport_re_core_psct_var_2;
            Src_rsc_singleport_iswt0_pff <= Src_rsc_singleport_iswt0_pff_var_2;
            Comp_rsc_singleport_data_in_core_reg <= Comp_rsc_singleport_data_in_core_reg_var_2;
            Comp_rsc_singleport_addr_core_reg <= Comp_rsc_singleport_addr_core_reg_var_2;
            Comp_rsc_singleport_re_core_psct <= Comp_rsc_singleport_re_core_psct_var_2;
            Comp_rsc_singleport_iswt0_pff <= Comp_rsc_singleport_iswt0_pff_var_2;
            Comp_rsc_singleport_we_core_psct <= Comp_rsc_singleport_we_core_psct_var_2;
            Vga_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_in_core_reg_var_2;
            Vga_rsc_singleport_addr_core_reg <= Vga_rsc_singleport_addr_core_reg_var_2;
            Vga_rsc_singleport_we_core_psct <= Vga_rsc_singleport_we_core_psct_var_2;
            Vga_rsc_singleport_iswt0_pff <= Vga_rsc_singleport_iswt0_pff_var_2;
            cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_2;
            cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_2;
            cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var_2;
            cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var_2;
            main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_2;
            main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_2;
            main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var_2;
            main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var_2;
          END LOOP unreg_outs_lp_41;

          EXIT main WHEN ( rst = '1' );
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
              '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          IF ( ModelA_getChar_for_slc_1_itm = '1' ) THEN
            IF ( main_decomp_Mn_Fonction_cmodel_m_frozen_sva = '1' ) THEN
            ELSE
              ModelA_update_1_for_i_sva_2 := ModelA_getChar_for_acc_2_psp_sva;
              ModelA_update_1_for_i_sva_sg1 := STD_LOGIC_VECTOR'("00000000000000000000000");
              exit_ModelA_update_1_for_sva := '0';
            END IF;
          END IF;
          Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_we_core_psct <= '0';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          IF ( ModelA_getChar_for_slc_1_itm = '1' ) THEN
            main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                <= '0';
            main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                <= ModelA_getChar_for_i_1_sva;
          END IF;
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 2 of Loop 'ModelA_getChar_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
              '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          ModelA_getChar_for_if_p_count_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          IF ( ModelA_getChar_for_slc_1_itm = '1' ) THEN
            ModelA_getChar_for_if_p_count_sva := main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out;
          END IF;
          Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_we_core_psct <= '0';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 3 of Loop 'ModelA_getChar_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
              '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          ModelA_getChar_for_if_p_low_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          IF ( ModelA_getChar_for_slc_1_itm = '1' ) THEN
            ModelA_getChar_for_if_p_low_sva := main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out;
            IF ( main_decomp_Mn_Fonction_cmodel_m_frozen_sva = '1' ) THEN
            ELSE
              ModelA_update_1_for : LOOP
                -- C-Step 0 of Loop 'ModelA_update_1_for'
                EXIT ModelA_update_1_for WHEN ( exit_ModelA_update_1_for_sva = '1'
                    );
                slc_ModelA_update_1_for_i_itm := ModelA_update_1_for_i_sva_2;
                Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                Src_rsc_singleport_iswt0_pff <= '0';
                Src_rsc_singleport_re_core_psct <= '0';
                Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Comp_rsc_singleport_iswt0_pff <= '0';
                Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                Comp_rsc_singleport_re_core_psct <= '0';
                Comp_rsc_singleport_we_core_psct <= '0';
                Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Vga_rsc_singleport_iswt0_pff <= '0';
                Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                Vga_rsc_singleport_we_core_psct <= '0';
                cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                    <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
                cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                    <= STD_LOGIC_VECTOR'("000000000");
                cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                    <= '1';
                cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                    <= '1';
                main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                    <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
                main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                    <= STD_LOGIC_VECTOR'("000000000");
                main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                    <= '1';
                main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                    <= '1';
                main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                    <= '0';
                main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                    <= ModelA_update_1_for_i_sva_2;
                WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1'
                    ) OR ( rst = '1' ) ) ;
                EXIT main WHEN ( rst = '1' );
                -- C-Step 1 of Loop 'ModelA_update_1_for'
                Src_rsc_singleport_oswt <= '0';
                Comp_rsc_singleport_oswt <= '0';
                Vga_rsc_singleport_oswt <= '0';
                mgc_start_sync_mgc_bsync_vld_oswt <= '0';
                mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
                mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
                mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
                mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
                Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                    <= '0';
                Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt
                    <= '0';
                Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                    <= '0';
                Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
                Vga_triosy_mgc_io_sync_oswt <= '0';
                Vga_triosy_mgc_io_sync_iswt0 <= '0';
                Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
                Comp_triosy_mgc_io_sync_oswt <= '0';
                Comp_triosy_mgc_io_sync_iswt0 <= '0';
                Src_triosy_mgc_io_sync_ld_core_psct <= '0';
                Src_triosy_mgc_io_sync_oswt <= '0';
                Src_triosy_mgc_io_sync_iswt0 <= '0';
                nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
                nblevels_triosy_mgc_io_sync_oswt <= '0';
                nblevels_triosy_mgc_io_sync_iswt0 <= '0';
                div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
                div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
                div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
                div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
                ModelA_update_1_for_i_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(ModelA_update_1_for_i_sva_sg1
                    & ModelA_update_1_for_i_sva_2) + CONV_SIGNED(CONV_UNSIGNED('1',
                    1), 32), 32));
                ModelA_update_1_for_i_sva_2 := ModelA_update_1_for_i_sva_1(8 DOWNTO
                    0);
                ModelA_update_1_for_i_sva_sg1 := ModelA_update_1_for_i_sva_1(31 DOWNTO
                    9);
                exit_ModelA_update_1_for_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(ModelA_update_1_for_i_sva_1(31
                    DOWNTO 1)) + CONV_SIGNED(SIGNED'("101111111"), 31), 31)), 30));
                Src_rsc_singleport_addr_core_reg_var_3 := Src_rsc_singleport_addr_core_reg;
                Src_rsc_singleport_re_core_psct_var_3 := Src_rsc_singleport_re_core_psct;
                Src_rsc_singleport_iswt0_pff_var_3 := Src_rsc_singleport_iswt0_pff;
                Comp_rsc_singleport_data_in_core_reg_var_3 := Comp_rsc_singleport_data_in_core_reg;
                Comp_rsc_singleport_addr_core_reg_var_3 := Comp_rsc_singleport_addr_core_reg;
                Comp_rsc_singleport_re_core_psct_var_3 := Comp_rsc_singleport_re_core_psct;
                Comp_rsc_singleport_iswt0_pff_var_3 := Comp_rsc_singleport_iswt0_pff;
                Comp_rsc_singleport_we_core_psct_var_3 := Comp_rsc_singleport_we_core_psct;
                Vga_rsc_singleport_data_in_core_reg_var_3 := Vga_rsc_singleport_data_in_core_reg;
                Vga_rsc_singleport_addr_core_reg_var_3 := Vga_rsc_singleport_addr_core_reg;
                Vga_rsc_singleport_we_core_psct_var_3 := Vga_rsc_singleport_we_core_psct;
                Vga_rsc_singleport_iswt0_pff_var_3 := Vga_rsc_singleport_iswt0_pff;
                cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_3
                    := cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
                cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_3
                    := cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg;
                cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var_3
                    := cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg;
                cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var_3
                    := cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg;
                main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_3
                    := main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
                main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_3
                    := main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg;
                main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var_3
                    := main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg;
                main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var_3
                    := main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg;
                unreg_outs_lp_45 : LOOP
                  -- C-Step 0 of Loop 'unreg_outs_lp_45'
                  Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                  Src_rsc_singleport_iswt0_pff <= '0';
                  Src_rsc_singleport_re_core_psct <= '0';
                  Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                  Comp_rsc_singleport_iswt0_pff <= '0';
                  Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                  Comp_rsc_singleport_re_core_psct <= '0';
                  Comp_rsc_singleport_we_core_psct <= '0';
                  Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                  Vga_rsc_singleport_iswt0_pff <= '0';
                  Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                  Vga_rsc_singleport_we_core_psct <= '0';
                  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                      <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
                  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                      <= STD_LOGIC_VECTOR'("000000000");
                  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                      <= '1';
                  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                      <= '1';
                  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                      <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
                  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                      <= STD_LOGIC_VECTOR'("000000000");
                  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                      <= '1';
                  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                      <= '1';
                  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                      <= '0';
                  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                      <= slc_ModelA_update_1_for_i_itm;
                  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                      <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out)
                      + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 32), 32));
                  last_clk := clk;
                  WAIT UNTIL clk'EVENT OR main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out'EVENT;
                  EXIT unreg_outs_lp_45 WHEN ( ((NOT last_clk) AND clk AND (core_wen_drv
                      OR rst)) = '1' );
                  Src_rsc_singleport_addr_core_reg <= Src_rsc_singleport_addr_core_reg_var_3;
                  Src_rsc_singleport_re_core_psct <= Src_rsc_singleport_re_core_psct_var_3;
                  Src_rsc_singleport_iswt0_pff <= Src_rsc_singleport_iswt0_pff_var_3;
                  Comp_rsc_singleport_data_in_core_reg <= Comp_rsc_singleport_data_in_core_reg_var_3;
                  Comp_rsc_singleport_addr_core_reg <= Comp_rsc_singleport_addr_core_reg_var_3;
                  Comp_rsc_singleport_re_core_psct <= Comp_rsc_singleport_re_core_psct_var_3;
                  Comp_rsc_singleport_iswt0_pff <= Comp_rsc_singleport_iswt0_pff_var_3;
                  Comp_rsc_singleport_we_core_psct <= Comp_rsc_singleport_we_core_psct_var_3;
                  Vga_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_in_core_reg_var_3;
                  Vga_rsc_singleport_addr_core_reg <= Vga_rsc_singleport_addr_core_reg_var_3;
                  Vga_rsc_singleport_we_core_psct <= Vga_rsc_singleport_we_core_psct_var_3;
                  Vga_rsc_singleport_iswt0_pff <= Vga_rsc_singleport_iswt0_pff_var_3;
                  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                      <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_3;
                  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                      <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_3;
                  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                      <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var_3;
                  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                      <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var_3;
                  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                      <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_3;
                  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                      <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_3;
                  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                      <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg_var_3;
                  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                      <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg_var_3;
                END LOOP unreg_outs_lp_45;

                EXIT main WHEN ( rst = '1' );
                Src_rsc_singleport_oswt <= '0';
                Comp_rsc_singleport_oswt <= '0';
                Vga_rsc_singleport_oswt <= '0';
                mgc_start_sync_mgc_bsync_vld_oswt <= '0';
                mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
                mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
                mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
                mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
                Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                    <= '0';
                Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt
                    <= '0';
                Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                    <= '0';
                Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
                Vga_triosy_mgc_io_sync_oswt <= '0';
                Vga_triosy_mgc_io_sync_iswt0 <= '0';
                Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
                Comp_triosy_mgc_io_sync_oswt <= '0';
                Comp_triosy_mgc_io_sync_iswt0 <= '0';
                Src_triosy_mgc_io_sync_ld_core_psct <= '0';
                Src_triosy_mgc_io_sync_oswt <= '0';
                Src_triosy_mgc_io_sync_iswt0 <= '0';
                nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
                nblevels_triosy_mgc_io_sync_oswt <= '0';
                nblevels_triosy_mgc_io_sync_iswt0 <= '0';
                div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
                div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
                div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
                div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
                Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                Src_rsc_singleport_iswt0_pff <= '0';
                Src_rsc_singleport_re_core_psct <= '0';
                Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Comp_rsc_singleport_iswt0_pff <= '0';
                Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                Comp_rsc_singleport_re_core_psct <= '0';
                Comp_rsc_singleport_we_core_psct <= '0';
                Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Vga_rsc_singleport_iswt0_pff <= '0';
                Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                Vga_rsc_singleport_we_core_psct <= '0';
                cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                    <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
                cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                    <= STD_LOGIC_VECTOR'("000000000");
                cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                    <= '1';
                cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                    <= '1';
                main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
                    <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
                main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                    <= STD_LOGIC_VECTOR'("000000000");
                main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                    <= '1';
                main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
                    <= '1';
                WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1'
                    ) OR ( rst = '1' ) ) ;
                EXIT main WHEN ( rst = '1' );
                -- C-Step 2 of Loop 'ModelA_update_1_for'
                Src_rsc_singleport_oswt <= '0';
                Comp_rsc_singleport_oswt <= '0';
                Vga_rsc_singleport_oswt <= '0';
                mgc_start_sync_mgc_bsync_vld_oswt <= '0';
                mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
                mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
                mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
                mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
                Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                    <= '0';
                Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt
                    <= '0';
                Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                    <= '0';
                Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
                Vga_triosy_mgc_io_sync_oswt <= '0';
                Vga_triosy_mgc_io_sync_iswt0 <= '0';
                Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
                Comp_triosy_mgc_io_sync_oswt <= '0';
                Comp_triosy_mgc_io_sync_iswt0 <= '0';
                Src_triosy_mgc_io_sync_ld_core_psct <= '0';
                Src_triosy_mgc_io_sync_oswt <= '0';
                Src_triosy_mgc_io_sync_iswt0 <= '0';
                nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
                nblevels_triosy_mgc_io_sync_oswt <= '0';
                nblevels_triosy_mgc_io_sync_iswt0 <= '0';
                div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
                div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
                div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
                div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              END LOOP ModelA_update_1_for;

            END IF;
          END IF;
          Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_we_core_psct <= '0';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          IF ( ModelA_getChar_for_slc_1_itm = '1' ) THEN
            IF ( main_decomp_Mn_Fonction_cmodel_m_frozen_sva = '1' ) THEN
            ELSE
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
                  <= '0';
              main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
                  <= STD_LOGIC_VECTOR'("100000001");
            END IF;
          END IF;
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 4 of Loop 'ModelA_getChar_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
              '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_we_core_psct <= '0';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 5 of Loop 'ModelA_getChar_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
              '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          main_decomp_Mn_Fonction_cmodel_m_frozen_sva_1 := '0';
          IF ( ModelA_getChar_for_slc_1_itm = '1' ) THEN
            IF ( main_decomp_Mn_Fonction_cmodel_m_frozen_sva = '1' ) THEN
            ELSE
              main_decomp_Mn_Fonction_cmodel_m_frozen_sva_1 := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out),
                  33) + CONV_SIGNED(SIGNED'("100000000000001"), 33), 33)), 32));
            END IF;
            EXIT ModelA_getChar_for;
          END IF;
          ModelA_getChar_for_not_sxt := NOT ModelA_getChar_for_slc_itm;
          EXIT ModelA_getChar_for WHEN ( ModelA_getChar_for_slc_itm = '0' );
          ModelA_getChar_for_i_1_sva := ModelA_getChar_for_acc_2_psp_sva;
        END LOOP ModelA_getChar_for;

        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        ModelA_getChar_for_i_1_lpi_1_dfm := MUX_v_9_2_2(ModelA_getChar_for_i_1_sva
            & ModelA_getChar_for_acc_2_psp_sva, ModelA_getChar_for_not_sxt);
        exit_dec_decompress_for_1 := (ModelA_getChar_for_i_1_lpi_1_dfm(8)) AND (NOT((ModelA_getChar_for_i_1_lpi_1_dfm(7))
            OR (ModelA_getChar_for_i_1_lpi_1_dfm(6)) OR (ModelA_getChar_for_i_1_lpi_1_dfm(5))
            OR (ModelA_getChar_for_i_1_lpi_1_dfm(4)) OR (ModelA_getChar_for_i_1_lpi_1_dfm(3))
            OR (ModelA_getChar_for_i_1_lpi_1_dfm(2)) OR (ModelA_getChar_for_i_1_lpi_1_dfm(1))
            OR (ModelA_getChar_for_i_1_lpi_1_dfm(0))));
        IF ( exit_dec_decompress_for_1 = '1' ) THEN
        ELSE
          dec_m_output_putByte_slc_svs_tcond := dec_m_output_putByte_slc_svs;
          IF ( dec_m_output_putByte_slc_svs = '1' ) THEN
            Vga_rsc_singleport_we_core_psct <= '1';
            Vga_rsc_singleport_addr_core_reg <= main_decomp_Mn_Fonction_dec_m_output_index_range_1_sva;
            Vga_rsc_singleport_data_in_core_reg <= ModelA_getChar_for_i_1_lpi_1_dfm(7
                DOWNTO 0);
            Vga_rsc_singleport_iswt0_pff <= '1';
          END IF;
        END IF;
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 8 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        ModelA_getChar_for_if_p_low_lpi_1_dfm := MUX_v_32_2_2(ModelA_getChar_for_if_p_low_sva
            & ModelA_getChar_for_if_p_low_lpi_1, ModelA_getChar_for_not_sxt);
        ModelA_getChar_for_if_p_high_lpi_1_dfm := MUX_v_32_2_2(ModelA_getChar_for_slc_2_cse_sva
            & ModelA_getChar_for_if_p_high_lpi_1, ModelA_getChar_for_not_sxt);
        ModelA_getChar_for_if_p_count_lpi_1_dfm := MUX_v_32_2_2(ModelA_getChar_for_if_p_count_sva
            & ModelA_getChar_for_if_p_count_lpi_1, ModelA_getChar_for_not_sxt);
        EXIT dec_decompress_for_1 WHEN ( exit_dec_decompress_for_1 = '1' );
        IF ( dec_m_output_putByte_slc_svs_tcond = '1' ) THEN
          Vga_rsc_singleport_oswt <= '1';
        END IF;
        dec_decompress_for_1_mul_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED'(UNSIGNED(dec_decompress_for_1_range_sva)
            * UNSIGNED(ModelA_getChar_for_if_p_high_lpi_1_dfm)), 64));
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(dec_decompress_for_1_mul_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getChar_for_if_p_count_lpi_1_dfm));
        dec_decompress_for_1_mul_1_mut := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED'(UNSIGNED(dec_decompress_for_1_range_sva)
            * UNSIGNED(ModelA_getChar_for_if_p_low_lpi_1_dfm)), 64));
        div_mgc_div_1_a <= dec_decompress_for_1_mul_1_mut;
        div_mgc_div_1_b <= ModelA_getChar_for_if_p_count_lpi_1_dfm;
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 9 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(dec_decompress_for_1_mul_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getChar_for_if_p_count_lpi_1_dfm));
        div_mgc_div_1_a <= dec_decompress_for_1_mul_1_mut;
        div_mgc_div_1_b <= ModelA_getChar_for_if_p_count_lpi_1_dfm;
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 10 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(dec_decompress_for_1_mul_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getChar_for_if_p_count_lpi_1_dfm));
        div_mgc_div_1_a <= dec_decompress_for_1_mul_1_mut;
        div_mgc_div_1_b <= ModelA_getChar_for_if_p_count_lpi_1_dfm;
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 11 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(dec_decompress_for_1_mul_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getChar_for_if_p_count_lpi_1_dfm));
        div_mgc_div_1_a <= dec_decompress_for_1_mul_1_mut;
        div_mgc_div_1_b <= ModelA_getChar_for_if_p_count_lpi_1_dfm;
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 12 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(dec_decompress_for_1_mul_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getChar_for_if_p_count_lpi_1_dfm));
        div_mgc_div_1_a <= dec_decompress_for_1_mul_1_mut;
        div_mgc_div_1_b <= ModelA_getChar_for_if_p_count_lpi_1_dfm;
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 13 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(dec_decompress_for_1_mul_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getChar_for_if_p_count_lpi_1_dfm));
        dec_decompress_low_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(dec_decompress_low_sva_5),
            32) + UNSIGNED(div_mgc_div_1_z(31 DOWNTO 0)), 32));
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 14 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        dec_decompress_high_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(dec_decompress_for_1_acc_3_itm),
            32) + UNSIGNED(div_mgc_div_z(31 DOWNTO 0)), 32));
        dec_decompress_for_1_for : LOOP
          -- C-Step 0 of Loop 'dec_decompress_for_1_for'
          dec_m_input_get_bit_1_asn_8_itm := main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg8 := dec_decompress_value_1_sg14_lpi_3_sg8;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg9 := dec_decompress_value_1_sg14_lpi_3_sg9;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg10 :=
              dec_decompress_value_1_sg14_lpi_3_sg10;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg11 :=
              dec_decompress_value_1_sg14_lpi_3_sg11;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg12 :=
              dec_decompress_value_1_sg14_lpi_3_sg12;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg13 :=
              dec_decompress_value_1_sg14_lpi_3_sg13;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg14 :=
              dec_decompress_value_1_sg14_lpi_3_sg14;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg15 :=
              dec_decompress_value_1_sg14_lpi_3_sg15;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg16 :=
              dec_decompress_value_1_sg14_lpi_3_sg16;
          Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_we_core_psct <= '0';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          dec_decompress_for_1_for_else_else_land_sva_1 := '0';
          dec_decompress_for_1_for_else_slc_svs := '0';
          dec_decompress_for_1_for_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(dec_decompress_high_1_sva_1(31
              DOWNTO 15)), 18) + CONV_UNSIGNED(CONV_SIGNED('1', 1), 18), 18)), 17);
          IF ( dec_decompress_for_1_for_slc_svs = '1' ) THEN
            main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3_tcond := main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3;
            CASE main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3 IS
              WHEN "00000001" =>
                Comp_rsc_singleport_re_core_psct <= '1';
                Comp_rsc_singleport_addr_core_reg <= main_decomp_Mn_Fonction_dec_m_input_input_byte_1_lpi_3;
                Comp_rsc_singleport_iswt0_pff <= '1';
              WHEN OTHERS =>
                -- NOP
            END CASE;
          ELSE
            dec_decompress_for_1_for_else_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(dec_decompress_low_sva_1(31
                DOWNTO 15)), 18) + CONV_UNSIGNED(CONV_SIGNED('1', 1), 18), 18)),
                17);
            IF ( dec_decompress_for_1_for_else_slc_svs = '1' ) THEN
              IF ( (dec_decompress_low_sva_1(14)) = '1' ) THEN
                dec_decompress_for_1_for_else_else_land_sva_1 := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(dec_decompress_high_1_sva_1(31
                    DOWNTO 14)), 19) + CONV_UNSIGNED(SIGNED'("101"), 19), 19)), 18);
              END IF;
              dec_decompress_for_1_for_else_else_land_lpi_2_dfm := dec_decompress_for_1_for_else_else_land_sva_1
                  AND (dec_decompress_low_sva_1(14));
              exit_dec_decompress_for_1_for_1 := NOT dec_decompress_for_1_for_else_else_land_lpi_2_dfm;
              IF ( dec_decompress_for_1_for_else_else_land_lpi_2_dfm = '1' ) THEN
                main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3_tcond := main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3;
                CASE main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3 IS
                  WHEN "00000001" =>
                    Comp_rsc_singleport_re_core_psct <= '1';
                    Comp_rsc_singleport_addr_core_reg <= main_decomp_Mn_Fonction_dec_m_input_input_byte_1_lpi_3;
                    Comp_rsc_singleport_iswt0_pff <= '1';
                  WHEN OTHERS =>
                    -- NOP
                END CASE;
              END IF;
            ELSE
              main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3_tcond := main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3;
              CASE main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3 IS
                WHEN "00000001" =>
                  Comp_rsc_singleport_re_core_psct <= '1';
                  Comp_rsc_singleport_addr_core_reg <= main_decomp_Mn_Fonction_dec_m_input_input_byte_1_lpi_3;
                  Comp_rsc_singleport_iswt0_pff <= '1';
                WHEN OTHERS =>
                  -- NOP
              END CASE;
            END IF;
          END IF;
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 1 of Loop 'dec_decompress_for_1_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
              '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          main_decomp_Mn_Fonction_dec_m_input_input_byte_1_sva_2 := STD_LOGIC_VECTOR'("00000000000000000");
          dec_decompress_value_1_sg14_lpi_3_dfm_3 := STD_LOGIC_VECTOR'("00000000000000000");
          dec_decompress_high_1_sva_1_dfm_sg1 := STD_LOGIC_VECTOR'("00000000000000000");
          dec_decompress_high_1_sva_2_sg1 := STD_LOGIC_VECTOR'("0000000000000000");
          dec_decompress_low_sva_2_sg1 := STD_LOGIC_VECTOR'("0000000000000000");
          dec_decompress_value_1_sg14_sva_2_sg1 := STD_LOGIC_VECTOR'("0000000000000000");
          IF ( dec_decompress_for_1_for_slc_svs = '1' ) THEN
          ELSIF ( dec_decompress_for_1_for_else_slc_svs = '1' ) THEN
            EXIT dec_decompress_for_1_for WHEN ( exit_dec_decompress_for_1_for_1
                = '1' );
            dec_decompress_high_1_sva_1_dfm_sg1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(dec_decompress_high_1_sva_1(30
                DOWNTO 14)) + CONV_UNSIGNED(CONV_SIGNED('1', 1), 17), 17));
            dec_decompress_value_1_sg14_lpi_3_dfm_3 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED'(dec_decompress_value_1_sg14_lpi_3_sg16
                & dec_decompress_value_1_sg14_lpi_3_sg15 & dec_decompress_value_1_sg14_lpi_3_sg14
                & dec_decompress_value_1_sg14_lpi_3_sg13 & dec_decompress_value_1_sg14_lpi_3_sg12
                & dec_decompress_value_1_sg14_lpi_3_sg11 & dec_decompress_value_1_sg14_lpi_3_sg10
                & dec_decompress_value_1_sg14_lpi_3_sg9 & dec_decompress_value_1_sg14_lpi_3_sg8
                & dec_decompress_value_1_sg14_lpi_3_sg7 & dec_decompress_value_1_sg14_lpi_3_sg6
                & dec_decompress_value_1_sg14_lpi_3_sg5 & dec_decompress_value_1_sg14_lpi_3_sg4
                & dec_decompress_value_1_sg14_lpi_3_sg3 & dec_decompress_value_1_sg14_lpi_3_sg2
                & dec_decompress_value_1_sg14_lpi_3_sg1 & dec_decompress_value_1_sg14_lpi_5)
                + CONV_UNSIGNED(CONV_SIGNED('1', 1), 17), 17));
          ELSE
            dec_decompress_value_1_sg14_sva_2_sg1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED'(dec_decompress_value_1_sg14_lpi_3_sg16
                & dec_decompress_value_1_sg14_lpi_3_sg15 & dec_decompress_value_1_sg14_lpi_3_sg14
                & dec_decompress_value_1_sg14_lpi_3_sg13 & dec_decompress_value_1_sg14_lpi_3_sg12
                & dec_decompress_value_1_sg14_lpi_3_sg11 & dec_decompress_value_1_sg14_lpi_3_sg10
                & dec_decompress_value_1_sg14_lpi_3_sg9 & dec_decompress_value_1_sg14_lpi_3_sg8
                & dec_decompress_value_1_sg14_lpi_3_sg7 & dec_decompress_value_1_sg14_lpi_3_sg6
                & dec_decompress_value_1_sg14_lpi_3_sg5 & dec_decompress_value_1_sg14_lpi_3_sg4
                & dec_decompress_value_1_sg14_lpi_3_sg3 & dec_decompress_value_1_sg14_lpi_3_sg2
                & dec_decompress_value_1_sg14_lpi_3_sg1) + CONV_UNSIGNED(CONV_SIGNED('1',
                1), 16), 16));
            dec_decompress_low_sva_2_sg1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(dec_decompress_low_sva_1(30
                DOWNTO 15)) + CONV_UNSIGNED(CONV_SIGNED('1', 1), 16), 16));
            dec_decompress_high_1_sva_2_sg1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(dec_decompress_high_1_sva_1(30
                DOWNTO 15)) + CONV_UNSIGNED(CONV_SIGNED('1', 1), 16), 16));
          END IF;
          unequal_tmp_9 := NOT((main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3(0))
              AND (NOT((main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3(7))
              OR (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3(6)) OR (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3(5))
              OR (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3(4)) OR (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3(3))
              OR (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3(2)) OR (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3(1)))));
          CASE main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3_tcond IS
            WHEN "00000001" =>
              main_decomp_Mn_Fonction_dec_m_input_input_byte_1_sva_2 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(main_decomp_Mn_Fonction_dec_m_input_input_byte_1_lpi_3)
                  + CONV_SIGNED(CONV_UNSIGNED('1', 1), 17), 17));
              Comp_rsc_singleport_oswt <= '1';
            WHEN OTHERS =>
              -- NOP
          END CASE;
          main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3_dfm := MUX_v_8_2_2(STD_LOGIC_VECTOR'("10000000")
              & STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3(7
              DOWNTO 1))), unequal_tmp_9);
          main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3 := main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3_dfm;
          dec_decompress_for_1_for_nor_cse := NOT(dec_decompress_for_1_for_else_slc_svs
              OR dec_decompress_for_1_for_slc_svs);
          dec_decompress_for_1_for_and_1_cse := dec_decompress_for_1_for_else_slc_svs
              AND (NOT dec_decompress_for_1_for_slc_svs);
          dec_decompress_for_1_for_mux1h_nl := MUX1HOT_v_16_3_2(dec_decompress_low_sva_2_sg1
              & (dec_decompress_low_sva_1(30 DOWNTO 15)) & STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(NOT
              (dec_decompress_low_sva_1(14)), 1),16)), STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse
              & (((NOT dec_decompress_for_1_for_else_else_land_lpi_2_dfm) AND dec_decompress_for_1_for_and_1_cse)
              OR dec_decompress_for_1_for_slc_svs) & (dec_decompress_for_1_for_else_else_land_lpi_2_dfm
              AND dec_decompress_for_1_for_and_1_cse)));
          dec_decompress_for_1_for_else_else_mux_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'((dec_decompress_low_sva_1(14))
              & (NOT (dec_decompress_low_sva_1(14)))), dec_decompress_for_1_for_else_else_land_lpi_2_dfm);
          dec_decompress_for_1_for_else_else_mux_3_nl := MUX_v_14_2_2((dec_decompress_low_sva_1(13
              DOWNTO 0)) & (dec_decompress_low_sva_1(13 DOWNTO 0)), dec_decompress_for_1_for_else_else_land_lpi_2_dfm);
          dec_decompress_for_1_for_mux1h_19_nl := MUX1HOT_v_15_3_2((dec_decompress_low_sva_1(14
              DOWNTO 0)) & (TO_STDLOGICVECTOR(dec_decompress_for_1_for_else_else_mux_nl)
              & (dec_decompress_for_1_for_else_else_mux_3_nl)) & (dec_decompress_low_sva_1(14
              DOWNTO 0)), STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_low_sva_1 := (dec_decompress_for_1_for_mux1h_nl) & (dec_decompress_for_1_for_mux1h_19_nl)
              & TO_STDLOGICVECTOR('0');
          main_decomp_Mn_Fonction_dec_m_input_input_byte_1_lpi_3 := MUX_v_17_2_2(main_decomp_Mn_Fonction_dec_m_input_input_byte_1_sva_2
              & main_decomp_Mn_Fonction_dec_m_input_input_byte_1_lpi_3, unequal_tmp_9);
          dec_decompress_for_1_for_mux1h_1_nl := MUX1HOT_v_16_3_2(dec_decompress_high_1_sva_2_sg1
              & (dec_decompress_high_1_sva_1_dfm_sg1(16 DOWNTO 1)) & (dec_decompress_high_1_sva_1(30
              DOWNTO 15)), STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_for_1_for_else_else_mux_4_nl := MUX_v_14_2_2((dec_decompress_high_1_sva_1(13
              DOWNTO 0)) & (dec_decompress_high_1_sva_1(13 DOWNTO 0)), dec_decompress_for_1_for_else_else_land_lpi_2_dfm);
          dec_decompress_for_1_for_mux1h_20_nl := MUX1HOT_v_15_3_2((dec_decompress_high_1_sva_1(14
              DOWNTO 0)) & (TO_STDLOGICVECTOR(dec_decompress_high_1_sva_1_dfm_sg1(0))
              & (dec_decompress_for_1_for_else_else_mux_4_nl)) & (dec_decompress_high_1_sva_1(14
              DOWNTO 0)), STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_high_1_sva_1 := (dec_decompress_for_1_for_mux1h_1_nl) &
              (dec_decompress_for_1_for_mux1h_20_nl) & TO_STDLOGICVECTOR('1');
          dec_decompress_value_1_sg14_lpi_3_sg8 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(6))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(7)) & dec_decompress_value_1_sg14_lpi_3_sg7),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg9 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(7))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(8)) & dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg8),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg7 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(5))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(6)) & dec_decompress_value_1_sg14_lpi_3_sg6),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg10 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(8))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(9)) & dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg9),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg6 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(4))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(5)) & dec_decompress_value_1_sg14_lpi_3_sg5),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg11 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(9))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(10)) & dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg10),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg5 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(3))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(4)) & dec_decompress_value_1_sg14_lpi_3_sg4),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg12 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(10))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(11)) & dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg11),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg4 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(2))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(3)) & dec_decompress_value_1_sg14_lpi_3_sg3),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg13 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(11))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(12)) & dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg12),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg3 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(1))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(2)) & dec_decompress_value_1_sg14_lpi_3_sg2),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg14 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(12))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(13)) & dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg13),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg2 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(0))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(1)) & dec_decompress_value_1_sg14_lpi_3_sg1),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg15 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(13))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(14)) & dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg14),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg1 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_1_sg14_lpi_5
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(0))), dec_decompress_for_1_for_and_1_cse);
          dec_decompress_value_1_sg14_lpi_3_sg16 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(14))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(15)) & dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg15),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_5 := dec_decompress_value_1_sg13_lpi_3;
          dec_decompress_value_1_sg14_lpi_3_sg17 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(15))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(16)) & dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg16),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg13_lpi_3 := dec_decompress_value_1_sg12_lpi_3;
          dec_decompress_value_1_sg12_lpi_3 := dec_decompress_value_1_sg11_lpi_3;
          dec_decompress_value_1_sg11_lpi_3 := dec_decompress_value_1_sg10_lpi_3;
          dec_decompress_value_1_sg10_lpi_3 := dec_decompress_value_1_sg9_lpi_3;
          dec_decompress_value_1_sg9_lpi_3 := dec_decompress_value_1_sg8_lpi_3;
          dec_decompress_value_1_sg8_lpi_3 := dec_decompress_value_1_sg7_lpi_3;
          dec_decompress_value_1_sg7_lpi_3 := dec_decompress_value_1_sg6_lpi_3;
          dec_decompress_value_1_sg6_lpi_3 := dec_decompress_value_1_sg5_lpi_3;
          dec_decompress_value_1_sg5_lpi_3 := dec_decompress_value_1_sg4_lpi_3;
          dec_decompress_value_1_sg4_lpi_3 := dec_decompress_value_1_sg3_lpi_3;
          dec_decompress_value_1_sg3_lpi_3 := dec_decompress_value_1_sg2_lpi_3;
          dec_decompress_value_1_sg2_lpi_3 := dec_decompress_value_1_sg1_lpi_3;
          dec_decompress_value_1_sg1_lpi_3 := dec_decompress_value_3_lpi_3;
          Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_we_core_psct <= '0';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
              <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
              <= STD_LOGIC_VECTOR'("000000000");
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
              <= '1';
          main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
              <= '1';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 2 of Loop 'dec_decompress_for_1_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
              '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_2 := STD_LOGIC_VECTOR'("00000000");
          CASE dec_m_input_get_bit_1_asn_8_itm IS
            WHEN "00000001" =>
              main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_2 := Comp_rsc_singleport_data_out_mxwt;
            WHEN OTHERS =>
              -- NOP
          END CASE;
          main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_lpi_3_dfm := MUX_v_8_2_2(main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_2
              & main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_lpi_3, unequal_tmp_9);
          main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_lpi_3 := main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_lpi_3_dfm;
          dec_decompress_value_3_lpi_3 := ((main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_lpi_3_dfm(7))
              AND (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3_dfm(7)))
              OR ((main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_lpi_3_dfm(6))
              AND (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3_dfm(6)))
              OR ((main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_lpi_3_dfm(5))
              AND (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3_dfm(5)))
              OR ((main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_lpi_3_dfm(4))
              AND (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3_dfm(4)))
              OR ((main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_lpi_3_dfm(3))
              AND (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3_dfm(3)))
              OR ((main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_lpi_3_dfm(2))
              AND (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3_dfm(2)))
              OR ((main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_lpi_3_dfm(1))
              AND (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3_dfm(1)))
              OR ((main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_lpi_3_dfm(0))
              AND (main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3_dfm(0)));
        END LOOP dec_decompress_for_1_for;

        main_decomp_Mn_Fonction_dec_m_input_m_LastMask_sva_dfm_1 := main_decomp_Mn_Fonction_dec_m_input_m_LastMask_lpi_3;
        dec_decompress_low_sva_5 := dec_decompress_low_sva_1(14 DOWNTO 0);
        ModelA_getChar_for_if_p_low_lpi_1 := ModelA_getChar_for_if_p_low_lpi_1_dfm;
        ModelA_getChar_for_if_p_high_lpi_1 := ModelA_getChar_for_if_p_high_lpi_1_dfm;
        ModelA_getChar_for_if_p_count_lpi_1 := ModelA_getChar_for_if_p_count_lpi_1_dfm;
        main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_sva_dfm_1 := main_decomp_Mn_Fonction_dec_m_input_m_CurrentByte_1_lpi_3;
        main_decomp_Mn_Fonction_dec_m_input_input_byte_1_sva_dfm_1 := main_decomp_Mn_Fonction_dec_m_input_input_byte_1_lpi_3;
        dec_decompress_high_1_sva := dec_decompress_high_1_sva_1;
        dec_decompress_value_1_sg14_sva_dfm_sg8 := dec_decompress_value_1_sg14_lpi_3_sg8;
        dec_decompress_value_1_sg14_sva_dfm_sg9 := dec_decompress_value_1_sg14_lpi_3_sg9;
        dec_decompress_value_1_sg14_sva_dfm_sg7 := dec_decompress_value_1_sg14_lpi_3_sg7;
        dec_decompress_value_1_sg14_sva_dfm_sg10 := dec_decompress_value_1_sg14_lpi_3_sg10;
        dec_decompress_value_1_sg14_sva_dfm_sg6 := dec_decompress_value_1_sg14_lpi_3_sg6;
        dec_decompress_value_1_sg14_sva_dfm_sg11 := dec_decompress_value_1_sg14_lpi_3_sg11;
        dec_decompress_value_1_sg14_sva_dfm_sg5 := dec_decompress_value_1_sg14_lpi_3_sg5;
        dec_decompress_value_1_sg14_sva_dfm_sg12 := dec_decompress_value_1_sg14_lpi_3_sg12;
        dec_decompress_value_1_sg14_sva_dfm_sg4 := dec_decompress_value_1_sg14_lpi_3_sg4;
        dec_decompress_value_1_sg14_sva_dfm_sg13 := dec_decompress_value_1_sg14_lpi_3_sg13;
        dec_decompress_value_1_sg14_sva_dfm_sg3 := dec_decompress_value_1_sg14_lpi_3_sg3;
        dec_decompress_value_1_sg14_sva_dfm_sg14 := dec_decompress_value_1_sg14_lpi_3_sg14;
        dec_decompress_value_1_sg14_sva_dfm_sg2 := dec_decompress_value_1_sg14_lpi_3_sg2;
        dec_decompress_value_1_sg14_sva_dfm_sg15 := dec_decompress_value_1_sg14_lpi_3_sg15;
        dec_decompress_value_1_sg14_sva_dfm_sg1 := dec_decompress_value_1_sg14_lpi_3_sg1;
        dec_decompress_value_1_sg14_sva_dfm_sg16 := dec_decompress_value_1_sg14_lpi_3_sg16;
        dec_decompress_value_1_sg14_sva_dfm_1 := dec_decompress_value_1_sg14_lpi_5;
        dec_decompress_value_1_sg14_sva_dfm_sg17 := dec_decompress_value_1_sg14_lpi_3_sg17;
        dec_decompress_value_1_sg13_sva_dfm := dec_decompress_value_1_sg13_lpi_3;
        dec_decompress_value_1_sg12_sva_dfm := dec_decompress_value_1_sg12_lpi_3;
        dec_decompress_value_1_sg11_sva_dfm := dec_decompress_value_1_sg11_lpi_3;
        dec_decompress_value_1_sg10_sva_dfm := dec_decompress_value_1_sg10_lpi_3;
        dec_decompress_value_1_sg9_sva_dfm := dec_decompress_value_1_sg9_lpi_3;
        dec_decompress_value_1_sg8_sva_dfm := dec_decompress_value_1_sg8_lpi_3;
        dec_decompress_value_1_sg7_sva_dfm := dec_decompress_value_1_sg7_lpi_3;
        dec_decompress_value_1_sg6_sva_dfm := dec_decompress_value_1_sg6_lpi_3;
        dec_decompress_value_1_sg5_sva_dfm := dec_decompress_value_1_sg5_lpi_3;
        dec_decompress_value_1_sg4_sva_dfm := dec_decompress_value_1_sg4_lpi_3;
        dec_decompress_value_1_sg3_sva_dfm := dec_decompress_value_1_sg3_lpi_3;
        dec_decompress_value_1_sg2_sva_dfm := dec_decompress_value_1_sg2_lpi_3;
        dec_decompress_value_1_sg1_sva_dfm := dec_decompress_value_1_sg1_lpi_3;
        dec_decompress_value_3_sva_dfm := dec_decompress_value_3_lpi_3;
        Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_we_core_psct <= '0';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
            <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("000000000");
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
            <= '1';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
            <= '0';
        main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
            <= STD_LOGIC_VECTOR'("100000001");
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 15 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        ModelA_getChar_for_if_mux_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'(main_decomp_Mn_Fonction_cmodel_m_frozen_sva_1
            & main_decomp_Mn_Fonction_cmodel_m_frozen_sva), main_decomp_Mn_Fonction_cmodel_m_frozen_sva);
        main_decomp_Mn_Fonction_cmodel_m_frozen_sva := MUX_s_1_2_2(STD_LOGIC_VECTOR'((ModelA_getChar_for_if_mux_nl)
            & main_decomp_Mn_Fonction_cmodel_m_frozen_sva), ModelA_getChar_for_not_sxt);
        main_decomp_Mn_Fonction_dec_m_output_index_range_1_sva := MUX_v_17_2_2(STD_LOGIC_VECTOR'("10010110000000000")
            & main_decomp_Mn_Fonction_dec_m_output_index_range_1_sva_1, dec_m_output_putByte_slc_svs);
      END LOOP dec_decompress_for_1;

      nblevels_triosy_mgc_io_sync_ld_core_psct <= '1';
      nblevels_triosy_mgc_io_sync_iswt0 <= '1';
      nblevels_triosy_mgc_io_sync_oswt <= '1';
      Src_triosy_mgc_io_sync_ld_core_psct <= '1';
      Src_triosy_mgc_io_sync_iswt0 <= '1';
      Src_triosy_mgc_io_sync_oswt <= '1';
      Comp_triosy_mgc_io_sync_ld_core_psct <= '1';
      Comp_triosy_mgc_io_sync_iswt0 <= '1';
      Comp_triosy_mgc_io_sync_oswt <= '1';
      Vga_triosy_mgc_io_sync_ld_core_psct <= '1';
      Vga_triosy_mgc_io_sync_iswt0 <= '1';
      Vga_triosy_mgc_io_sync_oswt <= '1';
      Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Src_rsc_singleport_iswt0_pff <= '0';
      Src_rsc_singleport_re_core_psct <= '0';
      Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Comp_rsc_singleport_iswt0_pff <= '0';
      Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Comp_rsc_singleport_re_core_psct <= '0';
      Comp_rsc_singleport_we_core_psct <= '0';
      Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Vga_rsc_singleport_iswt0_pff <= '0';
      Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Vga_rsc_singleport_we_core_psct <= '0';
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
          <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
          <= STD_LOGIC_VECTOR'("000000000");
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
          <= '1';
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
          <= '1';
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
          <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
          <= STD_LOGIC_VECTOR'("000000000");
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg <=
          '1';
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg <=
          '1';
      WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR ( rst
          = '1' ) ) ;
      EXIT main WHEN ( rst = '1' );
      -- C-Step 5 of Loop 'main'
      Src_rsc_singleport_oswt <= '0';
      Comp_rsc_singleport_oswt <= '0';
      Vga_rsc_singleport_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
      mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
      mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
          <= '0';
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
      Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
      Vga_triosy_mgc_io_sync_oswt <= '0';
      Vga_triosy_mgc_io_sync_iswt0 <= '0';
      Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
      Comp_triosy_mgc_io_sync_oswt <= '0';
      Comp_triosy_mgc_io_sync_iswt0 <= '0';
      Src_triosy_mgc_io_sync_ld_core_psct <= '0';
      Src_triosy_mgc_io_sync_oswt <= '0';
      Src_triosy_mgc_io_sync_iswt0 <= '0';
      nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
      nblevels_triosy_mgc_io_sync_oswt <= '0';
      nblevels_triosy_mgc_io_sync_iswt0 <= '0';
      div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
      div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      Main_Only_Comp_Decomp_Main_Fonction_return_rsc_mgc_out_stdreg_d <= MUX_v_32_2_2(cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_6
          & cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_7, comp_compress_low_1_sva_1(14));
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '1';
      mgc_done_sync_mgc_bsync_rdy_iswt0 <= '1';
      mgc_done_sync_mgc_bsync_rdy_oswt <= '1';
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
          <= '1';
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '1';
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '1';
      Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Src_rsc_singleport_iswt0_pff <= '0';
      Src_rsc_singleport_re_core_psct <= '0';
      Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Comp_rsc_singleport_iswt0_pff <= '0';
      Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Comp_rsc_singleport_re_core_psct <= '0';
      Comp_rsc_singleport_we_core_psct <= '0';
      Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Vga_rsc_singleport_iswt0_pff <= '0';
      Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Vga_rsc_singleport_we_core_psct <= '0';
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
          <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
          <= STD_LOGIC_VECTOR'("000000000");
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
          <= '1';
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
          <= '1';
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
          <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
          <= STD_LOGIC_VECTOR'("000000000");
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg <=
          '1';
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg <=
          '1';
      WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR ( rst
          = '1' ) ) ;
      EXIT main WHEN ( rst = '1' );
      -- C-Step 6 of Loop 'main'
      Src_rsc_singleport_oswt <= '0';
      Comp_rsc_singleport_oswt <= '0';
      Vga_rsc_singleport_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
      mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
      mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
          <= '0';
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
      Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
      Vga_triosy_mgc_io_sync_oswt <= '0';
      Vga_triosy_mgc_io_sync_iswt0 <= '0';
      Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
      Comp_triosy_mgc_io_sync_oswt <= '0';
      Comp_triosy_mgc_io_sync_iswt0 <= '0';
      Src_triosy_mgc_io_sync_ld_core_psct <= '0';
      Src_triosy_mgc_io_sync_oswt <= '0';
      Src_triosy_mgc_io_sync_iswt0 <= '0';
      nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
      nblevels_triosy_mgc_io_sync_oswt <= '0';
      nblevels_triosy_mgc_io_sync_iswt0 <= '0';
      div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
      div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    END LOOP main;

    dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_1 := '0';
    dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg1 := '0';
    dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg2 := '0';
    dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg3 := '0';
    dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg4 := '0';
    dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg5 := '0';
    dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg6 := '0';
    dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg7 := '0';
    dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg8 := '0';
    dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg9 := '0';
    dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg10 := '0';
    dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg11 := '0';
    dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg12 := '0';
    dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg13 := '0';
    dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg14 := '0';
    dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg15 := '0';
    dec_decompress_value_slc_dec_decompress_value_1_sg14_2_itm_sg16 := '0';
    comp_compress_for_for_else_else_mux_2_itm_1 := '0';
    comp_compress_for_for_else_else_mux_1_itm_1 := '0';
    ModelA_update_1_for_i_sva_2 := STD_LOGIC_VECTOR'("000000000");
    ModelA_update_1_for_i_sva_sg1 := STD_LOGIC_VECTOR'("00000000000000000000000");
    cod_entropique_Mn_Fonction_comp_m_output_m_Mask_lpi_dfm_sg1 := STD_LOGIC_VECTOR'("0000000");
    ModelA_update_for_i_sva_2 := STD_LOGIC_VECTOR'("000000000");
    ModelA_update_for_i_sva_sg1 := STD_LOGIC_VECTOR'("00000000000000000000000");
    comp_compress_for_for_else_else_mux_4_itm := STD_LOGIC_VECTOR'("00000000000000");
    comp_compress_for_for_else_else_mux_3_itm := STD_LOGIC_VECTOR'("00000000000000");
    dec_decompress_for_1_for_else_else_land_lpi_2_dfm := '0';
    ModelA_getChar_for_if_p_count_lpi_1_dfm := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    ModelA_getChar_for_if_p_high_lpi_1_dfm := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    ModelA_getChar_for_if_p_low_lpi_1_dfm := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    exit_ModelA_update_1_for_sva := '0';
    cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_7 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    exit_comp_put_bit_plus_pending_3_for_sva := '0';
    comp_put_bit_plus_pending_3_for_i_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_dfm_3 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_lpi_dfm := STD_LOGIC_VECTOR'("00000000");
    unequal_tmp_6 := '0';
    cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_sva := STD_LOGIC_VECTOR'("00000000");
    cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_6 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    exit_comp_put_bit_plus_pending_2_for_sva := '0';
    comp_put_bit_plus_pending_2_for_i_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    cod_entropique_Mn_Fonction_comp_m_output_m_Mask_2_lpi_dfm := STD_LOGIC_VECTOR'("00000000");
    cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_dfm := STD_LOGIC_VECTOR'("00000000");
    cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_dfm_1 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    unequal_tmp_4 := '0';
    cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_5 := STD_LOGIC_VECTOR'("00000000");
    cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_5 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_5 := STD_LOGIC_VECTOR'("00000000");
    exit_comp_put_bit_plus_pending_1_for_sva := '0';
    comp_put_bit_plus_pending_1_for_i_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm_1 := STD_LOGIC_VECTOR'("00000000");
    cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2_dfm_1 := STD_LOGIC_VECTOR'("00000000");
    cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2_dfm_3 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_sva_4 := STD_LOGIC_VECTOR'("00000000");
    cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_4 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_4 := STD_LOGIC_VECTOR'("00000000");
    cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_4 := STD_LOGIC_VECTOR'("00000000");
    exit_comp_put_bit_plus_pending_for_sva := '0';
    comp_put_bit_plus_pending_for_i_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    cod_entropique_Mn_Fonction_comp_m_output_m_Mask_1_lpi_2_dfm := STD_LOGIC_VECTOR'("00000000");
    cod_entropique_Mn_Fonction_comp_m_output_m_NextByte_1_lpi_2_dfm := STD_LOGIC_VECTOR'("00000000");
    cod_entropique_Mn_Fonction_comp_m_output_index_range_lpi_2_dfm_1 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    exit_ModelA_update_for_sva := '0';
    nblevels_triosy_mgc_io_sync_iswt0 <= '0';
    nblevels_triosy_mgc_io_sync_oswt <= '0';
    nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
    Src_triosy_mgc_io_sync_iswt0 <= '0';
    Src_triosy_mgc_io_sync_oswt <= '0';
    Src_triosy_mgc_io_sync_ld_core_psct <= '0';
    Comp_triosy_mgc_io_sync_iswt0 <= '0';
    Comp_triosy_mgc_io_sync_oswt <= '0';
    Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
    Vga_triosy_mgc_io_sync_iswt0 <= '0';
    Vga_triosy_mgc_io_sync_oswt <= '0';
    Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
    Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
    Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
    Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct <=
        '0';
    mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
    mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
    mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
    mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
    mgc_start_sync_mgc_bsync_vld_oswt <= '0';
    Vga_rsc_singleport_we_core_psct <= '0';
    Vga_rsc_singleport_iswt0_pff <= '0';
    Vga_rsc_singleport_oswt <= '0';
    Comp_rsc_singleport_we_core_psct <= '0';
    Comp_rsc_singleport_re_core_psct <= '0';
    Comp_rsc_singleport_iswt0_pff <= '0';
    Comp_rsc_singleport_oswt <= '0';
    Src_rsc_singleport_re_core_psct <= '0';
    Src_rsc_singleport_iswt0_pff <= '0';
    Src_rsc_singleport_oswt <= '0';
    div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
    div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
    div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
    main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg <=
        '0';
    main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg <=
        '0';
    main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg <=
        STD_LOGIC_VECTOR'("000000000");
    main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
        <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
        <= '0';
    cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
        <= '0';
    cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
        <= STD_LOGIC_VECTOR'("000000000");
    cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
        <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    Main_Only_Comp_Decomp_Main_Fonction_return_rsc_mgc_out_stdreg_d <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
    Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
    Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
    Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
    Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
    Src_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
    Src_rsc_singleport_oswt <= '0';
    Src_rsc_singleport_iswt0_pff <= '0';
    Src_rsc_singleport_re_core_psct <= '0';
    Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
    Comp_rsc_singleport_oswt <= '0';
    Comp_rsc_singleport_iswt0_pff <= '0';
    Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
    Comp_rsc_singleport_re_core_psct <= '0';
    Comp_rsc_singleport_we_core_psct <= '0';
    Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
    Vga_rsc_singleport_oswt <= '0';
    Vga_rsc_singleport_iswt0_pff <= '0';
    Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
    Vga_rsc_singleport_we_core_psct <= '0';
    cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
        <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg
        <= STD_LOGIC_VECTOR'("000000000");
    cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg
        <= '1';
    cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg
        <= '1';
    main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg
        <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg <=
        STD_LOGIC_VECTOR'("000000000");
    main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg <=
        '1';
    main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg <=
        '1';
    mgc_start_sync_mgc_bsync_vld_oswt <= '0';
    mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
    mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
    mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
    mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
    Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct <=
        '0';
    Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
    Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
    Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
    Vga_triosy_mgc_io_sync_oswt <= '0';
    Vga_triosy_mgc_io_sync_iswt0 <= '0';
    Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
    Comp_triosy_mgc_io_sync_oswt <= '0';
    Comp_triosy_mgc_io_sync_iswt0 <= '0';
    Src_triosy_mgc_io_sync_ld_core_psct <= '0';
    Src_triosy_mgc_io_sync_oswt <= '0';
    Src_triosy_mgc_io_sync_iswt0 <= '0';
    nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
    nblevels_triosy_mgc_io_sync_oswt <= '0';
    nblevels_triosy_mgc_io_sync_iswt0 <= '0';
    div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
    div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
    div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
    div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
  END PROCESS core;

  Src_rsc_singleport_data_out_mxwt <= MUX_v_8_2_2(Src_rsc_singleport_data_out & Src_rsc_singleport_data_out_bfwt,
      Src_rsc_singleport_bcwt);
  Comp_rsc_singleport_data_out_mxwt <= MUX_v_8_2_2(Comp_rsc_singleport_data_out &
      Comp_rsc_singleport_data_out_bfwt, Comp_rsc_singleport_bcwt);
  Src_rsc_singleport_addr_core <= Src_rsc_singleport_addr_core_reg;
  Src_rsc_singleport_re_core_sct <= Src_rsc_singleport_re_core_sct_reg;
  Comp_rsc_singleport_data_in_core <= Comp_rsc_singleport_data_in_core_reg;
  Comp_rsc_singleport_addr_core <= Comp_rsc_singleport_addr_core_reg;
  Comp_rsc_singleport_re_core_sct <= Comp_rsc_singleport_re_core_sct_reg;
  Comp_rsc_singleport_we_core_sct <= Comp_rsc_singleport_we_core_sct_reg;
  Vga_rsc_singleport_data_in_core <= Vga_rsc_singleport_data_in_core_reg;
  Vga_rsc_singleport_addr_core <= Vga_rsc_singleport_addr_core_reg;
  Vga_rsc_singleport_we_core_sct <= Vga_rsc_singleport_we_core_sct_reg;
  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in <=
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg;
  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg;
  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg;
  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_reg;
  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_reg;
  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_reg;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        Src_rsc_singleport_data_out_bfwt <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_data_out_bfwt <= STD_LOGIC_VECTOR'("00000000");
      ELSE
        Src_rsc_singleport_data_out_bfwt <= Src_rsc_singleport_data_out_mxwt;
        Comp_rsc_singleport_data_out_bfwt <= Comp_rsc_singleport_data_out_mxwt;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        Src_rsc_singleport_iswt0 <= '0';
        Comp_rsc_singleport_iswt0 <= '0';
        Vga_rsc_singleport_iswt0 <= '0';
      ELSIF ( core_wen_drv = '1' ) THEN
        Src_rsc_singleport_iswt0 <= Src_rsc_singleport_iswt0_pff;
        Comp_rsc_singleport_iswt0 <= Comp_rsc_singleport_iswt0_pff;
        Vga_rsc_singleport_iswt0 <= Vga_rsc_singleport_iswt0_pff;
      END IF;
    END IF;
  END PROCESS;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    Main_Only_Comp_Decomp_Main_Fonction
--  Generated from file(s):
--   13) $PROJECT_HOME/../Rendu/src/CPP_for_Catapult/comp_decomp_noW/Main_Only_Comp_Decomp.cpp
--   11) $PROJECT_HOME/../Rendu/src/CPP_for_Catapult/comp_decomp_noW/Main_Cod_Entropique.cpp
--    2) $PROJECT_HOME/../Rendu/src/CPP_for_Catapult/comp_decomp_noW/model.h
--    4) $PROJECT_HOME/../Rendu/src/CPP_for_Catapult/comp_decomp_noW/Main_Decomp.cpp
--    6) $PROJECT_HOME/../Rendu/src/CPP_for_Catapult/comp_decomp_noW/model.cpp
--   15) $PROJECT_HOME/../Rendu/src/CPP_for_Catapult/comp_decomp_noW/Compressor.cpp
--    5) $PROJECT_HOME/../Rendu/src/CPP_for_Catapult/comp_decomp_noW/Exchange.cpp
--   10) $PROJECT_HOME/../Rendu/src/CPP_for_Catapult/comp_decomp_noW/Decompressor.cpp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.funcs.ALL;
USE mgc_hls.mgc_ioport_comps.ALL;
USE mgc_hls.singleport_ram_be_pkg.ALL;
USE work.Main_Only_Comp_Decomp_Main_Fonction_mux_pkg.ALL;


ENTITY Main_Only_Comp_Decomp_Main_Fonction IS
  PORT(
    start : IN STD_LOGIC;
    done : OUT STD_LOGIC;
    Main_Only_Comp_Decomp_Main_Fonction_return_rsc_z : OUT STD_LOGIC_VECTOR (31 DOWNTO
        0);
    nblevels_triosy_lz : OUT STD_LOGIC;
    Src_triosy_lz : OUT STD_LOGIC;
    Comp_triosy_lz : OUT STD_LOGIC;
    Vga_triosy_lz : OUT STD_LOGIC;
    Main_Only_Comp_Decomp_Main_Fonction_return_triosy_lz : OUT STD_LOGIC;
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    Src_rsc_singleport_data_in : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    Src_rsc_singleport_addr : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
    Src_rsc_singleport_re : OUT STD_LOGIC;
    Src_rsc_singleport_we : OUT STD_LOGIC;
    Src_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    Comp_rsc_singleport_data_in : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    Comp_rsc_singleport_addr : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
    Comp_rsc_singleport_re : OUT STD_LOGIC;
    Comp_rsc_singleport_we : OUT STD_LOGIC;
    Comp_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    Vga_rsc_singleport_data_in : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    Vga_rsc_singleport_addr : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
    Vga_rsc_singleport_re : OUT STD_LOGIC;
    Vga_rsc_singleport_we : OUT STD_LOGIC;
    Vga_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0)
  );
END Main_Only_Comp_Decomp_Main_Fonction;

ARCHITECTURE v1 OF Main_Only_Comp_Decomp_Main_Fonction IS
  -- Default Constants
  SIGNAL PWR : STD_LOGIC;

  -- Interconnect Declarations
  SIGNAL core_wen : STD_LOGIC;
  SIGNAL Src_rsc_singleport_addr_core : STD_LOGIC_VECTOR (16 DOWNTO 0);
  SIGNAL Src_rsc_singleport_re_core_sct : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_data_in_core : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Comp_rsc_singleport_addr_core : STD_LOGIC_VECTOR (16 DOWNTO 0);
  SIGNAL Comp_rsc_singleport_re_core_sct : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_we_core_sct : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_data_in_core : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Vga_rsc_singleport_addr_core : STD_LOGIC_VECTOR (16 DOWNTO 0);
  SIGNAL Vga_rsc_singleport_we_core_sct : STD_LOGIC;
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_return_rsc_mgc_out_stdreg_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr
      : STD_LOGIC_VECTOR (8 DOWNTO 0);
  SIGNAL cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re
      : STD_LOGIC;
  SIGNAL cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we
      : STD_LOGIC;
  SIGNAL cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr
      : STD_LOGIC_VECTOR (8 DOWNTO 0);
  SIGNAL main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re :
      STD_LOGIC;
  SIGNAL main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we :
      STD_LOGIC;
  SIGNAL main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL mgc_start_sync_mgc_bsync_vld_vd : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_rd_core_sct : STD_LOGIC;
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_sct
      : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_ld_core_sct : STD_LOGIC;
  SIGNAL Comp_triosy_mgc_io_sync_ld_core_sct : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_ld_core_sct : STD_LOGIC;
  SIGNAL nblevels_triosy_mgc_io_sync_ld_core_sct : STD_LOGIC;
  SIGNAL div_mgc_div_a : STD_LOGIC_VECTOR (66 DOWNTO 0);
  SIGNAL div_mgc_div_b : STD_LOGIC_VECTOR (32 DOWNTO 0);
  SIGNAL div_mgc_div_z : STD_LOGIC_VECTOR (66 DOWNTO 0);
  SIGNAL div_mgc_div_1_a : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL div_mgc_div_1_b : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL div_mgc_div_1_z : STD_LOGIC_VECTOR (63 DOWNTO 0);

  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_return_rsc_mgc_out_stdreg_d_1 : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_return_rsc_mgc_out_stdreg_z : STD_LOGIC_VECTOR
      (31 DOWNTO 0);

  SIGNAL cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_1
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_1
      : STD_LOGIC_VECTOR (8 DOWNTO 0);
  SIGNAL cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_1
      : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_1
      : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out_1
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_en
      : STD_LOGIC;

  SIGNAL main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_1
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_1
      : STD_LOGIC_VECTOR (8 DOWNTO 0);
  SIGNAL main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_1
      : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_1
      : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out_1
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_en :
      STD_LOGIC;

  SIGNAL div_mgc_div_a_1 : STD_LOGIC_VECTOR (66 DOWNTO 0);
  SIGNAL div_mgc_div_b_1 : STD_LOGIC_VECTOR (32 DOWNTO 0);
  SIGNAL div_mgc_div_z_1 : STD_LOGIC_VECTOR (66 DOWNTO 0);

  SIGNAL div_mgc_div_1_a_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL div_mgc_div_1_b_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL div_mgc_div_1_z_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);

  COMPONENT Main_Only_Comp_Decomp_Main_Fonction_core
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      Src_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      Comp_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      core_wen : OUT STD_LOGIC;
      Src_rsc_singleport_addr_core : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
      Src_rsc_singleport_re_core_sct : OUT STD_LOGIC;
      Comp_rsc_singleport_data_in_core : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      Comp_rsc_singleport_addr_core : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
      Comp_rsc_singleport_re_core_sct : OUT STD_LOGIC;
      Comp_rsc_singleport_we_core_sct : OUT STD_LOGIC;
      Vga_rsc_singleport_data_in_core : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      Vga_rsc_singleport_addr_core : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
      Vga_rsc_singleport_we_core_sct : OUT STD_LOGIC;
      Main_Only_Comp_Decomp_Main_Fonction_return_rsc_mgc_out_stdreg_d : OUT STD_LOGIC_VECTOR
          (31 DOWNTO 0);
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in
          : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr
          : OUT STD_LOGIC_VECTOR (8 DOWNTO 0);
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re :
          OUT STD_LOGIC;
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we :
          OUT STD_LOGIC;
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out
          : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in
          : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr : OUT
          STD_LOGIC_VECTOR (8 DOWNTO 0);
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re : OUT
          STD_LOGIC;
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we : OUT
          STD_LOGIC;
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out
          : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      mgc_start_sync_mgc_bsync_vld_vd : IN STD_LOGIC;
      mgc_done_sync_mgc_bsync_rdy_rd_core_sct : OUT STD_LOGIC;
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_sct :
          OUT STD_LOGIC;
      Vga_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      Comp_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      Src_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      nblevels_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      div_mgc_div_a : OUT STD_LOGIC_VECTOR (66 DOWNTO 0);
      div_mgc_div_b : OUT STD_LOGIC_VECTOR (32 DOWNTO 0);
      div_mgc_div_z : IN STD_LOGIC_VECTOR (66 DOWNTO 0);
      div_mgc_div_1_a : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      div_mgc_div_1_b : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      div_mgc_div_1_z : IN STD_LOGIC_VECTOR (63 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_core_inst_Src_rsc_singleport_data_out
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_core_inst_Comp_rsc_singleport_data_out
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_core_inst_Src_rsc_singleport_addr_core
      : STD_LOGIC_VECTOR (16 DOWNTO 0);
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_core_inst_Comp_rsc_singleport_data_in_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_core_inst_Comp_rsc_singleport_addr_core
      : STD_LOGIC_VECTOR (16 DOWNTO 0);
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_core_inst_Vga_rsc_singleport_data_in_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_core_inst_Vga_rsc_singleport_addr_core
      : STD_LOGIC_VECTOR (16 DOWNTO 0);
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_core_inst_Main_Only_Comp_Decomp_Main_Fonction_return_rsc_mgc_out_stdreg_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_core_inst_cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_core_inst_cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr
      : STD_LOGIC_VECTOR (8 DOWNTO 0);
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_core_inst_cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_core_inst_main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_core_inst_main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr
      : STD_LOGIC_VECTOR (8 DOWNTO 0);
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_core_inst_main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_core_inst_div_mgc_div_a : STD_LOGIC_VECTOR
      (66 DOWNTO 0);
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_core_inst_div_mgc_div_b : STD_LOGIC_VECTOR
      (32 DOWNTO 0);
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_core_inst_div_mgc_div_z : STD_LOGIC_VECTOR
      (66 DOWNTO 0);
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_core_inst_div_mgc_div_1_a : STD_LOGIC_VECTOR
      (63 DOWNTO 0);
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_core_inst_div_mgc_div_1_b : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL Main_Only_Comp_Decomp_Main_Fonction_core_inst_div_mgc_div_1_z : STD_LOGIC_VECTOR
      (63 DOWNTO 0);

BEGIN
  -- Default Constant Signal Assignments
  PWR <= '1';

  Main_Only_Comp_Decomp_Main_Fonction_return_rsc_mgc_out_stdreg : mgc_hls.mgc_ioport_comps.mgc_out_stdreg
    GENERIC MAP(
      rscid => 5,
      width => 32
      )
    PORT MAP(
      d => Main_Only_Comp_Decomp_Main_Fonction_return_rsc_mgc_out_stdreg_d_1,
      z => Main_Only_Comp_Decomp_Main_Fonction_return_rsc_mgc_out_stdreg_z
    );
  Main_Only_Comp_Decomp_Main_Fonction_return_rsc_mgc_out_stdreg_d_1 <= Main_Only_Comp_Decomp_Main_Fonction_return_rsc_mgc_out_stdreg_d;
  Main_Only_Comp_Decomp_Main_Fonction_return_rsc_z <= Main_Only_Comp_Decomp_Main_Fonction_return_rsc_mgc_out_stdreg_z;

  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport : mgc_hls.singleport_ram_be_pkg.singleport_ram_be
    GENERIC MAP(
      ram_id => 6,
      words => 258,
      width => 32,
      addr_width => 9,
      a_reset_active => 0,
      s_reset_active => 1,
      enable_active => 0,
      re_active => 0,
      we_active => 0,
      num_byte_enables => 1,
      clock_edge => 1,
      num_input_registers => 1,
      num_output_registers => 0,
      no_of_singleport_readwrite_port => 1
      )
    PORT MAP(
      data_in => cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_1,
      addr => cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_1,
      re => cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_1,
      we => cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_1,
      data_out => cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out_1,
      clk => clk,
      a_rst => PWR,
      s_rst => rst,
      en => cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_en
    );
  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_1
      <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in;
  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_1 <=
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr;
  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_1(0) <=
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re;
  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_1(0) <=
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we;
  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out
      <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out_1;
  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_en <= NOT
      core_wen;

  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport : mgc_hls.singleport_ram_be_pkg.singleport_ram_be
    GENERIC MAP(
      ram_id => 7,
      words => 258,
      width => 32,
      addr_width => 9,
      a_reset_active => 0,
      s_reset_active => 1,
      enable_active => 0,
      re_active => 0,
      we_active => 0,
      num_byte_enables => 1,
      clock_edge => 1,
      num_input_registers => 1,
      num_output_registers => 0,
      no_of_singleport_readwrite_port => 1
      )
    PORT MAP(
      data_in => main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_1,
      addr => main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_1,
      re => main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_1,
      we => main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_1,
      data_out => main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out_1,
      clk => clk,
      a_rst => PWR,
      s_rst => rst,
      en => main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_en
    );
  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in_1 <=
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in;
  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr_1 <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr;
  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re_1(0) <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re;
  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we_1(0) <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we;
  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out <=
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out_1;
  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_en <= NOT core_wen;

  mgc_start_sync_mgc_bsync_vld : mgc_hls.mgc_ioport_comps.mgc_bsync_vld
    GENERIC MAP(
      rscid => 9,
      ready => 0,
      valid => 1
      )
    PORT MAP(
      vd => mgc_start_sync_mgc_bsync_vld_vd,
      vz => start
    );
  mgc_done_sync_mgc_bsync_rdy : mgc_hls.mgc_ioport_comps.mgc_bsync_rdy
    GENERIC MAP(
      rscid => 10,
      ready => 1,
      valid => 0
      )
    PORT MAP(
      rd => mgc_done_sync_mgc_bsync_rdy_rd_core_sct,
      rz => done
    );
  Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync : mgc_hls.mgc_ioport_comps.mgc_io_sync
    PORT MAP(
      ld => Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_sct,
      lz => Main_Only_Comp_Decomp_Main_Fonction_return_triosy_lz
    );
  Vga_triosy_mgc_io_sync : mgc_hls.mgc_ioport_comps.mgc_io_sync
    PORT MAP(
      ld => Vga_triosy_mgc_io_sync_ld_core_sct,
      lz => Vga_triosy_lz
    );
  Comp_triosy_mgc_io_sync : mgc_hls.mgc_ioport_comps.mgc_io_sync
    PORT MAP(
      ld => Comp_triosy_mgc_io_sync_ld_core_sct,
      lz => Comp_triosy_lz
    );
  Src_triosy_mgc_io_sync : mgc_hls.mgc_ioport_comps.mgc_io_sync
    PORT MAP(
      ld => Src_triosy_mgc_io_sync_ld_core_sct,
      lz => Src_triosy_lz
    );
  nblevels_triosy_mgc_io_sync : mgc_hls.mgc_ioport_comps.mgc_io_sync
    PORT MAP(
      ld => nblevels_triosy_mgc_io_sync_ld_core_sct,
      lz => nblevels_triosy_lz
    );
  div_mgc_div : mgc_hls.mgc_comps.mgc_div
    GENERIC MAP(
      width_a => 67,
      width_b => 33,
      signd => 1
      )
    PORT MAP(
      a => div_mgc_div_a_1,
      b => div_mgc_div_b_1,
      z => div_mgc_div_z_1
    );
  div_mgc_div_a_1 <= div_mgc_div_a;
  div_mgc_div_b_1 <= div_mgc_div_b;
  div_mgc_div_z <= div_mgc_div_z_1;

  div_mgc_div_1 : mgc_hls.mgc_comps.mgc_div
    GENERIC MAP(
      width_a => 64,
      width_b => 32,
      signd => 0
      )
    PORT MAP(
      a => div_mgc_div_1_a_1,
      b => div_mgc_div_1_b_1,
      z => div_mgc_div_1_z_1
    );
  div_mgc_div_1_a_1 <= div_mgc_div_1_a;
  div_mgc_div_1_b_1 <= div_mgc_div_1_b;
  div_mgc_div_1_z <= div_mgc_div_1_z_1;

  Main_Only_Comp_Decomp_Main_Fonction_core_inst : Main_Only_Comp_Decomp_Main_Fonction_core
    PORT MAP(
      clk => clk,
      rst => rst,
      Src_rsc_singleport_data_out => Main_Only_Comp_Decomp_Main_Fonction_core_inst_Src_rsc_singleport_data_out,
      Comp_rsc_singleport_data_out => Main_Only_Comp_Decomp_Main_Fonction_core_inst_Comp_rsc_singleport_data_out,
      core_wen => core_wen,
      Src_rsc_singleport_addr_core => Main_Only_Comp_Decomp_Main_Fonction_core_inst_Src_rsc_singleport_addr_core,
      Src_rsc_singleport_re_core_sct => Src_rsc_singleport_re_core_sct,
      Comp_rsc_singleport_data_in_core => Main_Only_Comp_Decomp_Main_Fonction_core_inst_Comp_rsc_singleport_data_in_core,
      Comp_rsc_singleport_addr_core => Main_Only_Comp_Decomp_Main_Fonction_core_inst_Comp_rsc_singleport_addr_core,
      Comp_rsc_singleport_re_core_sct => Comp_rsc_singleport_re_core_sct,
      Comp_rsc_singleport_we_core_sct => Comp_rsc_singleport_we_core_sct,
      Vga_rsc_singleport_data_in_core => Main_Only_Comp_Decomp_Main_Fonction_core_inst_Vga_rsc_singleport_data_in_core,
      Vga_rsc_singleport_addr_core => Main_Only_Comp_Decomp_Main_Fonction_core_inst_Vga_rsc_singleport_addr_core,
      Vga_rsc_singleport_we_core_sct => Vga_rsc_singleport_we_core_sct,
      Main_Only_Comp_Decomp_Main_Fonction_return_rsc_mgc_out_stdreg_d => Main_Only_Comp_Decomp_Main_Fonction_core_inst_Main_Only_Comp_Decomp_Main_Fonction_return_rsc_mgc_out_stdreg_d,
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in
          => Main_Only_Comp_Decomp_Main_Fonction_core_inst_cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in,
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr
          => Main_Only_Comp_Decomp_Main_Fonction_core_inst_cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr,
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re =>
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re,
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we =>
          cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we,
      cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out
          => Main_Only_Comp_Decomp_Main_Fonction_core_inst_cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out,
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in
          => Main_Only_Comp_Decomp_Main_Fonction_core_inst_main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in,
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr =>
          Main_Only_Comp_Decomp_Main_Fonction_core_inst_main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr,
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re => main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_re,
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we => main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_we,
      main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out
          => Main_Only_Comp_Decomp_Main_Fonction_core_inst_main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out,
      mgc_start_sync_mgc_bsync_vld_vd => mgc_start_sync_mgc_bsync_vld_vd,
      mgc_done_sync_mgc_bsync_rdy_rd_core_sct => mgc_done_sync_mgc_bsync_rdy_rd_core_sct,
      Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_sct =>
          Main_Only_Comp_Decomp_Main_Fonction_return_triosy_mgc_io_sync_ld_core_sct,
      Vga_triosy_mgc_io_sync_ld_core_sct => Vga_triosy_mgc_io_sync_ld_core_sct,
      Comp_triosy_mgc_io_sync_ld_core_sct => Comp_triosy_mgc_io_sync_ld_core_sct,
      Src_triosy_mgc_io_sync_ld_core_sct => Src_triosy_mgc_io_sync_ld_core_sct,
      nblevels_triosy_mgc_io_sync_ld_core_sct => nblevels_triosy_mgc_io_sync_ld_core_sct,
      div_mgc_div_a => Main_Only_Comp_Decomp_Main_Fonction_core_inst_div_mgc_div_a,
      div_mgc_div_b => Main_Only_Comp_Decomp_Main_Fonction_core_inst_div_mgc_div_b,
      div_mgc_div_z => Main_Only_Comp_Decomp_Main_Fonction_core_inst_div_mgc_div_z,
      div_mgc_div_1_a => Main_Only_Comp_Decomp_Main_Fonction_core_inst_div_mgc_div_1_a,
      div_mgc_div_1_b => Main_Only_Comp_Decomp_Main_Fonction_core_inst_div_mgc_div_1_b,
      div_mgc_div_1_z => Main_Only_Comp_Decomp_Main_Fonction_core_inst_div_mgc_div_1_z
    );
  Main_Only_Comp_Decomp_Main_Fonction_core_inst_Src_rsc_singleport_data_out <= Src_rsc_singleport_data_out;
  Main_Only_Comp_Decomp_Main_Fonction_core_inst_Comp_rsc_singleport_data_out <= Comp_rsc_singleport_data_out;
  Src_rsc_singleport_addr_core <= Main_Only_Comp_Decomp_Main_Fonction_core_inst_Src_rsc_singleport_addr_core;
  Comp_rsc_singleport_data_in_core <= Main_Only_Comp_Decomp_Main_Fonction_core_inst_Comp_rsc_singleport_data_in_core;
  Comp_rsc_singleport_addr_core <= Main_Only_Comp_Decomp_Main_Fonction_core_inst_Comp_rsc_singleport_addr_core;
  Vga_rsc_singleport_data_in_core <= Main_Only_Comp_Decomp_Main_Fonction_core_inst_Vga_rsc_singleport_data_in_core;
  Vga_rsc_singleport_addr_core <= Main_Only_Comp_Decomp_Main_Fonction_core_inst_Vga_rsc_singleport_addr_core;
  Main_Only_Comp_Decomp_Main_Fonction_return_rsc_mgc_out_stdreg_d <= Main_Only_Comp_Decomp_Main_Fonction_core_inst_Main_Only_Comp_Decomp_Main_Fonction_return_rsc_mgc_out_stdreg_d;
  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in <=
      Main_Only_Comp_Decomp_Main_Fonction_core_inst_cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in;
  cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr <= Main_Only_Comp_Decomp_Main_Fonction_core_inst_cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr;
  Main_Only_Comp_Decomp_Main_Fonction_core_inst_cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out
      <= cod_entropique_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out;
  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in <= Main_Only_Comp_Decomp_Main_Fonction_core_inst_main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_in;
  main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr <= Main_Only_Comp_Decomp_Main_Fonction_core_inst_main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_addr;
  Main_Only_Comp_Decomp_Main_Fonction_core_inst_main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out
      <= main_decomp_Mn_Fonction_cmodel_cumulative_frequency_rsc_singleport_data_out;
  div_mgc_div_a <= Main_Only_Comp_Decomp_Main_Fonction_core_inst_div_mgc_div_a;
  div_mgc_div_b <= Main_Only_Comp_Decomp_Main_Fonction_core_inst_div_mgc_div_b;
  Main_Only_Comp_Decomp_Main_Fonction_core_inst_div_mgc_div_z <= div_mgc_div_z;
  div_mgc_div_1_a <= Main_Only_Comp_Decomp_Main_Fonction_core_inst_div_mgc_div_1_a;
  div_mgc_div_1_b <= Main_Only_Comp_Decomp_Main_Fonction_core_inst_div_mgc_div_1_b;
  Main_Only_Comp_Decomp_Main_Fonction_core_inst_div_mgc_div_1_z <= div_mgc_div_1_z;

  Src_rsc_singleport_data_in <= STD_LOGIC_VECTOR'("00000000");
  Src_rsc_singleport_addr <= Src_rsc_singleport_addr_core;
  Src_rsc_singleport_re <= NOT Src_rsc_singleport_re_core_sct;
  Src_rsc_singleport_we <= '1';
  Comp_rsc_singleport_data_in <= Comp_rsc_singleport_data_in_core;
  Comp_rsc_singleport_addr <= Comp_rsc_singleport_addr_core;
  Comp_rsc_singleport_re <= NOT Comp_rsc_singleport_re_core_sct;
  Comp_rsc_singleport_we <= NOT Comp_rsc_singleport_we_core_sct;
  Vga_rsc_singleport_data_in <= Vga_rsc_singleport_data_in_core;
  Vga_rsc_singleport_addr <= Vga_rsc_singleport_addr_core;
  Vga_rsc_singleport_re <= '1';
  Vga_rsc_singleport_we <= NOT Vga_rsc_singleport_we_core_sct;
END v1;



