# FPGAMASON_CDC_Techniques
This project is dedicated to the various implementations of clock domain crossing available
to FPGA implementations. 

---
Markdown information attained from [here](https://www.markdownguide.org/cheat-sheet)
---

## Inspiration/Bibliography
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
-   [EDN_synch_techniques](https://www.edn.com/electronics-blogs/day-in-the-life-of-a-chip-designer/4435339/Synchronizer-techniques-for-multi-clock-domain-SoCs)
-   [Clock_domain_crossing](https://filebox.ece.vt.edu/~athanas/4514/ledadoc/html/pol_cdc.html)
-   [Understanding_clock_domain_crossing_issues](http://www.gstitt.ece.ufl.edu/courses/eel4712/lectures/metastability/EEIOL_2007DEC24_EDA_TA_01.pdf)
-   test [14_ways_to_fool_your_sync](https://webee.technion.ac.il/~ran/papers/Metastability%20and%20Synchronizers.posted.pdf)
-   ~~~Work~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

## Tasklist
- [x] ff sync
- [x] toggle sync
- [ ] handshake based pulse sync
- [ ] gray code for multibit pointers/counters
- [ ] Handshake synchroniser
- [ ] Asynchronous Fifo Synchroniser
eof

