Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 22 16:24:11 2023
| Host         : PC-630 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.501        0.000                      0                   74        0.246        0.000                      0                   74        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.501        0.000                      0                   74        0.246        0.000                      0                   74        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.890ns (22.591%)  route 3.050ns (77.409%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.633     5.185    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     5.703 r  driver_seg_4/clk_en0/sig_cnt_reg[29]/Q
                         net (fo=2, routed)           0.868     6.570    driver_seg_4/clk_en0/sig_cnt_reg[29]
    SLICE_X3Y33          LUT4 (Prop_lut4_I2_O)        0.124     6.694 r  driver_seg_4/clk_en0/sig_cnt[0]_i_10/O
                         net (fo=1, routed)           0.433     7.127    driver_seg_4/clk_en0/sig_cnt[0]_i_10_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124     7.251 r  driver_seg_4/clk_en0/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.562     7.813    driver_seg_4/clk_en0/sig_cnt[0]_i_3_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.124     7.937 r  driver_seg_4/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.187     9.124    driver_seg_4/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X2Y34          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.516    14.888    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[28]/C
                         clock pessimism              0.297    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X2Y34          FDRE (Setup_fdre_C_R)       -0.524    14.625    driver_seg_4/clk_en0/sig_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.890ns (22.591%)  route 3.050ns (77.409%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.633     5.185    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     5.703 r  driver_seg_4/clk_en0/sig_cnt_reg[29]/Q
                         net (fo=2, routed)           0.868     6.570    driver_seg_4/clk_en0/sig_cnt_reg[29]
    SLICE_X3Y33          LUT4 (Prop_lut4_I2_O)        0.124     6.694 r  driver_seg_4/clk_en0/sig_cnt[0]_i_10/O
                         net (fo=1, routed)           0.433     7.127    driver_seg_4/clk_en0/sig_cnt[0]_i_10_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124     7.251 r  driver_seg_4/clk_en0/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.562     7.813    driver_seg_4/clk_en0/sig_cnt[0]_i_3_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.124     7.937 r  driver_seg_4/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.187     9.124    driver_seg_4/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X2Y34          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.516    14.888    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[29]/C
                         clock pessimism              0.297    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X2Y34          FDRE (Setup_fdre_C_R)       -0.524    14.625    driver_seg_4/clk_en0/sig_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.890ns (22.591%)  route 3.050ns (77.409%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.633     5.185    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     5.703 r  driver_seg_4/clk_en0/sig_cnt_reg[29]/Q
                         net (fo=2, routed)           0.868     6.570    driver_seg_4/clk_en0/sig_cnt_reg[29]
    SLICE_X3Y33          LUT4 (Prop_lut4_I2_O)        0.124     6.694 r  driver_seg_4/clk_en0/sig_cnt[0]_i_10/O
                         net (fo=1, routed)           0.433     7.127    driver_seg_4/clk_en0/sig_cnt[0]_i_10_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124     7.251 r  driver_seg_4/clk_en0/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.562     7.813    driver_seg_4/clk_en0/sig_cnt[0]_i_3_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.124     7.937 r  driver_seg_4/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.187     9.124    driver_seg_4/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X2Y34          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.516    14.888    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[30]/C
                         clock pessimism              0.297    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X2Y34          FDRE (Setup_fdre_C_R)       -0.524    14.625    driver_seg_4/clk_en0/sig_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.414%)  route 2.911ns (76.586%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.633     5.185    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     5.703 r  driver_seg_4/clk_en0/sig_cnt_reg[29]/Q
                         net (fo=2, routed)           0.868     6.570    driver_seg_4/clk_en0/sig_cnt_reg[29]
    SLICE_X3Y33          LUT4 (Prop_lut4_I2_O)        0.124     6.694 r  driver_seg_4/clk_en0/sig_cnt[0]_i_10/O
                         net (fo=1, routed)           0.433     7.127    driver_seg_4/clk_en0/sig_cnt[0]_i_10_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124     7.251 r  driver_seg_4/clk_en0/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.562     7.813    driver_seg_4/clk_en0/sig_cnt[0]_i_3_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.124     7.937 r  driver_seg_4/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.049     8.986    driver_seg_4/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.515    14.887    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[24]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524    14.600    driver_seg_4/clk_en0/sig_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.414%)  route 2.911ns (76.586%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.633     5.185    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     5.703 r  driver_seg_4/clk_en0/sig_cnt_reg[29]/Q
                         net (fo=2, routed)           0.868     6.570    driver_seg_4/clk_en0/sig_cnt_reg[29]
    SLICE_X3Y33          LUT4 (Prop_lut4_I2_O)        0.124     6.694 r  driver_seg_4/clk_en0/sig_cnt[0]_i_10/O
                         net (fo=1, routed)           0.433     7.127    driver_seg_4/clk_en0/sig_cnt[0]_i_10_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124     7.251 r  driver_seg_4/clk_en0/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.562     7.813    driver_seg_4/clk_en0/sig_cnt[0]_i_3_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.124     7.937 r  driver_seg_4/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.049     8.986    driver_seg_4/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.515    14.887    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[25]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524    14.600    driver_seg_4/clk_en0/sig_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.414%)  route 2.911ns (76.586%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.633     5.185    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     5.703 r  driver_seg_4/clk_en0/sig_cnt_reg[29]/Q
                         net (fo=2, routed)           0.868     6.570    driver_seg_4/clk_en0/sig_cnt_reg[29]
    SLICE_X3Y33          LUT4 (Prop_lut4_I2_O)        0.124     6.694 r  driver_seg_4/clk_en0/sig_cnt[0]_i_10/O
                         net (fo=1, routed)           0.433     7.127    driver_seg_4/clk_en0/sig_cnt[0]_i_10_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124     7.251 r  driver_seg_4/clk_en0/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.562     7.813    driver_seg_4/clk_en0/sig_cnt[0]_i_3_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.124     7.937 r  driver_seg_4/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.049     8.986    driver_seg_4/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.515    14.887    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[26]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524    14.600    driver_seg_4/clk_en0/sig_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.414%)  route 2.911ns (76.586%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.633     5.185    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     5.703 r  driver_seg_4/clk_en0/sig_cnt_reg[29]/Q
                         net (fo=2, routed)           0.868     6.570    driver_seg_4/clk_en0/sig_cnt_reg[29]
    SLICE_X3Y33          LUT4 (Prop_lut4_I2_O)        0.124     6.694 r  driver_seg_4/clk_en0/sig_cnt[0]_i_10/O
                         net (fo=1, routed)           0.433     7.127    driver_seg_4/clk_en0/sig_cnt[0]_i_10_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124     7.251 r  driver_seg_4/clk_en0/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.562     7.813    driver_seg_4/clk_en0/sig_cnt[0]_i_3_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.124     7.937 r  driver_seg_4/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          1.049     8.986    driver_seg_4/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.515    14.887    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[27]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524    14.600    driver_seg_4/clk_en0/sig_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.890ns (24.364%)  route 2.763ns (75.636%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.633     5.185    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     5.703 r  driver_seg_4/clk_en0/sig_cnt_reg[29]/Q
                         net (fo=2, routed)           0.868     6.570    driver_seg_4/clk_en0/sig_cnt_reg[29]
    SLICE_X3Y33          LUT4 (Prop_lut4_I2_O)        0.124     6.694 r  driver_seg_4/clk_en0/sig_cnt[0]_i_10/O
                         net (fo=1, routed)           0.433     7.127    driver_seg_4/clk_en0/sig_cnt[0]_i_10_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124     7.251 r  driver_seg_4/clk_en0/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.562     7.813    driver_seg_4/clk_en0/sig_cnt[0]_i_3_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.124     7.937 r  driver_seg_4/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.900     8.838    driver_seg_4/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.514    14.886    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[20]/C
                         clock pessimism              0.273    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    14.599    driver_seg_4/clk_en0/sig_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.890ns (24.364%)  route 2.763ns (75.636%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.633     5.185    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     5.703 r  driver_seg_4/clk_en0/sig_cnt_reg[29]/Q
                         net (fo=2, routed)           0.868     6.570    driver_seg_4/clk_en0/sig_cnt_reg[29]
    SLICE_X3Y33          LUT4 (Prop_lut4_I2_O)        0.124     6.694 r  driver_seg_4/clk_en0/sig_cnt[0]_i_10/O
                         net (fo=1, routed)           0.433     7.127    driver_seg_4/clk_en0/sig_cnt[0]_i_10_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124     7.251 r  driver_seg_4/clk_en0/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.562     7.813    driver_seg_4/clk_en0/sig_cnt[0]_i_3_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.124     7.937 r  driver_seg_4/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.900     8.838    driver_seg_4/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.514    14.886    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[21]/C
                         clock pessimism              0.273    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    14.599    driver_seg_4/clk_en0/sig_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.890ns (24.364%)  route 2.763ns (75.636%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.633     5.185    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     5.703 r  driver_seg_4/clk_en0/sig_cnt_reg[29]/Q
                         net (fo=2, routed)           0.868     6.570    driver_seg_4/clk_en0/sig_cnt_reg[29]
    SLICE_X3Y33          LUT4 (Prop_lut4_I2_O)        0.124     6.694 r  driver_seg_4/clk_en0/sig_cnt[0]_i_10/O
                         net (fo=1, routed)           0.433     7.127    driver_seg_4/clk_en0/sig_cnt[0]_i_10_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124     7.251 r  driver_seg_4/clk_en0/sig_cnt[0]_i_3/O
                         net (fo=2, routed)           0.562     7.813    driver_seg_4/clk_en0/sig_cnt[0]_i_3_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.124     7.937 r  driver_seg_4/clk_en0/sig_cnt[0]_i_1/O
                         net (fo=31, routed)          0.900     8.838    driver_seg_4/clk_en0/sig_cnt[0]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.514    14.886    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[22]/C
                         clock pessimism              0.273    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    14.599    driver_seg_4/clk_en0/sig_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  5.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/ce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/bin_cnt0/sig_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.187ns (50.930%)  route 0.180ns (49.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.501    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  driver_seg_4/clk_en0/ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  driver_seg_4/clk_en0/ce_reg/Q
                         net (fo=2, routed)           0.180     1.823    driver_seg_4/bin_cnt0/en
    SLICE_X1Y29          LUT4 (Prop_lut4_I1_O)        0.046     1.869 r  driver_seg_4/bin_cnt0/sig_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    driver_seg_4/bin_cnt0/sig_cnt[1]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  driver_seg_4/bin_cnt0/sig_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     2.015    driver_seg_4/bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  driver_seg_4/bin_cnt0/sig_cnt_reg[1]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.107     1.622    driver_seg_4/bin_cnt0/sig_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/ce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/bin_cnt0/sig_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.796%)  route 0.180ns (49.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.501    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  driver_seg_4/clk_en0/ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  driver_seg_4/clk_en0/ce_reg/Q
                         net (fo=2, routed)           0.180     1.823    driver_seg_4/bin_cnt0/en
    SLICE_X1Y29          LUT3 (Prop_lut3_I1_O)        0.045     1.868 r  driver_seg_4/bin_cnt0/sig_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    driver_seg_4/bin_cnt0/sig_cnt[0]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  driver_seg_4/bin_cnt0/sig_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     2.015    driver_seg_4/bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  driver_seg_4/bin_cnt0/sig_cnt_reg[0]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.091     1.606    driver_seg_4/bin_cnt0/sig_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.501    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  driver_seg_4/clk_en0/sig_cnt_reg[10]/Q
                         net (fo=2, routed)           0.125     1.791    driver_seg_4/clk_en0/sig_cnt_reg[10]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.901 r  driver_seg_4/clk_en0/sig_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    driver_seg_4/clk_en0/sig_cnt_reg[8]_i_1_n_5
    SLICE_X2Y29          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     2.015    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[10]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.134     1.635    driver_seg_4/clk_en0/sig_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.502    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  driver_seg_4/clk_en0/sig_cnt_reg[14]/Q
                         net (fo=2, routed)           0.125     1.792    driver_seg_4/clk_en0/sig_cnt_reg[14]
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  driver_seg_4/clk_en0/sig_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    driver_seg_4/clk_en0/sig_cnt_reg[12]_i_1_n_5
    SLICE_X2Y30          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     2.016    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[14]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.134     1.636    driver_seg_4/clk_en0/sig_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.503    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  driver_seg_4/clk_en0/sig_cnt_reg[18]/Q
                         net (fo=2, routed)           0.125     1.793    driver_seg_4/clk_en0/sig_cnt_reg[18]
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  driver_seg_4/clk_en0/sig_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    driver_seg_4/clk_en0/sig_cnt_reg[16]_i_1_n_5
    SLICE_X2Y31          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     2.017    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[18]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.134     1.637    driver_seg_4/clk_en0/sig_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.500    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  driver_seg_4/clk_en0/sig_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.790    driver_seg_4/clk_en0/sig_cnt_reg[6]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  driver_seg_4/clk_en0/sig_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    driver_seg_4/clk_en0/sig_cnt_reg[4]_i_1_n_5
    SLICE_X2Y28          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     2.014    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[6]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.134     1.634    driver_seg_4/clk_en0/sig_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.505    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  driver_seg_4/clk_en0/sig_cnt_reg[26]/Q
                         net (fo=2, routed)           0.126     1.795    driver_seg_4/clk_en0/sig_cnt_reg[26]
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  driver_seg_4/clk_en0/sig_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    driver_seg_4/clk_en0/sig_cnt_reg[24]_i_1_n_5
    SLICE_X2Y33          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.861     2.019    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[26]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.134     1.639    driver_seg_4/clk_en0/sig_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593     1.506    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  driver_seg_4/clk_en0/sig_cnt_reg[30]/Q
                         net (fo=2, routed)           0.127     1.797    driver_seg_4/clk_en0/sig_cnt_reg[30]
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  driver_seg_4/clk_en0/sig_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    driver_seg_4/clk_en0/sig_cnt_reg[28]_i_1_n_5
    SLICE_X2Y34          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     2.020    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[30]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.134     1.640    driver_seg_4/clk_en0/sig_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.500    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  driver_seg_4/clk_en0/sig_cnt_reg[2]/Q
                         net (fo=2, routed)           0.127     1.791    driver_seg_4/clk_en0/sig_cnt_reg[2]
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.901 r  driver_seg_4/clk_en0/sig_cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.901    driver_seg_4/clk_en0/sig_cnt_reg[0]_i_2_n_5
    SLICE_X2Y27          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.855     2.013    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[2]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.134     1.634    driver_seg_4/clk_en0/sig_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/sig_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/sig_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.504    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  driver_seg_4/clk_en0/sig_cnt_reg[22]/Q
                         net (fo=2, routed)           0.127     1.795    driver_seg_4/clk_en0/sig_cnt_reg[22]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  driver_seg_4/clk_en0/sig_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    driver_seg_4/clk_en0/sig_cnt_reg[20]_i_1_n_5
    SLICE_X2Y32          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.860     2.018    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  driver_seg_4/clk_en0/sig_cnt_reg[22]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.134     1.638    driver_seg_4/clk_en0/sig_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29     driver_seg_4/bin_cnt0/sig_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29     driver_seg_4/bin_cnt0/sig_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29     driver_seg_4/clk_en0/ce_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y27     driver_seg_4/clk_en0/sig_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y29     driver_seg_4/clk_en0/sig_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y29     driver_seg_4/clk_en0/sig_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y30     driver_seg_4/clk_en0/sig_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y30     driver_seg_4/clk_en0/sig_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y30     driver_seg_4/clk_en0/sig_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     driver_seg_4/clk_en0/sig_cnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     driver_seg_4/clk_en0/sig_cnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     driver_seg_4/clk_en0/sig_cnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     driver_seg_4/clk_en0/sig_cnt_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     driver_seg_4/sig_hex_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     driver_seg_4/sig_hex_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30     driver_seg_4/clk_en0/sig_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30     driver_seg_4/clk_en0/sig_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30     driver_seg_4/clk_en0/sig_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30     driver_seg_4/clk_en0/sig_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31     driver_seg_4/clk_en0/sig_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31     driver_seg_4/clk_en0/sig_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31     driver_seg_4/clk_en0/sig_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31     driver_seg_4/clk_en0/sig_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     driver_seg_4/dig_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     driver_seg_4/dig_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     driver_seg_4/dig_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27     driver_seg_4/clk_en0/sig_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27     driver_seg_4/clk_en0/sig_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     driver_seg_4/clk_en0/sig_cnt_reg[20]/C



